Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 14:16:53 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   369 |
|    Minimum number of control sets                        |   369 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   369 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   348 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           35 |
| Yes          | No                    | No                     |           11018 |         1701 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+--------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm8/fsm8_write_en                   |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                    |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__13_n_0              |                    |                2 |              2 |
|  clk         | fsm6/out[1]_i_1__15_n_0              |                    |                1 |              2 |
|  clk         | fsm/fsm_write_en                     |                    |                2 |              3 |
|  clk         | fsm7/fsm7_write_en                   |                    |                2 |              3 |
|  clk         | fsm4/out[2]_i_1__13_n_0              |                    |                2 |              3 |
|  clk         | fsm2/fsm2_write_en                   |                    |                2 |              3 |
|  clk         | fsm1/fsm1_write_en                   |                    |                3 |              3 |
|  clk         | fsm5/fsm5_write_en                   |                    |                1 |              3 |
|  clk         | fsm6/j10_write_en                    | fsm6/out_reg[1]_2  |                1 |              4 |
|  clk         | fsm8/E[0]                            |                    |                3 |              4 |
|  clk         | fsm9/i01_write_en                    | fsm9/out_reg[1]_0  |                1 |              4 |
|  clk         | fsm9/i10_write_en                    | fsm9/out_reg[0]_11 |                2 |              4 |
|  clk         | fsm9/out[3]_i_1__4_n_0               |                    |                1 |              4 |
|  clk         | fsm9/E[0]                            |                    |                2 |              4 |
|  clk         | fsm9/out_reg[0]_3[0]                 |                    |                3 |              4 |
|  clk         | fsm5/k10_write_en                    | fsm5/out_reg[2]_19 |                1 |              4 |
|  clk         | fsm3/done_reg                        | fsm3/done_reg_0    |                1 |              4 |
|  clk         | fsm2/k0_write_en                     | fsm2/done_reg      |                1 |              4 |
|  clk         | fsm0/j00_write_en                    | fsm0/out_reg[1]_2  |                1 |              4 |
|  clk         | fsm4/out_reg[0]_88[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[1]_11[0]                |                    |               12 |             32 |
|  clk         | fsm4/out_reg[1]_1[0]                 |                    |               16 |             32 |
|  clk         | fsm4/out_reg[1]_10[0]                |                    |               16 |             32 |
|  clk         | fsm4/out_reg[0]_87[0]                |                    |               16 |             32 |
|  clk         | fsm4/out_reg[0]_76[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[0]_86[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[0]_85[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[0]_84[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[0]_83[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[0]_82[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[0]_81[0]                |                    |               13 |             32 |
|  clk         | fsm4/out_reg[0]_80[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[0]_79[0]                |                    |               12 |             32 |
|  clk         | fsm4/out_reg[0]_78[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[0]_77[0]                |                    |               16 |             32 |
|  clk         | fsm4/out_reg[2]_1[0]                 |                    |               20 |             32 |
|  clk         | fsm4/out_reg[1]_22[0]                |                    |               16 |             32 |
|  clk         | fsm5/out_reg[0]_11[0]                |                    |               16 |             32 |
|  clk         | fsm4/out_reg[1]_9[0]                 |                    |               19 |             32 |
|  clk         | fsm4/out_reg[1]_8[0]                 |                    |               12 |             32 |
|  clk         | fsm4/out_reg[1]_7[0]                 |                    |               12 |             32 |
|  clk         | fsm4/out_reg[1]_6[0]                 |                    |               17 |             32 |
|  clk         | fsm4/out_reg[1]_5[0]                 |                    |               15 |             32 |
|  clk         | fsm4/out_reg[1]_4[0]                 |                    |               17 |             32 |
|  clk         | fsm4/out_reg[1]_3[0]                 |                    |               19 |             32 |
|  clk         | fsm4/out_reg[1]_24[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[1]_23[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[1]_12[0]                |                    |               16 |             32 |
|  clk         | fsm4/out_reg[1]_21[0]                |                    |               21 |             32 |
|  clk         | fsm4/out_reg[1]_20[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[1]_2[0]                 |                    |               19 |             32 |
|  clk         | fsm4/out_reg[1]_19[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[1]_18[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[1]_17[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[1]_16[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[1]_15[0]                |                    |               13 |             32 |
|  clk         | fsm4/out_reg[1]_14[0]                |                    |               12 |             32 |
|  clk         | fsm4/out_reg[1]_13[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[0]_5                    |                    |               30 |             32 |
|  clk         | fsm4/out_reg[0]_59                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_58                   |                    |               29 |             32 |
|  clk         | fsm4/out_reg[0]_57                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_56                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_55                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_54                   |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_53                   |                    |               22 |             32 |
|  clk         | fsm4/out_reg[0]_52                   |                    |               20 |             32 |
|  clk         | fsm4/out_reg[0]_51                   |                    |               23 |             32 |
|  clk         | fsm4/out_reg[0]_50                   |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_6                    |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_49                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_48                   |                    |               23 |             32 |
|  clk         | fsm4/out_reg[0]_47                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_46                   |                    |               31 |             32 |
|  clk         | fsm4/out_reg[0]_45                   |                    |               29 |             32 |
|  clk         | fsm4/out_reg[0]_44                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_43                   |                    |               29 |             32 |
|  clk         | fsm4/out_reg[0]_42                   |                    |               30 |             32 |
|  clk         | fsm4/out_reg[0]_41                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_40                   |                    |               29 |             32 |
|  clk         | fsm4/E[0]                            |                    |               16 |             32 |
|  clk         | fsm4/out_reg[0]_74[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[0]_73[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[0]_72[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[0]_71[0]                |                    |               14 |             32 |
|  clk         | fsm4/out_reg[0]_70[0]                |                    |               18 |             32 |
|  clk         | fsm4/out_reg[0]_69[0]                |                    |               19 |             32 |
|  clk         | fsm4/out_reg[0]_68[0]                |                    |               17 |             32 |
|  clk         | fsm4/out_reg[0]_67[0]                |                    |               19 |             32 |
|  clk         | fsm4/out_reg[0]_66[0]                |                    |               20 |             32 |
|  clk         | fsm4/out_reg[0]_65[0]                |                    |               20 |             32 |
|  clk         | fsm4/out_reg[0]_75[0]                |                    |               17 |             32 |
|  clk         | fsm4/v1_0_write_en                   |                    |                6 |             32 |
|  clk         | fsm4/tmp_read0_0_write_en            |                    |               11 |             32 |
|  clk         | fsm4/out_reg[0]_9                    |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_8                    |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_7                    |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_63                   |                    |               29 |             32 |
|  clk         | fsm4/out_reg[0]_62                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_61                   |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_60                   |                    |               26 |             32 |
|  clk         | fsm5/out_reg[2]_12[0]                |                    |               11 |             32 |
|  clk         | fsm5/out_reg[2]_8[0]                 |                    |               16 |             32 |
|  clk         | fsm5/out_reg[2]_7[0]                 |                    |               14 |             32 |
|  clk         | fsm5/out_reg[2]_6[0]                 |                    |               17 |             32 |
|  clk         | fsm5/out_reg[2]_5[0]                 |                    |               16 |             32 |
|  clk         | fsm5/out_reg[2]_4[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[2]_3[0]                 |                    |               12 |             32 |
|  clk         | fsm5/out_reg[2]_2[0]                 |                    |               13 |             32 |
|  clk         | fsm5/out_reg[2]_15[0]                |                    |               12 |             32 |
|  clk         | fsm5/out_reg[2]_14[0]                |                    |               13 |             32 |
|  clk         | fsm5/out_reg[2]_13[0]                |                    |               13 |             32 |
|  clk         | fsm5/out_reg[2]_9[0]                 |                    |               15 |             32 |
|  clk         | fsm5/out_reg[2]_11[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[2]_10[0]                |                    |               16 |             32 |
|  clk         | fsm5/out_reg[2]_1[0]                 |                    |               17 |             32 |
|  clk         | fsm5/out_reg[1]_9[0]                 |                    |               16 |             32 |
|  clk         | fsm5/out_reg[1]_8[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[1]_7[0]                 |                    |               16 |             32 |
|  clk         | fsm5/out_reg[1]_6[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[1]_5[0]                 |                    |               14 |             32 |
|  clk         | fsm5/out_reg[1]_4[0]                 |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_3[0]                 |                    |               14 |             32 |
|  clk         | i0/out_reg[2]_14[0]                  |                    |               16 |             32 |
|  clk         | par_done_reg8/A_read0_0_write_en     |                    |                9 |             32 |
|  clk         | par_done_reg13/B_sh_read0_0_write_en |                    |                6 |             32 |
|  clk         | i0/out_reg[2]_9[0]                   |                    |               13 |             32 |
|  clk         | i0/out_reg[2]_8[0]                   |                    |               14 |             32 |
|  clk         | i0/out_reg[2]_7[0]                   |                    |               13 |             32 |
|  clk         | i0/out_reg[2]_6[0]                   |                    |               12 |             32 |
|  clk         | i0/out_reg[2]_5[0]                   |                    |               12 |             32 |
|  clk         | i0/out_reg[2]_4[0]                   |                    |               22 |             32 |
|  clk         | i0/out_reg[2]_3[0]                   |                    |               15 |             32 |
|  clk         | i0/out_reg[2]_2[0]                   |                    |               20 |             32 |
|  clk         | fsm5/out_reg[1]_23[0]                |                    |               14 |             32 |
|  clk         | i0/out_reg[2]_12[0]                  |                    |               14 |             32 |
|  clk         | i0/out_reg[2]_11[0]                  |                    |               16 |             32 |
|  clk         | i0/out_reg[2]_13[0]                  |                    |               12 |             32 |
|  clk         | i0/out_reg[2]_10[0]                  |                    |               11 |             32 |
|  clk         | i0/out_reg[2]_0[0]                   |                    |               18 |             32 |
|  clk         | fsm7/tmp_sh_read0_0_write_en         |                    |                7 |             32 |
|  clk         | fsm7/D_sh_read0_0_write_en           |                    |               17 |             32 |
|  clk         | fsm7/C_sh_read0_0_write_en           |                    |               11 |             32 |
|  clk         | fsm7/A_sh_read0_0_write_en           |                    |                8 |             32 |
|  clk         | fsm5/out_reg[0]_16[0]                |                    |               14 |             32 |
|  clk         | fsm5/out_reg[0]_4[0]                 |                    |               14 |             32 |
|  clk         | fsm5/out_reg[0]_3[0]                 |                    |               11 |             32 |
|  clk         | fsm5/out_reg[0]_23[0]                |                    |               13 |             32 |
|  clk         | fsm5/out_reg[0]_22[0]                |                    |               13 |             32 |
|  clk         | fsm5/out_reg[0]_21[0]                |                    |               12 |             32 |
|  clk         | fsm5/out_reg[0]_20[0]                |                    |               11 |             32 |
|  clk         | fsm5/out_reg[0]_2[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[0]_19[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_18[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_17[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_5[0]                 |                    |               13 |             32 |
|  clk         | fsm5/out_reg[0]_15[0]                |                    |               13 |             32 |
|  clk         | fsm5/out_reg[0]_14[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_13[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_12[0]                |                    |               15 |             32 |
|  clk         | fsm4/out_reg[0]_35                   |                    |               25 |             32 |
|  clk         | fsm5/out_reg[0]_1[0]                 |                    |               17 |             32 |
|  clk         | fsm5/out_reg[0]_0[0]                 |                    |               14 |             32 |
|  clk         | fsm5/out_reg[0]_10[0]                |                    |               15 |             32 |
|  clk         | fsm5/E[0]                            |                    |               18 |             32 |
|  clk         | fsm5/d_tmp_0_write_en                |                    |               18 |             32 |
|  clk         | fsm5/out_reg[1]_13[0]                |                    |               16 |             32 |
|  clk         | fsm5/out_reg[1]_22[0]                |                    |               12 |             32 |
|  clk         | fsm5/out_reg[1]_21[0]                |                    |               16 |             32 |
|  clk         | fsm5/out_reg[1]_20[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_2[0]                 |                    |               14 |             32 |
|  clk         | fsm5/out_reg[1]_19[0]                |                    |               13 |             32 |
|  clk         | fsm5/out_reg[1]_18[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_17[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_16[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_15[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_14[0]                |                    |               13 |             32 |
|  clk         | fsm5/beta_int_read0_0_write_en       |                    |                7 |             32 |
|  clk         | fsm5/out_reg[1]_12[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_11[0]                |                    |               15 |             32 |
|  clk         | fsm5/out_reg[1]_10[0]                |                    |               14 |             32 |
|  clk         | fsm5/out_reg[1]_1[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[1]_0[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[0]_9[0]                 |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_8[0]                 |                    |               15 |             32 |
|  clk         | fsm5/out_reg[0]_7[0]                 |                    |               18 |             32 |
|  clk         | fsm5/out_reg[0]_6[0]                 |                    |               17 |             32 |
|  clk         | fsm/out_reg[2]_8                     |                    |               14 |             32 |
|  clk         | fsm/out_reg[3]_2                     |                    |               19 |             32 |
|  clk         | fsm/out_reg[3]_14                    |                    |               12 |             32 |
|  clk         | fsm/out_reg[3]_13                    |                    |               15 |             32 |
|  clk         | fsm/out_reg[3]_12                    |                    |               17 |             32 |
|  clk         | fsm/out_reg[3]_11                    |                    |               15 |             32 |
|  clk         | fsm/out_reg[3]_10                    |                    |               22 |             32 |
|  clk         | fsm/out_reg[3]_1                     |                    |               19 |             32 |
|  clk         | fsm/out_reg[3]_0                     |                    |               18 |             32 |
|  clk         | fsm/out_reg[3]                       |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_9                     |                    |               15 |             32 |
|  clk         | fsm/out_reg[3]_3                     |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_7                     |                    |               12 |             32 |
|  clk         | fsm/out_reg[2]_6                     |                    |               13 |             32 |
|  clk         | fsm/out_reg[2]_5                     |                    |               13 |             32 |
|  clk         | fsm/out_reg[2]_47                    |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_46                    |                    |               24 |             32 |
|  clk         | fsm/out_reg[2]_45                    |                    |               17 |             32 |
|  clk         | fsm/out_reg[2]_44                    |                    |               25 |             32 |
|  clk         | fsm/out_reg[2]_43                    |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_42                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_41                    |                    |               22 |             32 |
|  clk         | fsm1/out_reg[0]_10                   |                    |               14 |             32 |
|  clk         | fsm1/out_reg[0]_2                    |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_19                   |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_18                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_17                   |                    |               12 |             32 |
|  clk         | fsm1/out_reg[0]_16                   |                    |               11 |             32 |
|  clk         | fsm1/out_reg[0]_15                   |                    |               12 |             32 |
|  clk         | fsm1/out_reg[0]_14                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_13                   |                    |               11 |             32 |
|  clk         | fsm1/out_reg[0]_12                   |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_11                   |                    |               10 |             32 |
|  clk         | fsm/out_reg[2]_40                    |                    |               18 |             32 |
|  clk         | fsm1/out_reg[0]_1                    |                    |               12 |             32 |
|  clk         | fsm1/out_reg[0]_0                    |                    |               17 |             32 |
|  clk         | fsm1/B_read0_0_write_en              |                    |               13 |             32 |
|  clk         | fsm/tmp_int_read0_0_write_en         |                    |                9 |             32 |
|  clk         | fsm/out_reg[3]_9                     |                    |               22 |             32 |
|  clk         | fsm/out_reg[3]_8                     |                    |               23 |             32 |
|  clk         | fsm/out_reg[3]_7                     |                    |               19 |             32 |
|  clk         | fsm/out_reg[3]_6                     |                    |               18 |             32 |
|  clk         | fsm/out_reg[3]_5                     |                    |               23 |             32 |
|  clk         | fsm/out_reg[3]_4                     |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_10                    |                    |               17 |             32 |
|  clk         | fsm/out_reg[2]_2                     |                    |               13 |             32 |
|  clk         | fsm/out_reg[2]_19                    |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_18                    |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_17                    |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_16                    |                    |               24 |             32 |
|  clk         | fsm/out_reg[2]_15                    |                    |               25 |             32 |
|  clk         | fsm/out_reg[2]_14                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_13                    |                    |               22 |             32 |
|  clk         | fsm/out_reg[2]_12                    |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_11                    |                    |               16 |             32 |
|  clk         | fsm/out_reg[2]_20                    |                    |               23 |             32 |
|  clk         | fsm/out_reg[2]_1                     |                    |               14 |             32 |
|  clk         | fsm/out_reg[2]_0                     |                    |               13 |             32 |
|  clk         | fsm/D_int_read0_0_write_en           |                    |               11 |             32 |
|  clk         | fsm/C_int_read0_0_write_en           |                    |               17 |             32 |
|  clk         | fsm/B_int_read0_0_write_en           |                    |                9 |             32 |
|  clk         | fsm/A_int_read0_0_write_en           |                    |               11 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en      |                    |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                    |                5 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                    |                5 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                    |                9 |             32 |
|  clk         | fsm/out_reg[2]_30                    |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_4                     |                    |               14 |             32 |
|  clk         | fsm/out_reg[2]_39                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_38                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_37                    |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_36                    |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_35                    |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_34                    |                    |               22 |             32 |
|  clk         | fsm/out_reg[2]_33                    |                    |               25 |             32 |
|  clk         | fsm/out_reg[2]_32                    |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_31                    |                    |               23 |             32 |
|  clk         | fsm4/out_reg[0]_39                   |                    |               29 |             32 |
|  clk         | fsm/out_reg[2]_3                     |                    |               15 |             32 |
|  clk         | fsm/out_reg[2]_29                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_28                    |                    |               17 |             32 |
|  clk         | fsm/out_reg[2]_27                    |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_26                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_25                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_24                    |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_23                    |                    |               22 |             32 |
|  clk         | fsm/out_reg[2]_22                    |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_21                    |                    |               19 |             32 |
|  clk         | fsm4/out_reg[0]_0                    |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_18                   |                    |               24 |             32 |
|  clk         | fsm4/out_reg[0]_17                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_16                   |                    |               24 |             32 |
|  clk         | fsm4/out_reg[0]_15                   |                    |               28 |             32 |
|  clk         | fsm4/out_reg[0]_14                   |                    |               30 |             32 |
|  clk         | fsm4/out_reg[0]_13                   |                    |               24 |             32 |
|  clk         | fsm4/out_reg[0]_12                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_11                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_10                   |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_1                    |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_19                   |                    |               23 |             32 |
|  clk         | fsm4/C_read0_0_write_en              |                    |               18 |             32 |
|  clk         | fsm1/v_0_write_en                    |                    |                5 |             32 |
|  clk         | fsm1/out_reg[0]_9                    |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_8                    |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_7                    |                    |               12 |             32 |
|  clk         | fsm1/out_reg[0]_68                   |                    |                7 |             32 |
|  clk         | fsm1/out_reg[0]_63                   |                    |               17 |             32 |
|  clk         | fsm1/out_reg[0]_62                   |                    |               14 |             32 |
|  clk         | fsm1/out_reg[0]_61                   |                    |               17 |             32 |
|  clk         | fsm1/out_reg[0]_60                   |                    |               16 |             32 |
|  clk         | fsm4/out_reg[0]_29                   |                    |               28 |             32 |
|  clk         | fsm4/out_reg[0]_4                    |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_38                   |                    |               29 |             32 |
|  clk         | fsm4/out_reg[0]_37                   |                    |               29 |             32 |
|  clk         | fsm4/out_reg[0]_36                   |                    |               31 |             32 |
|  clk         | fsm4/out_reg[0]_34                   |                    |               28 |             32 |
|  clk         | fsm4/out_reg[0]_33                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_32                   |                    |               30 |             32 |
|  clk         | fsm4/out_reg[0]_31                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_30                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_3                    |                    |               28 |             32 |
|  clk         | fsm1/out_reg[0]_21                   |                    |               10 |             32 |
|  clk         | fsm4/out_reg[0]_28                   |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_27                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_26                   |                    |               28 |             32 |
|  clk         | fsm4/out_reg[0]_25                   |                    |               24 |             32 |
|  clk         | fsm4/out_reg[0]_24                   |                    |               24 |             32 |
|  clk         | fsm4/out_reg[0]_23                   |                    |               26 |             32 |
|  clk         | fsm4/out_reg[0]_22                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_21                   |                    |               25 |             32 |
|  clk         | fsm4/out_reg[0]_20                   |                    |               27 |             32 |
|  clk         | fsm4/out_reg[0]_2                    |                    |               26 |             32 |
|  clk         | fsm1/out_reg[0]_30                   |                    |               12 |             32 |
|  clk         | fsm1/out_reg[0]_4                    |                    |               12 |             32 |
|  clk         | fsm1/out_reg[0]_39                   |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_38                   |                    |                6 |             32 |
|  clk         | fsm1/out_reg[0]_37                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_36                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_35                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_34                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_33                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_32                   |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_31                   |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_59                   |                    |               18 |             32 |
|  clk         | fsm1/out_reg[0]_3                    |                    |               14 |             32 |
|  clk         | fsm1/out_reg[0]_29                   |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_28                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_27                   |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_26                   |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_25                   |                    |                8 |             32 |
|  clk         | fsm1/out_reg[0]_24                   |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_23                   |                    |                9 |             32 |
|  clk         | fsm1/out_reg[0]_22                   |                    |               11 |             32 |
|  clk         | fsm1/out_reg[0]_20                   |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_41                   |                    |               13 |             32 |
|  clk         | fsm1/out_reg[0]_6                    |                    |               13 |             32 |
|  clk         | fsm1/out_reg[0]_58                   |                    |               14 |             32 |
|  clk         | fsm1/out_reg[0]_57                   |                    |               11 |             32 |
|  clk         | fsm1/out_reg[0]_56                   |                    |               16 |             32 |
|  clk         | fsm1/out_reg[0]_55                   |                    |               17 |             32 |
|  clk         | fsm1/out_reg[0]_54                   |                    |               15 |             32 |
|  clk         | fsm1/out_reg[0]_53                   |                    |               13 |             32 |
|  clk         | fsm1/out_reg[0]_52                   |                    |               15 |             32 |
|  clk         | fsm1/out_reg[0]_51                   |                    |               18 |             32 |
|  clk         | fsm1/out_reg[0]_50                   |                    |               19 |             32 |
|  clk         | fsm1/out_reg[0]_5                    |                    |               13 |             32 |
|  clk         | fsm1/out_reg[0]_49                   |                    |               17 |             32 |
|  clk         | fsm1/out_reg[0]_48                   |                    |               13 |             32 |
|  clk         | fsm1/out_reg[0]_47                   |                    |               13 |             32 |
|  clk         | fsm1/out_reg[0]_46                   |                    |               11 |             32 |
|  clk         | fsm1/out_reg[0]_45                   |                    |               15 |             32 |
|  clk         | fsm1/out_reg[0]_44                   |                    |               16 |             32 |
|  clk         | fsm1/out_reg[0]_43                   |                    |                6 |             32 |
|  clk         | fsm1/out_reg[0]_42                   |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_40                   |                    |               10 |             32 |
|  clk         |                                      | mult_pipe3/p_0_in  |                9 |             51 |
|  clk         |                                      | mult_pipe2/p_0_in  |               10 |             51 |
|  clk         |                                      | mult_pipe1/p_0_in  |                9 |             51 |
|  clk         |                                      | mult_pipe0/p_0_in  |                8 |             51 |
|  clk         |                                      |                    |               46 |            103 |
+--------------+--------------------------------------+--------------------+------------------+----------------+


