
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _661_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _661_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    57    0.336633    3.720990    2.133071    6.133071 ^ rst_n (in)
                                                         rst_n (net)
                      3.720990    0.000000    6.133071 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133071   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.280955   18.469048   library recovery time
                                             18.469048   data required time
---------------------------------------------------------------------------------------------
                                             18.469048   data required time
                                             -6.133071   data arrival time
---------------------------------------------------------------------------------------------
                                             12.335977   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.203974    0.000000    4.220786 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.212485    0.158579    4.379365 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.212485    0.000000    4.379365 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.379365   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.195741   19.554260   library setup time
                                             19.554260   data required time
---------------------------------------------------------------------------------------------
                                             19.554260   data required time
                                             -4.379365   data arrival time
---------------------------------------------------------------------------------------------
                                             15.174896   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.203974    0.000000    4.220786 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.141421    0.127811    4.348597 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.141421    0.000000    4.348597 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.348597   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180789   19.569212   library setup time
                                             19.569212   data required time
---------------------------------------------------------------------------------------------
                                             19.569212   data required time
                                             -4.348597   data arrival time
---------------------------------------------------------------------------------------------
                                             15.220614   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _669_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.203974    0.000000    4.220786 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.141421    0.127811    4.348597 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.141421    0.000000    4.348597 ^ _669_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.348597   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180789   19.569212   library setup time
                                             19.569212   data required time
---------------------------------------------------------------------------------------------
                                             19.569212   data required time
                                             -4.348597   data arrival time
---------------------------------------------------------------------------------------------
                                             15.220614   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _373_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _373_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _142_ (net)
                      0.203974    0.000000    4.220786 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.144607    0.124375    4.345161 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.144607    0.000000    4.345161 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.345161   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.181459   19.568542   library setup time
                                             19.568542   data required time
---------------------------------------------------------------------------------------------
                                             19.568542   data required time
                                             -4.345161   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223382   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003038    0.108385    0.263459    4.333380 ^ _382_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.108385    0.000000    4.333380 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.333380   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.173837   19.576164   library setup time
                                             19.576164   data required time
---------------------------------------------------------------------------------------------
                                             19.576164   data required time
                                             -4.333380   data arrival time
---------------------------------------------------------------------------------------------
                                             15.242784   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _661_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _428_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003038    0.086018    0.174393    4.244314 ^ _428_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.086018    0.000000    4.244314 ^ _661_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.244314   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _661_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.170284   19.579716   library setup time
                                             19.579716   data required time
---------------------------------------------------------------------------------------------
                                             19.579716   data required time
                                             -4.244314   data arrival time
---------------------------------------------------------------------------------------------
                                             15.335402   slack (MET)



