#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 19 12:28:35 2023
# Process ID: 22708
# Current directory: C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29756 C:\Users\kikem\Documents\GitHub\Maq_expendedora\Maq_expendedora\Maq_expendedora.xpr
# Log file: C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/vivado.log
# Journal file: C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora\vivado.jou
# Running On: LAPTOP-KHM45S5R, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 21313 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.129 ; gain = 380.984
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/sim_1/new/decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.559 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(digitos=8)\]
Compiling architecture tb of entity xil_defaultlib.tb_decoder [tb_decoder]
Built simulation snapshot cfg_tb_decoder_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1503.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1519.246 ; gain = 15.688
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1519.246 ; gain = 15.688
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/utils_1/imports/synth_1/maq_exp.dcp with file C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.runs/synth_1/maq_exp.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec 19 12:33:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Dec 19 12:34:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/sim_1/new/decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(digitos=8)\]
Compiling architecture tb of entity xil_defaultlib.tb_decoder [tb_decoder]
Built simulation snapshot cfg_tb_decoder_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2580.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2580.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/sim_1/new/decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(digitos=8)\]
Compiling architecture tb of entity xil_defaultlib.tb_decoder [tb_decoder]
Built simulation snapshot cfg_tb_decoder_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2583.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/sim_1/new/decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(digitos=8)\]
Compiling architecture tb of entity xil_defaultlib.tb_decoder [tb_decoder]
Built simulation snapshot cfg_tb_decoder_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2583.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2583.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/sim_1/new/decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.decoder [\decoder(digitos=8)\]
Compiling architecture tb of entity xil_defaultlib.tb_decoder [tb_decoder]
Built simulation snapshot cfg_tb_decoder_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2583.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2583.789 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1500ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2611.285 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1800ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_decoder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_decoder_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_decoder_behav xil_defaultlib.cfg_tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_decoder_behav -key {Behavioral:sim_1:Functional:cfg_tb_decoder} -tclbatch {cfg_tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2611.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maq_exp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -top maq_exp -part xc7a100tcsg324-1 -lint 
Command: synth_design -top maq_exp -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXI' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:128]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXI' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:128]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXIS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:160]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXI' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXI' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:270]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXIS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:302]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:302]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS128' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:322]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:322]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS32' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:342]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:342]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS64' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:362]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:362]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_EVENTS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:372]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:372]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS128' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:392]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:392]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS32' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:412]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:412]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS64' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:432]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:432]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_EVENTS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:442]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:442]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_ADC' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:456]
INFO: [Synth 8-9937] previous definition of design element 'AMS_ADC' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_DAC' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-9937] previous definition of design element 'AMS_DAC' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:482]
INFO: [Synth 8-9937] previous definition of design element 'AND2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:482]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:494]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:494]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1L' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:507]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1L' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:507]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:518]
INFO: [Synth 8-9937] previous definition of design element 'AND2B2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:518]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:530]
INFO: [Synth 8-9937] previous definition of design element 'AND3' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:530]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:542]
INFO: [Synth 8-9937] previous definition of design element 'AND3B1' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:542]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:554]
INFO: [Synth 8-9937] previous definition of design element 'AND3B2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:554]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:566]
INFO: [Synth 8-9937] previous definition of design element 'AND3B3' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-9937] previous definition of design element 'AND4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:579]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:592]
INFO: [Synth 8-9937] previous definition of design element 'AND4B1' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:592]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:605]
INFO: [Synth 8-9937] previous definition of design element 'AND4B2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:605]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:618]
INFO: [Synth 8-9937] previous definition of design element 'AND4B3' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:618]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:631]
INFO: [Synth 8-9937] previous definition of design element 'AND4B4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:645]
INFO: [Synth 8-9937] previous definition of design element 'AND5' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:645]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:659]
INFO: [Synth 8-9937] previous definition of design element 'AND5B1' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:659]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:673]
INFO: [Synth 8-9937] previous definition of design element 'AND5B2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:673]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:687]
INFO: [Synth 8-9937] previous definition of design element 'AND5B3' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:687]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:701]
INFO: [Synth 8-9937] previous definition of design element 'AND5B4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:701]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:715]
INFO: [Synth 8-9937] previous definition of design element 'AND5B5' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:715]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AUTOBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:726]
INFO: [Synth 8-9937] previous definition of design element 'AUTOBUF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:726]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BFR_MATMULX' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1163]
INFO: [Synth 8-9937] previous definition of design element 'BFR_MATMULX' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1163]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BIBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1173]
INFO: [Synth 8-9937] previous definition of design element 'BIBUF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1173]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BITSLICE_CONTROL' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-9937] previous definition of design element 'BITSLICE_CONTROL' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1317]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCANE2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1347]
INFO: [Synth 8-9937] previous definition of design element 'BSCANE2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1347]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1366]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1366]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3A' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1387]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3A' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1387]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN6' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1407]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN6' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1407]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1424]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1424]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1441]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX5' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1441]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX6' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1462]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX6' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1462]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1472]
INFO: [Synth 8-9937] previous definition of design element 'BUF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1472]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_LEAF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_LEAF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1487]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_ROW' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1502]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_ROW' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1502]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFDIV_LEAF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-9937] previous definition of design element 'BUFDIV_LEAF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1516]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1526]
INFO: [Synth 8-9937] previous definition of design element 'BUFG' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1526]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1543]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1543]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1555]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_1' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1555]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_DIV' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1577]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_DIV' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1577]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCTRL' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1616]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCTRL' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1616]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1631]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1631]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1644]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_1' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1644]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1658]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_CTRL' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1658]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_VIRTEX4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1672]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_VIRTEX4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1672]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGP' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1682]
INFO: [Synth 8-9937] previous definition of design element 'BUFGP' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1682]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_FABRIC' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1692]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_FABRIC' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1692]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1714]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1714]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT_SYNC' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1730]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT_SYNC' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1730]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_HM' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1741]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_HM' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1741]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_LB' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_LB' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1751]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_PS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1763]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_PS' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1763]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFH' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1773]
INFO: [Synth 8-9937] previous definition of design element 'BUFH' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1773]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFHCE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1788]
INFO: [Synth 8-9937] previous definition of design element 'BUFHCE' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1788]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIO' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1798]
INFO: [Synth 8-9937] previous definition of design element 'BUFIO' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1798]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIO2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1816]
INFO: [Synth 8-9937] previous definition of design element 'BUFIO2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1816]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIODQS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1829]
INFO: [Synth 8-9937] previous definition of design element 'BUFIODQS' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1829]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFMR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1839]
INFO: [Synth 8-9937] previous definition of design element 'BUFMR' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1839]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFMRCE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1854]
INFO: [Synth 8-9937] previous definition of design element 'BUFMRCE' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1854]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1870]
INFO: [Synth 8-9937] previous definition of design element 'BUFR' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1870]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTUREE2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1881]
INFO: [Synth 8-9937] previous definition of design element 'CAPTUREE2' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1881]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_SPARTAN3' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1891]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_SPARTAN3' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1891]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_SPARTAN3A' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1901]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_SPARTAN3A' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1901]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1911]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1911]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1921]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX5' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1921]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX6' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1931]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX6' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1931]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CARRY4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1949]
INFO: [Synth 8-9937] previous definition of design element 'CARRY4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1949]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CARRY8' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1968]
INFO: [Synth 8-9937] previous definition of design element 'CARRY8' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1968]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CFGLUT5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1998]
INFO: [Synth 8-9937] previous definition of design element 'CFGLUT5' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1998]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLL' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2028]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLL' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2028]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLLE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2060]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLLE' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2060]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLLHF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2084]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLLHF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2084]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_CLE_FF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2098]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_CLE_FF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2098]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_CLE_IMR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2112]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_CLE_IMR' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2112]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_IRI_FF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2125]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_IRI_FF' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2125]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLOCK_MOD_IRI_IMR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2140]
INFO: [Synth 8-9937] previous definition of design element 'CLOCK_MOD_IRI_IMR' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2140]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CMAC' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2950]
INFO: [Synth 8-9937] previous definition of design element 'CMAC' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:2950]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CMACE4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:3866]
INFO: [Synth 8-9937] previous definition of design element 'CMACE4' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:3866]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CMPHY_OCTAD' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:4294]
INFO: [Synth 8-9937] previous definition of design element 'CMPHY_OCTAD' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:4294]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:7520]
INFO: [Synth 8-9937] previous definition of design element 'CPM' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:7520]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:17967]
INFO: [Synth 8-9937] previous definition of design element 'CPM5' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:17967]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM5N' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:27116]
INFO: [Synth 8-9937] previous definition of design element 'CPM5N' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:27116]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM_EXT' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:27888]
INFO: [Synth 8-9937] previous definition of design element 'CPM_EXT' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:27888]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM_MAIN' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:31128]
INFO: [Synth 8-9937] previous definition of design element 'CPM_MAIN' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:31128]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCIRESET' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:31138]
INFO: [Synth 8-9937] previous definition of design element 'DCIRESET' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:31138]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:31184]
INFO: [Synth 8-9937] previous definition of design element 'DCM' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:31184]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCMAC' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:34018]
INFO: [Synth 8-9937] previous definition of design element 'DCMAC' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:34018]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM_ADV' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:34089]
INFO: [Common 17-14] Message 'Synth 8-9873' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-9937] previous definition of design element 'DCM_ADV' is here [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:34089]
INFO: [Common 17-14] Message 'Synth 8-9937' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/utils_1/imports/synth_1/maq_exp.dcp with file C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.runs/synth_1/maq_exp.dcp
launch_runs synth_1 -jobs 8
[Tue Dec 19 16:12:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_S[0]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_S[1]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_S[2]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_S[3]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[0]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[1]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[2]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[3]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[4]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[5]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[6]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digctrl[7]'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MONEDA'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PROD'. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/kikem/Documents/GitHub/Maq_expendedora/Maq_expendedora/Maq_expendedora.srcs/constrs_1/imports/SEM_7/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.285 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 20:04:12 2023...
