commit cc4a3289ea36f88dd011995cdaac000910222554
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 23:24:37 2017 -0700

    Update BiosId to be ver.103.2
    - FSP / RC version is 7.x.E.11

Intel/BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
Intel/BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
Intel/BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/Binaries/GopConfigBin/Dxe/GopConfigBin.inf
Intel/CannonLakePlatSamplePkg/Binaries/GopConfigBin/Pei/GopConfigPeiBin.inf
Intel/CannonLakePlatSamplePkg/Binaries/UefiDriver/Gop/Gop.inf
Intel/CannonLakePlatSamplePkg/Binaries/UefiDriver/Raid/Raid.inf
Intel/CannonLakePlatSamplePkg/Csm/LegacyRom/VideoRom/Embedded/VideoRom.bsf
Intel/CannonLakePlatSamplePkg/Csm/LegacyRom/VideoRom/VideoRom.bsf
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcIcl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/PlatformGcc.inc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/ClientSiliconPkg/externals.txt

commit 4ce779e0a270878f3774b1fa2c37fb9f53625031
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 22:30:45 2017 -0700

    530475:[NO_HSD] [Ingredient] Integrate CFL U0 patch 0x70

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 2932fea82eace95dc5e6901c650c48c8f67df170
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 22:03:17 2017 -0700

    530458:Rebase to CNL v103.1_268 CL#529924

Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit bffbc89a177822f28bb8dfb78cde5c6a1cfb5aed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 05:28:10 2017 -0700

    529917:[NO HSD] Dot Label for CNL v103.1 and RC/FSP version as 7.x.E.11
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fa6862bfbad6575375afbbce93a96fa304270114
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 05:21:43 2017 -0700

    [PCH] Add I2C termination settings to platform policy avoiding platfrom override.
    
    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 1c720960ff5eb12849b8f1265916e398947d61bf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 05:12:34 2017 -0700

    529908:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.fd

commit 4933827d0812ce5a1171e9a3408cf5dc4e325cf7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 04:43:30 2017 -0700

    [PCH] Fix PCIe Root ports enumerated even without plugged devices.
    Code checked PresenceDetectState bit before setting SlotImplemented bit, so PDS was invalid and all PCIE rootports appeared full.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 76dfd39158ca7da503efc473ecf9c234ab820409
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 01:34:39 2017 -0700

    [PCH] Sync up thermal PchHot default temperature between UPD and RC defalut setting.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c

commit 363cddb01f78fd1e7b85ef286119d4c7e3f4f72c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 00:25:02 2017 -0700

    529851:[NO_HSD] Moving prep help info to be showed earlier, also adding notes that fspb and fspw are conflicting and should not be used at the same build.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/prep.bat

commit b20b756fea56ca1eb9a1c7ff97b32d62ad42724f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 12:35:21 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 15d1d5eead056d64501ca1d830850739f0d8c25f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 12:10:10 2017 -0700

    529789:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit f1b3816ed2cff673431c482cb048a9370768f3ab
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 12:02:57 2017 -0700

    529784:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 5542718bb681ef753bb1e27b34be28abc676394e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 12:02:24 2017 -0700

    529783:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 3956ae757be6a8906c2db7821a8c5e564a6f5f21
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 11:47:27 2017 -0700

    529778:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c8dd3b35bc95e677be329bcee1b7ecb384c2562a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 10:08:21 2017 -0700

    NVs offset update

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c

commit cbce591116a513c2fd63e8409b289783989c6edc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 2 11:47:01 2017 -0700

    529735:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 012feeda8cd95cfe286a1c4e6b91e77bb9bd4b66
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 2 11:20:32 2017 -0700

    [PCH] Add a test option to enable PCIe DMIL1EDM selectively
    
    ---

Intel/CannonLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 7cbefa86122442bacc0bcd0494653aa8974b3e67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 16:46:52 2017 -0700

    529645:Fix TeamCity FSP_GCC_CFL build "issue"
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 5e971214e004b799c9bd92e058e569667abaf5e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 16:19:49 2017 -0700

    529637:CNL Performance degradation issues. IA VR TDC was being set to 0A because the FIVR VR domain was overriding the correct values.
    
    This addresses the following sightings:
    https://hsdes.intel.com/appstore/article/#/1604446476 - CFL-U 4+3 BIOS : Delay observed while  Preloading the OS
    https://hsdes.intel.com/appstore/article/#/1604445512 - CFL BIOS: Delay observed while saving any changes in BIOS setup
    https://hsdes.intel.com/appstore/article/#/1604444822 - CFL-IFWI: SUT Not reaching HFM/TFM Frequency after applying workload..
    https://hsdes.intel.com/appstore/article/#/1805483071 - [CFL] Performance degradation during EFI command execution
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 35d8698d6f65f4dab0b79e5ffc023c96b8083249
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 14:17:58 2017 -0700

    529597:[HSD-ES][client_platf][1406451198][VTIO][CNL/CFL] VTIO changes for CNL/CFL
    [Issue/Feature Description]
    Required VTIO updates for CNL/CFL.
    [Resolution]
    CIO2/ISP Controllers do not exist in CFL. So CFL BIOS should always hardcode the setup option as disabled.
    CIO2 Controller does not exist in CNL. So CNL BIOS should always hardcode the setup option as disabled.
    XHCI Controller Vendor Defined Descriptor capability includes dual BDF. This changes byte 5 in the vendor defined table to become 40.
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
Intel/CannonLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

commit c40edb1300b5fade5db991501dbe155796fd5cdd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 11:49:26 2017 -0700

    529553:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f85febe11b7cd7b6c12ed0c451fbe25dc3939437
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 11:07:10 2017 -0700

    529537:[NO HSD] Skipping unnecessary steps when TXT is disabled.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c

commit 8b300fdbe26fbcd679774b2bca53721f8c5dc7b5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 11:05:54 2017 -0700

    529536:[1504538316][CNL] Structure definitions in PeiBootGuardEventLogLib not following coding standards
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

commit 62207e95f2490b61682b499cb4708d4c05166d5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 07:44:36 2017 -0700

    [PCH] Add USB2 debug cable to platfrom debug probe type
    ---

Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DciConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c

commit 168e17d04faacfda8e4c18f40c12879364600fb9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 05:17:59 2017 -0700

    [PCH] PMC library implementation refactoring
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf

commit 0f0ed296c6066892308e2456487bd8d9adfe31e4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 03:08:29 2017 -0700

    529435:[1504559994][CNL/CFL] BIOS code refactoring for SPI based Finger Print Devices with different SPI Controllers based on RVP configuration
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SpiFingerprint.asl
Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h

commit 70cc79790d3ef6f0102df9ecbab343122fabc31e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 02:26:53 2017 -0700

    [PCH] PMC library implementation refactoring
    
    ---

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Fadt/Fadt6.1.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
Intel/CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLibFsp.inf
Intel/CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.inf
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitFsp.inf
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchClockControl.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchAccess.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchRcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcFivr.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcIcl.h
Intel/CannonLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/DxeRuntimeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchClk.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEndOfPei.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEspi.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLpc.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchCpuLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PeiPchRcLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchLanSxSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
Intel/CannonLakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 2a009a72d659efef29edaf7dec2a7f682858364f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 21:29:29 2017 -0700

    Description: PEIM GFX logs with debug FSP was not dumping PEIM GFX logs for CNL. 
    Solution: Installing gEnablePeiGraphicsPpiGuid before EndofPei callback so that GraphicsPeim gets loaded before EndOfPei.
    Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 1f6199c4a285f62231a032c9cf04c672b7dcc230
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 14:09:09 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 5 for CNP-LP B1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit f8598e431cbf709158ade1535f83374156c22c0f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 12:56:48 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 8 for CNP-H A1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit bb1ed323e87cf65e297313ff98ed70bbfbbaaa0b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 11:47:17 2017 -0700

    529152:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 33236c7bdb180cf325e3143a048144dd11690804
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 02:37:54 2017 -0700

    529003:Fix UPD comment - 528907 - [1504547279][CNP-H] BIOS to enable PCH DMI rxl0s]
    
    Description:
    Apply following DMI ASPM configuration:
    
    When CNP-H paired with CFL-H/S CPU:
     PCH DMI: ASPM Enabled -> both L1 and L0s
     SA DMI:  ASPM Enabled -> both L1 and L0s
    
    When CNP-H paired with CNL-H CPU:
      PCH DMI: ASPM Enabled -> L1 only
      SA DMI:  ASPM Enabled -> both L1 and L0s
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit e45f86f29911a26f998bd36666e9e394858730f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 02:25:07 2017 -0700

    528991:[1604447760]CNL-U BIOS: Touchpad is not enumerating in device manager and functionality is not working.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cUCMC.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl

commit 407eabe75d59c590ef0bd11b327ba1964a0f2a81
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 01:52:16 2017 -0700

    528964:Missed file for 528907 - [1504547279][CNP-H] BIOS to enable PCH DMI rxl0s]
    
    Description:
    Apply following DMI ASPM configuration:
    
    When CNP-H paired with CFL-H/S CPU:
     PCH DMI: ASPM Enabled -> both L1 and L0s
     SA DMI:  ASPM Enabled -> both L1 and L0s
    
    When CNP-H paired with CNL-H CPU:
      PCH DMI: ASPM Enabled -> L1 only
      SA DMI:  ASPM Enabled -> both L1 and L0s
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit a724d93a5a2f7d6ff5eab28d1828107867c5c1b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 01:40:55 2017 -0700

    FSP GCC build failure-TAKE3.
    [Description] Fixing FSP GCC CFL External build erros.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit c48447e50015de8c745724499ecd0fb2745d4121
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 00:58:39 2017 -0700

    [PCH] BIOS should set PWRMBASE+1E4Ch bit 22 for System Low Power Mode
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit ddfdd0b551b43d0a25474162c794c7120b845c5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 00:13:51 2017 -0700

    Description: BIOS to enable PCH DMI rxl0s.
    Solution: Apply the following DMI ASPM configuration:
			  When CNP-H paired with CFL-H/S CPU: PCH DMI: ASPM Enabled -> both L1 and L0s
			                                      SA DMI:  ASPM Enabled -> both L1 and L0s
			  When CNP-H paired with CNL-H CPU: PCH DMI: ASPM Enabled -> L1 only
			                                    SA DMI:  ASPM Enabled -> both L1 and L0s
	Platform Affected: CNL

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PcieComplex.c

commit 7ff9bc5b0dcd2a3f2820e30c2d4d5dc974d4f892
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:48:28 2017 -0700

    [PCH] Fix code flow potential issue.
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 44aa5d2214714481afa4ee0f86903c7f85cc6764
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:34:16 2017 -0700

    528893:[HSD-ES][client_platf][220493807][CNL][CFL][Security][BIOS Guard] Update SFAM to cover MicrocodeFV and FSP binaries
    [Issue/Feature Description]
    BiosGuard SFAM doesnt cover Microcode FV and FSP FVs. This introduces potential vulnerability and unsigned FVs can be updated in to SPI.
    [Resolution]
    -Update FPRR to include entire BIOS region, but excluding NV Storage
    -Update BIOS Guard SFAM to include entire BIOS region, but excluding NV Storage
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf

commit 8a42b480bd20dae751efa442421c0fb8c383b756
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:01:06 2017 -0700

    528878:[1504581429] Move .md files from Docs to DoxygenInternalOnly in ClientCommonPkg and ClientSiliconPkg
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/ClientCommonPkg/Docs/Doxygen/ChangeList.md
Intel/ClientCommonPkg/Docs/Doxygen/DoxygenMainPage.md
Intel/ClientCommonPkg/Docs/Doxygen/FeatureCoreVerification.md
Intel/ClientCommonPkg/Docs/Doxygen/FeaturePackagesPath.md
Intel/ClientCommonPkg/Docs/Doxygen/Features.md
Intel/ClientCommonPkg/Docs/Doxygen/IntegrationNote.md
Intel/ClientCommonPkg/Docs/Doxygen/KnownIssues.md
Intel/ClientCommonPkg/Docs/Doxygen/PackagesRevision.md
Intel/ClientSiliconPkg/Docs/Doxygen/DoxygenMainPage.md
Intel/ClientSiliconPkg/Docs/Doxygen/PackagesRevision.md

commit 0010555ba408a8cc390f6cfffa461af70e7469b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 20:28:55 2017 -0700

    528850:[NO_HSD] Fixing bug that FSP Wrapper wrongly referring to H files from FspPkg, it should only refer to FspBinPkg to support Binary-only compilation.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf

commit c38ccb99123dadf1bb22509276c2d4d09e747be9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 17:27:35 2017 -0700

    528787:[HSD-ES][client_platf][1604419656][CNL][CFL][Security] SGX debug mode support is failing
    [Issue/Feature Description]
    MSR 0x503 is not being set correctly when enabling SGX Debug Mode
    [Resolution]
    -Fixed and re-added DebugInterfaceLockEnable setup option
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.c
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.hfr

commit 79a8047be4c318ef285016c8a733746f044de664
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 17:18:58 2017 -0700

    Description/Solution: Reference code should try not to include inline assembly.
    Platform Affected: CNL, CFL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.nasm

commit 495c111e4245b74b8d8768276c5acac6810be865
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 17:15:34 2017 -0700

    If IED is enabled during release mode, increase TSEG to support the TSEG size needed.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit b4fc3c4296582c8cf19726ecc0405952fb98643f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 16:59:20 2017 -0700

    FSP GCC build failure-TAKE2.
    [Description] Many build errors encountered after TeamCity starting to verify GCC FSP build so fixing them.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 19837830c22813eb730dfafc00dff4580a04b535
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 13:32:42 2017 -0700

    Fixed Klocwork issues for MRC RC based on CNL Release_101_00_264
    
    Description :
    Update for CNL v101 KW result, and change the title to base on 101_00_264
    
    Change:
    Fixed the two release-101 based clock work issues
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c

commit d95c584b69510cffd1de4bbe55a1343819117fc8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 11:48:30 2017 -0700

    528632:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d735cf72867f27567bcb60fe15897374d9e86055
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 11:01:12 2017 -0700

    528617:[HSD-ES][client_platf][1604404712] Connected standby hardware security test is failed with multiple errors.
    
    Issue:
    The HSTI tests are failing due to HSTI BIOS code needing to be ported.
    
    Solution:
    Update HSTI BIOS code as per project needs.
    
    Code collab review: https://fm-codecollab.intel.com/ui#review:id=202831
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

commit 4aca11c7d09d788f471ed27dad3e9024bece2862
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 10:09:20 2017 -0700

    Fix GCC warnings in MrcCommandTraining.c
    
    Variable set but unused.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit b58d3cd7ea74693f0a30a1048319658e7cefe78e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 10:04:29 2017 -0700

    ODT CA/CS/CK cannot be controlled per rank when SAGV is enabled

    Issue:
      LPDDR4X requires that we program the CS/CA/CK MR22 register per rank. LPDDR4X ignores the internal pad signal, per LPDDR4X vendor spec.
      LPDDR4 uses this internal pad signal to determine ODT value, so ODT is automatically disabled on ranks that are not rank 0.
      LPDDR4 is not affected by this bug, neither is single rank LPDDR4X.
    
      Current CNL architecture does not allow ODT control per rank with SAGV enabled.
    
    Solution:
      For LPDDR4x:
        Before going to normal mode in Cold Resets, MRC will program MR22 to the same value in both FSP-0 and FSP-1.
          This is done via generic MrcMemoryApi hook MrcDramStateFinalize() which does nothing if not LPDDR4x.
        MR22 is removed from the MRS FSM bit mask for restoring MRs'.
        MRC will force Read ODT Training to disabled if SAGV is enabled.
    
    Other LP4 Changes regarding SAGV:
      MRC will leave the DRAMS with VRCG enabled.
      MRC always ends with the DRAM in FSP-OP = 1.  MRC will set McInitState.lpddr4_current_fsp = 1 in MrcMcActivate().
      In Lpddr4InitMrw, CaOdtCtl is set to disabled for Ranks 1-3 to match expected platform configuration.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

commit eb32b06c08944c13149add3f04ab53cf4b71c4f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 09:23:30 2017 -0700

    2D Centering degrades margins unexpectedly
    
    Issue:
      2D centering functions appear to degrade margin unexpectedly.
    
    Root Cause:
      Per-Bit was programming zero when going to the negative side.  This was because of a clamp going below zero.  The internal host structure wasn't configured properly with the current value
      Per-Bit multicast in ChangeMargin was not properly updating other ranks.
    
    Solution:
      Use ChangeMargin() with UpdateHost = TRUE which initializing PBD values.
      Use ChangeMargin to reset PBD when ResetPerBit is set in DataTimeCentering2D()
      Set UpdateHost == TRUE when programming the final value in DataTimeCentering2D().
      Added a Rank-loop around setting TxDqBitDelay and RxDqBitDelay.
      TxDqBitDelay and RxDqBitDelay are added to IsPerRankMarginParam() and identify as a Per-Rank margin.
    
    TCOCOMP field not restored on warm reset, causing warmreset to fail on lp4
    
    Issue:
      Warm Reset fails after enabling TCO CAC training.
    
    Root Cause:
      The CAC registers for TCO were not apart of the Save/Restore list.
    
    Change:
      Added 4 registers to the Save/Restore list in the SAGV section.  Updated define in the header by 16 bytes:
        ddrdata_cr_rcompdata
        ddrclk_cr_ddrcrclkcomp
        ddrcmd_cr_ddrcrcmdcomp
        ddrckectl_cr_ddrcrctlcomp
    
    General Change:
      Removed dead parameter (DebugPrint) from MrcRunMrh().
      Removed commented debug statement from TCO training functions.
      Fixed GCC compiler warnings from previous check-in.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 0c6b71fdec42fd151d5aee36ba4db621e69e939c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 08:11:33 2017 -0700

    Fix GCC compilation error II
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

commit c3898df4c23a5e2081e54ac63649f952a29b48e2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 07:45:27 2017 -0700

    Fix GCC compilation error
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

commit e1554b99322247d7710ac4f3106eb0406c94545d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 06:52:43 2017 -0700

    Remove LPDDR3 and DDR3 references from the code - PART II
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Remove LPDDR3 and DDR3 references from the code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit b906a9a4fb90694b35d21b64c929f4637d76fe6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 05:15:46 2017 -0700

    [PCH] Move HDA ACPI policies to PCH policy protocol
    1. Implemented DXE PchPolicyLib.
    2. ACPI related audio policies (NHLT endpoint enablement, Feature mask) moved to PchPolicy protocol and removed from PEI/FSP.
    
    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PchPolicyInitDxe.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgDxeLib.dsc

commit f8912382b96a77ed98f1d961a2ac2cd6c926bab3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 02:42:34 2017 -0700

    528440:[1406421470] CNL U7[CNP-LP B1] [PCIe] PERST is not asserted/de-asserted while performing a Warm Reset from Windows
    1. Add C12/C13 GPIO programming of M.2 slot (RST/PWR) for CNL U LPDDR4 board
    2. Remove BoardIdCoffeeLakeULpddr3CpuBrd from GpioTablePreMemInit() since C12/C12 are native function on KC board.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

commit 32c0415d1bd584ed6da13ca5056773fbe2759cc6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 19:56:46 2017 -0700

    528353:[1504538291][CNL] Remove unnecessary platform tags / codes in CannonLakePlatSamplePkg Part4 (Remove ICL code)
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Include/PlatformBoardId.h
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni

commit 84c5ef9b54145874b3757350b3d5236ce1f3f49b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 19:39:41 2017 -0700

    [PCH] Remove unused files and refactor Get USB port number funciton
    
    ---

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SpiConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Ppi/PchPmcXramOffsetData.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibClient.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit f534837dfd8afb02e326a5abb5094c9cf1adb7d5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 18:59:08 2017 -0700

    FSP GCC build failure - TAKE1
    [Description] Many build errors encountered after TeamCity starting to verify CFL GCC FSP build, so fixing all of them.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/BuildFv.sh
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryTest.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

commit 9452569a53ccbba88a1df4f90c904c574c2f7170
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 18:49:01 2017 -0700

    [PCH] BIOS W/A for SPI: Require a SPI CFG read before any SPI CFG write
    Description: IO cycle and memroy IO read cycles to eSPI peripheral channel might be completed incorrectly if no any PCI config spcae/memory read to SPI controller(D31F5) between a TPM read to TPM port and a config write to SPI controller(D31F5)
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiSpiLib/PchSpi.c

commit 2d0672d2933bd66183f654969ddf67829268ec50
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 16:47:37 2017 -0700

    Update chain length limit for SCOMP Configuration
    
    Description:
    Currently SCOMP training will only limit the Max SCOMP cells based on finding a harmonic lock.  The limit of the ScompCellsMax should include that the comp code from the number of cells is non-zero.
    
    Change:
    ScompCellsMax is not including the Scomp Code of zero.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 52efb28ae9d16794934abfd144bfd7acb093fdf8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 13:38:15 2017 -0700

    528162:[1604158612]CPU_DT: For silicon NVS, it should consume config block. Platform code should not update initialize from policy.
    Removing only platform code doing initialization is for HWP IO Trap that is no longer applicable.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
Intel/CannonLakePlatSamplePkg/EC/Asl/Bat0Virt.asl
Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtHwpLvt.c

commit d6184b9cd8cf0cd34ba2e03d007f11c55b14b6ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 12:06:09 2017 -0700

    528142:[CNL][ICL][1406411255] Update MachineCheckEnable UPD, then update policy.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c

commit fd2746fd1065294f597e865387167f8324b18235
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 11:47:03 2017 -0700

    528133:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f0cb5d61154270bf332c51eb3eb8e7cda7edac22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 06:55:33 2017 -0700

    528046:[NO_HSD] Correcting  GetDTbtRpDevFun API.
    Code Review: https://fm-codecollab.intel.com/ui#review:id=203009.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

commit 0b13bc4a66c3c4fde43aefc47af50f8b4a0c2852
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 05:39:47 2017 -0700

    Remove LPDDR3 and DDR3 references from the code - PART I
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Remove LPDDR3 and DDR3 references from the code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c

commit 84fd4802d33970d51a40b5f307e1b0bc06f00045
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 03:53:07 2017 -0700

    528020:[1504554405][CFL/CNL] Debug BIOS Flash Map needs to be fine tuned
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
Intel/CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER_CFL.fdf
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf
Intel/CannonLakePlatSamplePkg/bld.bat

commit afc23bc6c0eab0f70fbcb0f130aee4cc94d3b09c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 02:18:36 2017 -0700

    528001:HSD#1604392954: [BIOS][CFL_H][CNP_PCH-A1]: RESET -S Command on EDK Shell Restarting the SUT instead of Shutting Down
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

commit f2afea79b3b87422f5aad094b44410b159fa72b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 22:11:36 2017 -0700

    527909:[1504574620][cannon_lake]Sync up TBT Implementation between CNL and ICL
    1. There are some requirement of DTBT be implemented on CFL/CNL that need to sync to ICL.
    2. There are some refactoring for TBT policy to clean up the redundant policy items on ICL that need to sync to CFL/CNL,
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Ppi/PeiTbtPolicy.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiTbtCommonInitLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtBoardInfo.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiTbtCommonInitLib/PeiTbtCommonInitLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf
Intel/CannonLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
Intel/CannonLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
Intel/CannonLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.c
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakeSiliconPkg/Include/Library/AslUpdateLib.h
Intel/CannonLakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.c

commit e17d77d25c48ea1bded7e6d8c810da0c195f8f7d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 19:52:59 2017 -0700

    527871:Fix CL 527845
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr

commit 504d873748f89178b44a91b85ac9959d96729d7f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 19:17:18 2017 -0700

    527845:[1504572831] Coding error about PegGen3RxCtlePeaking
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni

commit 14b338d080ae4be18e087281e77922009f09154e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 19:17:13 2017 -0700

    527844:[1504577794][CNL] Klocwork issues for Platform code base on CNL Daily_101_00_251 - FspReleaseDate in Setup.c
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/Setup.c

commit 26cb4f941b2d70b011aac77f366c41600114ffa4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 15:26:07 2017 -0700

    527734:[220548133] Remove PcdPowerParticipant in code base.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec

commit d5a1eb6d1f57dc39b900e941add66b0945380f51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 11:48:34 2017 -0700

    527649:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 703dbee83e4ba773e57aba7ac98325237a2044d9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 04:24:57 2017 -0700

    527522:[HSD#1604436729]: Comment Update. CFL-H-PEG-TBT-TR-USFF-A1(PCH)AIC doesn't come up when on PEG with USFF PCH.
    [Description]: Updating comments.
    [Impacted Platform]: Default ALL.
    [Customer visible]: YES.
    Code Review: https://fm-codecollab.intel.com/ui#review:id=202328.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

commit 9179ea02cf6d03cb745cccd0eb65d7a9e64da06c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 04:04:23 2017 -0700

    527516:[HSD#1504576294]: Team City Build Fix. [CNL/CFL] PCH related comment in TbtCommonLib.c is incorrect.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

commit 84e2c8c9810487c5e6da0344c97d593491374d46
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 03:42:27 2017 -0700

    527506:[HSD#1504576294]: [CNL/CFL] PCH related comment in TbtCommonLib.c is incorrect.
    
    Code Review: https://fm-codecollab.intel.com/ui#review:id=202633.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

commit 64207e04131898cf156b2bfa89970b891bb68c27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 03:25:18 2017 -0700

    [PCH] Fix remapping function not working on root ports 21-24
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c

commit b93ba474fcff402a6e98ab8ece30a2867ac5954f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 01:22:53 2017 -0700

    Description: Nonoptimal polling in GraphicsInitLib takes 10ms to finish.
    Solution: Polling function is Optimized in PeiGraphicsInitLib code.
	Platform Affected: CNL, CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/GraphicsInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/GraphicsInit.h

commit 92e45b63448e3d707fe10b314e9be334c993b287
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 00:37:01 2017 -0700

    [PCH] PCIe Endpoint presence will be checked using PresenceDetectState instead of LinkActive
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit cc227401dd6b37894a5f28c6544bb9af4a68c212
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 00:05:04 2017 -0700

    527459:[1805418780][CNL] On CNL U LpDDR4 board SSDT RTD3 is not loaded even if D3Cold support enabled in BIOS
    [Issue/Feature Description]   CNL U LpDDR4 board case was missed and it cause SSDT RDT3 table was not loaded correctly
    [Resolution]  Add CNL U LpDDR4 board support
    [Impacted Platform] ALL
    [Customer visible] YES
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit 1aefb5ae6bee2c6f8dd6ccf6b5b2275335a20045
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 23:45:07 2017 -0700

    527451:[1504571161] Simplify the process for generating external code tree Patch3
    
    1. Sync up Tpm2CommandLib.h
    2. Clean up unnecessary files from SiliconPkg/SampleCode
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
Intel/CannonLakeSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/Legacy8259.h
Intel/CannonLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/Capsule.h
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Include/Library/Tpm2CommandLib.h
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2CommandLib.inf
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 20569ffceadee5eef7dd467dfb0f8bf3cef353b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 21:12:58 2017 -0700

    527430:[1504575700] Use DWORD write for SID/SVID as default access
    [description]
    Since some IP requires signal dword write to SID/SVID register. Use DWORD access as default for SID/SVID programming.
    This also makes the access efficiency.
    
    [solution]
    1. Use DWORD to R/W registers.
    2. Add error handle.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=202746
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 9686f53a785d19b09380a99ef6b291421ecc60d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 20:36:26 2017 -0700

    [PCH] Fixed GCC RC Pkg (EDKII) CI build error
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.c

commit 9fb44fac6f7eb339b2057fb293be8290be5004a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 12:26:48 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 4610b78349a1c114aae547e1e206690f92cd8871
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 12:11:10 2017 -0700

    527382:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit c02319e5c599116181c32e0e0da3a3cdeaff08a8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 12:02:01 2017 -0700

    527378:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit b749f4c79308d450e195281341434dd3bd1513e3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 12:02:01 2017 -0700

    527377:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 166d81972b4756ff38e4c44c5eabb7994ac48376
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 11:46:18 2017 -0700

    527372:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9468077b04894eae7d3d4a62e9e315ef9553c5f5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 10:07:39 2017 -0700

    NVs offset update

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxePttPtpLib/PeiDxePttPtpLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

commit 559e521fb8fe21891bb51a19525bf5bf4b7aee3a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 26 11:46:09 2017 -0700

    527332:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fd2ebfd13c8889c250756452871fbd1f0a0ab3ac
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 15:59:30 2017 -0700

    527276:[220685873]FSP  build doesn?t cache entire 16MB SPI flash region.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c

commit 1d1bc0383c016bec86119457536998fdecc91985
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 14:23:43 2017 -0700

    [PCH] Fix platform does not boot after Set Clock Settings via BIOS for Overclocking function
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.c

commit 9ff977099c630aec8cf41330f95bcd8c7fc565b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 12:50:10 2017 -0700

    [PCH] Clean up unused source code
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 8c7ad10c53557fe4cb464a7abb200d92ffbe1b18
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 11:47:48 2017 -0700

    527162:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 62e64a90bbb70d70b8ebe1a500f87501da6197f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 10:42:37 2017 -0700

    CFL H 2dpc 2400 low CmdT marign
    
    1. MRC is NOT able to center CmdT on slot 1 ,
    CFL H 2dpc 2400 -
    A1 Micron 8Gb- 8ATF1G64HZ-2G3B1
    H0 Micron 4Gb- 18ASF1G72HZ-2G3B1
    
    Solution:
    Add logic within JEDEC Write Leveling to minimize the amount of potential CLK Shift which will be done in Post Processing.  This will minimize the amount of shifting done for CMD Timing.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 47369efba58f72ca996628f266edd5189acb1d1b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 10:27:29 2017 -0700

    BDAT Schema Update
    
    The existing BDAT memory schema does not support LPDDR4 and requires a customized parser to extract its data out. Request to use new memory RMT schema 6,  which uses the BIOS SSA "columnar" style format, to store the MRC RMT results to BDAT. This new schema shall enable us to auto-generate result parser and reuse the existing BIOS SSA EFI shell utility to retrieve and extract RMT results.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 88a1b6dec4e5c110bcbc6672c10bfd17ed567d80
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 08:52:24 2017 -0700

    Update BDAT Schema and Enable Margin 2D Results
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CFL to publish the MRC Margin 2D results through BDAT Schema.
    
    The Margin 2D Schema is being added to the MRC for publishing those MRC Margin 2D results through BDAT
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Also, the Write/Read Timing Centering 2D Training steps much be enabled to receive Margin 2D data in BDAT.
    
    Additional Changes:
    Add Setup option to adjust RMT Loop Count for both RMT Bit and Legacy RMT functions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 953a1c73b24564800ea840a0757578addff37d74
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 06:21:49 2017 -0700

    527046:Fixed CL#527012 External Build Failed, Change file type to ANSI.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni

commit 42671d0bae27e5c3d37d74e91a23a44de92def19
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 02:57:40 2017 -0700

    527012:[1504566597][CNL/CFL] BIOS support for I2C Touch Pad on different I2C Bus locations with different RVP
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cUCMC.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Sensor.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h

commit b331369cc525bc0689b4cdaf07de3ad15111e606
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 02:31:43 2017 -0700

    527008:Merging 522925 from KBL to CNL and ICL, [1406350606] xDCI initialization failure
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.h
Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceMode.c
Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c
Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.h
Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDevice.h

commit 99a1f823d65735bb48d03a7eeaa8b0c664a8179d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 01:18:07 2017 -0700

    [PCH] remove IA_POSTBOOT_SAI from P2SB control policy
    Description:
    BIOS cannot access P2SB from SMM nor after switch to POSTBOOT_SAI with CFL CPU (preventing GPIO lock/unlock etc.)    
    To remove POSTBOOT_SAI from P2SB SAI control policy BIOS must clear bit 0 in config register offset 0x240 of P2SB after switching to POSTBOOT_SAI
    
    Note BIOS must either restrain from setting or clear the HIDE bit in P2SB since access to the HIDE bit is blocked after switch to POSTBOOT_SAI and would prevent the policy change.
    Setting HIDE bit is still necessary if switch to POSTBOOT_SAI is disabled for debug purposes.
    
    ---

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchP2sbLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiP2sbPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsP2sb.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchP2sbLib/PchP2sbLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchP2sbLib/PeiDxeSmmPchP2sbLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PchInitCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PeiDxeSmmPchInitCommonLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIoApic.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

commit 1bf7173fc01fd7efa36e35fd927cc039b2e86762
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 22:55:51 2017 -0700

    526979:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description] Reupdated Upd BiosSize based FSP flash size - 0x00A00000.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc

commit 14652764d46134f179aa591bc0de7e2e80123d89
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 22:31:50 2017 -0700

    526969:[1504573932][CNP] S3 resume hang 0xE1 when setting SCRPD2 with debug build BIOS
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit a1d1d4ecc6f6d9b9c7be9bffae9e3d8d8a34269f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 18:33:21 2017 -0700

    Changed Debug Verbosity for ME BIOS.
    

Intel/CannonLakeSiliconPkg/Me/ActiveManagement/Sol/Dxe/SerialOverLan.c

commit 50fe1206afa83fba2b5e1fd087c2e526c7612122
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 18:32:05 2017 -0700

    526934:[1504575059][CNL] Remove internal only flags (CL 500027) of Dynamic SAR
    
    [Description]
    Remove [WiFiSar] internal only tag for beta release.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni

commit af61e219343bfa2676ef16e2e59c0dd4adfa2ac4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 11:49:54 2017 -0700

    526795:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 695b8f4464399160f78b9a9b67ee588fb8f035ff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 11:25:27 2017 -0700

    526776:220428158 - CFL-H BIOS needs to sync to the latest CFL VR POR overrides
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

commit ee0d0f84b1b5469192cf86cb88419f30867303cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 11:02:32 2017 -0700

    Platform can't boot if PTT stop responding during boot. BIOS timeout and global reset as expected.
    [description]
		Issue is that BIOS is in infinite loop showing post code D7, AD, 9A, D7 etc. Due to UEFI TCG core stops any communication to TPM device if TPM extend command return EFI_DEVICE_ERROR.
    [Root cause] 
		This logic does not work with PTT, as PTT returns EFI_TIMEOUT error, but EFI TCG core is looking for EFI_DEVICE_ERROR. TCG driver has been written to look for EFI_DEVICE_ERROR becuase EFI_TCG_PROTOCOL function declaration includes EFI_DEVICE_ERROR and doesnt include EFI_TIMEOUT.
		As a fix, PTT driver has been updated  to return EFI_DEVICE_ERROR even in case of timeout. This is to match with EFI TCG driver and EFI_TCG_PROTOCOL spec.
    

Intel/CannonLakeSiliconPkg/Me/Library/PeiDxePttPtpLib/PeiDxePttPtpLib.c

commit 5653e053e170de46c453c57ff129a7e247e046e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 10:18:53 2017 -0700

    526738:[1604350714][[PM] No PKG-C10 with 3.3v LPSS I2C Touchpanel]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

commit 213ce35a44c151b6c3cf738bc45868676a6195ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 03:35:28 2017 -0700

    [PCH] Setup xHCI DbC for Trace Hub tracing to fix BIOS tracing not working on DbC
    
    ---

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf

commit 1da5c2b2c905b303d3c38e8b4b7286dd555f9d9f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 01:34:41 2017 -0700

    526643:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description] Corrected below Upds according setup default.
                         Peg0Gen3EqPh3Method, Peg1Gen3EqPh3Method, Peg2Gen3EqPh3Method
                         PegRxCemTestingMode, PegGen3RootPortPreset, PegGen3EndPointHint
                         Gen3SwEqJitterDwellTime, Gen3SwEqJitterErrorTarget, BiosSize
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc

commit 8df054ad73a3086294d9999c75980832200de67f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 23:29:57 2017 -0700

    526617:1604437054 [CFL-U-LP3-PNP-CPU-FAB1-PO] : "When TBT enabled in BIOS and no TBT device connected, Sx is not working
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec

commit 9922a30f0dba039858a12e5b72c5d4b88cb98b2a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 22:34:33 2017 -0700

    526600:[ICL][CNL][1504569750] Check EC output buffer bit (OBF) before sending next EC command - take2 - Increase timeout of ReceiveEcData.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c

commit 4b16e6a38f5a0e5f84c3a14a7adb8deabf5b1351
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 20:06:08 2017 -0700

    GCC FSP boot hang at MRC after aligning toolchain to GCC5
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

commit 3934560e0e023a85342b3454fc86579bb6a619da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 19:56:34 2017 -0700

    Changed Debug Verbosity for ME BIOS.
    

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c

commit 07395e7cce92062f433fb7261bb2ee98be8b542c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 19:43:13 2017 -0700

    Changed Debug Verbosity for ME BIOS.
    

Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/Inventory.c
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/UsbProvision.c
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/FwStsSmbios.c
Intel/CannonLakeSiliconPkg/Me/IntegratedTouch/IntegratedTouch.c
Intel/CannonLakeSiliconPkg/Me/Jhi/Dxe/JhiDxe.c
Intel/CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
Intel/CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhis.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/MePolicyDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/MePolicyPeiLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/Mei.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttHciSmm.c

commit ded4aacb0622c8987e8cc75fb94b3cd1990d4362
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 16:48:03 2017 -0700

    526495:[220445741] [CNL-H PO] Touch-pad not getting recognized/working (https://hsdes.intel.com/appstore/article/#/220445741)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h

commit c98a52202cd3afc470327b6911a9e352a238c208
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 11:52:57 2017 -0700

    Description/Solution:Temporarily commenting PSMI registers locking and programming these registers when Psmi support disabled as per validator's request until PSMI functionality fully tested.
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit 9b2008005434e942a12c91e32fbb25d826c88286
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 11:46:47 2017 -0700

    526398:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0ffb42e48743493ec161f1c2c3b01efca21b1b9e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 10:21:59 2017 -0700

    Workaround for Stress test of warm reset on B0 stepping board. 
	[Issue] A "WARNING!" message error encountered and will reboot the platform in 30 minutes
    

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf

commit edfc7f7d991d39787354a0f432ae8bd9146be5d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 05:09:15 2017 -0700

    Requesting MRC with weaklock and ma3_ma4_par_dis  enabled
    
    Need MRC/BIOS with below features enabled by default:
        ma3_ma4_par_dis
        dllweaklock
    
    below are relevant CRs:
      ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dllweaklock
      ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.dllweaklock
      ddrcmd_cr_ddrcrcmdcontrols_0_0_0_mchbar.dllweaklock
    
      ckectl.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
      ckectlch0.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
      ckech0.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
      ctlch0.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit e5741368de40f0c6cf2eec56fe8252367b71cfbf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 02:24:03 2017 -0700

    526253:[1504538291][CNL] Remove unnecessary platform tags / codes in CannonLakePlatSamplePkg Part3 (Remove ICL code)
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni

commit 75b5922b9fc60fad3fa87d3c7badd950607ffeca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 02:23:57 2017 -0700

    526252:[no HSD] IntelFrameworkPkg and IntelFrameworkModulePkg should be refenrenced only when PcdSiCsmEnable is enabled.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.inf
Intel/CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit d42861fc4c4ee19362bb2a591712d2db5d403c9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 01:51:10 2017 -0700

    Description: Move BME enabling of PCH IPs after SMM Lock event.
    Solution: BME bit in SA should be set to 1.
    Platform Affected: CNL
   
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

commit a67d73e82ac54e0e1bab12006f5ca192b1a8c407
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 01:39:59 2017 -0700

    526236:[1504570961][ICL] Klocwork issues for RC common folders  based on ICL Release_1332_00_216
    [description]
    Fix Klocwork issues
    
    [solution]
    Add NULL check.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=202486
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c

commit 00bfc72913722006041e3e972148004d8137557e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 01:31:29 2017 -0700

    526232:HSD#1604404968:CNL-IFWI: PXE LAN is listing in Boot menu when any WIFI module is connected with default BIOS settings
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

commit e1b878bfeb8a08e61d627a5ed232c91deabddabb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 00:21:46 2017 -0700

    526218:[1504524072][CNL][Remove unnecessary old platform name from CannonLakePlatSamplePkg]-Phase 5
    
    [Description]
    1. Remove no longer referred variables and definition.
    2. Change naming of the global variables with old platform name to appropriated naming to match current platorm implemntation.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

commit 2fb092e7c8884546e3b97ee524540ee6fd131962
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 14:29:13 2017 -0700

    526045:[1406386857][[CFL-H62] No PKG-Cstates observed in OS Intermittently]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

commit e34381b4329c82306c871bce8f353cfe10d7807e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 14:04:30 2017 -0700

    Description: Reference code should try not to include inline assembly.
    Platform Affected: CNL, CFL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.S

commit 2d276f7c08979153ded23ad70e7d44ed27378087
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 13:39:35 2017 -0700

    Reference code should try not to include inline assembly
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes
    Reference code should try not to include inline assembly
    [description] <Short description of the issue/change> Move inline assembly code into dedicated assembly language files.

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.S
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.asm
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c

commit ea0b48944def2a6435fe6ca9840737bfe0f16b4e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 11:46:21 2017 -0700

    525982:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 2369bf453a93495a1dabb90e6dc030f049111acb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 03:52:03 2017 -0700

    525855:Missed change for - [1805453477][Refactor BIOS PCH DMI support - group PCH DMI code into single directory and provide library for other modules to use]
    
    Description:
     - create separate header for DMI SIP14 specific registers
     - move DMI support from PeiPchRcLib to PCH DMI lib
     - separate SIP14 and SIP15 DMI code
     - move DMI initialization from PeiPchInitLib to PCH DMI lib
     - create necessary DMI functions for other modules to use through PCH DMI lib
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c

commit a65ab75daad6d3f0758b3b9850f85cf45577c958
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 03:43:56 2017 -0700

    [PCH] Remove _DSM function 6 from xDCI ASL code for xDCI soft reset workaround
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl

commit 265126b330ac02773ef12189e2565f74421710fb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 03:29:50 2017 -0700

    [PCH] Added 50us delay in eMMC ACPI _PS0 method entry

    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

commit f8143b4953c2ed0dc04f1b9621367854ae55c36c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 02:50:41 2017 -0700

    [PCH] Fix system hang on ready to boot callback function

    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c

commit c39e1f159205088f3c009d9c5325350f26f00b69
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 02:33:32 2017 -0700

    525822:[1604346959][CFL-U43e] PO: EC protocol version shall be removed
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
Intel/CannonLakePlatSamplePkg/Include/Library/EcCommands.h
Intel/CannonLakePlatSamplePkg/Include/Library/EcMiscLib.h
Intel/CannonLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
Intel/CannonLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Intel/CannonLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Intel/CannonLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
Intel/CannonLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
Intel/CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
Intel/CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/EcPlatformInitDxe.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.h
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/Setup/Main.vfr
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.c
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Setup.inf

commit d8472fadbddc20587ee92062d0421d80afcd4dc0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 02:14:58 2017 -0700

    525810:[HSD#1604436729]:CFL-H-PEG-TBT-TR-USFF-A1(PCH)AIC doesn't come up when on PEG with USFF PCH.
    [Description]: Wrong Clock source is assign to PEG 0 Root Port.
    [Resolution]: Dynamically Assigning Correct source to PEG 0 X16 Root Port.
    [Impacted Platform]: Default ALL.
    [Customer visible]: YES.
    Code Review: https://fm-codecollab.intel.com/ui#review:id=202328.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

commit 46bc79a2384366108f92490341187789d35a70ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:45:59 2017 -0700

    [PCH] Fix S3 resume hang up at post code "00E1"
    
    ---

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit f82e78fb3e65f7e4bc396fbc92518432e7a26e23
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:25:18 2017 -0700

    [PCH] Fix BIOS trying to program non-existing RST PCIe Storage Cycle Router
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchPcieRpLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/RstPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c

commit d098c30085d8c1656a83eedcd9a84c91965a853e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:16:17 2017 -0700

    [PCH] Added 50us delay in eMMC ACPI _PS0 method entry
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

commit 325e9a4ed426e8746ddb3ad74beaa327a2ad4bdf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:10:00 2017 -0700

    525765:[1504497899] Remove Tools/Conf, Tools/Iasl, Tools/nasm in MinTree (Part I)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/BuildFv.cmd
Intel/CannonLakeFspPkg/Tools/Catalog/build_rule.template_Catalog
Intel/CannonLakePlatSamplePkg/Tools/Catalog/build_rule.template_Catalog
Intel/CannonLakePlatSamplePkg/prebuild.bat

commit 5e25c100e3ef164903de0e2217c344a829ecdc5d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 23:26:49 2017 -0700

    [PCH] Refactor BIOS PCH DMI support
    
    ---

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchRcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi14.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchDmiRcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PeiPchRcLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaDmiInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaDmiInitLib/PeiSaDmiInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaDmiInitLib/PeiSaDmiInitLib.inf

commit e51bcef485d7d886f907d14a53a80c774b41f6da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 20:29:03 2017 -0700

    525719:[1604437059][CFL-U-LP3-PNP-CPU-FAB1-PO] : S3 not working (Auto Wake) with TBT enabled in BIOS and one TBT device connected
    [1604437060][CFL-U-LP3-PNP-CPU-FAB1-PO] : S4 not working (Auto Wake) with TBT enabled in BIOS and one TBT device connected
    [Issue] Tier-2 SCI interrupt (GPP_D_9/GPP_D_10) when Sx, and wake up system.
    [Solution] Assign GPIO_D_GROUP to Tier-1.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardReworkCompliance.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflULpKc.h

commit b577b15c903df8d4e32822e177d8c5a9a3e6796f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 18:21:16 2017 -0700

    Recover HMRFPO DISABLE routing. Since HMRFPO Disabled command is still supported in CSME 12, but it is moved to BUP phase.
    
Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

commit ae001295894b6c461aa9c6368a9e2d581a68dafb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 11:48:35 2017 -0700

    525558:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit aed2ccfd645f0ad45541da2dfd6b35e802606d94
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 05:24:05 2017 -0700

    525501:[ 1604416701 ]CFL-S CNPH] Security: SUT failed to reboot after deleting setup UEFI variable in EDK shell
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes
    [hsdes] <HSD number>  1604416701
    [title] <HSD title> Security: SUT failed to reboot after deleting setup UEFI variable in EDK shell
    [description] <Short description of the issue/change>
         If any Setup Variable does exist , then loading the Setup variables with  default settings and proceeding further
    [Review] :https://fm-codecollab.intel.com/ui#review:id=202248

Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

commit 4abc4031ac3390888a0a56bba4c760e63859bf3c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 05:00:41 2017 -0700

    [PCH] Refactor GPIO initialization and configuration
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/GpioLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsGpio.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsGpioCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit ea7f27d83b962d0b6debb5b5ab673914139740bc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 03:22:30 2017 -0700

    525478:[1504571149][cannon_lake]Switch the TBT implementation to New Design
    
    1. Clean up the original TBT implementation.
    2. Move all TbtInternalOnly content into Tbt folder
    3. Clean up PcdNewTbtDesignEnable
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtPolicyLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Library/PeiTbtPolicyLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Library/PeiTbtTaskDispatchLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Ppi/PeiTbtPolicy.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiTbtCommonInitLib.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/TbtNvsArea.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtBoardInfo.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLibrary.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLibrary.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLibNull/PeiDTbtInitLibNull.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiTbtCommonInitLib/PeiTbtCommonInitLib.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiTbtCommonInitLib/PeiTbtCommonInitLib.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf
Intel/CannonLakePlatSamplePkg/Library/PeiTbtInitLib/PeiTbtInitLib.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit e3859ab0cd3cf8f8093c91e264c7c774b22f20cd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 02:03:15 2017 -0700

    525455:[1504570961][ICL] Klocwork issues for RC common folders  based on ICL Release_1332_00_216
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 4cc1e7bcf7812288cf0396ae954d59f20488dfd1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 01:38:24 2017 -0700

    [PCH] Fix audio I2S codec under I2C controller yellow bang issue

    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchHdaEndpoints.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaNhltConfig.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

commit b111f51b06a03d440f16f24aeabeb8e5b2a9f91b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 23:42:53 2017 -0700

    525428:[1504556722][CNL][CFL][ICL] : 10Sec Power Button OVR should default disabled when disabling the BIOS settings for Low Power S0 Idle Capability
    [Issue/Feature Description]  10 sec power button override feature was not changed when Low power S0 Idle capability disabled
    [Resolution]  Add new option [Auto] for 10 sec power button override feature
    [Impacted Platform] ALL
    [Customer visible] YES
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni

commit b91b771e977e4b4c37e290cb6d3cb7a1a9a76bee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 23:30:26 2017 -0700

    525423:[1604425363] CFL U43e BIOS: ZPODD option is listing in BIOS setup page
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

commit 102380dfb555d447d4a341c38bc134f3261b0294
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 22:48:27 2017 -0700

    525408:[1405831805] cAVS_CFL S PO:Low volume of playback with onboard HDA in decoupled mode
    [Issue] Low volume on CFL-S board.
    [Solution] Update verb table. Vendor still needs to work on remaining audio issue.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

commit e6d20dc2bbd48f5f0159c68f4d920dded4dd1378
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:34:10 2017 -0700

    No Change.

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 50eb735118d9bf6bd73e71517ed1f9c04b4c5235
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:49:01 2017 -0700

    [NO HSD] Update BIOS ID to v101.2
    - No RC changes so keep FSP/RC version to 7.0.C.A1 for CFL and 7.1.C.A1 for CNL
    (528903)
    sync from Artifactory

Intel/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/TbtNvs.asl
Intel/CannonLakePlatSamplePkg/CapsulePkgFullIfwi.fdf
Intel/CannonLakePlatSamplePkg/CodeCov.ini
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/TbtNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PciBusSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakePlatSamplePkg/capsulebuild.bat
Intel/CannonLakePlatSamplePkg/cln.bat
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/ClientSiliconPkg/Tools/GenNvs/lex.py
Intel/ClientSiliconPkg/Tools/GenNvs/lex.pyc
Intel/ClientSiliconPkg/Tools/GenNvs/yacc.py
Intel/ClientSiliconPkg/Tools/GenNvs/yacc.pyc

commit 2a013b501682d66e2a9fcae9b83bc8834180689c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:39:35 2017 -0700

    528896:Merged CL#525810 - [HSD#1604436729]:CFL-H-PEG-TBT-TR-USFF-A1(PCH)AIC doesn't come up when on PEG with USFF PCH.

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

commit 9ee544831ef60c5759b67c79bc7127d4bf2f12f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:37:36 2017 -0700

    528895:Merged CL#526140 - Back out changelist 516605 - It cuases CFL-S TBT TR FP not working.
    [Issue] [1604436187] [CFL-S][TBT][RS3][REGRESSION][sighting]TBT TR FP   not working with WW33.3 IFWI  - Regression in V98.A00
    [Solution] Back out GPP_H_9 programming.

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h

commit 745b2d4794f19ae0f56d3eee994edc9185410aa4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 06:30:30 2017 -0700

    528510:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 05b86fef44300bfefd48213844cb8bc41dd3c165
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 06:23:33 2017 -0700

    528507:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.fd

commit 840af8bf87f5b2272c2cabaffc2fd7814ae263f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 05:58:33 2017 -0700

    528502:[NO HSD] Update BIOS ID to v101.1 and FSP/RC version to 7.0.C.A1 for CFL and 7.1.C.A1 for CNL

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c236aaa21fd6e6e9dcb1ffeb44a7de3e8b6a7003
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 05:22:52 2017 -0700

    528490:Merged CL#528419 - [HSD-ES][client_platf][1604424060][CFL][Security] [CFL U43e][CFL H][CFL S][S&S][PM] On Sx/warm reset Cycling System hangs at post code 1090. Need to reflash the BIOS to recover the system

Intel/CannonLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.c
Intel/CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h

commit 3e4c87e2fcf0f76564c6770c8ec8076f4176405d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:34:10 2017 -0700

    NVs offset update
	
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 39375825696ceb6d04dfec7c2d695a04fa39d3f5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:22:49 2017 -0700

    525360:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit d3346315b6e68a5fa7c74e2c99e2999b5f736b59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:04:24 2017 -0700

    525355:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 89dc23504e3940e5c7202e606dfa621bf03792b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:04:08 2017 -0700

    525354:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 141bd005962017f55a6cad1635c028b2a431738e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 11:46:36 2017 -0700

    525349:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 51069aa121fa41ddd935c441a589f6270c247280
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 10:06:29 2017 -0700

    NVs offset update
	
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Tbt.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspWrapperPlatformLib.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.c
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 72a281770b28766467bb3b54182b556a6f4ec98a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 07:25:28 2017 -0700

    Merge Training Updates from EV MRC stream to trunk
    
      Enable LPDDR4 power training.
        Added new OptParam for LPDDR4: OptDimmSocOdt.
      Second revision of Tx and Cmd/Clk/Cke TCO.
      Expose SubChannel control for SetDimmParamValue() for LPDDR4.
      Updated DqTimeCentering1D to track channel margins for WrV.
      LowSupEn for LPDDR4 data
      Refactor GetBerMargin function stack to use Rank Bit-Mask for all parameters to have consistency.
      Fix EyeMargin() to call ChangeMargin after MrcResetSequence().
      Added EarlyReadMpr2D after ECT at the por frequency for LPDDR4.
      Enable EarlyWriteDqDqs2D() for LPDDR4.
    
    Lpddr4 Init:
      Change initial DRAM PullDown Drive Strength from 80 Ohms to 40 Ohms.
      LP4 vrefs are calculated based on ODT's/Ron and VDD/VCCIO.
        New function to convert from mV to MRC training offsets.  Then call the Training Offset -> MR encoding.
        Reserve 10 ticks on each side for margining.
      Refactor MrcCalIdealRxVref to calculate the ideal Vref for all types: Read/Write/Command.
    
    GetSet:
      Re-design of RxBias in GetSet:
        Rcomp is split into two fields MSb and LSb's.
        RxBiasRComp is the superset of the two Rcomp fields.
        RxBiasIcomp for current control.
        GsmComplexRxBias walks the diagonal of IComp and RComp.
      Create a single API point for getting register field limits: MrcGetSetLimits().
        Removed unused parameters from the limits functions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 88e1f36b0c831af1dbd6315fc20c4822f6d31407
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 01:43:20 2017 -0700

    525332:[22087354] Update SEC code to match BWG clearing machine checks. - Part2
    - Fixed MC Banks 6-9 hard coding issue for FSP
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeFspPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c

commit 8fd752bef884243e62102642ea31f6bb3bb1ee62
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 19 11:46:26 2017 -0700

    525305:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4246b1154ab3e390a03b190103ec856485ffbb55
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 23:04:23 2017 -0700

    Fixed Klocwork issues for MRC RC based on CNL Release_81_00_218.
    
    Change:
    Klock work issues fix based on 99 release .
    
    Note: Some of the klocwork issues fixed as part of CL#520550 on 81 base release.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 20bc0e3027c65f2ce154ef009d1844e99b9333e7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 17:29:12 2017 -0700

    When training ECC memory, getting error message "Attempted to setup and error counter for invalid byte"
    
    Change:
    ECC byte is updated correctly for counters 16 and 17.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit a7a8b94f2eec29376121e7602f7db09624239903
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 16:37:31 2017 -0700

    [PCH] Fix Overclocking above the 100 MHz fails on WDT expiration
    
    ---

Intel/CannonLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/FspWrapperPlatformLib.c
Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchWdtCommonLib/WdtCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/Wdt.c

commit 4c9ccb86e91a4b3317f0f35746dcb02c406885c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 15:46:04 2017 -0700

    Overclocking bringup issues
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.c
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 58191047fe74bd1051b28400a763b90358895754
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 14:53:18 2017 -0700

    525161:[220176534] CFL-U43e PO:Core Max OC,Ring Min and Ring Max Ratio option allowing us to set ratio Value below 8.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    [hsdes] 220176534
    [title] CFL-U43e PO:Core Max OC,Ring Min and Ring Max Ratio option allowing us to set ratio Value below 8.
    [description] Core Max OC,Ring Min and Ring Max Ratio option allowing us to set ratio Value below 8. Modify the Core Max OC Ratio help text also.
    
    https://hsdes.intel.com/appstore/article/#/220176534

Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.c
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h

commit c9bcdbf082e969803ee6f0034da50922a15faa1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 11:47:18 2017 -0700

    525079:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 512a515b2e575122272b20bd610500a2e4fe2d35
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 10:07:22 2017 -0700

    525043:[1604423249] [CFL H uSFF PO] SLP_S0 is blocked due to CSME not Power Gating https://hsdes.intel.com/appstore/article/#/1604423249
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

commit d425418dba70b1e8d28e2b2d3125dc10b1cf7238
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 09:04:44 2017 -0700

    525019:[1604421059] [CFL S  + CNP H ][Storage] One click optane driver installation is getting failed with unsupported BIOS error Pop up in AHCI mode.
            Merged one click feature from KabyLake
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstConfigVariable.h
Intel/CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.c
Intel/CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.h
Intel/CannonLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf
Intel/CannonLakePlatSamplePkg/PlatformPkgConfig.dsc

commit cae9947ad6fc851f72590d578a3b12ca526be9cf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 05:05:24 2017 -0700

    524991:[ICL][CNL][1504569750] Check EC output buffer bit (OBF) before sending next EC command.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c

commit 79eabfcbc403daead828031abe343fb5a6ce29cd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 02:37:25 2017 -0700

    524955:[HSD#1305191131]:CFL H CNP PCH A1 - AIC TR B0 : AIC doesn't come up when on PEG. Part 3: Send Correct RP Select No for PEG link Enable and Disable function.
    [Description]: PEG Link Enable and Disable function is receiving wrong RP Select No.
    [Resolution]: Use correct RP Select function by subtracting 1 from it.
    [Impacted Platform]: Default ALL.
    [Customer visible]: YES.
    Code Review: https://fm-codecollab.intel.com/ui#review:id=202061.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Tbt.asl

commit 5b6233c206fb0b2ad06fcfd67049c81e709072fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 00:48:49 2017 -0700

    524917:[1406354936]: Move BME enabling of PCH IPs after SMM Lock event
    

Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

commit 305c6d28b72093d8cbe9130cfcdcd62c820fb21b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 20:27:45 2017 -0700

    524857:[1305279469][ICL] Replace PlatformSmmIoLib in IceLakePlatSamplePkg with SMM IO Library in core code
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Include/Library/PlatformSmmIoLib.h

commit 5544265257f6ef43c8c44006cd613c59d56b6453
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 19:38:56 2017 -0700

    Description: ASL Name for IRQ Routing.
    Solution: ASL name added fro IRQ Routing.
	Platform Affected: CNL

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PciTree.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

commit fab57413d5519d2f13923fb26bb23ebad93651b5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 19:14:31 2017 -0700

    524837:[1504556062][CFL-S][ Debug BIOS hang with assert in PSS Library]
    
    [Description]
    Change PcdPssI2cBusNumber from 0x04 to 0x01 in Board Id BoardIdCoffeeLakeSUdimm(0x18) because the PSS is connected to I2C0 not I2C4.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit ce51b42a1bdec8ea5c7636fd7a851acda173c667
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 19:09:13 2017 -0700

    524832:[1504526921][CNL][Pack FSP version into FSP_INFO HOB, display information in SETUP]
    
    [Description]
    The declaration functions in FspInfoLib.h is only used in Fsp Package, not used in Fsp Bin Package so that do following actions to meet coding requirment.
    1. Move CannonLakeFspBinPkg/Include/Library/FspInfoLib.h to CannonLakeFspBinOkg/Include/FspInfoHob.h and change including path and filename in those who inculded previousely.
    2. Remove the declaration functions definition in the new header file.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Include/FspInfoHob.h
Intel/CannonLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
Intel/CannonLakePlatSamplePkg/Setup/Setup.c

commit 2d5ef3c477ed4fa55b2312a981355568613f868f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 18:09:42 2017 -0700

    524822:[1209952843]Bug fixes and improvements in PowerMgmtDts: (1) Don't hardcode arrays to fixed number of logical processors. (2) Don't assume HT is always enabled. (3) Only check on logical CPU on one each core for core scope registers. (4) Update correctly the AcpiNvs temperature data per core.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf

commit 0cab287e1d827c071cba235be798a988cffd8ece
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 11:49:01 2017 -0700

    524665:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 01e5b73a047ded9e653757acb55cced549f9ceb0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 09:53:16 2017 -0700

    524596:[220450574] [CNL-H PO] SUT not detecting SD Card https://hsdes.intel.com/appstore/article/#/220450574
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h

commit 5e7fa97084c44d17632b1338343a2dc8d52e8d8d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 02:54:34 2017 -0700

    524534:[CFL][1604405832][EC][CFL-H][CNP-PCH-A1]: "UCSI USB Connector Manager" is not enumerating in Device Manager Under USB Bus Controllers
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4Rvp.asl
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit a7f6b8af9f5680b1f0533866f54040cd61e3b461
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 02:32:18 2017 -0700

    524530:[HSD#1305191131]:CFL H CNP PCH A1 - AIC TR B0 : AIC doesn't come up when on PEG. Part2: Solving CAT ERROR.
    [Description]: Solve CAT ERROR coming after Part 1 Check in.
    [Root Cause]: Max Payload for PEG controller should be set to 128TL. Found setup callback was not working Properly.
    [Resolution]: Add Proper call back for setting PEG type Root Port to set the Max Payload for given PEG Rootport.
    [Impacted Platform]: Default ALL.
    [Customer visible]: YES.
    
    Code Review: https://fm-codecollab.intel.com/ui#review:id=201949
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
Intel/CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.c

commit 82e791b52df5e8a4f1ebfff6f60bbf411e5b5e59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 01:59:50 2017 -0700

    Description: LPIT,WSMT,DMAR,DSDT ACPI Table showing Wrong OEM Table ID
    Solution: ACPI tables would be updated based on CPU family/type accordingly.
	Platform Affected: CFL

Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit f8ee072649e0b70497b4d5e3aeb741dc40ea6d9e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 00:26:21 2017 -0700

    524502:[HSD#1305191131]:CFL H CNP PCH A1 - AIC TR B0 : AIC doesn't come up when on PEG.
    [Description]: AIC should function on PEG as on PCH.
    [Resolution]: Previously dTBT controller is always hard coded to PCH Type. Now code added to make it PEG based on USER input via setup option.
    [Impacted Platform]: Default ALL.
    [Customer visible]: YES.
    Code Review: https://fm-codecollab.intel.com/ui#review:id=197785
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Tbt.asl
Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtDxe/TbtDxe.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmiHandler.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiTbtInitLib/PeiTbtInitLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
Intel/CannonLakePlatSamplePkg/Setup/DiscreteTbtOptions.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.c
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtStringPool.hfr

commit 3757fea21f015eb3f1da0095c2f75747361d2c5c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 00:02:56 2017 -0700

    524495:HSD#1405859534 : [CFL S][PM] : _S0W method is not available for SAT0 scope for RVP platform to allow SATA to enter D3.
    Code Review: https://fm-codecollab.intel.com/ui#review:id=198835
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl

commit b3e457bdec3fa178cff10874e002d5b7907acefd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 00:00:52 2017 -0700

    Update TurnAround Training for CPGC 1.5
    
    Enable TurnAround training:
      Optimize TAT printing results by using arrays and for-loops.
      Fix bug in Different Rank sequence where Different DIMM timing is introduced.
      Get higher residency of WRRD_DR by increasing RDWR_SG to cover the large delay of WRRD_SG during this test
      Remove DG timings from DDR4 as these are specified by JEDEC.
      Fix masking issue when updating Wrap rank in RunIoTest.
    
    Other Changes:
      Remove Early CmdV and JedecInitLpddr3 as it was only run for LPDDR3.
      Remove support for SPT in MiniBIOS.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit f5c94526ea842225043679b5e1e0184a1a196092
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 21:37:22 2017 -0700

    524464:[1504566529] [CFL_Ebat_Validation][CFL-S V100] B0 CPU boot fail
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h

commit 97d2fc4e22145aa4e406e3dd5d7aa6faa580a3ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 20:35:31 2017 -0700

    524455:[1504567651] Update PdoProgramming to FSPS UPD
    [Description]
    To program PDO programming for USB in PEI phase.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c

commit ea9009c5b7dbdccad42ea203ac6f28b3e7b003ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 11:46:20 2017 -0700

    524299:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8190e8ba64b7a27925e2dc681dc6cc218fa0e315
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 02:27:22 2017 -0700

    524192:1304740047 TBT BIOS: "Dynamic AC/DC L1" workaround
    [Description]
    TBT BIOS should implement dynamic L-states as defined in AR BIOS guide v1.1
    Please refer to section ?3.2 Eliminating power states while charging?
    Thunderbolt menu Item: ?Dynamic AC/DC L1?->?Enabled?/?Disabled?.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtDxe/TbtDxe.c
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmiHandler.h
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit be684957dd333ddee84349f402e0a9fc02febb5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 01:49:24 2017 -0700

    524183:[1504530267] [CFL/CNL] Release BIOS Flash Map needs to be fine tuned
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
Intel/CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER_CFL.fdf

commit d82af42f287e336caf7b0e87c4a0fb7fd1151d95
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 01:19:43 2017 -0700

    Description: Tie "TCx-VC0" programming with "PcieComplianceTestMode" setup option
	Solution: Removed the PcieInitTcxVc0() function from silicon code.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c

commit 350ce5a1cd2ef765e76f14a700056bd9fd234f21
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 00:46:33 2017 -0700

    [PCH] Revise xHCI implementation with accordance to latest BIOS guide versions
    
    ---

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit f558ee4337de4f0fbd14b33c0cf9ae424702f7b4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 22:18:55 2017 -0700

    524107:[1504524072][CNL][Remove unnecessary old platform name from CannonLakePlatSamplePkg]-Phase 2
    
    [Description]
    Remove or Modify the key words by file owners comments.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Sio/NCT6776F_COM.ASL
Intel/CannonLakePlatSamplePkg/CodeCov.ini
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

commit b9339b2d25eb9b3c732d79068b358178843652b4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 20:39:47 2017 -0700

    524090:[1504538300][CNL] Replace PlatformSmmIoLib in CannonLakePlatSamplePkg with SMM IO Library in core code - take 2
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/DxeSmmAcpiCustomLib/DxeSmmAcpiCustomLib.c

commit 830f3306226ae7ab458e7d4f182cc129154ff14f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 20:30:05 2017 -0700

    524086:[CNL][Fixed accidently typo in CL#513819]
    
    [Description]
    Some of word is accidently typo in line #3389 at CL#513819 so correct to previous spelling.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni

commit 4449a5165685cb2bd78c8f4f88dc77b7ff96114b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 20:10:47 2017 -0700

    524080:[CNL] Change file type to binary
    
    [Description]
    Revert file type to binary as accidently change type in CL#523819.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni

commit d70f6441ca63bc9e96188a4ca9bec344e0bc778b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 19:59:25 2017 -0700

    524075:[CNL][Revert Text format from UTF-16 to UTF-8]
    
    [Description]
    Revert file format from UTF16 to UTF-8 to fix the issue by accidently check-in in CL#523819
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni

commit d55b9ad7f61b9699f462fbf0854cfbfae80e19d9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 18:40:20 2017 -0700

    524057:[1504492347][1504493026][1504536115][CNL][ICL]Remove TbtSecureBootList and ?Pre-Boot ACL?  related update.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Include/Protocol/DxeTbtPolicy.h
Intel/CannonLakePlatSamplePkg/Include/TbtPolicyCommonDefinition.h
Intel/CannonLakePlatSamplePkg/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit f8f58cc0a6f39d1565b10a2608988560698b1194
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 16:08:38 2017 -0700

    524028:[Merging from KBL to CNL & ICL]
    [HSD-ES][client_platf][1406405685][KBL][Security] BIOS Guard need to clear WAK_STS, SLP_TYP, and SLP_EN before performing reset
    [Issue/Feature Description]
    Typical Sx flow look like this
    -BIOS can get stuck in an infinite S3 loop when EC failure occurs and BIOS Guard flow calls for cold reset
    [Resolution]
    -In order to account for a reset during sleep states, clear WAK_STS, SLP_EN, and SLP_TYP
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/PeiBiosGuardLib.inf

commit da3f8ba1dbe7e000d7c6b20e2a05037c78e6889e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 11:47:06 2017 -0700

    523912:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f699465ffbad63d7f4960ce0b73c420bfcd02951
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:44:18 2017 -0700

    523855:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 510dbe0e9ffbdf619377ad4250f3724cb0b7f06d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:23:44 2017 -0700

    523850:[NO HSD] Update BIOS ID v100.1
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 8d75b39ad5a66fd644d9979337c8ef60e13b562b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:19:46 2017 -0700

    523849:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit f70de5b01f86cf04a05cd7d8266e961e21d6bbb9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:18:40 2017 -0700

    523848:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.fd

commit af304b37bfb668a93d84c5972c7d47f86ccd5d0d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:12:57 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 33321e0c4b8a1cb3b2a057db28593cec2a8bde1d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 00:59:01 2017 -0700

    523819:[1504524072][CNL][Remove unnecessary old platform name from CannonLakePlatSamplePkg]-Phase 1
    
    [Description]
    Change/Remove Old platform key words in Platform Package.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Board/Library/BaseFuncLib/BaseFuncLib.inf
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
Intel/CannonLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
Intel/CannonLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
Intel/CannonLakePlatSamplePkg/Include/Library/Fwu_Common.h
Intel/CannonLakePlatSamplePkg/Include/PlatformBoardId.h
Intel/CannonLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Intel/CannonLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni

commit ec36cfa3621c72e6fd65b55456cafe453264bb4f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 23:37:24 2017 -0700

    Remove Tx/Rx PI ON W/A
    
    The bug which required us to keep on Tx and Rx PI On enabled was fixed in B0.
    Removed the W/A in MrcMcActivate.
    
    Bug fix with Scrambler not being cleared properly for the next SAGV point.
    Bug fix with StaticOdt not being cleared proerly for the next SAGV point.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 05a3b7b4d6c48fe10ed09fc6381fb638c31b45dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 18:21:54 2017 -0700

    523761:[1504524072][CNL][Remove unnecessary old platform name from CannonLakePlatSamplePkg]-Phase 3
    
    [Description]
    Add PCIE root port 21-24 fields in CNL platform which were not updated in SSID table in previous code migration.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

commit bc89f47c91a323ba39b6061edb1d3d5a48713b5a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 11:46:40 2017 -0700

    523610:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit af9a464591b738bb1d8dc01af97ffcf27d3174b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 07:40:37 2017 -0700

    Remove ASSERT and CpuDeadLoop following after ResetSystem.
    

Intel/CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
Intel/CannonLakePlatSamplePkg/Features/SecureErase/SecureEraseDxe/SecureErase.c
Intel/CannonLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.c
Intel/CannonLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.inf
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformResetLib/DxeFspWrapperPlatformResetLib.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/DxeFspWrapperPlatformResetLib/DxeFspWrapperPlatformResetLib.inf
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformResetLib/PeiFspWrapperPlatformResetLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLan.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 58536366ac172f8e2ff966432278a129bcb96f59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 06:51:41 2017 -0700

    Replace back Jdec reset with IOReset in WriteLevelingFlyBy training
    
    ---
    
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Cover the following sightings:
    [CNL] V99 CNL U boot failed at PC 0080 with DDR4 2133 MHz/2666 MHz.
    
    [CNL U DAILY] "SUT hangs at PC 0080 and doesn't boot to OS"
    
    CNL ULX Y7 stuck on post code DD28
    
    changes
    Remove back Jdec reset in WriteLevelingFlyBy training and back to IoReset
    Cannon Lake H also was tested

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit aa067f68b6a5e75ec88b1ef4ae4df2265da2692a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 01:26:32 2017 -0700

    523462:1604348729:[FSP] FPDT - PeiPerformanceLib (Fpdt) - Create multiple FPDT blocks instead of one big block to save temp RAM
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.c
Intel/CannonLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.inf
Intel/ClientCommonPkg/ClientCommonPkg.dec
Intel/ClientCommonPkg/Library/DxeCoreFpdtPerformanceLib/DxeCoreFpdtPerformanceLib.c
Intel/ClientCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.c
Intel/ClientCommonPkg/Library/PeiFpdtPerformanceLib/PeiFpdtPerformanceLib.inf
Intel/ClientCommonPkg/Universal/FpdtPei/FpdtPei.c

commit 19fff4f20d61bfd6bfbe13ebd7b0aa940eb4bf4b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 22:36:14 2017 -0700

    523429:Remove incorrect item for consistence
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkgBuildOption.dsc

commit 229ee15d01953bbf073d5f305290126d524e62fd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 15:16:48 2017 -0700

    523372:[NO HSD] Fixed TeamCity CIs error build caused by Weekly Update FSP_RC version CI
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 691b051e46f6164ae46a42c4884c71fc8ef5a6ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 12:17:15 2017 -0700

    523359:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 159644982c340e0fcea6516ec92e653ae0fbb933
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 12:03:24 2017 -0700

    523356:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 806c64a0f19839f7d906eb7dfdd3cf1584c55b8b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 12:03:05 2017 -0700

    523354:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d637e76c812cb0968bfb6698eff5171b015519c8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 12:02:47 2017 -0700

    523353:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit 8367b3d6b151c6d3823daaddae9e8039dcb51da5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 11:47:18 2017 -0700

    523352:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b15d76c534f2bf9e91d4e7260a2d987c9a1be018
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 10:09:01 2017 -0700

    523349:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h

commit da6c96e087fcbe76d023b986fefa6e2edc845a27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 03:21:45 2017 -0700

    Miss Mrcversion for [Add BIOS menu input parameter for DQ/DQS retraining (lpddr4) - II]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit acaf2e33bed95bfbb0da8cfeb74bdd3619fa32aa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 03:04:44 2017 -0700

    Add BIOS menu input parameter for DQ/DQS retraining (lpddr4) - II (support FCL also)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    
    changes:
    Add new Knob (MRC setup option) for control (disable/enable) DqDqs re training with Enable as default.

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h

commit c14f4b684058dd967dc5fe14f7e14317a1bad3e8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 11:47:03 2017 -0700

    523284:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 208cc47f5d2bca9a10a4cd52dd1ad8be615284a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 08:01:07 2017 -0700

    523278:[1604400867][CFL_U43e+CNP_LP] [TBT] : LTSSM status of PCIe RP5 goes to Polling Compliance on boot to OS causing detection issues of TBT/USB3 devices - Part2.
    [Solution] Set PcdUsbTypeCSupport true for CFL-U LP3 board.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit f8c2a2dd2a327dd7119f5ce5100a572542670010
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 00:54:11 2017 -0700

    Description: "SUT is not booting with Debug BIOS and hangs at Post code 0000"
	Platform Affected: CFL

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

commit af15c6a4e94503212a672b3d2fa0452173d33970
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 16:30:34 2017 -0700

    [PCH] USB3 device can not be detected on USB3 port
    XhciOcLock, XhciAcLock are disabled on external build, which causes failure in USB3 enumeration
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 78d541a57342aab3d86ea6be4fe9fd884d90ff97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 11:48:37 2017 -0700

    523076:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 2ef9cd8a926e3ff8212366a110c61038ad111397
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 10:24:26 2017 -0700

    [PCH] To Enable PS_ON, SATA Slumber LTR should be 0x1001
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c

commit 64cc06fbd55dc00706bd5cbd2562368a0ac3b124
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 06:14:32 2017 -0700

    [PCH] Move RST RAID power management support into DSDT table in reference code - part 1
            -Moved RAID power management support into DSDT table
            -Fixed One click optane driver installation bug in AHCI mode with destroying remapped disk configuration during system startup
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/RTD3RstRaid.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3RstRemap.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl

commit 86257c1817ab523a549cf3efe6d5e90cc5912033
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 03:26:08 2017 -0700

    522938:[1206068621] Request to release Capsule update code through RC/SampleCode
    Make CNL/CFL Capsule update code non-InternalOnly
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/CapsulePkg.fdf
Intel/CannonLakePlatSamplePkg/CapsulePkgFullIfwi.fdf
Intel/CannonLakePlatSamplePkg/CapsuleUpdateConfig/ClientBiosBgup.bin
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/EsrtPlatform/EsrtPlatform.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/EsrtPlatform/EsrtPlatform.h
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/EsrtPlatform/EsrtPlatform.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/EdkiiSystemFmpCapsule.h
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/EdkiiSystemCapsuleLib.h
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/IniParsingLib.h
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.uni
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/IniParsingLib/IniParsingLib.uni
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptor.aslc
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptor.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptorPei.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/ParseConfigProfile.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareCommonDxe.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.uni
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.uni
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit a4f689978f3a582a0e16905e444bb03732f544e3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 01:49:28 2017 -0700

    522926:[HSD-ES][client_platf][1504537202][coffee_lake][CFLFSP]: Fail to patch Fsp with BCT 3.3.1.
    [Description] Duplicate UPD entry in both FSPM and FSPS which crashed BCT tool. Duplicate VmxEnable UPD should be removed from FSPS.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit d5bedebf5b3047c2dfa78472f82c311b46de518d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 19:25:18 2017 -0700

    [PCH] BIOS default settings to Enable Energy reporting feature by default
    
    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcWithS3PrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit d964346069b911b45773bbe921af3e16b261a826
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 15:56:18 2017 -0700

    [PCH] Use FIA_INSTANCE stucture to pass as an argument for FIA library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibInternal.h

commit 966a4a4195c1ebcb158034ac9e62c6fcc911cfe8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 11:52:19 2017 -0700

    522628:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 7a6846eb66c0612c5699aaa3402814c7b6dfee4c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 09:22:43 2017 -0700

    Need to add Jedec Reset after changing cycle delay in write leveling cleanup
    
    The change in 520575 is working for Lp4 dimms and failing for DDR4 dimms.
    
    New Change:
    Removed the DLL reset set in MR0 after jedec reset to pass the WL for DDR4 dimm.
    
    Note: one of the single rank dimm is failing write leveling with jedec reset sequence  ccode.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit f7e0fcc23bd24263c9a387845e569706d843a983
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 03:29:50 2017 -0700

    522467:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 73d6e00e6d05ec4fefea47e3fe3d8e42bcbcb96d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 03:22:29 2017 -0700

    NVs offset update

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.c
Intel/CannonLakePlatSamplePkg/Setup/FwConfig.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h

commit d294bd496221a72b76a3a948184b4426b75ea97f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 03:12:48 2017 -0700

    522461:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit fc7f6f85009c0735ba7526c678b21c733962d380
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 03:04:39 2017 -0700

    522458:[NO HSD] Update BIOS ID v99.1
     RC/FSP version 7.0.A.40
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 0b16094d299b10ff809df3b8cad42785bd47895f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 01:54:00 2017 -0700

    [PCH] Update PCH DMI NFTS value for Gen1, Gen2 and Gen3 in BIOS
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c

commit 8fe424e9ec52fac4f7243cbae3d49c61767d1e39
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 01:48:47 2017 -0700

    [PCH] BIOS add DMI Squelch Direction settings for H series
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c

commit 2c474b110f29e98ceb7f528bd5cdf163f5f887b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 23:29:59 2017 -0700

    522394:HSD#1504536313 [CFL-H/S] Finger Print Sensor not functional on CFL-H Platform - 2 Finger Print Devices in Windows Device Manager
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr

commit e560be72b79279a7b7445439ac9c5332d82c47d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 22:58:40 2017 -0700

    522389:[1504560045] Clean up and restructure IpClean for Comanche Ridge Part 1
    
    Change encoding format of all *.uni files to utf-8.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTrEETxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
Intel/CannonLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
Intel/CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOther.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/FrontPageStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowser.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/AmtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/FwConfig.uni
Intel/CannonLakePlatSamplePkg/Setup/HhmSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/IccSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PciBusSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SecuritySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNat87393VSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioWPCN381USetup.uni
Intel/CannonLakePlatSamplePkg/Setup/StatusCodeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Tcg2Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/TcgSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Setup/VFR.uni
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/ClientCommonPkg/LegacyUsb/Setup/Usb.uni
Intel/ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni

commit a19d885918bb12aa6b295d5bacfccd2e933833c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 21:16:18 2017 -0700

    522380:Back out changelist 522375 to fix Teamcity build failure.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTrEETxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
Intel/CannonLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
Intel/CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOther.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/FrontPageStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowser.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/AmtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/FwConfig.uni
Intel/CannonLakePlatSamplePkg/Setup/HhmSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/IccSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PciBusSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SecuritySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNat87393VSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioWPCN381USetup.uni
Intel/CannonLakePlatSamplePkg/Setup/StatusCodeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Tcg2Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/TcgSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Setup/VFR.uni
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/ClientCommonPkg/LegacyUsb/Setup/Usb.uni
Intel/ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni

commit ea870ecba6f7bebdfa60f5c9981797cb8bcb45f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 20:39:50 2017 -0700

    522375:[1504560045] Clean up and restructure IpClean for Comanche Ridge Part 1
    
    Change encoding format of all *.uni files to utf-8.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTrEETxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
Intel/CannonLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
Intel/CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOther.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/FrontPageStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowser.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/AmtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/FwConfig.uni
Intel/CannonLakePlatSamplePkg/Setup/HhmSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/IccSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PciBusSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SecuritySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNat87393VSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioWPCN381USetup.uni
Intel/CannonLakePlatSamplePkg/Setup/StatusCodeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Tcg2Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/TcgSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Setup/VFR.uni
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/ClientCommonPkg/LegacyUsb/Setup/Usb.uni
Intel/ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni

commit 4a5fd6115c233dbe353dbeb4d0fa47f076a0e24d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 20:20:03 2017 -0700

    522373:[1604319030][cannon_lake][CNL] BT interface (controlling BT GPIOs and policies ) in CNVd based on SetupData.DiscreteBtModule setup option
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf

commit c3f07326cf510ba16eb9e9a687a0cfbfe8c5d168
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 12:40:10 2017 -0700

    522182:[No HSD] Fix GCC issues in PowerMgmtDts.c by adding EFIAPI to wrapper function being call by SmmStartupThisAp.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

commit 806eef80749418c26fed91f206b8f297df9942df
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 11:50:45 2017 -0700

    522170:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 6d3b9bcae61af0a7ae30fb9b8b7a8262fba7f6d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 11:13:04 2017 -0700

    [PCH] Moving RTC related functions from PchInitLib to its own library.
    
    ---

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiRtcLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 245030e7fe11e1f251ac4cbeed867220299f98ce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 11:05:19 2017 -0700

    522147:[No HSD]Fix PowerMgmtDts.c Clang build error due to using '\' instead of '/' in include path.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

commit 8f0d46008992bd5713648681fa008cc71ef15bff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 08:38:21 2017 -0700

    522090:Back out changelist 522076 to fix Teamcity build failure.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTrEETxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
Intel/CannonLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
Intel/CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOther.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/FrontPageStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowser.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/AmtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/FwConfig.uni
Intel/CannonLakePlatSamplePkg/Setup/HhmSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/IccSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PciBusSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SecuritySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNat87393VSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioWPCN381USetup.uni
Intel/CannonLakePlatSamplePkg/Setup/StatusCodeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Tcg2Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/TcgSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Setup/VFR.uni
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/ClientCommonPkg/LegacyUsb/Setup/Usb.uni
Intel/ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni

commit 74fe2cd16da327bd24938315025f1df5f1ea2332
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 08:01:30 2017 -0700

    522076:[1504560045] Clean up and restructure IpClean for Comanche Ridge Part 1
    
    Change encoding format of all *.uni files to utf-8.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcg2TxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTcgTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTrEETxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Library/TxtOneTouchPpVendorLibSample/DxeTxtOneTouchPpVendorLibSampleStrings.uni
Intel/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
Intel/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
Intel/CannonLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkInformationSetup.uni
Intel/CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscSystemOther.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMngr/BootManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/DeviceMngr/DeviceManagerStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/FrontPageStrings.uni
Intel/CannonLakePlatSamplePkg/Features/UiApp/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Strings.uni
Intel/CannonLakePlatSamplePkg/Library/PlatformSecureLibTest/PlatformSecureLibTest.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThruDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowser.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserExtra.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxe.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SmbiosMeasurementDxe/SmbiosMeasurementDxeExtra.uni
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/AmtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/ConnectivitySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/FwConfig.uni
Intel/CannonLakePlatSamplePkg/Setup/HhmSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/IccSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PciBusSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SecuritySetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNat87393VSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioNct6776FSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SioWPCN381USetup.uni
Intel/CannonLakePlatSamplePkg/Setup/StatusCodeSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/Tcg2Setup.uni
Intel/CannonLakePlatSamplePkg/Setup/TcgSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni
Intel/CannonLakePlatSamplePkg/Setup/VFR.uni
Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/ClientCommonPkg/LegacyUsb/Setup/Usb.uni
Intel/ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni

commit 02d9b45e1350630befe31c0aafa49c7a5fa5f6fd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 02:26:06 2017 -0700

    521996:[1504537252]Wrong description in CannonLakeFspPkgFspDescriptionFspDescription.txt which still referring Skylake Processor info.
    [Description] Previous submission CL#521473 caused 007F hang issue on CFL and root caused to UPD header corruption. Re-submitted with the fix.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/CannonLakeFspPkg.fdf
Intel/CannonLakeFspPkg/FspDescription/FspDescription.txt
Intel/CannonLakeFspPkg/FspDescription/FspDescriptionCfl.txt
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeFspPkg/Upd/FsptUpd.dsc

commit 90160532eac92565a94cf1347afc826947ddaacc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 01:15:40 2017 -0700

    521982:[1604425953][CFL_U43e+CNP_LP] [TBT] : GPIO  GPPC_H_15 mapped to TBT_POC_RST should be configured as "Low" (instead of "high") on KC Boards
    [Solution] Modify GPIO based on request.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflULpKc.h

commit 7cc7accad591dc53e1db2cf00e16d8eb2770e71a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 01:15:32 2017 -0700

    521981:[1604400867][CFL_U43e+CNP_LP] [TBT] : LTSSM status of PCIe RP5 goes to Polling Compliance on boot to OS causing detection issues of TBT/USB3 devices.
    [Issue] SD card related GPIO pins are changed to Native1 mode when PchScsSdCardEnabled is enabled.
    [Solution] Set PchScsSdCardEnabled default disabled for CFL-U LP3 board.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

commit cc9bb6af6ec6bc8cbb3bc94655a0683dfa4c61c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 00:19:30 2017 -0700

    521967:[1406362692] MRC ignores SPD Present Jumper on CFL-U43e LPDDR3 RVP.
    [Issue] PcdSpdPresent check is removed.
    [Solution] Add PcdSpdPresent check back.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

commit 533ff3504b97af471dbf6fb6637d0502f6d4732a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 23:02:05 2017 -0700

    521921:[1504558290] [CFL-U LP3] Miss GPIO group Tier-1 configuration on LP3 board.
    [Issue] GPIO group Tier-1 configuration missed.
    [Solution] Assign GPIO group Tier-1.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

commit 532396bb5da6dfbd49a3336a5c7b2e2c945d8349
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 22:16:32 2017 -0700

    521899:[HSD-ES][client_platf][1305188926][CFL][Security][SGX] Support allocation of 256M SGX PRM on CFL
    [Issue/Feature Description]
    Request to support 256M SGX PRM allocation for CFL
    [Resolution]
    -Added logic that would only show 256MB PRMRR size option if supported by CPU.
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.c
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h
Intel/CannonLakePlatSamplePkg/Setup/UqiList.uni

commit cd6b055785d1e98b9eb90ab4b1df2356753b830e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 22:08:40 2017 -0700

    SGX PRM BIOS allocation for CFL need to be always 256M aligned
    [Issue/Feature Description]
    CFL 8c SoC planned to be capable of supporting up to 256M SGX PRM. due to that SoC change, production BIOS alignment to 256 MB is always required irrespective of max reported size.
    [Resolution]
    -Align CFL PRMRR region to 256MB
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

commit bdc044ee0c352f24ea7ce0afd3aab76e7c46a2c0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 21:07:29 2017 -0700

    521873:[NO_HSD] [Ingredient] Integrate CNL C0 patch 0x12
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit a5b08fa1289d6a5f7ee854f20c9c1a8d5b31af53
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 20:51:26 2017 -0700

    521866:[NO_HSD] Back out changelist 521473 due to 007F hang observed.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/CannonLakeFspPkg.fdf
Intel/CannonLakeFspPkg/FspDescription/FspDescription.txt
Intel/CannonLakeFspPkg/FspDescription/FspDescriptionCfl.txt
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeFspPkg/Upd/FsptUpd.dsc

commit 8605f2cc50c7be3efbfb7281c81de159bbae8644
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 20:13:07 2017 -0700

    521857:[1604425818][CFL_PnP_Resp][CFL_S62+CNP_H]Standby S3 suspend is failing due to Microsoft ACPI-Compliant System
    [Description] Standby S3 suspend is failing due to Microsoft ACPI-Compliant consuming more time during Suspend
    [Solution] Disable USBC Sx workaround for PD controller
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit e9d8d3370258a3796053991b4a5f53c7c37278dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 18:09:07 2017 -0700

    521826:[220116757]RunOnAllLogicalProcessors() needs to be redesigned to accommodate that BSP will not necessarily be 0 and to properly synchronize APs.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf

commit 5ba00d38338c72c8c0adfc56c0e7fa6795fd807c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 12:44:26 2017 -0700

    521647:[1504529615][ICL][Crashlog pre-si PO camp] CrashLog driver collects no logs in PMC shared SRAM
    CrashLog data should be collected before enabling Energy report feature.
    Move CrashLog data collection from DXE phase to PEI (before Pch PostMem Init)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
Intel/CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
Intel/CannonLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.inf
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec

commit cd8a311893e89e5e099f5487e32aa290c52cf256
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 12:44:13 2017 -0700

    521646:1209995804 : MRC policy settings are inconsistent between FSP wrapper and FSP binary
    
    Description:
     SA policy settings are inconsistent between FSP wrapper and FSP binary in both KBL and CNL, and this cause the MOR support testing fail, please see the attached log for details
    
    Change:
    Fixed the Input settings difference between EDK and FSP . Mobile patform identification is fixed.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

commit 3906c34390992a6c216246eed02a2717d2782804
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 12:10:45 2017 -0700

    [PCH] Fix screen freeze after waking from SLPS0 in PSON enabled system with Legacy SATA
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 6f4d39a70616119eb48d6eb893d006f338c320de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 11:46:09 2017 -0700

    521634:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0c1f34790b883a031029071508fd6e5e6a977fda
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 04:47:29 2017 -0700

    521520:[NO HSD] Fixed KW issue for IncompatiblePciDeviceSupport.c in SiInit
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 37e1c9435056185414e3aee71ff780f47abb2b68
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 03:52:01 2017 -0700

    Eliminating warm reset as communication of DllBwEn setting to pCode via pCode mailbox is no longer needed
    
    Description :
    While doing warm reset assessment, found such warm reset as communication of DllBwEn to pCode via mailbox (in MrcSetOverridesPreSpd) is no longer needed since CNL. These registers are now available as CRs that we can directly write to instead of through pCode.
    
    Change :
    Removed the DllBwEn P-code/mail box specific code.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit bdd995d926ce64130588a92cb0076bbf8874dd93
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 02:13:35 2017 -0700

    521490:[1604392801][CFL-U43e/H62 ][HLK][RS2][BIOS]:-USB Exposed Port System Test failing due to mismatch in number of ports enumerating with the bios v89.01
    [Description] USB Exposed Port System Test failing due to mismatch in number of ports enumerating
    [Solution] Correct the usage of Name object in SsdtXhci
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflSDdr4Rvp.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlUDdr4Rvp.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlULpDdr4Rvp.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciSds.asl

commit 1983f679543afd6867bc42a69f7aebcff1f63754
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 01:27:44 2017 -0700

    521473:[1504537252]Wrong description in CannonLakeFspPkgFspDescriptionFspDescription.txt which still referring Skylake Processor info.
    [Solution] Updated FSP ImageId PCD for different platforms, also updated UPD header for different platforms
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/CannonLakeFspPkg.fdf
Intel/CannonLakeFspPkg/FspDescription/FspDescription.txt
Intel/CannonLakeFspPkg/FspDescription/FspDescriptionCfl.txt
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeFspPkg/Upd/FsptUpd.dsc

commit 0e6cffc80ae887ba35f4a6f30ce792107a966c11
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 01:23:46 2017 -0700

    521472:[1406335553] [CFL U43e B1 PCH PTP] GPIO Optimization
    [Solution] Update GPIO termination based on sighting requirement.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

commit e0af5b294f230ed51dcdcd266d3924c2ebaa6d02
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 23:49:48 2017 -0700

    521440:Fix build failed in CL#521432
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

commit 8a1883b4122c5c3f8ad9f410f6e0d066cb5729b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 23:32:18 2017 -0700

    Unable to boot with SAGV and fast boot enabled
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    MrcIssueZQ when running fastboot will cause MrsFsmCtl register to be set to zero at the end of MrcResetSequence, and therefore will hang the machine at first SAGV transition, Need to save/restore MrsFsmCtl value, in order for it to be set correctly at fastboot flow.
    
    Changes:
    Save Restore MrsFsmCtl
    Clean LPDDR3 code and other unneeded code
    merge dupplicated code for DDR4 and LPDDR4 and move function to MrcMaintenance

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

commit 9cf5ad729d79943a7806ef7b0ac462c409d223e4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 23:29:01 2017 -0700

    521432:[1504524072][CNL][Remove unnecessary old platform name from CannonLakePlatSamplePkg]-Phase 4
    
    [Description]
    Remove Old Platform Keyword in CannonLake Platform Package.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.h
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni

commit c3866cd6877e401a69415eb4fce23372adc4269a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 23:16:26 2017 -0700

    521427:[CFL-H+CNP][PM] volume up and down/power buttons are not working
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit 0641951ea36b834253e9a8ccb048371e4930d216
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 20:43:25 2017 -0700

    521406:[220512590] Preserve descriptors across call to PciGetBusRange
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciLib.c

commit 33b8100d18adea6488870687552ecb5c792972a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 19:16:16 2017 -0700

    521386:[220147727] CFL-U43e PO: Processor Package is not implemented yet
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.c

commit 48e9d199c2824271749274c88393093ce4bf5a4f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 11:51:15 2017 -0700

    521162:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1b9c551ec2a3bf95bcad2313c9509b9b3649b1a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 07:37:02 2017 -0700

    [PCH] Remove unnecessary MCTP debug logs
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c

commit 5571e2d2973b2a33f4a808866f4510f1f62f2f5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 04:55:28 2017 -0700

    [PCH] BIOS need updating MCTP support
    
    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspMePolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni
Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
Intel/CannonLakeSiliconPkg/Pch/Include/PchLimits.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsf.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsfCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

commit 97272e183c5480f682919a588289707e432167ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 04:22:17 2017 -0700

    [PCH] Fixe CFL U43e failed to enter S0ix cuased by Trace Hub.

    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 5f4e452663f3e12b11547ae4630546787fb9dc1a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 01:58:48 2017 -0700

    520978:[NO HSD] Update FSP / RC revision should be 7.0.A.10 for V99.0
    [Description]
    PcdSiliconInitVersionRevision should be 0xA instead of 0x10
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c9b4140bc3907ecc565a717408acbd860999f38b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 00:58:45 2017 -0700

    520966:[1604427070] Move Intel/PrepareBaseTools.cmd to ClientSiliconPkg
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/prep.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/ClientSiliconPkg/BuildFsp.cmd
Intel/ClientSiliconPkg/PrepareBaseTools.cmd

commit 4b3055467b4f08c36a219b4ad126b386f76452a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 23:12:14 2017 -0700

    [PCH]BIOS should set CPPM Shutdown Qualifier Enable for Clock Source Group 3(PWRMBASE+1BA8h[30]) to 0 for Low Power Mode
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 5800b1f2ca2fdee4e1d1e02d9ca1e9b8811d3adb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 21:19:45 2017 -0700

    520933:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 270322038d084e686d7fb0e4b6b292a082d9178a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 21:18:53 2017 -0700

    520932:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd

commit 5979468e7be5dc2562ef21c945f8d04ec7c42b1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 21:00:09 2017 -0700

    520928:Back out CL#520860 - It causes CFL system 00d5 hang up!!
    [MRC] Add BIOS menu input parameter for DQ/DQS retraining (lpddr4)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit b47bdf01181716dcbf7993a0933e5998e35bd3d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 20:41:00 2017 -0700

    520924:HSD#1604404968 CNL-IFWI: PXE LAN is listing in Boot menu when any WIFI module is connected with default BIOS settings
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni

commit 98e0806e99e8092723d8e1a34da43baf2a9a4a98
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 19:27:47 2017 -0700

    520920:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit e85abccf770545a887827c6772600c684b9e200e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:20:57 2017 -0700

    520899:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 44634148e578dc19411a04eae150c49f6025a8e3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:19:06 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit b43a27519136f6bfd5370fb753893e3176129ea6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:03:09 2017 -0700

    520896:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a886b88c9a995d0f9d17c999e8f957bc8c117cfb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:01:51 2017 -0700

    520894:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 8fbe912ab4d6db3a86292fefc7fe3009d7065caf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 11:46:42 2017 -0700

    520893:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 99d18c487bbdbf730d9c06582cb1242d8dc8b8b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 10:08:34 2017 -0700

    NVs offset update

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/FspBuildSteps.md
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Setup/Setup.c
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 6e4c06a2306b503476107926198d63fbcdba6939
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 03:18:01 2017 -0700

    Fixed TeamCity CheckAscii build error caused by CL#520575
    [Issue]
    [02:48:28] :     [Step 3/6] C:\TCWork\ChkAscii_6206\Intel\CannonLakeSiliconPkg\SystemAgent\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\WriteTraining\MrcWriteLeveling.c:
    [02:48:28] :     [Step 3/6] Error: non-ASCII character at line 463, column 134: code is 0xA0
    [02:48:28] :     [Step 3/6] Error: non-ASCII character at line 750, column 128: code is 0xA0
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 680912326784017eed8d9b3321dc324c52bb7cbd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 03:07:38 2017 -0700

    Add BIOS menu input parameter for DQ/DQS retraining (lpddr4)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    changes:
    Add new Knob (MRC setup option) for control (disable/enable) DqDqs re training with Enable as default.

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 9500495dc230fa590c250679d855ead065211404
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 02:38:36 2017 -0700

    Description: Realtime memory controls are not visible on XTU UI even when it is enabled from BIOS
    Solution: Realtime Memory control ID support is added in BIOS.
    Platform Affected: CFL

Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.h
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c

commit c10199a3e2a1eb7ac09fe3fdb5db017993c4647c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 01:17:34 2017 -0700

    520846:[1504544248][coffee_lake.s_udimm_pi_bs][CFL_Ebat_Validation][CFL-S V97][Processor Information] Incorrect CPU Setpping
    [Description]
    In BIOS setup UI, BIOS information for CPU stepping should align with external naming convention
    1. CFL U43e : Y0 -> D0
    2. CFL S62: N0 -> U0
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.c

commit 230415fb772e8b4008c6e2a717af0b2460d381af
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 5 11:46:28 2017 -0700

    520824:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 04a2138c6a4611c01254d84c85dd7ad98a969a3c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 12:49:07 2017 -0700

    RCVEN override and rank bit not being set correctly on CNL_H LP4
    
    Issue:
      Read leveling is failing for rank1 on CNL_H LP4.  The receive enable override and rank value bits are not being set correctly during training.
    
    Changes:
      Configure Rank Mux Override during Read Receive Enable
      Ensure MiniBIOS always sets SpdPresent if DDR4 RVP is detected
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

commit c6f723db0fd28f7ddd5d6b0401b8c7ec0ff4fd3e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 12:26:58 2017 -0700

    CNL-H LPDDR4 Updates
    
      [MRC][CNL] CpgcApi Not setting WDB increment rate correctly for static pattern
    
        In cpgcapi.c, when using static pattern, there is code to make sure the IncRate doesn't oveflow the WDB size.
        There is a mistake... Lets assume IncRate = 0 so you incrementthe CL for a new pattern every subsequence
          if (Incrate > Max)
            switch to exponential,
          else
           WdbIncRate = (UINT8)MAX(PatCtlPtr->Incrate, CH0)CR_REUT)CH_PAT_WDB_CL_CTRL_CNL_WDB_Increment_Rate_MAX);
    
        This will always set the incrate to 63, which uses the same CL over and over for the pattern.
        Setting to MIN gives the desired result and the WriteLevelingCleanup which uses static pattern doesn't give false failure (after increasing the pattern to 3 CL and adding the needed jedec init, both seperate HSD).
    
      [CNLH][MRC] Need to disable 'duplicate_spid_rank' for CNL_H platform
      https://hsdes.intel.com/appstore/article/#/1406366569
        The definition of Cannonlake-H platform changed as now we have 4 ranks/sub ch, non need for 'duplicate_spid_rank'
        We don't want to use this logic to flip the MSB of the rank indication, as it will give the wrong rank.
    
        ULT - with dup_spid_rank=1
        rank        subch0       subch1
        0               0                X
        1               1                X
        2               X                0
        3               X                1
    
        Halo with dupe_spid_rank set:
        0              0                 0
        1              1                 3
        2              2                 2
        3              3                 3
    
        Halo with Dupe_spid_rank clear:
        0              0                 0
        1              1                 1
        2              2                 2
        3              3                 3
    
      [MRC]Need to increase the number of CL used during WriteLevelingCleanup CPGC test - affects all programs
    
        In WLC, we use a static pattern which relies on patterns in the WDB.  In order to avoid false passes where the DRAM doesn't return data at all, the number of cachelines used for the pattern must exceed the FIFO size.
    
        CPGC compares the value in the FIFO (a local copy sampled after the round trip) against the write data buffer CL entry used for the pattern.the data will match.  If you use only a single or 2 cachelines, the data will match (the FIFO data never changed).  If the DRAM returns no RX strobes/data (it doesnt return data due to pushing the logic delay out too far).
    
        Using a pattern with a greater size than the FIFO size will force the patern in the FIFO to change, and a read with no dq/dqs will fail.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit eec3e400262d845699400e8932e592b92f26f258
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 11:47:07 2017 -0700

    520627:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8cdb64117bdddace468f37cd7071da1970d29c6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 10:31:34 2017 -0700

    [CNLH][MRC] Need to add Jedec Reset after changing cycle delay in write leveling cleanup
    
    Description :
    Found that sometimes the dram is not responding back to read commands after changing the cycle delay in the write leveling cleanup.
    Adding a Jedec Reset after the registerflush() fixes many of these cases, some how we are  putting the DRAM in bad state.
    
    Change :
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 8f81aa329fc28565ab3476609973eff3b30601ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 09:53:05 2017 -0700

    Klocwork issues for MRC RC based on CNL Release_81_00_218
    Partial check-in of the KlocworkIssues.
   
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit c8a76397d65886802f5ba49f784b2a42d05ea5cf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 07:26:16 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 7 for CNP-H A1
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit 1bcdb56e341e4f338abfb62e7371ca8898fb487f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 04:02:52 2017 -0700

    [PCH] Fix build error
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3USBCommon.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit e088c9cd712f0e746181283da8391e7dbe4d6c5c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 02:47:16 2017 -0700

    520481:[1504556963] Move Intel/BuildFsp.cmd and Intel/BuildFsp.sh to ClientSiliconPkg
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/bld.bat
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/ClientSiliconPkg/BuildFsp.cmd
Intel/ClientSiliconPkg/BuildFsp.sh

commit e67f6ab9fcd99937748cc398eed5a3b19651b3d5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 23:28:38 2017 -0700

    520436:[1305187888] TBT BIOS: TitanRidge: Security Level 4 - USB Docking Only .
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit ed3747cd4d3f9274f4bf2d82b88a6ba816fcdeba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 23:20:18 2017 -0700

    520433:[1504557554] Make Edk2 folder to the lowest priority of PACKAGES_PATH
    
    Change the order of content in PACKAGES_PATH so that packages in Edk2 folder has lowest priority.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd
Intel/CannonLakeFspPkg/BuildFv.sh
Intel/CannonLakePlatSamplePkg/BuildCnl.sh
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/ClientCommonPkg/Docs/Doxygen/FeaturePackagesPath.md

commit a0ccf606848dbb42f510f593e11f32be1deb9437
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 23:16:35 2017 -0700

    520432:[220273077][CNL] _OSI method should not be used to find OS version as it causes issues with Linux.
    [Description] _OSI method should not be used to find OS version as it causes issues with Linux.
    [Solution] Not use _OSI method to find Linux OS
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl

commit 2c6c34dd27bbbcb87df7e155fd6802f877eba12f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 22:13:32 2017 -0700

    520424:[NO HSD] Add Restricted tags for CPU PO and SV_HOOKS build flags
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S

commit 4d4ace15edfe4598f41984b10aab58a6003e4829
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 19:23:54 2017 -0700

    520407:[1504556062][CFL-S][Debug BIOS hang with assert in PSS Library]
    
    [Description]
    Change ASSERT function to return error status because of system hang in debug build if I2C controller is not available in the platorm.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Library/DxePssLib/DxePssLib.c

commit b298e2b474237403713922b3178b6ae7d9f8934f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 18:52:32 2017 -0700

    520401:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 2:
    Delete pre-compiled tools in Edk2\BaseTools\Bin\Win32 and rebuild all base tools from source.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd
Intel/CannonLakePlatSamplePkg/prep.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/ClientCommonPkg/Docs/Doxygen/PackagesRevision.md
Intel/ClientSiliconPkg/Docs/Doxygen/PackagesRevision.md
Intel/PrepareBaseTools.cmd

commit 84a1a5b9bda3657dc6f082ecd32e39cd38690969
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 13:47:31 2017 -0700

    520265:[220405610][CNL/CFL/ICL][BIOS] Add 2D Camera Participant, Remove PERC & IVCAM Participants
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/PerCParticipant.asl
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

commit 752cb89e5afe5d0072c86d914ad026537fb69a6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 11:48:55 2017 -0700

    520219:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b11e269189aff94419ee3e439507b584d3d35446
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 09:00:44 2017 -0700

    520154:[220545387][CFL] PcdTxtEnable==1 should cause TxtImplemented to be set
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc

commit 0354c617e80631a569944ae7f2e3286b5236e9ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 06:13:00 2017 -0700

    [PCH] Fix yellow bang observed in device manager for Pleasant Star & Stony beach Optane devices after enabling BIOS setting "PCIe Storage Dev on Port 9"  to "RST controlled"
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl

commit efc12c2440dde5037ba2e82d32cceb3c4c6ee643
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 03:08:40 2017 -0700

    [PCH] Report Trace Hub ACPI device

    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit 8eb72c169ccdcefb8fd95f80a012fa588bbad448
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 02:40:59 2017 -0700

    520066:Back out changelist 520058
    
    Errors are reported by one specific Teamcity agent (bithfbmap012-1), backout and invistigate.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd
Intel/CannonLakePlatSamplePkg/prep.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/ClientCommonPkg/Docs/Doxygen/PackagesRevision.md
Intel/ClientSiliconPkg/Docs/Doxygen/PackagesRevision.md
Intel/PrepareBaseTools.cmd

commit 45a21846eed518773fb2c64a0a1339e2325fdcee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 02:31:25 2017 -0700

	ISH Multiple PDT Capsule update support in BIOS Platform Sample Code
    

Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit c1c2f7cfd32b0d04f5087d82306ea44bef0bcda5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 02:09:37 2017 -0700

    520058:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 2:
    Delete pre-compiled tools in Edk2\BaseTools\Bin\Win32 and rebuild all base tools from source.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd
Intel/CannonLakePlatSamplePkg/prep.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/ClientCommonPkg/Docs/Doxygen/PackagesRevision.md
Intel/ClientSiliconPkg/Docs/Doxygen/PackagesRevision.md
Intel/PrepareBaseTools.cmd

commit 59a5f12a08e79ad09db055b6308fa141395b11db
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 00:50:56 2017 -0700

    520031:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504556812
    [Title] [CFL] GPIO assertion on OC board
    [Issue] If GPIO is programmed to SCI, the pad should be unlocked.
    [Solution] Set GpioPadConfigUnlock to the pins which has SCI setting.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSOc.h

commit 2e6d855736a66c4575262f6b910f67e1a17cc393
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 00:39:47 2017 -0700

    520024:[NO HSD] Update Platform Setup Variable Revision Information for CFL RC v7.0.9.xx review
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h

commit 13944ec4b8caa24c1bdcd19b16142552384b122f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 00:34:44 2017 -0700

    520022:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504556542
    [Title] [CFL-U LP3] Disable Bios Guard to workaround EC SAF mode
    [Issue] System hangs when entering setup if platform is EC SAF mode.
    [Solution] Apply the same w/a to CFL-U LP3 board.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

commit 7a15733145e63d5210ea78cfa0fbacb31910d2ce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 22:28:18 2017 -0700

    Description/Solution: Update SA for CFL RC v7.0.9.xx review.
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h

commit 2d3fa424f5c872777288f3c174b9897d5e1ca8eb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 22:27:43 2017 -0700

    519991:[NO HSD] Fix CoffeeLake build error.
    Miss gSiPkgTokenSpaceGuid.PcdSiCatalogDebugEnable definition.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec

commit acecb00ac5b085bc56816754cc9f2d82c8f5784b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 21:10:26 2017 -0700

    [PCH] Update PCH for CFL RC review.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit d192d1f6854895fa1fce670cb743deedf807da7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 20:23:00 2017 -0700

    [PCH] PCH CRID Mode Enable and disable Option needs to be Hide out
    
    ---

Intel/CannonLakePlatSamplePkg/Include/OemSetup.h
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.c
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFvi.c
Intel/CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
Intel/CannonLakeSiliconPkg/Pch/Include/PchInfoHob.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcWithS3PrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c

commit d3fc3617f05251b27ea2b71b97a7563d83f718cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 19:56:46 2017 -0700

    519965:[NO HSD] Cleanup of TXT ACM structure and GUID definitions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9aebaf47768b8213ce6daeb63b985464fb0be7d0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 19:13:52 2017 -0700

    Description/Solution: Fix FSP GCC build fail
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 4bc0c6218d3bf54c0f9e67ad964232762e88ba54
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 18:47:20 2017 -0700

    Description/Solution: Clean up SKL/KBL related content for CFL/CNL SA RC
	Platform Affected: CNL, CFL, ICL

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxDsm.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

commit 88bfc2e463d14b1054a31f5564cb2ff34686db2e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 15:30:21 2017 -0700

    Early Write Timing Centering 2D Fails for LPDDR3 2133
    
    Problem:
    For CFL-U 43e systems with LPDDR3 @2133, failures has been seen in the Early Write Timing Centering 2D step.
    
    Solution:
    Previous changes temporarily increased the TAT for Read-to-Read Same Group and Different Group before each of the intial Write training steps. These increases to turnaround times should not be applied to LPDDR3.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit dfc6ac74433b04158598d858cef47e71292e3cc5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 11:46:23 2017 -0700

    519785:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit cd78dc6ecfc4db7dc85d7763b886bca3279090f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 00:21:15 2017 -0700

    519596:[no HSD] Fix Teamcity CNL EDK build error.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/Setup.c

commit 2a1d1bd69687b460d1f5f0a6c5ab54c1b9983952
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 00:20:39 2017 -0700

    519595:[1504547944][CNL][Y-RVP][OV9234][Preview]OV9234 could not streaming on Y- RVP
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec

commit 87bbbf081f088a6699eb0da1014ed8bfbe530f29
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 23:47:32 2017 -0700

    519582:[1604407111][CFL] SMBIOS Type-9 System slot information is not listing in EFI shell and OS
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

commit 395664ccd1999a873b54ae7024490016b35bf59f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 23:44:36 2017 -0700

    [CNL] BIOS build error in Intel\CannonLakeFspPkg\Library\PeiPolicyUpdatePreMemLib\PeiSaPolicyUpdatePreMem.c if SSA_FLAG enable
    [Description] MmaTest* not defined in MEMORY_CONFIG_NO_CRC
    [Solution] Correct the variable name does not match
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/EvLoaderPeim.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit 4a519c78ef9aeaaedbf25fbf419bad54b9cfb95e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 19:34:04 2017 -0700

    519520:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 1:
    Move all pre-compiled tools from BaseToolsWin32 to Edk2\BaseTools\Bin\Win32
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

BaseToolsWin32/Arm/DEBUG_RVCT31/CompilerIntrinsicsLib.lib
BaseToolsWin32/Arm/RELEASE_RVCT31/CompilerIntrinsicsLib.lib
BaseToolsWin32/BPDG.exe
BaseToolsWin32/BootSectImage.exe
BaseToolsWin32/Brotli.exe
BaseToolsWin32/BrotliCompress.bat
BaseToolsWin32/Common.PyUtility.pyd
BaseToolsWin32/Ecc.exe
BaseToolsWin32/EfiCompressor.pyd
BaseToolsWin32/EfiLdrImage.exe
BaseToolsWin32/EfiRom.exe
BaseToolsWin32/Eot.EfiCompressor.pyd
BaseToolsWin32/Eot.LzmaCompressor.pyd
BaseToolsWin32/GenBootSector.exe
BaseToolsWin32/GenCrc32.exe
BaseToolsWin32/GenDepex.exe
BaseToolsWin32/GenFds.exe
BaseToolsWin32/GenFfs.exe
BaseToolsWin32/GenFv.exe
BaseToolsWin32/GenFw.exe
BaseToolsWin32/GenPage.exe
BaseToolsWin32/GenPatchPcdTable.exe
BaseToolsWin32/GenSec.exe
BaseToolsWin32/GenVtf.exe
BaseToolsWin32/ImportTool.bat
BaseToolsWin32/LzmaCompress.exe
BaseToolsWin32/LzmaF86Compress.bat
BaseToolsWin32/PatchPcdValue.exe
BaseToolsWin32/Pkcs7Sign.exe
BaseToolsWin32/Readme.txt
BaseToolsWin32/Rsa2048Sha256GenerateKeys.exe
BaseToolsWin32/Rsa2048Sha256Sign.exe
BaseToolsWin32/Split.exe
BaseToolsWin32/TargetTool.exe
BaseToolsWin32/TestCert.pem
BaseToolsWin32/TestCert.pub.pem
BaseToolsWin32/TestRoot.pem
BaseToolsWin32/TestRoot.pub.pem
BaseToolsWin32/TestSigningPrivateKey.pem
BaseToolsWin32/TestSub.pem
BaseToolsWin32/TestSub.pub.pem
BaseToolsWin32/TianoCompress.exe
BaseToolsWin32/Trim.exe
BaseToolsWin32/UPT.exe
BaseToolsWin32/VfrCompile.exe
BaseToolsWin32/VolInfo.exe
BaseToolsWin32/_ctypes.pyd
BaseToolsWin32/_hashlib.pyd
BaseToolsWin32/_socket.pyd
BaseToolsWin32/_sqlite3.pyd
BaseToolsWin32/_ssl.pyd
BaseToolsWin32/build.exe
BaseToolsWin32/config.ini
BaseToolsWin32/exception.xml
BaseToolsWin32/pyexpat.pyd
BaseToolsWin32/python27.dll
BaseToolsWin32/pywintypes27.dll
BaseToolsWin32/select.pyd
BaseToolsWin32/sqlite3.dll
BaseToolsWin32/unicodedata.pyd
BaseToolsWin32/win32api.pyd
BaseToolsWin32/win32pipe.pyd
BaseToolsWin32/win32wnet.pyd
Intel/BuildFsp.cmd
Intel/BuildFsp.sh
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/PrepareBaseTools.cmd

commit 4f11ac5bf2ff0f4d01804c070865abdf6d7a8e2d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 18:40:11 2017 -0700

    519511:[1504537676][CFL_Ebat_Validation][CFL-S V96][BIOS Information] Incorrect Build Date
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Setup/Setup.c

commit ef7b5396d2694c034c36751fa4b9af22bba349b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 11:46:12 2017 -0700

    519334:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 177be234edb9a195b695880f60cc6fb2e7dd13e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 09:50:26 2017 -0700

    519254:Fix build error from CL519210 - ADBG method needs to be in InternalOnly tags
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl

commit 86fa35e153243014e738f3129e392d158c7451a5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 09:46:36 2017 -0700

    [PCH] Program new recipe to enable DMI x8
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf

commit 4c38d7167fa3de7eb7452af1e7503fc92d152af4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 06:15:08 2017 -0700

    519194:Fix build error caused by CL#519181
            _PR0 on RP#X is not a method but a named package trying to invoke it causes build errors. Change _PR0 to be method.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

commit e1e4507e98de635c16601c54f4364f95fdd3bf30
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 05:37:49 2017 -0700

    519181:[1805366220] [CNL] Isolate RTD3 SSD code support into separate ASL file
            Created Rtd3PcieSsdStorage.asl file to store all of the code related to SSD RTD3 support.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl

commit 3fe3e0ad7b5cde53e4892c829dbe1d3cbeef2abe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 05:31:32 2017 -0700

    519180:[1504483661][cAVS][Soundwire] ACPI Error: Incorrect return type [Buffer] requested [Package]
    [Description]
    Reference to "intel-endpoint-pin-descr" moved in order to comply with ACPI _DSD specification.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl

commit 8e5d9fc64304f00b099bf72aefa902652c54f417
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 02:31:31 2017 -0700

    519158:Back out changelist 519139
    
    Several Teamcity settings need to be modified for this change, so roll it lback for now.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

BaseToolsWin32/Arm/DEBUG_RVCT31/CompilerIntrinsicsLib.lib
BaseToolsWin32/Arm/RELEASE_RVCT31/CompilerIntrinsicsLib.lib
BaseToolsWin32/BPDG.exe
BaseToolsWin32/BootSectImage.exe
BaseToolsWin32/Brotli.exe
BaseToolsWin32/BrotliCompress.bat
BaseToolsWin32/Common.PyUtility.pyd
BaseToolsWin32/Ecc.exe
BaseToolsWin32/EfiCompressor.pyd
BaseToolsWin32/EfiLdrImage.exe
BaseToolsWin32/EfiRom.exe
BaseToolsWin32/Eot.EfiCompressor.pyd
BaseToolsWin32/Eot.LzmaCompressor.pyd
BaseToolsWin32/GenBootSector.exe
BaseToolsWin32/GenCrc32.exe
BaseToolsWin32/GenDepex.exe
BaseToolsWin32/GenFds.exe
BaseToolsWin32/GenFfs.exe
BaseToolsWin32/GenFv.exe
BaseToolsWin32/GenFw.exe
BaseToolsWin32/GenPage.exe
BaseToolsWin32/GenPatchPcdTable.exe
BaseToolsWin32/GenSec.exe
BaseToolsWin32/GenVtf.exe
BaseToolsWin32/ImportTool.bat
BaseToolsWin32/LzmaCompress.exe
BaseToolsWin32/LzmaF86Compress.bat
BaseToolsWin32/PatchPcdValue.exe
BaseToolsWin32/Pkcs7Sign.exe
BaseToolsWin32/Readme.txt
BaseToolsWin32/Rsa2048Sha256GenerateKeys.exe
BaseToolsWin32/Rsa2048Sha256Sign.exe
BaseToolsWin32/Split.exe
BaseToolsWin32/TargetTool.exe
BaseToolsWin32/TestCert.pem
BaseToolsWin32/TestCert.pub.pem
BaseToolsWin32/TestRoot.pem
BaseToolsWin32/TestRoot.pub.pem
BaseToolsWin32/TestSigningPrivateKey.pem
BaseToolsWin32/TestSub.pem
BaseToolsWin32/TestSub.pub.pem
BaseToolsWin32/TianoCompress.exe
BaseToolsWin32/Trim.exe
BaseToolsWin32/UPT.exe
BaseToolsWin32/VfrCompile.exe
BaseToolsWin32/VolInfo.exe
BaseToolsWin32/_ctypes.pyd
BaseToolsWin32/_hashlib.pyd
BaseToolsWin32/_socket.pyd
BaseToolsWin32/_sqlite3.pyd
BaseToolsWin32/_ssl.pyd
BaseToolsWin32/build.exe
BaseToolsWin32/config.ini
BaseToolsWin32/exception.xml
BaseToolsWin32/pyexpat.pyd
BaseToolsWin32/python27.dll
BaseToolsWin32/pywintypes27.dll
BaseToolsWin32/select.pyd
BaseToolsWin32/sqlite3.dll
BaseToolsWin32/unicodedata.pyd
BaseToolsWin32/win32api.pyd
BaseToolsWin32/win32pipe.pyd
BaseToolsWin32/win32wnet.pyd
Intel/BuildFsp.cmd
Intel/BuildFsp.sh
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/PrepareBaseTools.cmd

commit 1e018b156ab838207fdfad1a8b17db978b9f0a4b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 01:41:57 2017 -0700

    519143:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504544992
    [Title] [CFL] Remove non-supported Memory Status in Dram Init Done with CSME HI 1.92 spec change
    [Solution] Remove non-supported Memory Status in Dram Init Done to align CSME HI spec.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h

commit 2d7bf119bcde014045e9518b350f28edb8485b03
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 01:22:19 2017 -0700

    519139:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 1:
    Move all pre-compiled tools from BaseToolsWin32 to Edk2\BaseTools\Bin\Win32
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

BaseToolsWin32/Arm/DEBUG_RVCT31/CompilerIntrinsicsLib.lib
BaseToolsWin32/Arm/RELEASE_RVCT31/CompilerIntrinsicsLib.lib
BaseToolsWin32/BPDG.exe
BaseToolsWin32/BootSectImage.exe
BaseToolsWin32/Brotli.exe
BaseToolsWin32/BrotliCompress.bat
BaseToolsWin32/Common.PyUtility.pyd
BaseToolsWin32/Ecc.exe
BaseToolsWin32/EfiCompressor.pyd
BaseToolsWin32/EfiLdrImage.exe
BaseToolsWin32/EfiRom.exe
BaseToolsWin32/Eot.EfiCompressor.pyd
BaseToolsWin32/Eot.LzmaCompressor.pyd
BaseToolsWin32/GenBootSector.exe
BaseToolsWin32/GenCrc32.exe
BaseToolsWin32/GenDepex.exe
BaseToolsWin32/GenFds.exe
BaseToolsWin32/GenFfs.exe
BaseToolsWin32/GenFv.exe
BaseToolsWin32/GenFw.exe
BaseToolsWin32/GenPage.exe
BaseToolsWin32/GenPatchPcdTable.exe
BaseToolsWin32/GenSec.exe
BaseToolsWin32/GenVtf.exe
BaseToolsWin32/ImportTool.bat
BaseToolsWin32/LzmaCompress.exe
BaseToolsWin32/LzmaF86Compress.bat
BaseToolsWin32/PatchPcdValue.exe
BaseToolsWin32/Pkcs7Sign.exe
BaseToolsWin32/Readme.txt
BaseToolsWin32/Rsa2048Sha256GenerateKeys.exe
BaseToolsWin32/Rsa2048Sha256Sign.exe
BaseToolsWin32/Split.exe
BaseToolsWin32/TargetTool.exe
BaseToolsWin32/TestCert.pem
BaseToolsWin32/TestCert.pub.pem
BaseToolsWin32/TestRoot.pem
BaseToolsWin32/TestRoot.pub.pem
BaseToolsWin32/TestSigningPrivateKey.pem
BaseToolsWin32/TestSub.pem
BaseToolsWin32/TestSub.pub.pem
BaseToolsWin32/TianoCompress.exe
BaseToolsWin32/Trim.exe
BaseToolsWin32/UPT.exe
BaseToolsWin32/VfrCompile.exe
BaseToolsWin32/VolInfo.exe
BaseToolsWin32/_ctypes.pyd
BaseToolsWin32/_hashlib.pyd
BaseToolsWin32/_socket.pyd
BaseToolsWin32/_sqlite3.pyd
BaseToolsWin32/_ssl.pyd
BaseToolsWin32/build.exe
BaseToolsWin32/config.ini
BaseToolsWin32/exception.xml
BaseToolsWin32/pyexpat.pyd
BaseToolsWin32/python27.dll
BaseToolsWin32/pywintypes27.dll
BaseToolsWin32/select.pyd
BaseToolsWin32/sqlite3.dll
BaseToolsWin32/unicodedata.pyd
BaseToolsWin32/win32api.pyd
BaseToolsWin32/win32pipe.pyd
BaseToolsWin32/win32wnet.pyd
Intel/BuildFsp.cmd
Intel/BuildFsp.sh
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat
Intel/PrepareBaseTools.cmd

commit 99f639ce7c7342eb13299f82eae3dc3345490378
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 00:51:11 2017 -0700

    519135:[1604398952][CNL] Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description] Updated CHM and PDF as Doxygen files changed in CL#519115.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf

commit 722ec991b38b3ca7130ae19d102f81ad23d7e6db
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 00:23:01 2017 -0700

    519126:[220485952][CFL] Remove Python PATH dependency from RebaseAndPatchFspBinBaseAddress.py.
    
    [Description]
    Give full path of Python.exe for batch files and python files to avoid not to recognize 'Python'.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakePlatSamplePkg/Tools/Fsp/RebaseAndPatchFspBinBaseAddress.py
Intel/CannonLakePlatSamplePkg/bld.bat
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakePlatSamplePkg/prep.bat

commit ce250cadddf928878808de2f3d97de7cc6676dbd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 16:10:48 2017 -0700

    [PCH] update power management programming flow
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit c7c61cdf01ebe588d248bbebe76d4d42b3d06d89
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 11:49:13 2017 -0700

    518889:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a11fdbca70f29f2508e5dd3ba37d232b99e1b113
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 03:19:38 2017 -0700

    [PCH] Fix ASPM not programmed for NVMe-Remapped link.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

commit 012b7899ed5c87cea8d4f54b8aba86d3897a6e6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 01:22:09 2017 -0700

    518738:[HSD-ES][1504537118] BuildFsp.cmd/BuildFsp.sh should be generic cross platforms
    [Solution] TAKE2 added description for BuildFsp.cmd change, also fixed some command description format issue and removed used UserCmd.cmd.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.cmd
Intel/CannonLakeFspPkg/FspBuildSteps.md
Intel/CannonLakeFspPkg/UserCmd.cmd

commit f828182d8136c467128f0a2a3734b2aabd1b0239
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 00:58:52 2017 -0700

    518735:[HSD-ES][1504537118] BuildFsp.cmd/BuildFsp.sh should be generic cross platforms
    1. Fix help format in linux environment
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.sh

commit 50f5a84dc95bf820ec591366b81c87d9dffbde56
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 00:48:16 2017 -0700

    518734:Back out changelist 518719
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.sh

commit c0152a77b7ff30e3b799bd385d19b07e4d22b227
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 00:20:09 2017 -0700

    [PCH] Add debug assert when xHCI is disabled
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 78e15f9f2c03618d52e888a7e45420dccda825ed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 00:10:17 2017 -0700

    518719:[NOHSD] Fix help format in linux environment
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/BuildFsp.sh

commit 3b9dac2415571f58161ac968b2262e549ac0d162
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 22:44:25 2017 -0700

    518702:[1504546970] Remove IA32FamilyCpuPkg from Intel folder
    
    1. Move CpuExceptionHandlerLib from IA32FamilyCpuPkg to ClientSiliconPkg.
    2. Use CpuExceptionHandlerLib from ClientSiliconPkg for Cannonlake and Icelake project, use CpuExceptionHandlerLib from UefiCpuPkg for MinPlatform project.
    3. Remove IA32FamilyCpuPkg, clean up external release batch files related to IA32FamilyCpuPkg.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.asm
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.asm
Intel/ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.inf
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Analysis.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.inf
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Feature.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SelectLfp.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Setting.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Strings.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.h
Intel/IA32FamilyCpuPkg/CpuPei/Bist.c
Intel/IA32FamilyCpuPkg/CpuPei/Bist.h
Intel/IA32FamilyCpuPkg/CpuPei/Cache.c
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.h
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.inf
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeiExtra.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeim.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.inf
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Strings.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dsc
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkgExtra.uni
Intel/IA32FamilyCpuPkg/Include/CpuHotPlugData.h
Intel/IA32FamilyCpuPkg/Include/Guid/HtBistHob.h
Intel/IA32FamilyCpuPkg/Include/Guid/IA32FamilyCpuPkgTokenSpace.h
Intel/IA32FamilyCpuPkg/Include/IA32CpuFeatures.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuConfigLib.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuOnlyResetLib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga1156Lib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga775Lib.h
Intel/IA32FamilyCpuPkg/Include/Ppi/Cache.h
Intel/IA32FamilyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync2.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32Msr.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32SmramSaveStateMap.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.c
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.c
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.c
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.inf
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Aes.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/C1e.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CState.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeatures.h
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Dca.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Eist.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/GateA20m.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/IaUntrustedMode.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Microcode2Load.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Misc.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Peci.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Prefetcher.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/SelectLfp.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/ThermalManagement.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/TurboMode.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.uni
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPeiExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPrivate.h
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmStateSaveRegister.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/SecCore/FindPeiCore.c
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.asm16
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.nasmb
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.S
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.asm
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.nasm
Intel/IA32FamilyCpuPkg/SecCore/SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/SecCoreExtra.uni
Intel/IA32FamilyCpuPkg/SecCore/SecMain.c
Intel/IA32FamilyCpuPkg/SecCore/SecMain.h
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCoreExtra.uni

commit e635520b64d262e9fefa8fccfb3e8b1651b175bd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 18:26:52 2017 -0700

    518682:[1504537202][coffee_lake][CFLFSP]: Fail to patch Fsp with BCT 3.3.1
    [Solution] Fixed mismatching BSF comments and UPD structure signature.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeFspPkg/Upd/FsptUpd.dsc
