// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.341200,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=83,HLS_SYN_FF=3345,HLS_SYN_LUT=3277,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] trunc_ln1117_fu_217_p1;
reg  signed [11:0] trunc_ln1117_reg_2088;
reg  signed [11:0] trunc_ln1117_reg_2088_pp0_iter1_reg;
reg  signed [11:0] trunc_ln1117_reg_2088_pp0_iter2_reg;
wire  signed [11:0] tmp_1_fu_233_p4;
reg  signed [11:0] tmp_1_reg_2097;
reg  signed [11:0] tmp_1_reg_2097_pp0_iter1_reg;
reg  signed [11:0] tmp_1_reg_2097_pp0_iter2_reg;
wire  signed [25:0] sext_ln1118_4_fu_243_p1;
reg  signed [25:0] sext_ln1118_4_reg_2117;
reg  signed [25:0] sext_ln1118_4_reg_2117_pp0_iter1_reg;
wire  signed [25:0] r_V_1_fu_1716_p2;
reg  signed [25:0] r_V_1_reg_2122;
reg  signed [11:0] tmp_2_reg_2127;
reg  signed [11:0] tmp_2_reg_2127_pp0_iter1_reg;
reg  signed [11:0] tmp_2_reg_2127_pp0_iter2_reg;
reg  signed [11:0] tmp_2_reg_2127_pp0_iter3_reg;
wire  signed [11:0] p_Val2_8_fu_257_p4;
reg  signed [11:0] p_Val2_8_reg_2139;
reg  signed [11:0] p_Val2_8_reg_2139_pp0_iter1_reg;
reg  signed [11:0] p_Val2_8_reg_2139_pp0_iter2_reg;
wire  signed [16:0] sext_ln1118_15_fu_267_p1;
reg  signed [16:0] sext_ln1118_15_reg_2160;
reg  signed [16:0] sext_ln1118_15_reg_2160_pp0_iter1_reg;
reg  signed [11:0] tmp_4_reg_2165;
reg  signed [11:0] tmp_4_reg_2165_pp0_iter1_reg;
reg  signed [11:0] tmp_4_reg_2165_pp0_iter2_reg;
reg  signed [11:0] tmp_4_reg_2165_pp0_iter3_reg;
wire  signed [16:0] r_V_27_fu_285_p2;
reg  signed [16:0] r_V_27_reg_2175;
reg  signed [16:0] r_V_27_reg_2175_pp0_iter1_reg;
reg  signed [11:0] tmp_5_reg_2181;
reg  signed [11:0] tmp_5_reg_2181_pp0_iter1_reg;
reg  signed [11:0] tmp_5_reg_2181_pp0_iter2_reg;
wire   [16:0] r_V_39_fu_301_p2;
reg  signed [16:0] r_V_39_reg_2197;
wire  signed [23:0] sext_ln1118_1_fu_307_p1;
reg  signed [23:0] sext_ln1118_1_reg_2202;
wire  signed [24:0] sext_ln1118_3_fu_310_p1;
reg  signed [24:0] sext_ln1118_3_reg_2207;
wire  signed [35:0] sext_ln1192_1_fu_313_p1;
reg  signed [35:0] sext_ln1192_1_reg_2212;
reg  signed [35:0] sext_ln1192_1_reg_2212_pp0_iter2_reg;
wire  signed [12:0] r_V_62_fu_319_p3;
reg  signed [12:0] r_V_62_reg_2219;
wire  signed [24:0] r_V_3_fu_1722_p2;
reg  signed [24:0] r_V_3_reg_2225;
wire  signed [35:0] mul_ln1192_1_fu_1728_p2;
reg  signed [35:0] mul_ln1192_1_reg_2230;
wire  signed [17:0] sext_ln1118_14_fu_330_p1;
reg  signed [17:0] sext_ln1118_14_reg_2235;
wire  signed [15:0] sext_ln1118_33_fu_340_p1;
reg  signed [15:0] sext_ln1118_33_reg_2242;
wire  signed [15:0] sext_ln1118_34_fu_351_p1;
reg  signed [15:0] sext_ln1118_34_reg_2247;
wire  signed [27:0] sext_ln1118_38_fu_358_p1;
reg  signed [27:0] sext_ln1118_38_reg_2252;
reg  signed [27:0] sext_ln1118_38_reg_2252_pp0_iter2_reg;
wire  signed [27:0] grp_fu_1734_p3;
reg  signed [27:0] r_V_20_reg_2258;
wire  signed [17:0] r_V_24_fu_1742_p2;
reg  signed [17:0] r_V_24_reg_2263;
wire  signed [28:0] sext_ln1116_9_fu_361_p1;
reg  signed [28:0] sext_ln1116_9_reg_2268;
wire  signed [28:0] r_V_40_fu_1748_p2;
reg  signed [28:0] r_V_40_reg_2273;
wire  signed [28:0] r_V_41_fu_1754_p2;
reg  signed [28:0] r_V_41_reg_2278;
wire  signed [17:0] r_V_44_fu_1760_p2;
reg  signed [17:0] r_V_44_reg_2283;
wire  signed [23:0] r_V_74_fu_1766_p2;
reg  signed [23:0] r_V_74_reg_2288;
reg  signed [23:0] r_V_74_reg_2288_pp0_iter2_reg;
reg  signed [23:0] r_V_74_reg_2288_pp0_iter3_reg;
wire  signed [27:0] sext_ln1192_fu_373_p1;
reg  signed [27:0] sext_ln1192_reg_2294;
wire  signed [35:0] sext_ln1192_4_fu_388_p1;
reg  signed [35:0] sext_ln1192_4_reg_2300;
wire  signed [27:0] sext_ln728_fu_425_p1;
reg  signed [27:0] sext_ln728_reg_2306;
wire   [35:0] add_ln1192_fu_442_p2;
reg   [35:0] add_ln1192_reg_2312;
wire  signed [16:0] shl_ln1118_2_fu_454_p3;
reg  signed [16:0] shl_ln1118_2_reg_2317;
wire   [17:0] r_V_63_fu_465_p2;
reg   [17:0] r_V_63_reg_2322;
wire  signed [19:0] sext_ln1118_18_fu_470_p1;
reg  signed [19:0] sext_ln1118_18_reg_2327;
wire  signed [25:0] r_V_8_fu_1798_p2;
reg  signed [25:0] r_V_8_reg_2332;
wire  signed [16:0] sext_ln1118_22_fu_501_p1;
reg  signed [16:0] sext_ln1118_22_reg_2337;
wire  signed [28:0] grp_fu_1803_p3;
reg  signed [28:0] r_V_10_reg_2342;
wire  signed [14:0] shl_ln1118_6_fu_505_p3;
reg  signed [14:0] shl_ln1118_6_reg_2347;
wire  signed [27:0] grp_fu_1811_p3;
reg  signed [27:0] r_V_13_reg_2352;
wire  signed [19:0] r_V_14_fu_1819_p2;
reg  signed [19:0] r_V_14_reg_2357;
wire  signed [18:0] r_V_16_fu_1825_p2;
reg  signed [18:0] r_V_16_reg_2362;
wire  signed [24:0] grp_fu_1831_p3;
reg  signed [24:0] ret_V_1_reg_2367;
wire  signed [39:0] r_V_21_fu_1838_p2;
reg  signed [39:0] r_V_21_reg_2372;
wire  signed [29:0] grp_fu_1844_p3;
reg  signed [29:0] r_V_23_reg_2377;
wire  signed [29:0] r_V_25_fu_1852_p2;
reg  signed [29:0] r_V_25_reg_2382;
wire  signed [18:0] r_V_26_fu_1858_p2;
reg  signed [18:0] r_V_26_reg_2387;
wire  signed [28:0] r_V_66_fu_1864_p2;
reg  signed [28:0] r_V_66_reg_2392;
wire  signed [19:0] r_V_29_fu_1870_p2;
reg  signed [19:0] r_V_29_reg_2397;
wire  signed [27:0] grp_fu_1876_p3;
reg  signed [27:0] mul_ln1192_15_reg_2402;
reg  signed [27:0] mul_ln1192_15_reg_2402_pp0_iter3_reg;
wire  signed [27:0] sext_ln1192_19_fu_610_p1;
reg  signed [27:0] sext_ln1192_19_reg_2407;
wire  signed [28:0] grp_fu_1884_p3;
reg  signed [28:0] r_V_33_reg_2415;
wire  signed [17:0] r_V_34_fu_1891_p2;
reg  signed [17:0] r_V_34_reg_2420;
wire  signed [19:0] sext_ln1192_22_fu_622_p1;
reg  signed [19:0] sext_ln1192_22_reg_2425;
reg  signed [19:0] sext_ln1192_22_reg_2425_pp0_iter3_reg;
wire  signed [19:0] r_V_36_fu_1897_p2;
reg  signed [19:0] r_V_36_reg_2430;
wire  signed [14:0] r_V_37_fu_625_p3;
reg  signed [14:0] r_V_37_reg_2435;
wire  signed [15:0] sext_ln1118_61_fu_632_p1;
reg  signed [15:0] sext_ln1118_61_reg_2440;
wire   [35:0] add_ln1192_17_fu_663_p2;
reg   [35:0] add_ln1192_17_reg_2445;
wire   [35:0] mul_ln1192_21_fu_672_p2;
reg   [35:0] mul_ln1192_21_reg_2450;
wire  signed [27:0] grp_fu_1910_p3;
reg  signed [27:0] mul_ln1192_22_reg_2455;
wire   [26:0] trunc_ln728_fu_678_p1;
reg   [26:0] trunc_ln728_reg_2460;
wire  signed [27:0] grp_fu_1917_p3;
reg  signed [27:0] mul_ln728_6_reg_2465;
wire  signed [26:0] mul_ln728_7_fu_1925_p2;
reg  signed [26:0] mul_ln728_7_reg_2470;
wire  signed [27:0] mul_ln728_8_fu_1931_p2;
reg  signed [27:0] mul_ln728_8_reg_2475;
wire  signed [17:0] mul_ln728_9_fu_1937_p2;
reg  signed [17:0] mul_ln728_9_reg_2480;
wire  signed [12:0] shl_ln1118_16_fu_690_p3;
reg  signed [12:0] shl_ln1118_16_reg_2485;
wire  signed [23:0] r_V_49_fu_1942_p2;
reg  signed [23:0] r_V_49_reg_2490;
wire  signed [35:0] sext_ln1192_35_fu_701_p1;
reg  signed [35:0] sext_ln1192_35_reg_2495;
wire  signed [27:0] grp_fu_1947_p3;
reg  signed [27:0] mul_ln728_10_reg_2502;
wire  signed [26:0] grp_fu_1955_p3;
reg  signed [26:0] mul_ln728_11_reg_2507;
wire  signed [17:0] mul_ln728_12_fu_1961_p2;
reg  signed [17:0] mul_ln728_12_reg_2512;
wire  signed [35:0] r_V_54_fu_1966_p2;
reg  signed [35:0] r_V_54_reg_2517;
wire  signed [28:0] grp_fu_1972_p3;
reg  signed [28:0] r_V_56_reg_2522;
wire  signed [27:0] grp_fu_1980_p3;
reg  signed [27:0] r_V_59_reg_2527;
wire  signed [18:0] r_V_60_fu_1988_p2;
reg  signed [18:0] r_V_60_reg_2532;
wire   [35:0] add_ln1192_3_fu_781_p2;
reg   [35:0] add_ln1192_3_reg_2537;
wire  signed [35:0] mul_ln1192_4_fu_2009_p2;
reg  signed [35:0] mul_ln1192_4_reg_2542;
wire  signed [27:0] mul_ln1192_5_fu_2014_p2;
reg  signed [27:0] mul_ln1192_5_reg_2547;
wire   [19:0] r_V_64_fu_807_p2;
reg   [19:0] r_V_64_reg_2552;
wire  signed [27:0] mul_ln1192_6_fu_2019_p2;
reg  signed [27:0] mul_ln1192_6_reg_2557;
wire   [43:0] add_ln1192_8_fu_844_p2;
reg   [43:0] add_ln1192_8_reg_2562;
wire   [43:0] mul_ln1192_8_fu_850_p2;
reg   [43:0] mul_ln1192_8_reg_2567;
wire   [35:0] mul_ln1192_9_fu_859_p2;
reg   [35:0] mul_ln1192_9_reg_2572;
wire   [35:0] mul_ln1192_10_fu_870_p2;
reg   [35:0] mul_ln1192_10_reg_2577;
wire  signed [27:0] mul_ln1192_11_fu_2024_p2;
reg  signed [27:0] mul_ln1192_11_reg_2582;
wire   [35:0] mul_ln1192_12_fu_882_p2;
reg   [35:0] mul_ln1192_12_reg_2587;
wire   [35:0] mul_ln1192_13_fu_887_p2;
reg   [35:0] mul_ln1192_13_reg_2592;
wire  signed [27:0] mul_ln1192_14_fu_2029_p2;
reg  signed [27:0] mul_ln1192_14_reg_2597;
wire   [19:0] r_V_67_fu_910_p2;
reg   [19:0] r_V_67_reg_2602;
wire   [35:0] sub_ln1192_12_fu_932_p2;
reg   [35:0] sub_ln1192_12_reg_2607;
wire  signed [27:0] mul_ln728_4_fu_2034_p2;
reg  signed [27:0] mul_ln728_4_reg_2612;
wire  signed [27:0] grp_fu_2039_p3;
reg  signed [27:0] mul_ln1192_17_reg_2617;
wire  signed [27:0] mul_ln1192_18_fu_2046_p2;
reg  signed [27:0] mul_ln1192_18_reg_2622;
wire  signed [26:0] r_V_68_fu_2051_p2;
reg  signed [26:0] r_V_68_reg_2627;
wire   [35:0] sub_ln1192_19_fu_1161_p2;
reg   [35:0] sub_ln1192_19_reg_2632;
wire   [43:0] add_ln1192_26_fu_1252_p2;
reg   [43:0] add_ln1192_26_reg_2637;
wire   [18:0] r_V_75_fu_1258_p2;
reg   [18:0] r_V_75_reg_2642;
wire  signed [35:0] mul_ln1192_25_fu_2065_p2;
reg  signed [35:0] mul_ln1192_25_reg_2647;
wire  signed [27:0] mul_ln1192_26_fu_2070_p2;
reg  signed [27:0] mul_ln1192_26_reg_2652;
wire   [15:0] r_V_76_fu_1270_p2;
reg   [15:0] r_V_76_reg_2657;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [13:0] r_V_fu_221_p3;
wire  signed [11:0] r_V_27_fu_285_p1;
wire  signed [11:0] r_V_39_fu_301_p1;
wire  signed [14:0] shl_ln1118_9_fu_333_p3;
wire  signed [12:0] shl_ln1118_s_fu_344_p3;
wire  signed [15:0] shl_ln_fu_391_p3;
wire  signed [27:0] grp_fu_1780_p3;
wire  signed [35:0] grp_fu_1772_p3;
wire   [35:0] rhs_V_fu_402_p3;
wire   [14:0] shl_ln1118_1_fu_414_p3;
wire  signed [26:0] grp_fu_1789_p3;
wire   [34:0] rhs_V_1_fu_431_p3;
wire  signed [35:0] sext_ln1192_5_fu_438_p1;
(* use_dsp48 = "no" *) wire   [35:0] sub_ln1192_1_fu_409_p2;
wire  signed [17:0] sext_ln1118_17_fu_461_p1;
wire  signed [13:0] r_V_7_fu_479_p3;
wire   [15:0] shl_ln1118_4_fu_494_p3;
wire  signed [13:0] sext_ln1118_32_fu_519_p1;
wire  signed [13:0] r_V_17_fu_522_p2;
wire  signed [15:0] sext_ln1118_9_fu_421_p1;
wire  signed [15:0] sext_ln1118_fu_370_p1;
wire  signed [15:0] r_V_65_fu_532_p2;
wire  signed [23:0] rhs_V_7_fu_538_p3;
wire  signed [13:0] shl_ln1118_3_fu_559_p3;
wire   [17:0] shl_ln1118_8_fu_581_p3;
wire  signed [15:0] shl_ln1118_10_fu_592_p3;
wire  signed [28:0] mul_ln1192_20_fu_639_p0;
wire  signed [11:0] mul_ln1192_20_fu_639_p1;
wire  signed [26:0] mul_ln728_5_fu_1903_p2;
wire   [34:0] rhs_V_12_fu_652_p3;
wire  signed [35:0] sext_ln1192_26_fu_659_p1;
wire   [35:0] mul_ln1192_20_fu_639_p2;
wire  signed [28:0] mul_ln1192_21_fu_672_p0;
wire  signed [11:0] mul_ln1192_21_fu_672_p1;
wire   [28:0] rhs_V_2_fu_707_p3;
wire  signed [35:0] sext_ln1192_6_fu_714_p1;
wire   [33:0] rhs_V_3_fu_726_p3;
wire  signed [35:0] sext_ln1192_7_fu_733_p1;
wire   [35:0] sub_ln1192_2_fu_718_p2;
wire  signed [28:0] mul_ln1192_3_fu_749_p0;
wire  signed [11:0] mul_ln1192_3_fu_749_p1;
wire  signed [35:0] grp_fu_1994_p3;
wire   [35:0] mul_ln1192_3_fu_749_p2;
wire  signed [12:0] shl_ln1118_5_fu_759_p3;
wire  signed [27:0] grp_fu_2002_p3;
wire   [35:0] rhs_V_4_fu_774_p3;
(* use_dsp48 = "no" *) wire   [35:0] add_ln1192_2_fu_754_p2;
wire   [18:0] shl_ln1118_7_fu_796_p3;
wire  signed [19:0] sext_ln1118_28_fu_803_p1;
wire   [40:0] lhs_V_fu_824_p3;
wire  signed [39:0] mul_ln1192_7_fu_835_p0;
wire  signed [43:0] sext_ln1118_39_fu_818_p1;
wire  signed [11:0] mul_ln1192_7_fu_835_p1;
wire  signed [43:0] sext_ln1192_13_fu_831_p1;
wire   [43:0] mul_ln1192_7_fu_835_p2;
wire  signed [39:0] mul_ln1192_8_fu_850_p0;
wire  signed [11:0] mul_ln1192_8_fu_850_p1;
wire  signed [29:0] mul_ln1192_9_fu_859_p0;
wire  signed [11:0] mul_ln1192_9_fu_859_p1;
wire  signed [29:0] mul_ln1192_10_fu_870_p0;
wire  signed [11:0] mul_ln1192_10_fu_870_p1;
wire  signed [35:0] sext_ln1192_16_fu_867_p1;
wire  signed [28:0] mul_ln1192_12_fu_882_p0;
wire  signed [35:0] sext_ln1118_46_fu_879_p1;
wire  signed [11:0] mul_ln1192_12_fu_882_p1;
wire  signed [28:0] mul_ln1192_13_fu_887_p0;
wire  signed [11:0] mul_ln1192_13_fu_887_p1;
wire   [18:0] shl_ln1118_11_fu_899_p3;
wire  signed [19:0] sext_ln1118_51_fu_906_p1;
wire  signed [19:0] sext_ln1118_16_fu_723_p1;
wire  signed [28:0] mul_ln1192_16_fu_919_p0;
wire  signed [11:0] mul_ln1192_16_fu_919_p1;
wire   [35:0] mul_ln1192_16_fu_919_p2;
wire   [35:0] rhs_V_9_fu_925_p3;
wire  signed [16:0] shl_ln1118_12_fu_941_p3;
wire  signed [14:0] shl_ln1118_13_fu_952_p3;
wire   [35:0] add_ln1192_18_fu_976_p2;
wire   [35:0] shl_ln1192_11_fu_980_p3;
wire   [34:0] rhs_V_13_fu_993_p3;
wire  signed [35:0] sext_ln1192_28_fu_1000_p1;
wire   [35:0] sub_ln1192_16_fu_987_p2;
wire   [35:0] add_ln1192_19_fu_1004_p2;
wire   [35:0] rhs_V_14_fu_1010_p3;
wire   [34:0] rhs_V_15_fu_1023_p3;
wire  signed [35:0] sext_ln1192_29_fu_1030_p1;
wire   [35:0] sub_ln1192_17_fu_1017_p2;
wire   [35:0] rhs_V_16_fu_1040_p3;
wire   [35:0] add_ln1192_20_fu_1034_p2;
wire   [33:0] rhs_V_17_fu_1053_p3;
wire  signed [35:0] sext_ln1192_30_fu_1060_p1;
wire   [35:0] add_ln1192_21_fu_1047_p2;
wire   [17:0] shl_ln1118_14_fu_1070_p3;
wire  signed [18:0] sext_ln1118_67_fu_1077_p1;
wire  signed [18:0] sext_ln1118_23_fu_766_p1;
wire   [18:0] r_V_69_fu_1081_p2;
wire   [34:0] rhs_V_18_fu_1087_p3;
wire   [35:0] add_ln1192_22_fu_1064_p2;
wire  signed [35:0] sext_ln1192_31_fu_1095_p1;
wire  signed [15:0] sext_ln1118_56_fu_959_p1;
wire  signed [15:0] sext_ln1118_30_fu_812_p1;
wire   [15:0] r_V_70_fu_1105_p2;
wire   [31:0] rhs_V_19_fu_1111_p3;
wire  signed [35:0] sext_ln1192_32_fu_1119_p1;
wire   [35:0] sub_ln1192_18_fu_1099_p2;
wire   [17:0] shl_ln1118_15_fu_1129_p3;
wire  signed [18:0] sext_ln1118_68_fu_1136_p1;
wire  signed [18:0] sext_ln1118_70_fu_1140_p1;
wire   [18:0] r_V_71_fu_1143_p2;
wire   [34:0] rhs_V_20_fu_1149_p3;
wire   [35:0] add_ln1192_23_fu_1123_p2;
wire  signed [35:0] sext_ln1192_33_fu_1157_p1;
wire   [34:0] rhs_V_23_fu_1177_p3;
wire  signed [35:0] grp_fu_2057_p3;
wire  signed [35:0] sext_ln1192_36_fu_1184_p1;
wire   [33:0] rhs_V_24_fu_1193_p3;
wire  signed [35:0] mul_ln1192_23_fu_1210_p0;
wire  signed [11:0] mul_ln1192_23_fu_1210_p1;
(* use_dsp48 = "no" *) wire   [35:0] sub_ln1192_21_fu_1188_p2;
wire  signed [35:0] sext_ln1192_37_fu_1200_p1;
wire   [35:0] add_ln1192_25_fu_1216_p2;
wire   [43:0] shl_ln1192_12_fu_1222_p3;
wire   [43:0] mul_ln1192_23_fu_1210_p2;
wire  signed [28:0] mul_ln1192_24_fu_1239_p0;
wire  signed [11:0] mul_ln1192_24_fu_1239_p1;
wire   [35:0] mul_ln1192_24_fu_1239_p2;
wire   [43:0] shl_ln1192_13_fu_1244_p3;
wire   [43:0] sub_ln1192_22_fu_1230_p2;
wire  signed [18:0] sext_ln1118_27_fu_787_p1;
wire  signed [15:0] sext_ln1118_60_fu_967_p1;
(* use_dsp48 = "no" *) wire   [35:0] sub_ln1192_4_fu_1275_p2;
wire   [35:0] shl_ln1_fu_1279_p3;
wire   [35:0] rhs_V_5_fu_1292_p3;
wire   [35:0] sub_ln1192_5_fu_1286_p2;
wire   [35:0] shl_ln1192_1_fu_1308_p3;
wire   [35:0] add_ln1192_4_fu_1299_p2;
wire  signed [19:0] mul_ln728_3_fu_2075_p2;
wire   [35:0] add_ln1192_5_fu_1315_p2;
wire   [35:0] rhs_V_6_fu_1321_p3;
wire   [35:0] sub_ln1192_6_fu_1328_p2;
wire   [35:0] ret_V_fu_1334_p2;
wire   [43:0] sub_ln1192_7_fu_1351_p2;
wire   [43:0] shl_ln1192_2_fu_1355_p3;
wire   [43:0] shl_ln1192_3_fu_1368_p3;
wire   [43:0] sub_ln1192_8_fu_1362_p2;
wire   [43:0] shl_ln1192_4_fu_1381_p3;
wire   [43:0] add_ln1192_9_fu_1375_p2;
wire   [43:0] add_ln1192_10_fu_1388_p2;
wire   [43:0] shl_ln1192_5_fu_1394_p3;
wire   [43:0] shl_ln1192_6_fu_1407_p3;
wire   [43:0] sub_ln1192_9_fu_1401_p2;
wire   [43:0] shl_ln1192_7_fu_1420_p3;
wire   [43:0] add_ln1192_11_fu_1414_p2;
wire   [43:0] add_ln1192_12_fu_1427_p2;
wire   [43:0] shl_ln1192_8_fu_1433_p3;
wire   [43:0] sub_ln1192_10_fu_1440_p2;
wire   [43:0] rhs_V_8_fu_1446_p3;
wire   [43:0] sub_ln1192_11_fu_1453_p2;
wire   [43:0] ret_V_2_fu_1459_p2;
wire   [35:0] rhs_V_10_fu_1476_p3;
wire   [35:0] shl_ln1192_9_fu_1488_p3;
wire   [35:0] sub_ln1192_13_fu_1483_p2;
wire   [35:0] add_ln1192_14_fu_1495_p2;
wire   [35:0] shl_ln1192_s_fu_1501_p3;
wire   [34:0] rhs_V_11_fu_1514_p3;
wire   [35:0] sub_ln1192_14_fu_1508_p2;
wire  signed [35:0] sext_ln1192_24_fu_1521_p1;
wire  signed [19:0] mul_ln1192_19_fu_2082_p2;
wire   [35:0] shl_ln1192_10_fu_1531_p3;
wire   [35:0] sub_ln1192_15_fu_1525_p2;
wire   [35:0] add_ln1192_15_fu_1538_p2;
wire   [35:0] ret_V_3_fu_1544_p2;
wire   [15:0] shl_ln1118_17_fu_1561_p3;
wire   [12:0] shl_ln1118_18_fu_1572_p3;
wire  signed [16:0] sext_ln1118_71_fu_1568_p1;
wire  signed [16:0] sext_ln1118_72_fu_1579_p1;
wire   [16:0] r_V_72_fu_1583_p2;
wire   [32:0] rhs_V_21_fu_1589_p3;
wire  signed [35:0] sext_ln1192_34_fu_1597_p1;
wire   [35:0] sub_ln1192_20_fu_1601_p2;
wire   [35:0] ret_V_4_fu_1606_p2;
wire   [39:0] rhs_V_25_fu_1623_p3;
wire  signed [43:0] sext_ln1192_41_fu_1630_p1;
wire   [42:0] rhs_V_26_fu_1639_p3;
wire   [43:0] add_ln1192_27_fu_1634_p2;
wire  signed [43:0] sext_ln1192_42_fu_1646_p1;
wire   [43:0] shl_ln1192_14_fu_1656_p3;
wire   [43:0] sub_ln1192_23_fu_1650_p2;
wire   [43:0] add_ln1192_28_fu_1663_p2;
wire   [43:0] shl_ln1192_15_fu_1669_p3;
wire   [39:0] rhs_V_27_fu_1682_p3;
wire   [43:0] sub_ln1192_24_fu_1676_p2;
wire  signed [43:0] sext_ln1192_45_fu_1689_p1;
wire   [43:0] sub_ln1192_25_fu_1693_p2;
wire   [43:0] ret_V_6_fu_1699_p2;
wire   [5:0] r_V_24_fu_1742_p0;
wire  signed [11:0] r_V_24_fu_1742_p1;
wire  signed [11:0] r_V_40_fu_1748_p1;
wire  signed [28:0] sext_ln1118_36_fu_355_p1;
wire  signed [11:0] r_V_41_fu_1754_p1;
wire   [5:0] r_V_44_fu_1760_p0;
wire  signed [11:0] r_V_44_fu_1760_p1;
wire  signed [11:0] grp_fu_1772_p1;
wire  signed [11:0] grp_fu_1780_p2;
wire  signed [14:0] grp_fu_1789_p0;
wire  signed [11:0] grp_fu_1789_p1;
wire  signed [11:0] r_V_8_fu_1798_p1;
wire  signed [15:0] grp_fu_1803_p0;
wire  signed [13:0] grp_fu_1803_p1;
wire  signed [16:0] sext_ln1118_21_fu_486_p1;
wire  signed [11:0] grp_fu_1803_p2;
wire  signed [28:0] sext_ln1118_2_fu_376_p1;
wire  signed [11:0] grp_fu_1811_p2;
wire   [7:0] r_V_14_fu_1819_p0;
wire   [6:0] r_V_16_fu_1825_p0;
wire  signed [11:0] grp_fu_1831_p1;
wire  signed [16:0] grp_fu_1844_p0;
wire  signed [11:0] grp_fu_1844_p2;
wire  signed [29:0] sext_ln1118_37_fu_553_p1;
wire  signed [11:0] r_V_25_fu_1852_p1;
wire   [6:0] r_V_26_fu_1858_p0;
wire  signed [16:0] r_V_66_fu_1864_p0;
wire  signed [11:0] r_V_66_fu_1864_p1;
wire   [7:0] r_V_29_fu_1870_p0;
wire  signed [17:0] grp_fu_1876_p0;
wire  signed [18:0] sext_ln1118_47_fu_588_p1;
wire  signed [11:0] grp_fu_1876_p2;
wire  signed [27:0] sext_ln728_3_fu_607_p1;
wire  signed [15:0] grp_fu_1884_p0;
wire  signed [16:0] sext_ln1118_48_fu_599_p1;
wire  signed [11:0] grp_fu_1884_p1;
wire  signed [11:0] grp_fu_1884_p2;
wire  signed [28:0] sext_ln1118_53_fu_613_p1;
wire   [5:0] r_V_34_fu_1891_p0;
wire   [7:0] r_V_36_fu_1897_p0;
wire  signed [17:0] grp_fu_1910_p0;
wire  signed [11:0] grp_fu_1910_p2;
wire  signed [15:0] grp_fu_1917_p0;
wire  signed [13:0] grp_fu_1917_p1;
wire  signed [16:0] sext_ln1118_44_fu_574_p1;
wire  signed [11:0] grp_fu_1917_p2;
wire  signed [11:0] mul_ln728_7_fu_1925_p1;
wire  signed [26:0] sext_ln1118_65_fu_681_p1;
wire  signed [11:0] mul_ln728_8_fu_1931_p1;
wire   [6:0] mul_ln728_9_fu_1937_p0;
wire  signed [11:0] mul_ln728_9_fu_1937_p1;
wire  signed [11:0] r_V_49_fu_1942_p1;
wire  signed [15:0] grp_fu_1947_p0;
wire  signed [13:0] grp_fu_1947_p1;
wire  signed [11:0] grp_fu_1947_p2;
wire  signed [14:0] grp_fu_1955_p0;
wire  signed [12:0] grp_fu_1955_p1;
wire  signed [11:0] grp_fu_1955_p2;
wire   [6:0] mul_ln728_12_fu_1961_p0;
wire  signed [11:0] mul_ln728_12_fu_1961_p1;
wire  signed [15:0] grp_fu_1972_p0;
wire  signed [13:0] grp_fu_1972_p1;
wire  signed [11:0] grp_fu_1972_p2;
wire   [6:0] r_V_60_fu_1988_p0;
wire  signed [11:0] grp_fu_1994_p1;
wire   [35:0] grp_fu_1994_p2;
wire  signed [15:0] grp_fu_2002_p0;
wire  signed [11:0] grp_fu_2002_p2;
wire  signed [11:0] mul_ln1192_4_fu_2009_p1;
wire  signed [11:0] mul_ln1192_5_fu_2014_p1;
wire  signed [11:0] mul_ln1192_6_fu_2019_p1;
wire  signed [11:0] mul_ln1192_11_fu_2024_p1;
wire  signed [11:0] mul_ln1192_14_fu_2029_p1;
wire  signed [11:0] mul_ln728_4_fu_2034_p1;
wire  signed [11:0] grp_fu_2039_p2;
wire  signed [11:0] mul_ln1192_18_fu_2046_p1;
wire  signed [11:0] grp_fu_2057_p1;
wire   [35:0] grp_fu_2057_p2;
wire  signed [11:0] mul_ln1192_25_fu_2065_p1;
wire  signed [11:0] mul_ln1192_26_fu_2070_p1;
wire   [8:0] mul_ln728_3_fu_2075_p0;
wire   [9:0] mul_ln1192_19_fu_2082_p0;
wire  signed [11:0] mul_ln1192_19_fu_2082_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_14s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_14s_12s_26_1_1_U1(
    .din0(r_V_fu_221_p3),
    .din1(tmp_1_fu_233_p4),
    .dout(r_V_1_fu_1716_p2)
);

myproject_mul_mul_13s_12s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_13s_12s_25_1_1_U2(
    .din0(r_V_62_fu_319_p3),
    .din1(tmp_1_reg_2097),
    .dout(r_V_3_fu_1722_p2)
);

myproject_mul_mul_26s_12s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_26s_12s_36_1_1_U3(
    .din0(r_V_1_reg_2122),
    .din1(tmp_1_reg_2097),
    .dout(mul_ln1192_1_fu_1728_p2)
);

myproject_am_submul_15s_13s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_submul_15s_13s_12s_28_1_1_U4(
    .din0(shl_ln1118_9_fu_333_p3),
    .din1(shl_ln1118_s_fu_344_p3),
    .din2(p_Val2_8_reg_2139),
    .dout(grp_fu_1734_p3)
);

myproject_mul_mul_6ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_6ns_12s_18_1_1_U5(
    .din0(r_V_24_fu_1742_p0),
    .din1(r_V_24_fu_1742_p1),
    .dout(r_V_24_fu_1742_p2)
);

myproject_mul_mul_17s_12s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_17s_12s_29_1_1_U6(
    .din0(r_V_39_reg_2197),
    .din1(r_V_40_fu_1748_p1),
    .dout(r_V_40_fu_1748_p2)
);

myproject_mul_mul_17s_12s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_17s_12s_29_1_1_U7(
    .din0(r_V_27_reg_2175),
    .din1(r_V_41_fu_1754_p1),
    .dout(r_V_41_fu_1754_p2)
);

myproject_mul_mul_6ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_6ns_12s_18_1_1_U8(
    .din0(r_V_44_fu_1760_p0),
    .din1(r_V_44_fu_1760_p1),
    .dout(r_V_44_fu_1760_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U9(
    .din0(tmp_1_reg_2097),
    .din1(tmp_5_reg_2181),
    .dout(r_V_74_fu_1766_p2)
);

myproject_mac_mulsub_25s_12s_36s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
myproject_mac_mulsub_25s_12s_36s_36_1_1_U10(
    .din0(r_V_3_reg_2225),
    .din1(grp_fu_1772_p1),
    .din2(mul_ln1192_1_reg_2230),
    .dout(grp_fu_1772_p3)
);

myproject_am_addmul_16s_13s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_16s_13s_12s_28_1_1_U11(
    .din0(shl_ln_fu_391_p3),
    .din1(r_V_62_reg_2219),
    .din2(grp_fu_1780_p2),
    .dout(grp_fu_1780_p3)
);

myproject_am_addmul_15s_12s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_am_addmul_15s_12s_12s_27_1_1_U12(
    .din0(grp_fu_1789_p0),
    .din1(grp_fu_1789_p1),
    .din2(tmp_2_reg_2127_pp0_iter1_reg),
    .dout(grp_fu_1789_p3)
);

myproject_mul_mul_14s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_14s_12s_26_1_1_U13(
    .din0(r_V_7_fu_479_p3),
    .din1(r_V_8_fu_1798_p1),
    .dout(r_V_8_fu_1798_p2)
);

myproject_am_addmul_16s_14s_12s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
myproject_am_addmul_16s_14s_12s_29_1_1_U14(
    .din0(grp_fu_1803_p0),
    .din1(grp_fu_1803_p1),
    .din2(grp_fu_1803_p2),
    .dout(grp_fu_1803_p3)
);

myproject_am_addmul_15s_12s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_15s_12s_12s_28_1_1_U15(
    .din0(shl_ln1118_6_fu_505_p3),
    .din1(tmp_1_reg_2097_pp0_iter1_reg),
    .din2(grp_fu_1811_p2),
    .dout(grp_fu_1811_p3)
);

myproject_mul_mul_8ns_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_8ns_12s_20_1_1_U16(
    .din0(r_V_14_fu_1819_p0),
    .din1(tmp_1_reg_2097_pp0_iter1_reg),
    .dout(r_V_14_fu_1819_p2)
);

myproject_mul_mul_7ns_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_7ns_12s_19_1_1_U17(
    .din0(r_V_16_fu_1825_p0),
    .din1(tmp_2_reg_2127_pp0_iter1_reg),
    .dout(r_V_16_fu_1825_p2)
);

myproject_mac_muladd_14s_12s_24s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
myproject_mac_muladd_14s_12s_24s_25_1_1_U18(
    .din0(r_V_17_fu_522_p2),
    .din1(grp_fu_1831_p1),
    .din2(rhs_V_7_fu_538_p3),
    .dout(grp_fu_1831_p3)
);

myproject_mul_mul_28s_12s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 40 ))
myproject_mul_mul_28s_12s_40_1_1_U19(
    .din0(r_V_20_reg_2258),
    .din1(tmp_1_reg_2097_pp0_iter1_reg),
    .dout(r_V_21_fu_1838_p2)
);

myproject_am_addmul_17s_14s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_17s_14s_12s_30_1_1_U20(
    .din0(grp_fu_1844_p0),
    .din1(shl_ln1118_3_fu_559_p3),
    .din2(grp_fu_1844_p2),
    .dout(grp_fu_1844_p3)
);

myproject_mul_mul_18s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_18s_12s_30_1_1_U21(
    .din0(r_V_24_reg_2263),
    .din1(r_V_25_fu_1852_p1),
    .dout(r_V_25_fu_1852_p2)
);

myproject_mul_mul_7ns_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_7ns_12s_19_1_1_U22(
    .din0(r_V_26_fu_1858_p0),
    .din1(p_Val2_8_reg_2139_pp0_iter1_reg),
    .dout(r_V_26_fu_1858_p2)
);

myproject_mul_mul_17s_12s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_17s_12s_29_1_1_U23(
    .din0(r_V_66_fu_1864_p0),
    .din1(r_V_66_fu_1864_p1),
    .dout(r_V_66_fu_1864_p2)
);

myproject_mul_mul_8ns_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_8ns_12s_20_1_1_U24(
    .din0(r_V_29_fu_1870_p0),
    .din1(p_Val2_8_reg_2139_pp0_iter1_reg),
    .dout(r_V_29_fu_1870_p2)
);

myproject_am_submul_18s_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_submul_18s_16s_12s_28_1_1_U25(
    .din0(grp_fu_1876_p0),
    .din1(shl_ln1118_10_fu_592_p3),
    .din2(grp_fu_1876_p2),
    .dout(grp_fu_1876_p3)
);

myproject_am_addmul_16s_12s_12s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
myproject_am_addmul_16s_12s_12s_29_1_1_U26(
    .din0(grp_fu_1884_p0),
    .din1(grp_fu_1884_p1),
    .din2(grp_fu_1884_p2),
    .dout(grp_fu_1884_p3)
);

myproject_mul_mul_6ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_6ns_12s_18_1_1_U27(
    .din0(r_V_34_fu_1891_p0),
    .din1(tmp_1_reg_2097_pp0_iter1_reg),
    .dout(r_V_34_fu_1891_p2)
);

myproject_mul_mul_8ns_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_8ns_12s_20_1_1_U28(
    .din0(r_V_36_fu_1897_p0),
    .din1(tmp_5_reg_2181_pp0_iter1_reg),
    .dout(r_V_36_fu_1897_p2)
);

myproject_mul_mul_16s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_16s_12s_27_1_1_U29(
    .din0(r_V_65_fu_532_p2),
    .din1(p_Val2_8_reg_2139_pp0_iter1_reg),
    .dout(mul_ln728_5_fu_1903_p2)
);

myproject_am_addmul_18s_14s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_18s_14s_12s_28_1_1_U30(
    .din0(grp_fu_1910_p0),
    .din1(shl_ln1118_3_fu_559_p3),
    .din2(grp_fu_1910_p2),
    .dout(grp_fu_1910_p3)
);

myproject_am_addmul_16s_14s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_16s_14s_12s_28_1_1_U31(
    .din0(grp_fu_1917_p0),
    .din1(grp_fu_1917_p1),
    .din2(grp_fu_1917_p2),
    .dout(grp_fu_1917_p3)
);

myproject_mul_mul_17s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_17s_12s_27_1_1_U32(
    .din0(r_V_27_reg_2175_pp0_iter1_reg),
    .din1(mul_ln728_7_fu_1925_p1),
    .dout(mul_ln728_7_fu_1925_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U33(
    .din0(r_V_44_reg_2283),
    .din1(mul_ln728_8_fu_1931_p1),
    .dout(mul_ln728_8_fu_1931_p2)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U34(
    .din0(mul_ln728_9_fu_1937_p0),
    .din1(mul_ln728_9_fu_1937_p1),
    .dout(mul_ln728_9_fu_1937_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U35(
    .din0(p_Val2_8_reg_2139_pp0_iter1_reg),
    .din1(r_V_49_fu_1942_p1),
    .dout(r_V_49_fu_1942_p2)
);

myproject_am_submul_16s_14s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_submul_16s_14s_12s_28_1_1_U36(
    .din0(grp_fu_1947_p0),
    .din1(grp_fu_1947_p1),
    .din2(grp_fu_1947_p2),
    .dout(grp_fu_1947_p3)
);

myproject_am_addmul_15s_13s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_am_addmul_15s_13s_12s_27_1_1_U37(
    .din0(grp_fu_1955_p0),
    .din1(grp_fu_1955_p1),
    .din2(grp_fu_1955_p2),
    .dout(grp_fu_1955_p3)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U38(
    .din0(mul_ln728_12_fu_1961_p0),
    .din1(mul_ln728_12_fu_1961_p1),
    .dout(mul_ln728_12_fu_1961_p2)
);

myproject_mul_mul_24s_12s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_24s_12s_36_1_1_U39(
    .din0(r_V_74_reg_2288),
    .din1(tmp_5_reg_2181_pp0_iter1_reg),
    .dout(r_V_54_fu_1966_p2)
);

myproject_am_submul_16s_14s_12s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 29 ))
myproject_am_submul_16s_14s_12s_29_1_1_U40(
    .din0(grp_fu_1972_p0),
    .din1(grp_fu_1972_p1),
    .din2(grp_fu_1972_p2),
    .dout(grp_fu_1972_p3)
);

myproject_am_addmul_15s_13s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_15s_13s_12s_28_1_1_U41(
    .din0(r_V_37_fu_625_p3),
    .din1(shl_ln1118_16_fu_690_p3),
    .din2(tmp_5_reg_2181_pp0_iter1_reg),
    .dout(grp_fu_1980_p3)
);

myproject_mul_mul_7ns_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_7ns_12s_19_1_1_U42(
    .din0(r_V_60_fu_1988_p0),
    .din1(tmp_5_reg_2181_pp0_iter1_reg),
    .dout(r_V_60_fu_1988_p2)
);

myproject_mac_mulsub_26s_12s_36ns_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
myproject_mac_mulsub_26s_12s_36ns_36_1_1_U43(
    .din0(r_V_8_reg_2332),
    .din1(grp_fu_1994_p1),
    .din2(grp_fu_1994_p2),
    .dout(grp_fu_1994_p3)
);

myproject_am_addmul_16s_13s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_addmul_16s_13s_12s_28_1_1_U44(
    .din0(grp_fu_2002_p0),
    .din1(shl_ln1118_5_fu_759_p3),
    .din2(grp_fu_2002_p2),
    .dout(grp_fu_2002_p3)
);

myproject_mul_mul_28s_12s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_28s_12s_36_1_1_U45(
    .din0(r_V_13_reg_2352),
    .din1(mul_ln1192_4_fu_2009_p1),
    .dout(mul_ln1192_4_fu_2009_p2)
);

myproject_mul_mul_20s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_20s_12s_28_1_1_U46(
    .din0(r_V_14_reg_2357),
    .din1(mul_ln1192_5_fu_2014_p1),
    .dout(mul_ln1192_5_fu_2014_p2)
);

myproject_mul_mul_19s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_12s_28_1_1_U47(
    .din0(r_V_16_reg_2362),
    .din1(mul_ln1192_6_fu_2019_p1),
    .dout(mul_ln1192_6_fu_2019_p2)
);

myproject_mul_mul_19s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_12s_28_1_1_U48(
    .din0(r_V_26_reg_2387),
    .din1(mul_ln1192_11_fu_2024_p1),
    .dout(mul_ln1192_11_fu_2024_p2)
);

myproject_mul_mul_20s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_20s_12s_28_1_1_U49(
    .din0(r_V_29_reg_2397),
    .din1(mul_ln1192_14_fu_2029_p1),
    .dout(mul_ln1192_14_fu_2029_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U50(
    .din0(r_V_34_reg_2420),
    .din1(mul_ln728_4_fu_2034_p1),
    .dout(mul_ln728_4_fu_2034_p2)
);

myproject_am_submul_17s_15s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_am_submul_17s_15s_12s_28_1_1_U51(
    .din0(shl_ln1118_12_fu_941_p3),
    .din1(shl_ln1118_13_fu_952_p3),
    .din2(grp_fu_2039_p2),
    .dout(grp_fu_2039_p3)
);

myproject_mul_mul_20s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_20s_12s_28_1_1_U52(
    .din0(r_V_36_reg_2430),
    .din1(mul_ln1192_18_fu_2046_p1),
    .dout(mul_ln1192_18_fu_2046_p2)
);

myproject_mul_mul_15s_12s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_15s_12s_27_1_1_U53(
    .din0(r_V_37_reg_2435),
    .din1(tmp_4_reg_2165_pp0_iter2_reg),
    .dout(r_V_68_fu_2051_p2)
);

myproject_mac_mul_sub_24s_12s_36ns_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 36 ))
myproject_mac_mul_sub_24s_12s_36ns_36_1_1_U54(
    .din0(r_V_49_reg_2490),
    .din1(grp_fu_2057_p1),
    .din2(grp_fu_2057_p2),
    .dout(grp_fu_2057_p3)
);

myproject_mul_mul_28s_12s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_28s_12s_36_1_1_U55(
    .din0(r_V_59_reg_2527),
    .din1(mul_ln1192_25_fu_2065_p1),
    .dout(mul_ln1192_25_fu_2065_p2)
);

myproject_mul_mul_19s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_12s_28_1_1_U56(
    .din0(r_V_60_reg_2532),
    .din1(mul_ln1192_26_fu_2070_p1),
    .dout(mul_ln1192_26_fu_2070_p2)
);

myproject_mul_mul_9ns_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_9ns_12s_20_1_1_U57(
    .din0(mul_ln728_3_fu_2075_p0),
    .din1(tmp_2_reg_2127_pp0_iter3_reg),
    .dout(mul_ln728_3_fu_2075_p2)
);

myproject_mul_mul_10ns_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10ns_12s_20_1_1_U58(
    .din0(mul_ln1192_19_fu_2082_p0),
    .din1(mul_ln1192_19_fu_2082_p1),
    .dout(mul_ln1192_19_fu_2082_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_17_reg_2445 <= add_ln1192_17_fu_663_p2;
        add_ln1192_26_reg_2637 <= add_ln1192_26_fu_1252_p2;
        add_ln1192_3_reg_2537 <= add_ln1192_3_fu_781_p2;
        add_ln1192_8_reg_2562 <= add_ln1192_8_fu_844_p2;
        add_ln1192_reg_2312 <= add_ln1192_fu_442_p2;
        mul_ln1192_10_reg_2577 <= mul_ln1192_10_fu_870_p2;
        mul_ln1192_11_reg_2582 <= mul_ln1192_11_fu_2024_p2;
        mul_ln1192_12_reg_2587 <= mul_ln1192_12_fu_882_p2;
        mul_ln1192_13_reg_2592 <= mul_ln1192_13_fu_887_p2;
        mul_ln1192_14_reg_2597 <= mul_ln1192_14_fu_2029_p2;
        mul_ln1192_15_reg_2402_pp0_iter3_reg <= mul_ln1192_15_reg_2402;
        mul_ln1192_18_reg_2622 <= mul_ln1192_18_fu_2046_p2;
        mul_ln1192_21_reg_2450 <= mul_ln1192_21_fu_672_p2;
        mul_ln1192_25_reg_2647 <= mul_ln1192_25_fu_2065_p2;
        mul_ln1192_26_reg_2652 <= mul_ln1192_26_fu_2070_p2;
        mul_ln1192_4_reg_2542 <= mul_ln1192_4_fu_2009_p2;
        mul_ln1192_5_reg_2547 <= mul_ln1192_5_fu_2014_p2;
        mul_ln1192_6_reg_2557 <= mul_ln1192_6_fu_2019_p2;
        mul_ln1192_8_reg_2567 <= mul_ln1192_8_fu_850_p2;
        mul_ln1192_9_reg_2572 <= mul_ln1192_9_fu_859_p2;
        mul_ln728_12_reg_2512 <= mul_ln728_12_fu_1961_p2;
        mul_ln728_4_reg_2612 <= mul_ln728_4_fu_2034_p2;
        mul_ln728_7_reg_2470 <= mul_ln728_7_fu_1925_p2;
        mul_ln728_8_reg_2475 <= mul_ln728_8_fu_1931_p2;
        mul_ln728_9_reg_2480 <= mul_ln728_9_fu_1937_p2;
        p_Val2_8_reg_2139_pp0_iter2_reg <= p_Val2_8_reg_2139_pp0_iter1_reg;
        r_V_14_reg_2357 <= r_V_14_fu_1819_p2;
        r_V_16_reg_2362 <= r_V_16_fu_1825_p2;
        r_V_21_reg_2372 <= r_V_21_fu_1838_p2;
        r_V_25_reg_2382 <= r_V_25_fu_1852_p2;
        r_V_26_reg_2387 <= r_V_26_fu_1858_p2;
        r_V_29_reg_2397 <= r_V_29_fu_1870_p2;
        r_V_34_reg_2420 <= r_V_34_fu_1891_p2;
        r_V_36_reg_2430 <= r_V_36_fu_1897_p2;
        r_V_37_reg_2435[14 : 3] <= r_V_37_fu_625_p3[14 : 3];
        r_V_49_reg_2490 <= r_V_49_fu_1942_p2;
        r_V_54_reg_2517 <= r_V_54_fu_1966_p2;
        r_V_60_reg_2532 <= r_V_60_fu_1988_p2;
        r_V_63_reg_2322 <= r_V_63_fu_465_p2;
        r_V_64_reg_2552 <= r_V_64_fu_807_p2;
        r_V_66_reg_2392 <= r_V_66_fu_1864_p2;
        r_V_67_reg_2602[19 : 5] <= r_V_67_fu_910_p2[19 : 5];
        r_V_68_reg_2627 <= r_V_68_fu_2051_p2;
        r_V_74_reg_2288_pp0_iter2_reg <= r_V_74_reg_2288;
        r_V_74_reg_2288_pp0_iter3_reg <= r_V_74_reg_2288_pp0_iter2_reg;
        r_V_75_reg_2642[18 : 3] <= r_V_75_fu_1258_p2[18 : 3];
        r_V_76_reg_2657 <= r_V_76_fu_1270_p2;
        r_V_8_reg_2332 <= r_V_8_fu_1798_p2;
        sext_ln1118_18_reg_2327 <= sext_ln1118_18_fu_470_p1;
        sext_ln1118_22_reg_2337[16 : 4] <= sext_ln1118_22_fu_501_p1[16 : 4];
        sext_ln1118_38_reg_2252_pp0_iter2_reg <= sext_ln1118_38_reg_2252;
        sext_ln1118_61_reg_2440[15 : 3] <= sext_ln1118_61_fu_632_p1[15 : 3];
        sext_ln1192_19_reg_2407 <= sext_ln1192_19_fu_610_p1;
        sext_ln1192_1_reg_2212_pp0_iter2_reg <= sext_ln1192_1_reg_2212;
        sext_ln1192_22_reg_2425 <= sext_ln1192_22_fu_622_p1;
        sext_ln1192_22_reg_2425_pp0_iter3_reg <= sext_ln1192_22_reg_2425;
        sext_ln1192_35_reg_2495 <= sext_ln1192_35_fu_701_p1;
        sext_ln1192_4_reg_2300 <= sext_ln1192_4_fu_388_p1;
        sext_ln1192_reg_2294 <= sext_ln1192_fu_373_p1;
        sext_ln728_reg_2306 <= sext_ln728_fu_425_p1;
        shl_ln1118_16_reg_2485[12 : 1] <= shl_ln1118_16_fu_690_p3[12 : 1];
        shl_ln1118_2_reg_2317[16 : 5] <= shl_ln1118_2_fu_454_p3[16 : 5];
        shl_ln1118_6_reg_2347[14 : 3] <= shl_ln1118_6_fu_505_p3[14 : 3];
        sub_ln1192_12_reg_2607 <= sub_ln1192_12_fu_932_p2;
        sub_ln1192_19_reg_2632 <= sub_ln1192_19_fu_1161_p2;
        tmp_1_reg_2097_pp0_iter2_reg <= tmp_1_reg_2097_pp0_iter1_reg;
        tmp_2_reg_2127_pp0_iter2_reg <= tmp_2_reg_2127_pp0_iter1_reg;
        tmp_2_reg_2127_pp0_iter3_reg <= tmp_2_reg_2127_pp0_iter2_reg;
        tmp_4_reg_2165_pp0_iter2_reg <= tmp_4_reg_2165_pp0_iter1_reg;
        tmp_4_reg_2165_pp0_iter3_reg <= tmp_4_reg_2165_pp0_iter2_reg;
        tmp_5_reg_2181_pp0_iter2_reg <= tmp_5_reg_2181_pp0_iter1_reg;
        trunc_ln1117_reg_2088_pp0_iter2_reg <= trunc_ln1117_reg_2088_pp0_iter1_reg;
        trunc_ln728_reg_2460 <= trunc_ln728_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mul_ln1192_15_reg_2402 <= grp_fu_1876_p3;
        mul_ln1192_22_reg_2455 <= grp_fu_1910_p3;
        mul_ln728_10_reg_2502 <= grp_fu_1947_p3;
        mul_ln728_11_reg_2507 <= grp_fu_1955_p3;
        mul_ln728_6_reg_2465 <= grp_fu_1917_p3;
        r_V_10_reg_2342 <= grp_fu_1803_p3;
        r_V_13_reg_2352 <= grp_fu_1811_p3;
        r_V_23_reg_2377 <= grp_fu_1844_p3;
        r_V_33_reg_2415 <= grp_fu_1884_p3;
        r_V_56_reg_2522 <= grp_fu_1972_p3;
        r_V_59_reg_2527 <= grp_fu_1980_p3;
        ret_V_1_reg_2367 <= grp_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        mul_ln1192_17_reg_2617 <= grp_fu_2039_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_1_reg_2230 <= mul_ln1192_1_fu_1728_p2;
        p_Val2_8_reg_2139 <= {{x_V_in_sig[179:168]}};
        p_Val2_8_reg_2139_pp0_iter1_reg <= p_Val2_8_reg_2139;
        r_V_1_reg_2122 <= r_V_1_fu_1716_p2;
        r_V_24_reg_2263 <= r_V_24_fu_1742_p2;
        r_V_27_reg_2175 <= r_V_27_fu_285_p2;
        r_V_27_reg_2175_pp0_iter1_reg <= r_V_27_reg_2175;
        r_V_39_reg_2197 <= r_V_39_fu_301_p2;
        r_V_3_reg_2225 <= r_V_3_fu_1722_p2;
        r_V_40_reg_2273 <= r_V_40_fu_1748_p2;
        r_V_41_reg_2278 <= r_V_41_fu_1754_p2;
        r_V_44_reg_2283 <= r_V_44_fu_1760_p2;
        r_V_62_reg_2219[12 : 1] <= r_V_62_fu_319_p3[12 : 1];
        r_V_74_reg_2288 <= r_V_74_fu_1766_p2;
        sext_ln1116_9_reg_2268 <= sext_ln1116_9_fu_361_p1;
        sext_ln1118_14_reg_2235 <= sext_ln1118_14_fu_330_p1;
        sext_ln1118_15_reg_2160 <= sext_ln1118_15_fu_267_p1;
        sext_ln1118_15_reg_2160_pp0_iter1_reg <= sext_ln1118_15_reg_2160;
        sext_ln1118_1_reg_2202 <= sext_ln1118_1_fu_307_p1;
        sext_ln1118_33_reg_2242[15 : 3] <= sext_ln1118_33_fu_340_p1[15 : 3];
        sext_ln1118_34_reg_2247[15 : 1] <= sext_ln1118_34_fu_351_p1[15 : 1];
        sext_ln1118_38_reg_2252 <= sext_ln1118_38_fu_358_p1;
        sext_ln1118_3_reg_2207 <= sext_ln1118_3_fu_310_p1;
        sext_ln1118_4_reg_2117 <= sext_ln1118_4_fu_243_p1;
        sext_ln1118_4_reg_2117_pp0_iter1_reg <= sext_ln1118_4_reg_2117;
        sext_ln1192_1_reg_2212 <= sext_ln1192_1_fu_313_p1;
        tmp_1_reg_2097 <= {{x_V_in_sig[191:180]}};
        tmp_1_reg_2097_pp0_iter1_reg <= tmp_1_reg_2097;
        tmp_2_reg_2127 <= {{x_V_in_sig[35:24]}};
        tmp_2_reg_2127_pp0_iter1_reg <= tmp_2_reg_2127;
        tmp_4_reg_2165 <= {{x_V_in_sig[59:48]}};
        tmp_4_reg_2165_pp0_iter1_reg <= tmp_4_reg_2165;
        tmp_5_reg_2181 <= {{x_V_in_sig[47:36]}};
        tmp_5_reg_2181_pp0_iter1_reg <= tmp_5_reg_2181;
        trunc_ln1117_reg_2088 <= trunc_ln1117_fu_217_p1;
        trunc_ln1117_reg_2088_pp0_iter1_reg <= trunc_ln1117_reg_2088;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_20_reg_2258 <= grp_fu_1734_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1388_p2 = (shl_ln1192_4_fu_1381_p3 + add_ln1192_9_fu_1375_p2);

assign add_ln1192_11_fu_1414_p2 = (shl_ln1192_6_fu_1407_p3 + sub_ln1192_9_fu_1401_p2);

assign add_ln1192_12_fu_1427_p2 = (shl_ln1192_7_fu_1420_p3 + add_ln1192_11_fu_1414_p2);

assign add_ln1192_14_fu_1495_p2 = (shl_ln1192_9_fu_1488_p3 + sub_ln1192_13_fu_1483_p2);

assign add_ln1192_15_fu_1538_p2 = (shl_ln1192_10_fu_1531_p3 + sub_ln1192_15_fu_1525_p2);

assign add_ln1192_17_fu_663_p2 = ($signed(sext_ln1192_26_fu_659_p1) + $signed(mul_ln1192_20_fu_639_p2));

assign add_ln1192_18_fu_976_p2 = (add_ln1192_17_reg_2445 + mul_ln1192_21_reg_2450);

assign add_ln1192_19_fu_1004_p2 = ($signed(sext_ln1192_28_fu_1000_p1) + $signed(sub_ln1192_16_fu_987_p2));

assign add_ln1192_20_fu_1034_p2 = ($signed(sext_ln1192_29_fu_1030_p1) + $signed(sub_ln1192_17_fu_1017_p2));

assign add_ln1192_21_fu_1047_p2 = (rhs_V_16_fu_1040_p3 + add_ln1192_20_fu_1034_p2);

assign add_ln1192_22_fu_1064_p2 = ($signed(sext_ln1192_30_fu_1060_p1) + $signed(add_ln1192_21_fu_1047_p2));

assign add_ln1192_23_fu_1123_p2 = ($signed(sext_ln1192_32_fu_1119_p1) + $signed(sub_ln1192_18_fu_1099_p2));

assign add_ln1192_25_fu_1216_p2 = ($signed(sub_ln1192_21_fu_1188_p2) + $signed(sext_ln1192_37_fu_1200_p1));

assign add_ln1192_26_fu_1252_p2 = (shl_ln1192_13_fu_1244_p3 + sub_ln1192_22_fu_1230_p2);

assign add_ln1192_27_fu_1634_p2 = ($signed(sext_ln1192_41_fu_1630_p1) + $signed(add_ln1192_26_reg_2637));

assign add_ln1192_28_fu_1663_p2 = (shl_ln1192_14_fu_1656_p3 + sub_ln1192_23_fu_1650_p2);

assign add_ln1192_2_fu_754_p2 = ($signed(grp_fu_1994_p3) + $signed(mul_ln1192_3_fu_749_p2));

assign add_ln1192_3_fu_781_p2 = (rhs_V_4_fu_774_p3 + add_ln1192_2_fu_754_p2);

assign add_ln1192_4_fu_1299_p2 = (rhs_V_5_fu_1292_p3 + sub_ln1192_5_fu_1286_p2);

assign add_ln1192_5_fu_1315_p2 = (shl_ln1192_1_fu_1308_p3 + add_ln1192_4_fu_1299_p2);

assign add_ln1192_8_fu_844_p2 = ($signed(sext_ln1192_13_fu_831_p1) + $signed(mul_ln1192_7_fu_835_p2));

assign add_ln1192_9_fu_1375_p2 = (shl_ln1192_3_fu_1368_p3 + sub_ln1192_8_fu_1362_p2);

assign add_ln1192_fu_442_p2 = ($signed(sext_ln1192_5_fu_438_p1) + $signed(sub_ln1192_1_fu_409_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1772_p1 = sext_ln1192_4_fu_388_p1;

assign grp_fu_1780_p2 = sext_ln1192_fu_373_p1;

assign grp_fu_1789_p0 = sext_ln1118_9_fu_421_p1;

assign grp_fu_1789_p1 = sext_ln1118_fu_370_p1;

assign grp_fu_1803_p0 = sext_ln1118_22_fu_501_p1;

assign grp_fu_1803_p1 = sext_ln1118_21_fu_486_p1;

assign grp_fu_1803_p2 = sext_ln1118_2_fu_376_p1;

assign grp_fu_1811_p2 = sext_ln728_fu_425_p1;

assign grp_fu_1831_p1 = sext_ln1118_3_reg_2207;

assign grp_fu_1844_p0 = sext_ln1118_17_fu_461_p1;

assign grp_fu_1844_p2 = sext_ln1118_37_fu_553_p1;

assign grp_fu_1876_p0 = sext_ln1118_47_fu_588_p1;

assign grp_fu_1876_p2 = sext_ln728_3_fu_607_p1;

assign grp_fu_1884_p0 = sext_ln1118_48_fu_599_p1;

assign grp_fu_1884_p1 = sext_ln1118_15_reg_2160_pp0_iter1_reg;

assign grp_fu_1884_p2 = sext_ln1118_53_fu_613_p1;

assign grp_fu_1910_p0 = sext_ln1118_47_fu_588_p1;

assign grp_fu_1910_p2 = sext_ln1118_38_reg_2252;

assign grp_fu_1917_p0 = sext_ln1118_48_fu_599_p1;

assign grp_fu_1917_p1 = sext_ln1118_44_fu_574_p1;

assign grp_fu_1917_p2 = sext_ln728_fu_425_p1;

assign grp_fu_1947_p0 = sext_ln1118_48_fu_599_p1;

assign grp_fu_1947_p1 = sext_ln1118_44_fu_574_p1;

assign grp_fu_1947_p2 = sext_ln1192_fu_373_p1;

assign grp_fu_1955_p0 = sext_ln1118_33_reg_2242;

assign grp_fu_1955_p1 = sext_ln1118_34_reg_2247;

assign grp_fu_1955_p2 = sext_ln1118_65_fu_681_p1;

assign grp_fu_1972_p0 = sext_ln1118_22_fu_501_p1;

assign grp_fu_1972_p1 = sext_ln1118_21_fu_486_p1;

assign grp_fu_1972_p2 = sext_ln1118_53_fu_613_p1;

assign grp_fu_1994_p1 = sext_ln1192_1_reg_2212_pp0_iter2_reg;

assign grp_fu_1994_p2 = ($signed(sext_ln1192_7_fu_733_p1) + $signed(sub_ln1192_2_fu_718_p2));

assign grp_fu_2002_p0 = sext_ln1118_22_reg_2337;

assign grp_fu_2002_p2 = sext_ln1192_reg_2294;

assign grp_fu_2039_p2 = sext_ln1192_19_reg_2407;

assign grp_fu_2057_p1 = sext_ln1192_35_reg_2495;

assign grp_fu_2057_p2 = {{mul_ln728_10_reg_2502}, {8'd0}};

assign lhs_V_fu_824_p3 = {{ret_V_1_reg_2367}, {16'd0}};

assign mul_ln1192_10_fu_870_p0 = r_V_25_reg_2382;

assign mul_ln1192_10_fu_870_p1 = sext_ln1192_16_fu_867_p1;

assign mul_ln1192_10_fu_870_p2 = ($signed(mul_ln1192_10_fu_870_p0) * $signed(mul_ln1192_10_fu_870_p1));

assign mul_ln1192_11_fu_2024_p1 = sext_ln1118_38_reg_2252_pp0_iter2_reg;

assign mul_ln1192_12_fu_882_p0 = sext_ln1118_46_fu_879_p1;

assign mul_ln1192_12_fu_882_p1 = sext_ln1192_1_reg_2212_pp0_iter2_reg;

assign mul_ln1192_12_fu_882_p2 = ($signed(mul_ln1192_12_fu_882_p0) * $signed(mul_ln1192_12_fu_882_p1));

assign mul_ln1192_13_fu_887_p0 = sext_ln1118_46_fu_879_p1;

assign mul_ln1192_13_fu_887_p1 = sext_ln1192_16_fu_867_p1;

assign mul_ln1192_13_fu_887_p2 = ($signed(mul_ln1192_13_fu_887_p0) * $signed(mul_ln1192_13_fu_887_p1));

assign mul_ln1192_14_fu_2029_p1 = sext_ln1192_reg_2294;

assign mul_ln1192_16_fu_919_p0 = r_V_33_reg_2415;

assign mul_ln1192_16_fu_919_p1 = sext_ln1192_16_fu_867_p1;

assign mul_ln1192_16_fu_919_p2 = ($signed(mul_ln1192_16_fu_919_p0) * $signed(mul_ln1192_16_fu_919_p1));

assign mul_ln1192_18_fu_2046_p1 = sext_ln1192_19_reg_2407;

assign mul_ln1192_19_fu_2082_p0 = 20'd470;

assign mul_ln1192_19_fu_2082_p1 = sext_ln1192_22_reg_2425_pp0_iter3_reg;

assign mul_ln1192_20_fu_639_p0 = r_V_40_reg_2273;

assign mul_ln1192_20_fu_639_p1 = p_Val2_8_reg_2139_pp0_iter1_reg;

assign mul_ln1192_20_fu_639_p2 = ($signed(mul_ln1192_20_fu_639_p0) * $signed(mul_ln1192_20_fu_639_p1));

assign mul_ln1192_21_fu_672_p0 = r_V_41_reg_2278;

assign mul_ln1192_21_fu_672_p1 = sext_ln1192_4_fu_388_p1;

assign mul_ln1192_21_fu_672_p2 = ($signed(mul_ln1192_21_fu_672_p0) * $signed(mul_ln1192_21_fu_672_p1));

assign mul_ln1192_23_fu_1210_p0 = r_V_54_reg_2517;

assign mul_ln1192_23_fu_1210_p1 = tmp_5_reg_2181_pp0_iter2_reg;

assign mul_ln1192_23_fu_1210_p2 = ($signed(mul_ln1192_23_fu_1210_p0) * $signed(mul_ln1192_23_fu_1210_p1));

assign mul_ln1192_24_fu_1239_p0 = r_V_56_reg_2522;

assign mul_ln1192_24_fu_1239_p1 = sext_ln1192_35_reg_2495;

assign mul_ln1192_24_fu_1239_p2 = ($signed(mul_ln1192_24_fu_1239_p0) * $signed(mul_ln1192_24_fu_1239_p1));

assign mul_ln1192_25_fu_2065_p1 = sext_ln1192_35_reg_2495;

assign mul_ln1192_26_fu_2070_p1 = sext_ln1192_19_reg_2407;

assign mul_ln1192_3_fu_749_p0 = r_V_10_reg_2342;

assign mul_ln1192_3_fu_749_p1 = sext_ln1192_4_reg_2300;

assign mul_ln1192_3_fu_749_p2 = ($signed(mul_ln1192_3_fu_749_p0) * $signed(mul_ln1192_3_fu_749_p1));

assign mul_ln1192_4_fu_2009_p1 = sext_ln1192_4_reg_2300;

assign mul_ln1192_5_fu_2014_p1 = sext_ln728_reg_2306;

assign mul_ln1192_6_fu_2019_p1 = sext_ln728_reg_2306;

assign mul_ln1192_7_fu_835_p0 = sext_ln1118_39_fu_818_p1;

assign mul_ln1192_7_fu_835_p1 = tmp_1_reg_2097_pp0_iter2_reg;

assign mul_ln1192_7_fu_835_p2 = ($signed(mul_ln1192_7_fu_835_p0) * $signed(mul_ln1192_7_fu_835_p1));

assign mul_ln1192_8_fu_850_p0 = sext_ln1118_39_fu_818_p1;

assign mul_ln1192_8_fu_850_p1 = tmp_4_reg_2165_pp0_iter2_reg;

assign mul_ln1192_8_fu_850_p2 = ($signed(mul_ln1192_8_fu_850_p0) * $signed(mul_ln1192_8_fu_850_p1));

assign mul_ln1192_9_fu_859_p0 = r_V_23_reg_2377;

assign mul_ln1192_9_fu_859_p1 = sext_ln1192_1_reg_2212_pp0_iter2_reg;

assign mul_ln1192_9_fu_859_p2 = ($signed(mul_ln1192_9_fu_859_p0) * $signed(mul_ln1192_9_fu_859_p1));

assign mul_ln728_12_fu_1961_p0 = 18'd59;

assign mul_ln728_12_fu_1961_p1 = sext_ln1118_14_reg_2235;

assign mul_ln728_3_fu_2075_p0 = 20'd137;

assign mul_ln728_4_fu_2034_p1 = sext_ln1192_19_reg_2407;

assign mul_ln728_7_fu_1925_p1 = sext_ln1118_65_fu_681_p1;

assign mul_ln728_8_fu_1931_p1 = sext_ln728_3_fu_607_p1;

assign mul_ln728_9_fu_1937_p0 = 18'd44;

assign mul_ln728_9_fu_1937_p1 = sext_ln1118_14_reg_2235;

assign p_Val2_8_fu_257_p4 = {{x_V_in_sig[179:168]}};

assign r_V_14_fu_1819_p0 = 20'd84;

assign r_V_16_fu_1825_p0 = 19'd38;

assign r_V_17_fu_522_p2 = ($signed(14'd0) - $signed(sext_ln1118_32_fu_519_p1));

assign r_V_24_fu_1742_p0 = 18'd23;

assign r_V_24_fu_1742_p1 = sext_ln1118_14_fu_330_p1;

assign r_V_25_fu_1852_p1 = sext_ln1118_37_fu_553_p1;

assign r_V_26_fu_1858_p0 = 19'd46;

assign r_V_27_fu_285_p1 = p_Val2_8_fu_257_p4;

assign r_V_27_fu_285_p2 = ($signed({{1'b0}, {17'd13}}) * $signed(r_V_27_fu_285_p1));

assign r_V_29_fu_1870_p0 = 20'd75;

assign r_V_34_fu_1891_p0 = 18'd26;

assign r_V_36_fu_1897_p0 = 20'd93;

assign r_V_37_fu_625_p3 = {{tmp_5_reg_2181_pp0_iter1_reg}, {3'd0}};

assign r_V_39_fu_301_p1 = trunc_ln1117_fu_217_p1;

assign r_V_39_fu_301_p2 = ($signed(17'd131059) * $signed(r_V_39_fu_301_p1));

assign r_V_40_fu_1748_p1 = sext_ln1118_36_fu_355_p1;

assign r_V_41_fu_1754_p1 = sext_ln1118_36_fu_355_p1;

assign r_V_44_fu_1760_p0 = 18'd26;

assign r_V_44_fu_1760_p1 = sext_ln1118_14_fu_330_p1;

assign r_V_49_fu_1942_p1 = sext_ln1118_1_reg_2202;

assign r_V_60_fu_1988_p0 = 19'd59;

assign r_V_62_fu_319_p3 = {{trunc_ln1117_reg_2088}, {1'd0}};

assign r_V_63_fu_465_p2 = ($signed(sext_ln1118_17_fu_461_p1) - $signed(sext_ln1118_14_reg_2235));

assign r_V_64_fu_807_p2 = ($signed(sext_ln1118_28_fu_803_p1) + $signed(sext_ln1118_18_reg_2327));

assign r_V_65_fu_532_p2 = ($signed(sext_ln1118_9_fu_421_p1) - $signed(sext_ln1118_fu_370_p1));

assign r_V_66_fu_1864_p0 = sext_ln1116_9_reg_2268;

assign r_V_66_fu_1864_p1 = sext_ln1118_2_fu_376_p1;

assign r_V_67_fu_910_p2 = ($signed(sext_ln1118_51_fu_906_p1) - $signed(sext_ln1118_16_fu_723_p1));

assign r_V_69_fu_1081_p2 = ($signed(sext_ln1118_67_fu_1077_p1) + $signed(sext_ln1118_23_fu_766_p1));

assign r_V_70_fu_1105_p2 = ($signed(sext_ln1118_56_fu_959_p1) - $signed(sext_ln1118_30_fu_812_p1));

assign r_V_71_fu_1143_p2 = ($signed(sext_ln1118_68_fu_1136_p1) + $signed(sext_ln1118_70_fu_1140_p1));

assign r_V_72_fu_1583_p2 = ($signed(sext_ln1118_71_fu_1568_p1) - $signed(sext_ln1118_72_fu_1579_p1));

assign r_V_75_fu_1258_p2 = ($signed(sext_ln1118_67_fu_1077_p1) - $signed(sext_ln1118_27_fu_787_p1));

assign r_V_76_fu_1270_p2 = ($signed(sext_ln1118_61_reg_2440) - $signed(sext_ln1118_60_fu_967_p1));

assign r_V_7_fu_479_p3 = {{tmp_1_reg_2097_pp0_iter1_reg}, {2'd0}};

assign r_V_8_fu_1798_p1 = sext_ln1118_4_reg_2117_pp0_iter1_reg;

assign r_V_fu_221_p3 = {{trunc_ln1117_fu_217_p1}, {2'd0}};

assign ret_V_2_fu_1459_p2 = ($signed(44'd16724602650624) + $signed(sub_ln1192_11_fu_1453_p2));

assign ret_V_3_fu_1544_p2 = ($signed(36'd67461185536) + $signed(add_ln1192_15_fu_1538_p2));

assign ret_V_4_fu_1606_p2 = ($signed(36'd66790096896) + $signed(sub_ln1192_20_fu_1601_p2));

assign ret_V_6_fu_1699_p2 = ($signed(44'd17149804412928) + $signed(sub_ln1192_25_fu_1693_p2));

assign ret_V_fu_1334_p2 = ($signed(36'd65850572800) + $signed(sub_ln1192_6_fu_1328_p2));

assign rhs_V_10_fu_1476_p3 = {{mul_ln728_4_reg_2612}, {8'd0}};

assign rhs_V_11_fu_1514_p3 = {{r_V_68_reg_2627}, {8'd0}};

assign rhs_V_12_fu_652_p3 = {{mul_ln728_5_fu_1903_p2}, {8'd0}};

assign rhs_V_13_fu_993_p3 = {{trunc_ln728_reg_2460}, {8'd0}};

assign rhs_V_14_fu_1010_p3 = {{mul_ln728_6_reg_2465}, {8'd0}};

assign rhs_V_15_fu_1023_p3 = {{mul_ln728_7_reg_2470}, {8'd0}};

assign rhs_V_16_fu_1040_p3 = {{mul_ln728_8_reg_2475}, {8'd0}};

assign rhs_V_17_fu_1053_p3 = {{mul_ln728_9_reg_2480}, {16'd0}};

assign rhs_V_18_fu_1087_p3 = {{r_V_69_fu_1081_p2}, {16'd0}};

assign rhs_V_19_fu_1111_p3 = {{r_V_70_fu_1105_p2}, {16'd0}};

assign rhs_V_1_fu_431_p3 = {{grp_fu_1789_p3}, {8'd0}};

assign rhs_V_20_fu_1149_p3 = {{r_V_71_fu_1143_p2}, {16'd0}};

assign rhs_V_21_fu_1589_p3 = {{r_V_72_fu_1583_p2}, {16'd0}};

assign rhs_V_23_fu_1177_p3 = {{mul_ln728_11_reg_2507}, {8'd0}};

assign rhs_V_24_fu_1193_p3 = {{mul_ln728_12_reg_2512}, {16'd0}};

assign rhs_V_25_fu_1623_p3 = {{r_V_74_reg_2288_pp0_iter3_reg}, {16'd0}};

assign rhs_V_26_fu_1639_p3 = {{r_V_75_reg_2642}, {24'd0}};

assign rhs_V_27_fu_1682_p3 = {{r_V_76_reg_2657}, {24'd0}};

assign rhs_V_2_fu_707_p3 = {{trunc_ln1117_reg_2088_pp0_iter2_reg}, {17'd0}};

assign rhs_V_3_fu_726_p3 = {{r_V_63_reg_2322}, {16'd0}};

assign rhs_V_4_fu_774_p3 = {{grp_fu_2002_p3}, {8'd0}};

assign rhs_V_5_fu_1292_p3 = {{r_V_64_reg_2552}, {16'd0}};

assign rhs_V_6_fu_1321_p3 = {{mul_ln728_3_fu_2075_p2}, {16'd0}};

assign rhs_V_7_fu_538_p3 = {{r_V_65_fu_532_p2}, {8'd0}};

assign rhs_V_8_fu_1446_p3 = {{r_V_67_reg_2602}, {24'd0}};

assign rhs_V_9_fu_925_p3 = {{p_Val2_8_reg_2139_pp0_iter2_reg}, {24'd0}};

assign rhs_V_fu_402_p3 = {{grp_fu_1780_p3}, {8'd0}};

assign sext_ln1116_9_fu_361_p1 = r_V_27_reg_2175;

assign sext_ln1118_14_fu_330_p1 = p_Val2_8_reg_2139;

assign sext_ln1118_15_fu_267_p1 = p_Val2_8_fu_257_p4;

assign sext_ln1118_16_fu_723_p1 = shl_ln1118_2_reg_2317;

assign sext_ln1118_17_fu_461_p1 = shl_ln1118_2_fu_454_p3;

assign sext_ln1118_18_fu_470_p1 = tmp_1_reg_2097_pp0_iter1_reg;

assign sext_ln1118_1_fu_307_p1 = tmp_1_reg_2097;

assign sext_ln1118_21_fu_486_p1 = r_V_7_fu_479_p3;

assign sext_ln1118_22_fu_501_p1 = $signed(shl_ln1118_4_fu_494_p3);

assign sext_ln1118_23_fu_766_p1 = shl_ln1118_5_fu_759_p3;

assign sext_ln1118_27_fu_787_p1 = shl_ln1118_6_reg_2347;

assign sext_ln1118_28_fu_803_p1 = $signed(shl_ln1118_7_fu_796_p3);

assign sext_ln1118_2_fu_376_p1 = tmp_1_reg_2097_pp0_iter1_reg;

assign sext_ln1118_30_fu_812_p1 = tmp_2_reg_2127_pp0_iter2_reg;

assign sext_ln1118_32_fu_519_p1 = r_V_62_reg_2219;

assign sext_ln1118_33_fu_340_p1 = shl_ln1118_9_fu_333_p3;

assign sext_ln1118_34_fu_351_p1 = shl_ln1118_s_fu_344_p3;

assign sext_ln1118_36_fu_355_p1 = p_Val2_8_reg_2139;

assign sext_ln1118_37_fu_553_p1 = p_Val2_8_reg_2139_pp0_iter1_reg;

assign sext_ln1118_38_fu_358_p1 = p_Val2_8_reg_2139;

assign sext_ln1118_39_fu_818_p1 = r_V_21_reg_2372;

assign sext_ln1118_3_fu_310_p1 = tmp_1_reg_2097;

assign sext_ln1118_44_fu_574_p1 = shl_ln1118_3_fu_559_p3;

assign sext_ln1118_46_fu_879_p1 = r_V_66_reg_2392;

assign sext_ln1118_47_fu_588_p1 = $signed(shl_ln1118_8_fu_581_p3);

assign sext_ln1118_48_fu_599_p1 = shl_ln1118_10_fu_592_p3;

assign sext_ln1118_4_fu_243_p1 = tmp_1_fu_233_p4;

assign sext_ln1118_51_fu_906_p1 = $signed(shl_ln1118_11_fu_899_p3);

assign sext_ln1118_53_fu_613_p1 = tmp_5_reg_2181_pp0_iter1_reg;

assign sext_ln1118_56_fu_959_p1 = shl_ln1118_13_fu_952_p3;

assign sext_ln1118_60_fu_967_p1 = tmp_5_reg_2181_pp0_iter2_reg;

assign sext_ln1118_61_fu_632_p1 = r_V_37_fu_625_p3;

assign sext_ln1118_65_fu_681_p1 = tmp_5_reg_2181_pp0_iter1_reg;

assign sext_ln1118_67_fu_1077_p1 = $signed(shl_ln1118_14_fu_1070_p3);

assign sext_ln1118_68_fu_1136_p1 = $signed(shl_ln1118_15_fu_1129_p3);

assign sext_ln1118_70_fu_1140_p1 = shl_ln1118_16_reg_2485;

assign sext_ln1118_71_fu_1568_p1 = $signed(shl_ln1118_17_fu_1561_p3);

assign sext_ln1118_72_fu_1579_p1 = $signed(shl_ln1118_18_fu_1572_p3);

assign sext_ln1118_9_fu_421_p1 = $signed(shl_ln1118_1_fu_414_p3);

assign sext_ln1118_fu_370_p1 = trunc_ln1117_reg_2088_pp0_iter1_reg;

assign sext_ln1192_13_fu_831_p1 = $signed(lhs_V_fu_824_p3);

assign sext_ln1192_16_fu_867_p1 = tmp_4_reg_2165_pp0_iter2_reg;

assign sext_ln1192_19_fu_610_p1 = tmp_5_reg_2181_pp0_iter1_reg;

assign sext_ln1192_1_fu_313_p1 = tmp_1_reg_2097;

assign sext_ln1192_22_fu_622_p1 = tmp_5_reg_2181_pp0_iter1_reg;

assign sext_ln1192_24_fu_1521_p1 = $signed(rhs_V_11_fu_1514_p3);

assign sext_ln1192_26_fu_659_p1 = $signed(rhs_V_12_fu_652_p3);

assign sext_ln1192_28_fu_1000_p1 = $signed(rhs_V_13_fu_993_p3);

assign sext_ln1192_29_fu_1030_p1 = $signed(rhs_V_15_fu_1023_p3);

assign sext_ln1192_30_fu_1060_p1 = $signed(rhs_V_17_fu_1053_p3);

assign sext_ln1192_31_fu_1095_p1 = $signed(rhs_V_18_fu_1087_p3);

assign sext_ln1192_32_fu_1119_p1 = $signed(rhs_V_19_fu_1111_p3);

assign sext_ln1192_33_fu_1157_p1 = $signed(rhs_V_20_fu_1149_p3);

assign sext_ln1192_34_fu_1597_p1 = $signed(rhs_V_21_fu_1589_p3);

assign sext_ln1192_35_fu_701_p1 = tmp_5_reg_2181_pp0_iter1_reg;

assign sext_ln1192_36_fu_1184_p1 = $signed(rhs_V_23_fu_1177_p3);

assign sext_ln1192_37_fu_1200_p1 = $signed(rhs_V_24_fu_1193_p3);

assign sext_ln1192_41_fu_1630_p1 = $signed(rhs_V_25_fu_1623_p3);

assign sext_ln1192_42_fu_1646_p1 = $signed(rhs_V_26_fu_1639_p3);

assign sext_ln1192_45_fu_1689_p1 = $signed(rhs_V_27_fu_1682_p3);

assign sext_ln1192_4_fu_388_p1 = tmp_2_reg_2127_pp0_iter1_reg;

assign sext_ln1192_5_fu_438_p1 = $signed(rhs_V_1_fu_431_p3);

assign sext_ln1192_6_fu_714_p1 = $signed(rhs_V_2_fu_707_p3);

assign sext_ln1192_7_fu_733_p1 = $signed(rhs_V_3_fu_726_p3);

assign sext_ln1192_fu_373_p1 = tmp_1_reg_2097_pp0_iter1_reg;

assign sext_ln728_3_fu_607_p1 = tmp_4_reg_2165_pp0_iter1_reg;

assign sext_ln728_fu_425_p1 = tmp_2_reg_2127_pp0_iter1_reg;

assign shl_ln1118_10_fu_592_p3 = {{p_Val2_8_reg_2139_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_11_fu_899_p3 = {{p_Val2_8_reg_2139_pp0_iter2_reg}, {7'd0}};

assign shl_ln1118_12_fu_941_p3 = {{tmp_2_reg_2127_pp0_iter2_reg}, {5'd0}};

assign shl_ln1118_13_fu_952_p3 = {{tmp_2_reg_2127_pp0_iter2_reg}, {3'd0}};

assign shl_ln1118_14_fu_1070_p3 = {{tmp_1_reg_2097_pp0_iter2_reg}, {6'd0}};

assign shl_ln1118_15_fu_1129_p3 = {{tmp_5_reg_2181_pp0_iter2_reg}, {6'd0}};

assign shl_ln1118_16_fu_690_p3 = {{tmp_5_reg_2181_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_17_fu_1561_p3 = {{tmp_4_reg_2165_pp0_iter3_reg}, {4'd0}};

assign shl_ln1118_18_fu_1572_p3 = {{tmp_4_reg_2165_pp0_iter3_reg}, {1'd0}};

assign shl_ln1118_1_fu_414_p3 = {{trunc_ln1117_reg_2088_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_2_fu_454_p3 = {{p_Val2_8_reg_2139_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_3_fu_559_p3 = {{p_Val2_8_reg_2139_pp0_iter1_reg}, {2'd0}};

assign shl_ln1118_4_fu_494_p3 = {{tmp_1_reg_2097_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_5_fu_759_p3 = {{tmp_1_reg_2097_pp0_iter2_reg}, {1'd0}};

assign shl_ln1118_6_fu_505_p3 = {{tmp_1_reg_2097_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_7_fu_796_p3 = {{tmp_1_reg_2097_pp0_iter2_reg}, {7'd0}};

assign shl_ln1118_8_fu_581_p3 = {{p_Val2_8_reg_2139_pp0_iter1_reg}, {6'd0}};

assign shl_ln1118_9_fu_333_p3 = {{p_Val2_8_reg_2139}, {3'd0}};

assign shl_ln1118_s_fu_344_p3 = {{p_Val2_8_reg_2139}, {1'd0}};

assign shl_ln1192_10_fu_1531_p3 = {{mul_ln1192_19_fu_2082_p2}, {16'd0}};

assign shl_ln1192_11_fu_980_p3 = {{mul_ln1192_22_reg_2455}, {8'd0}};

assign shl_ln1192_12_fu_1222_p3 = {{add_ln1192_25_fu_1216_p2}, {8'd0}};

assign shl_ln1192_13_fu_1244_p3 = {{mul_ln1192_24_fu_1239_p2}, {8'd0}};

assign shl_ln1192_14_fu_1656_p3 = {{mul_ln1192_25_reg_2647}, {8'd0}};

assign shl_ln1192_15_fu_1669_p3 = {{mul_ln1192_26_reg_2652}, {16'd0}};

assign shl_ln1192_1_fu_1308_p3 = {{mul_ln1192_6_reg_2557}, {8'd0}};

assign shl_ln1192_2_fu_1355_p3 = {{mul_ln1192_9_reg_2572}, {8'd0}};

assign shl_ln1192_3_fu_1368_p3 = {{mul_ln1192_10_reg_2577}, {8'd0}};

assign shl_ln1192_4_fu_1381_p3 = {{mul_ln1192_11_reg_2582}, {16'd0}};

assign shl_ln1192_5_fu_1394_p3 = {{mul_ln1192_12_reg_2587}, {8'd0}};

assign shl_ln1192_6_fu_1407_p3 = {{mul_ln1192_13_reg_2592}, {8'd0}};

assign shl_ln1192_7_fu_1420_p3 = {{mul_ln1192_14_reg_2597}, {16'd0}};

assign shl_ln1192_8_fu_1433_p3 = {{mul_ln1192_15_reg_2402_pp0_iter3_reg}, {16'd0}};

assign shl_ln1192_9_fu_1488_p3 = {{mul_ln1192_17_reg_2617}, {8'd0}};

assign shl_ln1192_s_fu_1501_p3 = {{mul_ln1192_18_reg_2622}, {8'd0}};

assign shl_ln1_fu_1279_p3 = {{mul_ln1192_5_reg_2547}, {8'd0}};

assign shl_ln_fu_391_p3 = {{trunc_ln1117_reg_2088_pp0_iter1_reg}, {4'd0}};

assign sub_ln1192_10_fu_1440_p2 = (add_ln1192_12_fu_1427_p2 - shl_ln1192_8_fu_1433_p3);

assign sub_ln1192_11_fu_1453_p2 = (sub_ln1192_10_fu_1440_p2 - rhs_V_8_fu_1446_p3);

assign sub_ln1192_12_fu_932_p2 = (mul_ln1192_16_fu_919_p2 - rhs_V_9_fu_925_p3);

assign sub_ln1192_13_fu_1483_p2 = (sub_ln1192_12_reg_2607 - rhs_V_10_fu_1476_p3);

assign sub_ln1192_14_fu_1508_p2 = (add_ln1192_14_fu_1495_p2 - shl_ln1192_s_fu_1501_p3);

assign sub_ln1192_15_fu_1525_p2 = ($signed(sub_ln1192_14_fu_1508_p2) - $signed(sext_ln1192_24_fu_1521_p1));

assign sub_ln1192_16_fu_987_p2 = (add_ln1192_18_fu_976_p2 - shl_ln1192_11_fu_980_p3);

assign sub_ln1192_17_fu_1017_p2 = (add_ln1192_19_fu_1004_p2 - rhs_V_14_fu_1010_p3);

assign sub_ln1192_18_fu_1099_p2 = ($signed(add_ln1192_22_fu_1064_p2) - $signed(sext_ln1192_31_fu_1095_p1));

assign sub_ln1192_19_fu_1161_p2 = ($signed(add_ln1192_23_fu_1123_p2) - $signed(sext_ln1192_33_fu_1157_p1));

assign sub_ln1192_1_fu_409_p2 = ($signed(grp_fu_1772_p3) - $signed(rhs_V_fu_402_p3));

assign sub_ln1192_20_fu_1601_p2 = ($signed(sub_ln1192_19_reg_2632) - $signed(sext_ln1192_34_fu_1597_p1));

assign sub_ln1192_21_fu_1188_p2 = ($signed(grp_fu_2057_p3) - $signed(sext_ln1192_36_fu_1184_p1));

assign sub_ln1192_22_fu_1230_p2 = (shl_ln1192_12_fu_1222_p3 - mul_ln1192_23_fu_1210_p2);

assign sub_ln1192_23_fu_1650_p2 = ($signed(add_ln1192_27_fu_1634_p2) - $signed(sext_ln1192_42_fu_1646_p1));

assign sub_ln1192_24_fu_1676_p2 = (add_ln1192_28_fu_1663_p2 - shl_ln1192_15_fu_1669_p3);

assign sub_ln1192_25_fu_1693_p2 = ($signed(sub_ln1192_24_fu_1676_p2) - $signed(sext_ln1192_45_fu_1689_p1));

assign sub_ln1192_2_fu_718_p2 = ($signed(add_ln1192_reg_2312) - $signed(sext_ln1192_6_fu_714_p1));

assign sub_ln1192_4_fu_1275_p2 = ($signed(add_ln1192_3_reg_2537) - $signed(mul_ln1192_4_reg_2542));

assign sub_ln1192_5_fu_1286_p2 = (sub_ln1192_4_fu_1275_p2 - shl_ln1_fu_1279_p3);

assign sub_ln1192_6_fu_1328_p2 = (add_ln1192_5_fu_1315_p2 - rhs_V_6_fu_1321_p3);

assign sub_ln1192_7_fu_1351_p2 = (add_ln1192_8_reg_2562 - mul_ln1192_8_reg_2567);

assign sub_ln1192_8_fu_1362_p2 = (sub_ln1192_7_fu_1351_p2 - shl_ln1192_2_fu_1355_p3);

assign sub_ln1192_9_fu_1401_p2 = (add_ln1192_10_fu_1388_p2 - shl_ln1192_5_fu_1394_p3);

assign tmp_1_fu_233_p4 = {{x_V_in_sig[191:180]}};

assign trunc_ln1117_fu_217_p1 = x_V_in_sig[11:0];

assign trunc_ln728_fu_678_p1 = r_V_66_fu_1864_p2[26:0];

assign y_0_V = {{ret_V_fu_1334_p2[35:24]}};

assign y_1_V = {{ret_V_2_fu_1459_p2[43:32]}};

assign y_2_V = {{ret_V_3_fu_1544_p2[35:24]}};

assign y_3_V = {{ret_V_4_fu_1606_p2[35:24]}};

assign y_4_V = {{ret_V_6_fu_1699_p2[43:32]}};

always @ (posedge ap_clk) begin
    r_V_62_reg_2219[0] <= 1'b0;
    sext_ln1118_33_reg_2242[2:0] <= 3'b000;
    sext_ln1118_34_reg_2247[0] <= 1'b0;
    shl_ln1118_2_reg_2317[4:0] <= 5'b00000;
    sext_ln1118_22_reg_2337[3:0] <= 4'b0000;
    shl_ln1118_6_reg_2347[2:0] <= 3'b000;
    r_V_37_reg_2435[2:0] <= 3'b000;
    sext_ln1118_61_reg_2440[2:0] <= 3'b000;
    shl_ln1118_16_reg_2485[0] <= 1'b0;
    r_V_67_reg_2602[4:0] <= 5'b00000;
    r_V_75_reg_2642[2:0] <= 3'b000;
end

endmodule //myproject
