===================
### CHR_GEN

8x8 charactor generator for may size flame.


## Description 
FPGA

CHR_GEN block is debug complete

but document and test env is WIP. 

if you interst this project, show sources! ;-)

maybe discript docs.


show block chart 
chart/chart.bdf on Quartus


This project CHAR_GEN is for general platform 
test on CQMAX10 EVA board .
and use 4fsc 3.3V clock module connect to P29
for deltasigmaDAC in NTSC encoder, is not essential for CHR_GEN module,but for up NTSC signal SNR.


sample font data is not mine.
form 
    http://fukuno.jig.jp/1348
    CC BY IchigoJam
    
```verilogHDL:sample


```
