<stg><name>xFfast7x7<0, 1080, 1920, 0, 1, 1, 1923, 7, 49></name>


<trans_list>

<trans id="591" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="17" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="18" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
bb5790:0 %row_ind_V_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
bb5790:1 %row_ind_V_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
bb5790:2 %row_ind_V_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="32">
<![CDATA[
bb5790:3 %row_ind_V_3_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_3_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="32">
<![CDATA[
bb5790:4 %row_ind_V_4_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_4_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="32">
<![CDATA[
bb5790:5 %row_ind_V_5_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_5_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="32">
<![CDATA[
bb5790:6 %row_ind_V_6_0 = alloca i32

]]></Node>
<StgValue><ssdm name="row_ind_V_6_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb5790:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_src_4219, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb5790:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_dst_4220, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb5790:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_src_4221, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb5790:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_dst_4222, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5790:11 %p_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_threshold

]]></Node>
<StgValue><ssdm name="p_threshold_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="64">
<![CDATA[
bb5790:12 %pixel_src2_V = alloca i64

]]></Node>
<StgValue><ssdm name="pixel_src2_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="64">
<![CDATA[
bb5790:13 %pixel_src1_V = alloca i64

]]></Node>
<StgValue><ssdm name="pixel_src1_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
bb5790:14 %buf_0_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
bb5790:15 %buf_1_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
bb5790:16 %buf_2_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
bb5790:17 %buf_3_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_3_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
bb5790:18 %buf_4_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_4_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
bb5790:19 %buf_5_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_5_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
bb5790:20 %buf_6_V = alloca i64

]]></Node>
<StgValue><ssdm name="buf_6_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
bb5790:21 %specmemcore_ln520 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i8 %buf_3_V, i8 %buf_4_V, i8 %buf_5_V, i8 %buf_6_V, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln520"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
bb5790:22 %br_ln526 = br void %bb5792

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb5792:0 %row_ind_V_0_2 = phi i3, void %bb5790, i3 %init_row_ind, void %bb5792.split80

]]></Node>
<StgValue><ssdm name="row_ind_V_0_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13">
<![CDATA[
bb5792:1 %row_ind_V_0_0_load = load i13 %row_ind_V_0_0

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13">
<![CDATA[
bb5792:2 %row_ind_V_1_0_load = load i13 %row_ind_V_1_0

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13">
<![CDATA[
bb5792:3 %row_ind_V_2_0_load = load i13 %row_ind_V_2_0

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13">
<![CDATA[
bb5792:4 %row_ind_V_3_0_load = load i13 %row_ind_V_3_0

]]></Node>
<StgValue><ssdm name="row_ind_V_3_0_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13">
<![CDATA[
bb5792:5 %row_ind_V_4_0_load = load i13 %row_ind_V_4_0

]]></Node>
<StgValue><ssdm name="row_ind_V_4_0_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13">
<![CDATA[
bb5792:6 %row_ind_V_5_0_load = load i13 %row_ind_V_5_0

]]></Node>
<StgValue><ssdm name="row_ind_V_5_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13">
<![CDATA[
bb5792:7 %row_ind_V_6_0_load = load i13 %row_ind_V_6_0

]]></Node>
<StgValue><ssdm name="row_ind_V_6_0_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb5792:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb5792:9 %icmp_ln882 = icmp_eq  i3 %row_ind_V_0_2, i3

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb5792:10 %init_row_ind = add i3 %row_ind_V_0_2, i3

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5792:11 %br_ln526 = br i1 %icmp_ln882, void %bb5792.split, void %._crit_edge5103.loopexit

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5792.split:0 %speclooptripcount_ln526 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln526"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb5792.split:1 %specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln526"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="3">
<![CDATA[
bb5792.split:2 %zext_ln304 = zext i3 %row_ind_V_0_2

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
bb5792.split:3 %switch_ln324 = switch i3 %row_ind_V_0_2, void %branch13, i3, void %bb5792.split.bb5792.split80_crit_edge, i3, void %branch8, i3, void %branch9, i3, void %branch10, i3, void %branch11, i3, void %branch12

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_5_0, i13 %row_ind_V_5_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_4_0, i13 %row_ind_V_4_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_3_0, i13 %row_ind_V_3_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
bb5792.split.bb5792.split80_crit_edge:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
bb5792.split.bb5792.split80_crit_edge:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_6_0, i13 %row_ind_V_6_0_load

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="row_ind_V_0_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln324 = br void %bb5792.split80

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
bb5792.split80:0 %br_ln0 = br void %bb5792

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge5103.loopexit:0 %zext_ln538 = zext i13 %row_ind_V_3_0_load

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge5103.loopexit:1 %wide_trip_count = zext i13 %row_ind_V_6_0_load

]]></Node>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5103.loopexit:2 %br_ln537 = br void

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %init_buf = phi i64 %add_ln537, void %._crit_edge5076.loopexit, i64 %zext_ln538, void %._crit_edge5103.loopexit

]]></Node>
<StgValue><ssdm name="init_buf"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln882_1 = icmp_ult  i64 %init_buf, i64 %wide_trip_count

]]></Node>
<StgValue><ssdm name="icmp_ln882_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln537 = br i1 %icmp_ln882_1, void %bb5787.preheader, void %.split16

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split16:0 %speclooptripcount_ln537 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln537"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln537"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="64">
<![CDATA[
.split16:2 %trunc_ln324 = trunc i64 %init_buf

]]></Node>
<StgValue><ssdm name="trunc_ln324"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.split16:3 %br_ln541 = br void %bb5788

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
bb5787.preheader:0 %br_ln0 = br void %bb5787

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb5788:0 %empty = phi i11, void %.split16, i11 %add_ln695, void %bb5788.split600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5788:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5788:2 %icmp_ln541 = icmp_eq  i11 %empty, i11

]]></Node>
<StgValue><ssdm name="icmp_ln541"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5788:3 %add_ln695 = add i11 %empty, i11

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5788:4 %br_ln541 = br i1 %icmp_ln541, void %bb5788.split, void %._crit_edge5076.loopexit

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
bb5788.split:11 %switch_ln324 = switch i3 %trunc_ln324, void %branch20, i3, void %branch14, i3, void %branch15, i3, void %branch16, i3, void %branch17, i3, void %branch18, i3, void %branch19

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb5788.split:0 %specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln453"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb5788.split:1 %specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln453"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5788.split:2 %tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %img_gray_src_4221

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
bb5788.split:3 %zext_ln538_1 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="zext_ln538_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:4 %buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:5 %buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:6 %buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:7 %buf_3_V_addr = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_3_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:8 %buf_4_V_addr = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_4_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:9 %buf_5_V_addr = getelementptr i8 %buf_5_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_5_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split:10 %buf_6_V_addr = getelementptr i8 %buf_6_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="buf_6_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch19:0 %store_ln324 = store i8 %tmp_V, i11 %buf_5_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch18:0 %store_ln324 = store i8 %tmp_V, i11 %buf_4_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch17:0 %store_ln324 = store i8 %tmp_V, i11 %buf_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch16:0 %store_ln324 = store i8 %tmp_V, i11 %buf_2_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch15:0 %store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch14:0 %store_ln324 = store i8 %tmp_V, i11 %buf_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln324" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch20:0 %store_ln324 = store i8 %tmp_V, i11 %buf_6_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln324" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln324" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln324 = br void %bb5788.split600

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb5788.split600:0 %tmp_V_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_rgb_src_4219

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5788.split600:1 %pixel_src1_V_addr = getelementptr i24 %pixel_src1_V, i64, i64 %zext_ln538_1

]]></Node>
<StgValue><ssdm name="pixel_src1_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
bb5788.split600:2 %store_ln324 = store i24 %tmp_V_2, i11 %pixel_src1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
bb5788.split600:3 %br_ln0 = br void %bb5788

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5076.loopexit:0 %add_ln537 = add i64 %init_buf, i64

]]></Node>
<StgValue><ssdm name="add_ln537"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5076.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb5787:0 %empty_29 = phi i11 %add_ln695_1, void %bb5787.split, i11, void %bb5787.preheader

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb5787:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5787:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5787:3 %icmp_ln554 = icmp_eq  i11 %empty_29, i11

]]></Node>
<StgValue><ssdm name="icmp_ln554"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5787:4 %add_ln695_1 = add i11 %empty_29, i11

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5787:5 %br_ln554 = br i1 %icmp_ln554, void %bb5787.split, void %._crit_edge5066.loopexit

]]></Node>
<StgValue><ssdm name="br_ln554"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb5787.split:0 %specloopname_ln558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln558"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="11">
<![CDATA[
bb5787.split:1 %conv_i116 = zext i11 %empty_29

]]></Node>
<StgValue><ssdm name="conv_i116"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5787.split:2 %buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %conv_i116

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb5787.split:3 %store_ln324 = store i8, i11 %buf_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5787.split:4 %buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %conv_i116

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb5787.split:5 %store_ln324 = store i8, i11 %buf_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5787.split:6 %buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %conv_i116

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb5787.split:7 %store_ln324 = store i8, i11 %buf_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
bb5787.split:8 %br_ln0 = br void %bb5787

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge5066.loopexit:0 %arraydecay88282_load_05397 = alloca i32

]]></Node>
<StgValue><ssdm name="arraydecay88282_load_05397"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge5066.loopexit:1 %zext_ln37 = zext i8 %p_threshold_read

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge5066.loopexit:2 %sub_i_i30 = sub i9, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="sub_i_i30"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5066.loopexit:3 %br_ln568 = br void %bb5786

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:0 %row_ind_V_5_1 = phi i13 %row_ind_V_6_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_6, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_5_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:1 %row_ind_V_4 = phi i13 %row_ind_V_5_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_5_1, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_4"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:2 %row_ind_V_3 = phi i13 %row_ind_V_4_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_4, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_3"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:3 %row_ind_V_2 = phi i13 %row_ind_V_3_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_3, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:4 %row_ind_V_1 = phi i13 %row_ind_V_2_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_2, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:5 %row_ind_V_0 = phi i13 %row_ind_V_1_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_1, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_0"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb5786:6 %row_ind_V_6 = phi i13 %row_ind_V_0_0_load, void %._crit_edge5066.loopexit, i13 %row_ind_V_0, void %bb5791

]]></Node>
<StgValue><ssdm name="row_ind_V_6"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb5786:7 %empty_30 = phi i11, void %._crit_edge5066.loopexit, i11 %add_ln695_2, void %bb5791

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786:8 %icmp_ln568 = icmp_eq  i11 %empty_30, i11

]]></Node>
<StgValue><ssdm name="icmp_ln568"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5786:9 %br_ln568 = br i1 %icmp_ln568, void %bb5786.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5786.split:0 %speclooptripcount_ln1501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1501"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb5786.split:1 %specloopname_ln1501 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln1501"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786.split:2 %icmp_ln874 = icmp_eq  i11 %empty_30, i11

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786.split:3 %cmp_i_i296_i = icmp_ult  i11 %empty_30, i11

]]></Node>
<StgValue><ssdm name="cmp_i_i296_i"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786.split:4 %cmp_i_i285_i = icmp_ugt  i11 %empty_30, i11

]]></Node>
<StgValue><ssdm name="cmp_i_i285_i"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="11">
<![CDATA[
bb5786.split:5 %p_cast = zext i11 %empty_30

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb5786.split:6 %sub_i_i259_i = add i12, i12 %p_cast

]]></Node>
<StgValue><ssdm name="sub_i_i259_i"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786.split:7 %sub_i242_i_cast = sub i11, i11 %empty_30

]]></Node>
<StgValue><ssdm name="sub_i242_i_cast"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="11">
<![CDATA[
bb5786.split:8 %empty_31 = trunc i11 %sub_i242_i_cast

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5786.split:9 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_i242_i_cast, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5786.split:10 %icmp = icmp_eq  i9 %tmp, i9

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5786.split:11 %spec_select5220 = and i1 %cmp_i_i285_i, i1 %icmp

]]></Node>
<StgValue><ssdm name="spec_select5220"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786.split:12 %cmp_i_i230_i_5 = icmp_ult  i11 %sub_i242_i_cast, i11

]]></Node>
<StgValue><ssdm name="cmp_i_i230_i_5"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5786.split:13 %spec_select5236 = and i1 %cmp_i_i285_i, i1 %cmp_i_i230_i_5

]]></Node>
<StgValue><ssdm name="spec_select5236"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb5786.split:14 %cmp_i_i230_i_6 = icmp_sgt  i12 %sub_i_i259_i, i12

]]></Node>
<StgValue><ssdm name="cmp_i_i230_i_6"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5786.split:15 %spec_select5252 = and i1 %cmp_i_i285_i, i1 %cmp_i_i230_i_6

]]></Node>
<StgValue><ssdm name="spec_select5252"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5786.split:16 %cmp_i_i84_i_not = icmp_ult  i11 %empty_30, i11

]]></Node>
<StgValue><ssdm name="cmp_i_i84_i_not"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:17 %trunc_ln324_1 = trunc i13 %row_ind_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln324_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:18 %trunc_ln324_2 = trunc i13 %row_ind_V_0

]]></Node>
<StgValue><ssdm name="trunc_ln324_2"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:19 %trunc_ln324_3 = trunc i13 %row_ind_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln324_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:20 %trunc_ln324_4 = trunc i13 %row_ind_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln324_4"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:21 %trunc_ln324_5 = trunc i13 %row_ind_V_5_1

]]></Node>
<StgValue><ssdm name="trunc_ln324_5"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:22 %trunc_ln324_6 = trunc i13 %row_ind_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln324_6"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="13">
<![CDATA[
bb5786.split:23 %trunc_ln324_7 = trunc i13 %row_ind_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln324_7"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
bb5786.split:24 %br_ln271 = br void

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln597 = ret

]]></Node>
<StgValue><ssdm name="ret_ln597"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:36 %empty_32 = phi i11, void %bb5786.split, i11 %add_ln695_3, void %bb

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:37 %icmp_ln271 = icmp_eq  i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:38 %add_ln695_3 = add i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:39 %br_ln271 = br i1 %icmp_ln271, void %.split, void %bb5791

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln882 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln882"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln882 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln882"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln882"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:3 %icmp_ln882_2 = icmp_ult  i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="icmp_ln882_2"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:4 %and_ln277 = and i1 %cmp_i_i296_i, i1 %icmp_ln882_2

]]></Node>
<StgValue><ssdm name="and_ln277"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:5 %br_ln277 = br i1 %and_ln277, void %.split._crit_edge_ifconv, void %bb5785

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split._crit_edge_ifconv:283 %icmp_ln886_2 = icmp_ugt  i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge_ifconv:284 %br_ln452 = br i1 %icmp_ln886_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln454 = br i1 %icmp_ln874, void %bb5696, void %bb5695

]]></Node>
<StgValue><ssdm name="br_ln454"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %bb5612

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="190" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5785:0 %tmp_V_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %img_gray_src_4221

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="11">
<![CDATA[
bb5785:1 %zext_ln538_2 = zext i11 %empty_32

]]></Node>
<StgValue><ssdm name="zext_ln538_2"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:2 %buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:3 %buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:4 %buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:5 %buf_3_V_addr_1 = getelementptr i8 %buf_3_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:6 %buf_4_V_addr_1 = getelementptr i8 %buf_4_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:7 %buf_5_V_addr_1 = getelementptr i8 %buf_5_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_5_V_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785:8 %buf_6_V_addr_1 = getelementptr i8 %buf_6_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="buf_6_V_addr_1"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
bb5785:9 %switch_ln324 = switch i3 %trunc_ln324_5, void %branch27, i3, void %branch21, i3, void %branch22, i3, void %branch23, i3, void %branch24, i3, void %branch25, i3, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch26:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_5_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch25:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_4_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch24:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_3_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch23:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_2_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch22:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_1_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch21:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch27:0 %store_ln324 = store i8 %tmp_V_3, i11 %buf_6_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
<literal name="trunc_ln324_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln324 = br void %bb5785632

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb5785632:0 %tmp_V_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_rgb_src_4219

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5785632:1 %pixel_src2_V_addr = getelementptr i24 %pixel_src2_V, i64, i64 %zext_ln538_2

]]></Node>
<StgValue><ssdm name="pixel_src2_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
bb5785632:2 %store_ln324 = store i24 %tmp_V_4, i11 %pixel_src2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
bb5785632:3 %br_ln282 = br void %.split._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="11">
<![CDATA[
.split._crit_edge_ifconv:1 %conv_i182_i = zext i11 %empty_32

]]></Node>
<StgValue><ssdm name="conv_i182_i"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:2 %buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:3 %buf_0_V_load = load i11 %buf_0_V_addr_3, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:4 %buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:5 %buf_1_V_load = load i11 %buf_1_V_addr_3, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:6 %buf_2_V_addr_3 = getelementptr i8 %buf_2_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:7 %buf_2_V_load = load i11 %buf_2_V_addr_3, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:8 %buf_3_V_addr_2 = getelementptr i8 %buf_3_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_3_V_addr_2"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:9 %buf_3_V_load = load i11 %buf_3_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_3_V_load"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:10 %buf_4_V_addr_2 = getelementptr i8 %buf_4_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_4_V_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:11 %buf_4_V_load = load i11 %buf_4_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_4_V_load"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:12 %buf_5_V_addr_2 = getelementptr i8 %buf_5_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_5_V_addr_2"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:13 %buf_5_V_load = load i11 %buf_5_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_5_V_load"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge_ifconv:14 %buf_6_V_addr_2 = getelementptr i8 %buf_6_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="buf_6_V_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:15 %buf_6_V_load = load i11 %buf_6_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_6_V_load"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split._crit_edge_ifconv:31 %icmp_ln886 = icmp_ugt  i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split._crit_edge_ifconv:280 %icmp_ln886_1 = icmp_ugt  i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %cmp_i_i_i = icmp_eq  i11 %empty_32, i11

]]></Node>
<StgValue><ssdm name="cmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %src_buf_V_6_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_6_4, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_6_6_3"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %src_buf_V_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_6_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_6_3"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %src_buf_V_6_2 = phi i8, void %bb5786.split, i8 %src_buf_V_6_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_6_2"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %src_buf_V_5_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_5_5, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_5_6_3"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5 %src_buf_V_5_3 = phi i8, void %bb5786.split, i8 %src_buf_V_5_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_5_3"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:6 %src_buf_V_5_2 = phi i8, void %bb5786.split, i8 %src_buf_V_5_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_5_2"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:7 %src_buf_V_5_1 = phi i8, void %bb5786.split, i8 %src_buf_V_5_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_5_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:9 %src_buf_V_4_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_4_5, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_4_6_3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:10 %src_buf_V_4_3 = phi i8, void %bb5786.split, i8 %src_buf_V_4_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_4_3"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:11 %src_buf_V_4_2 = phi i8, void %bb5786.split, i8 %src_buf_V_4_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_4_2"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:12 %src_buf_V_4_1 = phi i8, void %bb5786.split, i8 %src_buf_V_4_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_4_1"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:13 %src_buf_V_4_0 = phi i8, void %bb5786.split, i8 %src_buf_V_4_1_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:15 %src_buf_V_3_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_3_5, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_3_6_3"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:16 %src_buf_V_3_3 = phi i8, void %bb5786.split, i8 %src_buf_V_3_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_3_3"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:17 %src_buf_V_3_2 = phi i8, void %bb5786.split, i8 %src_buf_V_3_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_3_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:18 %src_buf_V_3_1 = phi i8, void %bb5786.split, i8 %src_buf_V_3_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_3_1"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:19 %src_buf_V_3_0 = phi i8, void %bb5786.split, i8 %src_buf_V_3_1_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:21 %src_buf_V_2_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_2_5, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_2_6_3"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:22 %src_buf_V_2_3 = phi i8, void %bb5786.split, i8 %src_buf_V_2_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_2_3"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:23 %src_buf_V_2_2 = phi i8, void %bb5786.split, i8 %src_buf_V_2_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_2_2"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:24 %src_buf_V_2_1 = phi i8, void %bb5786.split, i8 %src_buf_V_2_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:25 %src_buf_V_2_0 = phi i8, void %bb5786.split, i8 %src_buf_V_2_1_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:27 %src_buf_V_1_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_1_5, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_1_6_3"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:28 %src_buf_V_1_3 = phi i8, void %bb5786.split, i8 %src_buf_V_1_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_1_3"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:29 %src_buf_V_1_2 = phi i8, void %bb5786.split, i8 %src_buf_V_1_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_1_2"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:30 %src_buf_V_1_1 = phi i8, void %bb5786.split, i8 %src_buf_V_1_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:32 %src_buf_V_0_6_3 = phi i8, void %bb5786.split, i8 %src_buf_V_0_5, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_0_6_3"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:33 %src_buf_V_0_3 = phi i8, void %bb5786.split, i8 %src_buf_V_0_4_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_0_3"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:34 %src_buf_V_0_2 = phi i8, void %bb5786.split, i8 %src_buf_V_0_3_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_0_2"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:3 %buf_0_V_load = load i11 %buf_0_V_addr_3, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:5 %buf_1_V_load = load i11 %buf_1_V_addr_3, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:7 %buf_2_V_load = load i11 %buf_2_V_addr_3, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:9 %buf_3_V_load = load i11 %buf_3_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_3_V_load"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:11 %buf_4_V_load = load i11 %buf_4_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_4_V_load"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:13 %buf_5_V_load = load i11 %buf_5_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_5_V_load"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split._crit_edge_ifconv:15 %buf_6_V_load = load i11 %buf_6_V_addr_2, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_6_V_load"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:16 %src_buf_V_0_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_1

]]></Node>
<StgValue><ssdm name="src_buf_V_0_6"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:17 %src_buf_V_1_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_2

]]></Node>
<StgValue><ssdm name="src_buf_V_1_6"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:18 %src_buf_V_2_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_3

]]></Node>
<StgValue><ssdm name="src_buf_V_2_6"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:19 %src_buf_V_3_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_4

]]></Node>
<StgValue><ssdm name="src_buf_V_3_6"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:20 %tmp_5 = mux i13 @_ssdm_op_Mux.ap_auto.7i13.i3, i13 %row_ind_V_6, i13 %row_ind_V_0, i13 %row_ind_V_1, i13 %row_ind_V_2, i13 %row_ind_V_3, i13 %row_ind_V_4, i13 %row_ind_V_5_1, i3 %empty_31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="13">
<![CDATA[
.split._crit_edge_ifconv:21 %trunc_ln324_8 = trunc i13 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln324_8"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="spec_select5220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:22 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="spec_select5220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:23 %tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:24 %src_buf_V_4_6 = select i1 %spec_select5220, i8 %tmp_6, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="src_buf_V_4_6"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="spec_select5236" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:25 %tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="spec_select5236" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:26 %tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:27 %src_buf_V_5_6 = select i1 %spec_select5236, i8 %tmp_8, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="src_buf_V_5_6"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="spec_select5252" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:28 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="spec_select5252" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="3">
<![CDATA[
.split._crit_edge_ifconv:29 %tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.7i8.i3, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i8 %buf_3_V_load, i8 %buf_4_V_load, i8 %buf_5_V_load, i8 %buf_6_V_load, i3 %trunc_ln324_5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:30 %src_buf_V_6_6 = select i1 %spec_select5252, i8 %tmp_s, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="src_buf_V_6_6"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:35 %zext_ln1351 = zext i8 %src_buf_V_3_2

]]></Node>
<StgValue><ssdm name="zext_ln1351"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:36 %zext_ln1351_1 = zext i8 %src_buf_V_0_2

]]></Node>
<StgValue><ssdm name="zext_ln1351_1"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:37 %sub_ln1351 = sub i9 %zext_ln1351, i9 %zext_ln1351_1

]]></Node>
<StgValue><ssdm name="sub_ln1351"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:38 %zext_ln1351_2 = zext i8 %src_buf_V_0_3

]]></Node>
<StgValue><ssdm name="zext_ln1351_2"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:39 %sub_ln1351_1 = sub i9 %zext_ln1351, i9 %zext_ln1351_2

]]></Node>
<StgValue><ssdm name="sub_ln1351_1"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:40 %zext_ln1351_3 = zext i8 %src_buf_V_1_6_3

]]></Node>
<StgValue><ssdm name="zext_ln1351_3"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:41 %sub_ln1351_2 = sub i9 %zext_ln1351, i9 %zext_ln1351_3

]]></Node>
<StgValue><ssdm name="sub_ln1351_2"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:42 %zext_ln1351_4 = zext i8 %src_buf_V_2_6

]]></Node>
<StgValue><ssdm name="zext_ln1351_4"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:43 %sub_ln1351_3 = sub i9 %zext_ln1351, i9 %zext_ln1351_4

]]></Node>
<StgValue><ssdm name="sub_ln1351_3"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:44 %zext_ln1351_5 = zext i8 %src_buf_V_3_6

]]></Node>
<StgValue><ssdm name="zext_ln1351_5"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:45 %sub_ln1351_4 = sub i9 %zext_ln1351, i9 %zext_ln1351_5

]]></Node>
<StgValue><ssdm name="sub_ln1351_4"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:46 %zext_ln1351_6 = zext i8 %src_buf_V_4_6

]]></Node>
<StgValue><ssdm name="zext_ln1351_6"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:47 %sub_ln1351_5 = sub i9 %zext_ln1351, i9 %zext_ln1351_6

]]></Node>
<StgValue><ssdm name="sub_ln1351_5"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:48 %zext_ln1351_7 = zext i8 %src_buf_V_5_6_3

]]></Node>
<StgValue><ssdm name="zext_ln1351_7"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:49 %sub_ln1351_6 = sub i9 %zext_ln1351, i9 %zext_ln1351_7

]]></Node>
<StgValue><ssdm name="sub_ln1351_6"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:50 %zext_ln1351_8 = zext i8 %src_buf_V_6_3

]]></Node>
<StgValue><ssdm name="zext_ln1351_8"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:51 %sub_ln1351_7 = sub i9 %zext_ln1351, i9 %zext_ln1351_8

]]></Node>
<StgValue><ssdm name="sub_ln1351_7"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:52 %zext_ln1351_9 = zext i8 %src_buf_V_6_2

]]></Node>
<StgValue><ssdm name="zext_ln1351_9"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:53 %sub_ln1351_8 = sub i9 %zext_ln1351, i9 %zext_ln1351_9

]]></Node>
<StgValue><ssdm name="sub_ln1351_8"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:68 %icmp_ln163 = icmp_sgt  i9 %sub_ln1351, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:69 %icmp_ln165 = icmp_slt  i9 %sub_ln1351, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:70 %select_ln163 = select i1 %icmp_ln163, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:71 %or_ln163 = or i1 %icmp_ln163, i1 %icmp_ln165

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:72 %select_ln163_1 = select i1 %or_ln163, i2 %select_ln163, i2

]]></Node>
<StgValue><ssdm name="select_ln163_1"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:73 %icmp_ln170 = icmp_sgt  i9 %sub_ln1351_8, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:74 %icmp_ln172 = icmp_slt  i9 %sub_ln1351_8, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:75 %select_ln170 = select i1 %icmp_ln170, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:76 %or_ln170 = or i1 %icmp_ln170, i1 %icmp_ln172

]]></Node>
<StgValue><ssdm name="or_ln170"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:77 %select_ln170_1 = select i1 %or_ln170, i2 %select_ln170, i2

]]></Node>
<StgValue><ssdm name="select_ln170_1"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:78 %icmp_ln163_1 = icmp_sgt  i9 %sub_ln1351_1, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:79 %icmp_ln165_1 = icmp_slt  i9 %sub_ln1351_1, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_1"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:80 %select_ln163_2 = select i1 %icmp_ln163_1, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_2"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:81 %or_ln163_1 = or i1 %icmp_ln163_1, i1 %icmp_ln165_1

]]></Node>
<StgValue><ssdm name="or_ln163_1"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:82 %select_ln163_3 = select i1 %or_ln163_1, i2 %select_ln163_2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_3"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:88 %icmp_ln163_2 = icmp_sgt  i9 %sub_ln1351_2, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_2"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:89 %icmp_ln165_2 = icmp_slt  i9 %sub_ln1351_2, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_2"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:90 %select_ln163_4 = select i1 %icmp_ln163_2, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_4"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:91 %or_ln163_2 = or i1 %icmp_ln163_2, i1 %icmp_ln165_2

]]></Node>
<StgValue><ssdm name="or_ln163_2"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:92 %select_ln163_5 = select i1 %or_ln163_2, i2 %select_ln163_4, i2

]]></Node>
<StgValue><ssdm name="select_ln163_5"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:98 %icmp_ln163_3 = icmp_sgt  i9 %sub_ln1351_3, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_3"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:99 %icmp_ln165_3 = icmp_slt  i9 %sub_ln1351_3, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_3"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:100 %select_ln163_6 = select i1 %icmp_ln163_3, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_6"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:101 %or_ln163_3 = or i1 %icmp_ln163_3, i1 %icmp_ln165_3

]]></Node>
<StgValue><ssdm name="or_ln163_3"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:102 %select_ln163_7 = select i1 %or_ln163_3, i2 %select_ln163_6, i2

]]></Node>
<StgValue><ssdm name="select_ln163_7"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:108 %icmp_ln163_4 = icmp_sgt  i9 %sub_ln1351_4, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_4"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:109 %icmp_ln165_4 = icmp_slt  i9 %sub_ln1351_4, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_4"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:110 %select_ln163_8 = select i1 %icmp_ln163_4, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_8"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:111 %or_ln163_4 = or i1 %icmp_ln163_4, i1 %icmp_ln165_4

]]></Node>
<StgValue><ssdm name="or_ln163_4"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:112 %select_ln163_9 = select i1 %or_ln163_4, i2 %select_ln163_8, i2

]]></Node>
<StgValue><ssdm name="select_ln163_9"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:118 %icmp_ln163_5 = icmp_sgt  i9 %sub_ln1351_5, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_5"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:119 %icmp_ln165_5 = icmp_slt  i9 %sub_ln1351_5, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_5"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:120 %select_ln163_10 = select i1 %icmp_ln163_5, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_10"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:121 %or_ln163_5 = or i1 %icmp_ln163_5, i1 %icmp_ln165_5

]]></Node>
<StgValue><ssdm name="or_ln163_5"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:122 %select_ln163_11 = select i1 %or_ln163_5, i2 %select_ln163_10, i2

]]></Node>
<StgValue><ssdm name="select_ln163_11"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:128 %icmp_ln163_6 = icmp_sgt  i9 %sub_ln1351_6, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_6"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:129 %icmp_ln165_6 = icmp_slt  i9 %sub_ln1351_6, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_6"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:130 %select_ln163_12 = select i1 %icmp_ln163_6, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_12"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:131 %or_ln163_6 = or i1 %icmp_ln163_6, i1 %icmp_ln165_6

]]></Node>
<StgValue><ssdm name="or_ln163_6"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:132 %select_ln163_13 = select i1 %or_ln163_6, i2 %select_ln163_12, i2

]]></Node>
<StgValue><ssdm name="select_ln163_13"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:138 %icmp_ln163_7 = icmp_sgt  i9 %sub_ln1351_7, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln163_7"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:139 %icmp_ln165_7 = icmp_slt  i9 %sub_ln1351_7, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln165_7"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:140 %select_ln163_14 = select i1 %icmp_ln163_7, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln163_14"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:141 %or_ln163_7 = or i1 %icmp_ln163_7, i1 %icmp_ln165_7

]]></Node>
<StgValue><ssdm name="or_ln163_7"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:142 %select_ln163_15 = select i1 %or_ln163_7, i2 %select_ln163_14, i2

]]></Node>
<StgValue><ssdm name="select_ln163_15"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:148 %icmp_ln193 = icmp_eq  i2 %select_ln163_1, i2 %select_ln163_3

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:150 %icmp_ln193_1 = icmp_eq  i2 %select_ln163_3, i2 %select_ln163_5

]]></Node>
<StgValue><ssdm name="icmp_ln193_1"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:151 %and_ln193_1 = and i1 %icmp_ln193_1, i1 %or_ln163_1

]]></Node>
<StgValue><ssdm name="and_ln193_1"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:154 %icmp_ln193_2 = icmp_eq  i2 %select_ln163_5, i2 %select_ln163_7

]]></Node>
<StgValue><ssdm name="icmp_ln193_2"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:155 %and_ln193_2 = and i1 %icmp_ln193_2, i1 %or_ln163_2

]]></Node>
<StgValue><ssdm name="and_ln193_2"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:156 %icmp_ln193_3 = icmp_eq  i2 %select_ln163_7, i2 %select_ln163_9

]]></Node>
<StgValue><ssdm name="icmp_ln193_3"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:157 %and_ln193_3 = and i1 %icmp_ln193_3, i1 %or_ln163_3

]]></Node>
<StgValue><ssdm name="and_ln193_3"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:158 %icmp_ln193_4 = icmp_eq  i2 %select_ln163_9, i2 %select_ln163_11

]]></Node>
<StgValue><ssdm name="icmp_ln193_4"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:159 %and_ln193_4 = and i1 %icmp_ln193_4, i1 %or_ln163_4

]]></Node>
<StgValue><ssdm name="and_ln193_4"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:163 %icmp_ln193_5 = icmp_eq  i2 %select_ln163_11, i2 %select_ln163_13

]]></Node>
<StgValue><ssdm name="icmp_ln193_5"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:164 %and_ln193_5 = and i1 %icmp_ln193_5, i1 %or_ln163_5

]]></Node>
<StgValue><ssdm name="and_ln193_5"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:165 %icmp_ln193_6 = icmp_eq  i2 %select_ln163_13, i2 %select_ln163_15

]]></Node>
<StgValue><ssdm name="icmp_ln193_6"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:166 %and_ln193_6 = and i1 %icmp_ln193_6, i1 %or_ln163_6

]]></Node>
<StgValue><ssdm name="and_ln193_6"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:169 %icmp_ln193_7 = icmp_eq  i2 %select_ln163_15, i2 %select_ln170_1

]]></Node>
<StgValue><ssdm name="icmp_ln193_7"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:170 %and_ln193_7 = and i1 %icmp_ln193_7, i1 %or_ln163_7

]]></Node>
<StgValue><ssdm name="and_ln193_7"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:270 %src_buf_V_6_4 = select i1 %icmp_ln882_2, i8 %src_buf_V_6_6, i8 %src_buf_V_6_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_6_4"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:271 %src_buf_V_5_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_5_6, i8 %src_buf_V_5_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_5_5"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:272 %src_buf_V_4_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_4_6, i8 %src_buf_V_4_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_4_5"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:273 %src_buf_V_3_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_3_6, i8 %src_buf_V_3_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_3_5"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:274 %src_buf_V_2_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_2_6, i8 %src_buf_V_2_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_2_5"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:275 %src_buf_V_1_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_1_6, i8 %src_buf_V_1_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_1_5"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:276 %src_buf_V_0_5 = select i1 %icmp_ln882_2, i8 %src_buf_V_0_6, i8 %src_buf_V_0_6_3

]]></Node>
<StgValue><ssdm name="src_buf_V_0_5"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln474 = br i1 %cmp_i_i_i, void %bb5612, void %bb

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="cmp_i_i_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
bb5612:0 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:0 %src_buf_V_6_4_1 = phi i8 %src_buf_V_6_6_3, void %bb5612, i8 %src_buf_V_6_4, void

]]></Node>
<StgValue><ssdm name="src_buf_V_6_4_1"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:1 %src_buf_V_6_3_1 = phi i8 %src_buf_V_6_3, void %bb5612, i8 %src_buf_V_6_4, void

]]></Node>
<StgValue><ssdm name="src_buf_V_6_3_1"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:3 %src_buf_V_5_4_1 = phi i8 %src_buf_V_5_6_3, void %bb5612, i8 %src_buf_V_5_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_5_4_1"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:4 %src_buf_V_5_3_1 = phi i8 %src_buf_V_5_3, void %bb5612, i8 %src_buf_V_5_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_5_3_1"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:5 %src_buf_V_5_2_1 = phi i8 %src_buf_V_5_2, void %bb5612, i8 %src_buf_V_5_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_5_2_1"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:7 %src_buf_V_4_4_1 = phi i8 %src_buf_V_4_6_3, void %bb5612, i8 %src_buf_V_4_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_4_4_1"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:8 %src_buf_V_4_3_1 = phi i8 %src_buf_V_4_3, void %bb5612, i8 %src_buf_V_4_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_4_3_1"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:9 %src_buf_V_4_2_1 = phi i8 %src_buf_V_4_2, void %bb5612, i8 %src_buf_V_4_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_4_2_1"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:10 %src_buf_V_4_1_1 = phi i8 %src_buf_V_4_1, void %bb5612, i8 %src_buf_V_4_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_4_1_1"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:12 %src_buf_V_3_4_1 = phi i8 %src_buf_V_3_6_3, void %bb5612, i8 %src_buf_V_3_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_3_4_1"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:13 %src_buf_V_3_3_1 = phi i8 %src_buf_V_3_3, void %bb5612, i8 %src_buf_V_3_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_3_3_1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:14 %src_buf_V_3_2_1 = phi i8 %src_buf_V_3_2, void %bb5612, i8 %src_buf_V_3_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_3_2_1"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:15 %src_buf_V_3_1_1 = phi i8 %src_buf_V_3_1, void %bb5612, i8 %src_buf_V_3_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_3_1_1"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:17 %src_buf_V_2_4_1 = phi i8 %src_buf_V_2_6_3, void %bb5612, i8 %src_buf_V_2_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_2_4_1"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:18 %src_buf_V_2_3_1 = phi i8 %src_buf_V_2_3, void %bb5612, i8 %src_buf_V_2_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_2_3_1"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:19 %src_buf_V_2_2_1 = phi i8 %src_buf_V_2_2, void %bb5612, i8 %src_buf_V_2_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_2_2_1"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:20 %src_buf_V_2_1_1 = phi i8 %src_buf_V_2_1, void %bb5612, i8 %src_buf_V_2_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1_1"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:22 %src_buf_V_1_4_1 = phi i8 %src_buf_V_1_6_3, void %bb5612, i8 %src_buf_V_1_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_1_4_1"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:23 %src_buf_V_1_3_1 = phi i8 %src_buf_V_1_3, void %bb5612, i8 %src_buf_V_1_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_1_3_1"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:24 %src_buf_V_1_2_1 = phi i8 %src_buf_V_1_2, void %bb5612, i8 %src_buf_V_1_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_1_2_1"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:26 %src_buf_V_0_4_1 = phi i8 %src_buf_V_0_6_3, void %bb5612, i8 %src_buf_V_0_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_0_4_1"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:27 %src_buf_V_0_3_1 = phi i8 %src_buf_V_0_3, void %bb5612, i8 %src_buf_V_0_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_0_3_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %src_buf_V_6_2_0 = phi i8, void %bb5786.split, i8 %src_buf_V_6_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_6_2_0"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:8 %src_buf_V_5_1_0 = phi i8, void %bb5786.split, i8 %src_buf_V_5_1_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_5_1_0"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:14 %src_buf_V_4_0_0 = phi i8, void %bb5786.split, i8 %src_buf_V_4_0_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_0"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:20 %src_buf_V_3_0_0 = phi i8, void %bb5786.split, i8 %src_buf_V_3_0_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_0"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:26 %src_buf_V_2_0_0 = phi i8, void %bb5786.split, i8 %src_buf_V_2_0_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_0"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:31 %src_buf_V_1_1_0 = phi i8, void %bb5786.split, i8 %src_buf_V_1_1_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1_0"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:35 %src_buf_V_0_2_0 = phi i8, void %bb5786.split, i8 %src_buf_V_0_2_1, void %bb

]]></Node>
<StgValue><ssdm name="src_buf_V_0_2_0"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:54 %zext_ln1351_10 = zext i8 %src_buf_V_6_2_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_10"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:55 %sub_ln1351_9 = sub i9 %zext_ln1351, i9 %zext_ln1351_10

]]></Node>
<StgValue><ssdm name="sub_ln1351_9"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:56 %zext_ln1351_11 = zext i8 %src_buf_V_5_1_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_11"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:57 %sub_ln1351_10 = sub i9 %zext_ln1351, i9 %zext_ln1351_11

]]></Node>
<StgValue><ssdm name="sub_ln1351_10"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:58 %zext_ln1351_12 = zext i8 %src_buf_V_4_0_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_12"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:59 %sub_ln1351_11 = sub i9 %zext_ln1351, i9 %zext_ln1351_12

]]></Node>
<StgValue><ssdm name="sub_ln1351_11"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:60 %zext_ln1351_13 = zext i8 %src_buf_V_3_0_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_13"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:61 %sub_ln1351_12 = sub i9 %zext_ln1351, i9 %zext_ln1351_13

]]></Node>
<StgValue><ssdm name="sub_ln1351_12"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:62 %zext_ln1351_14 = zext i8 %src_buf_V_2_0_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_14"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:63 %sub_ln1351_13 = sub i9 %zext_ln1351, i9 %zext_ln1351_14

]]></Node>
<StgValue><ssdm name="sub_ln1351_13"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:64 %zext_ln1351_15 = zext i8 %src_buf_V_1_1_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_15"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:65 %sub_ln1351_14 = sub i9 %zext_ln1351, i9 %zext_ln1351_15

]]></Node>
<StgValue><ssdm name="sub_ln1351_14"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:66 %zext_ln1351_16 = zext i8 %src_buf_V_0_2_0

]]></Node>
<StgValue><ssdm name="zext_ln1351_16"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:67 %sub_ln1351_15 = sub i9 %zext_ln1351, i9 %zext_ln1351_16

]]></Node>
<StgValue><ssdm name="sub_ln1351_15"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:83 %icmp_ln170_1 = icmp_sgt  i9 %sub_ln1351_9, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_1"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:84 %icmp_ln172_1 = icmp_slt  i9 %sub_ln1351_9, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_1"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:85 %select_ln170_2 = select i1 %icmp_ln170_1, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_2"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:86 %or_ln170_1 = or i1 %icmp_ln170_1, i1 %icmp_ln172_1

]]></Node>
<StgValue><ssdm name="or_ln170_1"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:87 %select_ln170_3 = select i1 %or_ln170_1, i2 %select_ln170_2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_3"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:93 %icmp_ln170_2 = icmp_sgt  i9 %sub_ln1351_10, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_2"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:94 %icmp_ln172_2 = icmp_slt  i9 %sub_ln1351_10, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_2"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:95 %select_ln170_4 = select i1 %icmp_ln170_2, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_4"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:96 %or_ln170_2 = or i1 %icmp_ln170_2, i1 %icmp_ln172_2

]]></Node>
<StgValue><ssdm name="or_ln170_2"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:97 %select_ln170_5 = select i1 %or_ln170_2, i2 %select_ln170_4, i2

]]></Node>
<StgValue><ssdm name="select_ln170_5"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:103 %icmp_ln170_3 = icmp_sgt  i9 %sub_ln1351_11, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_3"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:104 %icmp_ln172_3 = icmp_slt  i9 %sub_ln1351_11, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_3"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:105 %select_ln170_6 = select i1 %icmp_ln170_3, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_6"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:106 %or_ln170_3 = or i1 %icmp_ln170_3, i1 %icmp_ln172_3

]]></Node>
<StgValue><ssdm name="or_ln170_3"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:107 %select_ln170_7 = select i1 %or_ln170_3, i2 %select_ln170_6, i2

]]></Node>
<StgValue><ssdm name="select_ln170_7"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:113 %icmp_ln170_4 = icmp_sgt  i9 %sub_ln1351_12, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_4"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:114 %icmp_ln172_4 = icmp_slt  i9 %sub_ln1351_12, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_4"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:115 %select_ln170_8 = select i1 %icmp_ln170_4, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_8"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:116 %or_ln170_4 = or i1 %icmp_ln170_4, i1 %icmp_ln172_4

]]></Node>
<StgValue><ssdm name="or_ln170_4"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:117 %select_ln170_9 = select i1 %or_ln170_4, i2 %select_ln170_8, i2

]]></Node>
<StgValue><ssdm name="select_ln170_9"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:123 %icmp_ln170_5 = icmp_sgt  i9 %sub_ln1351_13, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_5"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:124 %icmp_ln172_5 = icmp_slt  i9 %sub_ln1351_13, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_5"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:125 %select_ln170_10 = select i1 %icmp_ln170_5, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_10"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:126 %or_ln170_5 = or i1 %icmp_ln170_5, i1 %icmp_ln172_5

]]></Node>
<StgValue><ssdm name="or_ln170_5"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:127 %select_ln170_11 = select i1 %or_ln170_5, i2 %select_ln170_10, i2

]]></Node>
<StgValue><ssdm name="select_ln170_11"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:133 %icmp_ln170_6 = icmp_sgt  i9 %sub_ln1351_14, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_6"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:134 %icmp_ln172_6 = icmp_slt  i9 %sub_ln1351_14, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_6"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:135 %select_ln170_12 = select i1 %icmp_ln170_6, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_12"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:136 %or_ln170_6 = or i1 %icmp_ln170_6, i1 %icmp_ln172_6

]]></Node>
<StgValue><ssdm name="or_ln170_6"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:137 %select_ln170_13 = select i1 %or_ln170_6, i2 %select_ln170_12, i2

]]></Node>
<StgValue><ssdm name="select_ln170_13"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:143 %icmp_ln170_7 = icmp_sgt  i9 %sub_ln1351_15, i9 %zext_ln37

]]></Node>
<StgValue><ssdm name="icmp_ln170_7"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split._crit_edge_ifconv:144 %icmp_ln172_7 = icmp_slt  i9 %sub_ln1351_15, i9 %sub_i_i30

]]></Node>
<StgValue><ssdm name="icmp_ln172_7"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:145 %select_ln170_14 = select i1 %icmp_ln170_7, i2, i2

]]></Node>
<StgValue><ssdm name="select_ln170_14"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:146 %or_ln170_7 = or i1 %icmp_ln170_7, i1 %icmp_ln172_7

]]></Node>
<StgValue><ssdm name="or_ln170_7"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split._crit_edge_ifconv:147 %select_ln170_15 = select i1 %or_ln170_7, i2 %select_ln170_14, i2

]]></Node>
<StgValue><ssdm name="select_ln170_15"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:149 %and_ln193 = and i1 %icmp_ln193, i1 %or_ln163

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_1" val="1"/>
<literal name="and_ln193_2" val="1"/>
<literal name="and_ln193_3" val="1"/>
<literal name="and_ln193_4" val="1"/>
<literal name="and_ln193_5" val="1"/>
<literal name="and_ln193_6" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:152 %select_ln198 = select i1 %and_ln193, i4, i4

]]></Node>
<StgValue><ssdm name="select_ln198"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_2" val="1"/>
<literal name="and_ln193_3" val="1"/>
<literal name="and_ln193_4" val="1"/>
<literal name="and_ln193_5" val="1"/>
<literal name="and_ln193_6" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:153 %select_ln193_1 = select i1 %and_ln193_1, i4 %select_ln198, i4

]]></Node>
<StgValue><ssdm name="select_ln193_1"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_3" val="1"/>
<literal name="and_ln193_4" val="1"/>
<literal name="and_ln193_5" val="1"/>
<literal name="and_ln193_6" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:160 %select_ln198_1 = select i1 %and_ln193_2, i4 %select_ln193_1, i4

]]></Node>
<StgValue><ssdm name="select_ln198_1"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_4" val="1"/>
<literal name="and_ln193_5" val="1"/>
<literal name="and_ln193_6" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:161 %select_ln198_2 = select i1 %and_ln193_3, i4 %select_ln198_1, i4

]]></Node>
<StgValue><ssdm name="select_ln198_2"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_5" val="1"/>
<literal name="and_ln193_6" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:162 %select_ln193_2 = select i1 %and_ln193_4, i4 %select_ln198_2, i4

]]></Node>
<StgValue><ssdm name="select_ln193_2"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_6" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:167 %select_ln198_3 = select i1 %and_ln193_5, i4 %select_ln193_2, i4

]]></Node>
<StgValue><ssdm name="select_ln198_3"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:168 %select_ln193 = select i1 %and_ln193_6, i4 %select_ln198_3, i4

]]></Node>
<StgValue><ssdm name="select_ln193"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:171 %icmp_ln195 = icmp_ugt  i4 %select_ln193, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:172 %and_ln193_16 = and i1 %and_ln193_7, i1 %icmp_ln195

]]></Node>
<StgValue><ssdm name="and_ln193_16"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:173 %select_ln193_3 = select i1 %and_ln193_7, i4 %select_ln193, i4

]]></Node>
<StgValue><ssdm name="select_ln193_3"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:174 %icmp_ln193_8 = icmp_eq  i2 %select_ln170_1, i2 %select_ln170_3

]]></Node>
<StgValue><ssdm name="icmp_ln193_8"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:175 %and_ln193_8 = and i1 %icmp_ln193_8, i1 %or_ln170

]]></Node>
<StgValue><ssdm name="and_ln193_8"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:176 %add_ln194 = add i4, i4 %select_ln193_3

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:177 %icmp_ln195_1 = icmp_ugt  i4 %add_ln194, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195_1"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:178 %add_ln198 = add i4, i4 %select_ln193_3

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:179 %and_ln193_17 = and i1 %and_ln193_8, i1 %icmp_ln195_1

]]></Node>
<StgValue><ssdm name="and_ln193_17"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:180 %select_ln193_4 = select i1 %and_ln193_8, i4 %add_ln198, i4

]]></Node>
<StgValue><ssdm name="select_ln193_4"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:181 %icmp_ln193_9 = icmp_eq  i2 %select_ln170_3, i2 %select_ln170_5

]]></Node>
<StgValue><ssdm name="icmp_ln193_9"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:182 %and_ln193_9 = and i1 %icmp_ln193_9, i1 %or_ln170_1

]]></Node>
<StgValue><ssdm name="and_ln193_9"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:183 %icmp_ln195_2 = icmp_ugt  i4 %select_ln193_4, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195_2"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:184 %and_ln193_18 = and i1 %and_ln193_9, i1 %icmp_ln195_2

]]></Node>
<StgValue><ssdm name="and_ln193_18"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:185 %select_ln193_5 = select i1 %and_ln193_9, i4 %select_ln193_4, i4

]]></Node>
<StgValue><ssdm name="select_ln193_5"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:186 %icmp_ln193_10 = icmp_eq  i2 %select_ln170_5, i2 %select_ln170_7

]]></Node>
<StgValue><ssdm name="icmp_ln193_10"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:187 %and_ln193_10 = and i1 %icmp_ln193_10, i1 %or_ln170_2

]]></Node>
<StgValue><ssdm name="and_ln193_10"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:188 %add_ln194_1 = add i4, i4 %select_ln193_5

]]></Node>
<StgValue><ssdm name="add_ln194_1"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:189 %icmp_ln195_3 = icmp_ugt  i4 %add_ln194_1, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195_3"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:190 %add_ln198_1 = add i4, i4 %select_ln193_5

]]></Node>
<StgValue><ssdm name="add_ln198_1"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:191 %and_ln193_19 = and i1 %and_ln193_10, i1 %icmp_ln195_3

]]></Node>
<StgValue><ssdm name="and_ln193_19"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:192 %select_ln193_6 = select i1 %and_ln193_10, i4 %add_ln198_1, i4

]]></Node>
<StgValue><ssdm name="select_ln193_6"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:193 %icmp_ln193_11 = icmp_eq  i2 %select_ln170_7, i2 %select_ln170_9

]]></Node>
<StgValue><ssdm name="icmp_ln193_11"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:194 %and_ln193_11 = and i1 %icmp_ln193_11, i1 %or_ln170_3

]]></Node>
<StgValue><ssdm name="and_ln193_11"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:195 %icmp_ln195_4 = icmp_ugt  i4 %select_ln193_6, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195_4"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:197 %select_ln193_7 = select i1 %and_ln193_11, i4 %select_ln193_6, i4

]]></Node>
<StgValue><ssdm name="select_ln193_7"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:198 %icmp_ln193_12 = icmp_eq  i2 %select_ln170_9, i2 %select_ln170_11

]]></Node>
<StgValue><ssdm name="icmp_ln193_12"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:199 %and_ln193_12 = and i1 %icmp_ln193_12, i1 %or_ln170_4

]]></Node>
<StgValue><ssdm name="and_ln193_12"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:202 %add_ln198_2 = add i4, i4 %select_ln193_7

]]></Node>
<StgValue><ssdm name="add_ln198_2"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:205 %icmp_ln193_13 = icmp_eq  i2 %select_ln170_11, i2 %select_ln170_13

]]></Node>
<StgValue><ssdm name="icmp_ln193_13"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:206 %and_ln193_13 = and i1 %icmp_ln193_13, i1 %or_ln170_5

]]></Node>
<StgValue><ssdm name="and_ln193_13"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:211 %icmp_ln193_14 = icmp_eq  i2 %select_ln170_13, i2 %select_ln170_15

]]></Node>
<StgValue><ssdm name="icmp_ln193_14"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:212 %and_ln193_14 = and i1 %icmp_ln193_14, i1 %or_ln170_6

]]></Node>
<StgValue><ssdm name="and_ln193_14"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split._crit_edge_ifconv:218 %icmp_ln193_15 = icmp_eq  i2 %select_ln170_15, i2 %select_ln163_1

]]></Node>
<StgValue><ssdm name="icmp_ln193_15"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:219 %and_ln193_15 = and i1 %icmp_ln193_15, i1 %or_ln163

]]></Node>
<StgValue><ssdm name="and_ln193_15"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:252 %or_ln203_1 = or i1 %and_ln193_16, i1 %and_ln193_17

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:253 %or_ln203_2 = or i1 %and_ln193_18, i1 %and_ln193_19

]]></Node>
<StgValue><ssdm name="or_ln203_2"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:254 %or_ln203_3 = or i1 %or_ln203_2, i1 %or_ln203_1

]]></Node>
<StgValue><ssdm name="or_ln203_3"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:2 %src_buf_V_6_2_1 = phi i8 %src_buf_V_6_2, void %bb5612, i8 %src_buf_V_6_4, void

]]></Node>
<StgValue><ssdm name="src_buf_V_6_2_1"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:6 %src_buf_V_5_1_1 = phi i8 %src_buf_V_5_1, void %bb5612, i8 %src_buf_V_5_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_5_1_1"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:11 %src_buf_V_4_0_1 = phi i8 %src_buf_V_4_0, void %bb5612, i8 %src_buf_V_4_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_4_0_1"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:16 %src_buf_V_3_0_1 = phi i8 %src_buf_V_3_0, void %bb5612, i8 %src_buf_V_3_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_3_0_1"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:21 %src_buf_V_2_0_1 = phi i8 %src_buf_V_2_0, void %bb5612, i8 %src_buf_V_2_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0_1"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:25 %src_buf_V_1_1_1 = phi i8 %src_buf_V_1_1, void %bb5612, i8 %src_buf_V_1_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1_1"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb:28 %src_buf_V_0_2_1 = phi i8 %src_buf_V_0_2, void %bb5612, i8 %src_buf_V_0_5, void

]]></Node>
<StgValue><ssdm name="src_buf_V_0_2_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="506" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:196 %and_ln193_20 = and i1 %and_ln193_11, i1 %icmp_ln195_4

]]></Node>
<StgValue><ssdm name="and_ln193_20"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:200 %add_ln194_2 = add i4, i4 %select_ln193_7

]]></Node>
<StgValue><ssdm name="add_ln194_2"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:201 %icmp_ln195_5 = icmp_ugt  i4 %add_ln194_2, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195_5"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:203 %and_ln193_21 = and i1 %and_ln193_12, i1 %icmp_ln195_5

]]></Node>
<StgValue><ssdm name="and_ln193_21"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:204 %select_ln193_8 = select i1 %and_ln193_12, i4 %add_ln198_2, i4

]]></Node>
<StgValue><ssdm name="select_ln193_8"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split._crit_edge_ifconv:207 %icmp_ln195_6 = icmp_ugt  i4 %select_ln193_8, i4

]]></Node>
<StgValue><ssdm name="icmp_ln195_6"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:208 %and_ln193_22 = and i1 %and_ln193_13, i1 %icmp_ln195_6

]]></Node>
<StgValue><ssdm name="and_ln193_22"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split._crit_edge_ifconv:209 %select_ln193_9 = select i1 %and_ln193_13, i4 %select_ln193_8, i4

]]></Node>
<StgValue><ssdm name="select_ln193_9"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="4">
<![CDATA[
.split._crit_edge_ifconv:210 %zext_ln193 = zext i4 %select_ln193_9

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:213 %add_ln194_3 = add i5, i5 %zext_ln193

]]></Node>
<StgValue><ssdm name="add_ln194_3"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:214 %icmp_ln195_7 = icmp_ugt  i5 %add_ln194_3, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_7"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_14" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:215 %add_ln198_3 = add i5, i5 %zext_ln193

]]></Node>
<StgValue><ssdm name="add_ln198_3"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:216 %and_ln193_23 = and i1 %and_ln193_14, i1 %icmp_ln195_7

]]></Node>
<StgValue><ssdm name="and_ln193_23"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:217 %select_ln193_10 = select i1 %and_ln193_14, i5 %add_ln198_3, i5

]]></Node>
<StgValue><ssdm name="select_ln193_10"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:220 %icmp_ln195_8 = icmp_ugt  i5 %select_ln193_10, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_8"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:221 %and_ln193_24 = and i1 %and_ln193_15, i1 %icmp_ln195_8

]]></Node>
<StgValue><ssdm name="and_ln193_24"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:222 %select_ln193_11 = select i1 %and_ln193_15, i5 %select_ln193_10, i5

]]></Node>
<StgValue><ssdm name="select_ln193_11"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:223 %add_ln194_4 = add i5, i5 %select_ln193_11

]]></Node>
<StgValue><ssdm name="add_ln194_4"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:224 %icmp_ln195_9 = icmp_ugt  i5 %add_ln194_4, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_9"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:225 %add_ln198_4 = add i5, i5 %select_ln193_11

]]></Node>
<StgValue><ssdm name="add_ln198_4"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:226 %and_ln193_25 = and i1 %and_ln193, i1 %icmp_ln195_9

]]></Node>
<StgValue><ssdm name="and_ln193_25"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:227 %select_ln193_12 = select i1 %and_ln193, i5 %add_ln198_4, i5

]]></Node>
<StgValue><ssdm name="select_ln193_12"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:228 %icmp_ln195_10 = icmp_ugt  i5 %select_ln193_12, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_10"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:229 %and_ln193_26 = and i1 %and_ln193_1, i1 %icmp_ln195_10

]]></Node>
<StgValue><ssdm name="and_ln193_26"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:230 %select_ln193_13 = select i1 %and_ln193_1, i5 %select_ln193_12, i5

]]></Node>
<StgValue><ssdm name="select_ln193_13"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:231 %add_ln194_5 = add i5, i5 %select_ln193_13

]]></Node>
<StgValue><ssdm name="add_ln194_5"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:232 %icmp_ln195_11 = icmp_ugt  i5 %add_ln194_5, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_11"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_2" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:233 %add_ln198_5 = add i5, i5 %select_ln193_13

]]></Node>
<StgValue><ssdm name="add_ln198_5"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:234 %and_ln193_27 = and i1 %and_ln193_2, i1 %icmp_ln195_11

]]></Node>
<StgValue><ssdm name="and_ln193_27"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:235 %select_ln193_14 = select i1 %and_ln193_2, i5 %add_ln198_5, i5

]]></Node>
<StgValue><ssdm name="select_ln193_14"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:236 %icmp_ln195_12 = icmp_ugt  i5 %select_ln193_14, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_12"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:238 %select_ln193_15 = select i1 %and_ln193_3, i5 %select_ln193_14, i5

]]></Node>
<StgValue><ssdm name="select_ln193_15"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:239 %add_ln194_6 = add i5, i5 %select_ln193_15

]]></Node>
<StgValue><ssdm name="add_ln194_6"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="and_ln193_4" val="1"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:241 %add_ln198_6 = add i5, i5 %select_ln193_15

]]></Node>
<StgValue><ssdm name="add_ln198_6"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:255 %or_ln203_4 = or i1 %and_ln193_20, i1 %and_ln193_21

]]></Node>
<StgValue><ssdm name="or_ln203_4"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:256 %or_ln203_5 = or i1 %and_ln193_22, i1 %and_ln193_23

]]></Node>
<StgValue><ssdm name="or_ln203_5"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:257 %or_ln203_6 = or i1 %or_ln203_5, i1 %or_ln203_4

]]></Node>
<StgValue><ssdm name="or_ln203_6"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:258 %or_ln203_7 = or i1 %or_ln203_6, i1 %or_ln203_3

]]></Node>
<StgValue><ssdm name="or_ln203_7"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:259 %or_ln203_8 = or i1 %and_ln193_24, i1 %and_ln193_25

]]></Node>
<StgValue><ssdm name="or_ln203_8"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:260 %or_ln203_9 = or i1 %and_ln193_26, i1 %and_ln193_27

]]></Node>
<StgValue><ssdm name="or_ln203_9"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:261 %or_ln203_10 = or i1 %or_ln203_9, i1 %or_ln203_8

]]></Node>
<StgValue><ssdm name="or_ln203_10"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5696:0 %pixel_src2_V_addr_1 = getelementptr i24 %pixel_src2_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="pixel_src2_V_addr_1"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb5696:1 %pixel_src2_V_load = load i11 %pixel_src2_V_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="pixel_src2_V_load"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb5695:0 %pixel_src1_V_addr_1 = getelementptr i24 %pixel_src1_V, i64, i64 %conv_i182_i

]]></Node>
<StgValue><ssdm name="pixel_src1_V_addr_1"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="11">
<![CDATA[
bb5695:1 %pixel_src1_V_load = load i11 %pixel_src1_V_addr_1

]]></Node>
<StgValue><ssdm name="pixel_src1_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="551" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
.split._crit_edge_ifconv:0 %arraydecay88282_load = load i8 %arraydecay88282_load_05397

]]></Node>
<StgValue><ssdm name="arraydecay88282_load"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:32 %and_ln443 = and i1 %icmp_ln886, i1 %and_ln277

]]></Node>
<StgValue><ssdm name="and_ln443"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:33 %xor_ln443 = xor i1 %and_ln443, i1

]]></Node>
<StgValue><ssdm name="xor_ln443"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:34 %or_ln443 = or i1 %cmp_i_i84_i_not, i1 %xor_ln443

]]></Node>
<StgValue><ssdm name="or_ln443"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:237 %and_ln193_28 = and i1 %and_ln193_3, i1 %icmp_ln195_12

]]></Node>
<StgValue><ssdm name="and_ln193_28"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:240 %icmp_ln195_13 = icmp_ugt  i5 %add_ln194_6, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_13"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:242 %and_ln193_29 = and i1 %and_ln193_4, i1 %icmp_ln195_13

]]></Node>
<StgValue><ssdm name="and_ln193_29"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:243 %select_ln193_16 = select i1 %and_ln193_4, i5 %add_ln198_6, i5

]]></Node>
<StgValue><ssdm name="select_ln193_16"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:244 %icmp_ln195_14 = icmp_ugt  i5 %select_ln193_16, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_14"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:245 %and_ln193_30 = and i1 %and_ln193_5, i1 %icmp_ln195_14

]]></Node>
<StgValue><ssdm name="and_ln193_30"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge_ifconv:246 %select_ln193_17 = select i1 %and_ln193_5, i5 %select_ln193_16, i5

]]></Node>
<StgValue><ssdm name="select_ln193_17"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:247 %add_ln194_7 = add i5, i5 %select_ln193_17

]]></Node>
<StgValue><ssdm name="add_ln194_7"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:248 %icmp_ln195_15 = icmp_ugt  i5 %add_ln194_7, i5

]]></Node>
<StgValue><ssdm name="icmp_ln195_15"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:249 %add_ln198_7 = add i5, i5 %select_ln193_17

]]></Node>
<StgValue><ssdm name="add_ln198_7"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge_ifconv:250 %icmp_ln198 = icmp_ugt  i5 %add_ln198_7, i5

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:251 %and_ln203 = and i1 %icmp_ln198, i1 %and_ln193_7

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:262 %or_ln203_11 = or i1 %and_ln193_28, i1 %and_ln193_29

]]></Node>
<StgValue><ssdm name="or_ln203_11"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:263 %or_ln203_12 = or i1 %icmp_ln195_15, i1 %and_ln203

]]></Node>
<StgValue><ssdm name="or_ln203_12"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:264 %and_ln203_1 = and i1 %and_ln193_6, i1 %or_ln203_12

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:265 %or_ln203_13 = or i1 %and_ln203_1, i1 %and_ln193_30

]]></Node>
<StgValue><ssdm name="or_ln203_13"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:266 %or_ln203_14 = or i1 %or_ln203_13, i1 %or_ln203_11

]]></Node>
<StgValue><ssdm name="or_ln203_14"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:267 %or_ln203_15 = or i1 %or_ln203_14, i1 %or_ln203_10

]]></Node>
<StgValue><ssdm name="or_ln203_15"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:268 %or_ln203 = or i1 %or_ln203_15, i1 %or_ln203_7

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="icmp_ln882_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:269 %p_cast_33 = select i1 %or_ln203, i8, i8

]]></Node>
<StgValue><ssdm name="p_cast_33"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:277 %select_ln882 = select i1 %icmp_ln882_2, i8 %p_cast_33, i8 %arraydecay88282_load

]]></Node>
<StgValue><ssdm name="select_ln882"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:278 %and_ln443_1 = and i1 %icmp_ln882_2, i1 %or_ln443

]]></Node>
<StgValue><ssdm name="and_ln443_1"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:279 %select_ln443 = select i1 %and_ln443_1, i8 %arraydecay88282_load, i8 %select_ln882

]]></Node>
<StgValue><ssdm name="select_ln443"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge_ifconv:281 %or_ln448 = or i1 %cmp_i_i285_i, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="or_ln448"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split._crit_edge_ifconv:282 %select_ln448 = select i1 %or_ln448, i8, i8 %select_ln443

]]></Node>
<StgValue><ssdm name="select_ln448"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %img_gray_dst_4222, i8 %select_ln448

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb5696:1 %pixel_src2_V_load = load i11 %pixel_src2_V_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="pixel_src2_V_load"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
bb5696:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_rgb_dst_4220, i24 %pixel_src2_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
bb5696:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="11">
<![CDATA[
bb5695:1 %pixel_src1_V_load = load i11 %pixel_src1_V_addr_1

]]></Node>
<StgValue><ssdm name="pixel_src1_V_load"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
bb5695:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %img_rgb_dst_4220, i24 %pixel_src1_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
bb5695:3 %br_ln457 = br void

]]></Node>
<StgValue><ssdm name="br_ln457"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb:29 %store_ln448 = store i8 %select_ln448, i8 %arraydecay88282_load_05397, i8 %arraydecay88282_load

]]></Node>
<StgValue><ssdm name="store_ln448"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
bb:30 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="589" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb5791:0 %add_ln695_2 = add i11 %empty_30, i11

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
bb5791:1 %br_ln0 = br void %bb5786

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
