// Seed: 97477699
module module_0 #(
    parameter id_16 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output tri0 id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_12 = id_10#(.id_7(1'h0 != 1)) << -1;
  wire  id_15  ,  _id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  wire id_32;
  logic [id_16 : -1] id_33 = -1;
  localparam id_34 = -1'h0;
  logic [1 : 1] id_35 = -1;
endmodule
module module_1 (
    id_1,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_5,
      id_9,
      id_9,
      id_6,
      id_7,
      id_10,
      id_10,
      id_10,
      id_10,
      id_3,
      id_3,
      id_10
  );
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_12;
  ;
endmodule
