
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/local/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/local/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pharris' on host 'correlator3.fnal.gov' (Linux_x86_64 version 3.10.0-1127.8.2.el7.x86_64) on Tue Aug 11 07:26:58 CDT 2020
INFO: [HLS 200-10] On os "Scientific Linux release 7.8 (Nitrogen)"
INFO: [HLS 200-10] In directory '/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54'
Sourcing Tcl script './synth.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54'.
INFO: [HLS 200-10] Creating and opening solution '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1'.
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Adding design file '/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_dense.h:165:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_dense.h:177:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_conv2d_large.h:407:24
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../include/_relu_stream.hpp:21:2
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file /home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 41031 ; free virtual = 251940
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 41031 ; free virtual = 251940
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 41104 ; free virtual = 252016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' into 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:103) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 41095 ; free virtual = 252008
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:99) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:104) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input.V.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output.V.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp:9) .
INFO: [XFORM 203-101] Partitioning array 'data_cache.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_cache.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output.V.V' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../srcs/relu_stream.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' into 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:103) automatically.
INFO: [XFORM 203-712] Applying dataflow to function '_relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54, 2, 2>', detected/extracted 1 process function(s): 
	 '_relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54, 2, 2>_Block__proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'relu_stream', detected/extracted 1 process function(s): 
	 '_relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54, 2, 2>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 41054 ; free virtual = 251967
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54>' to 'relu_stream.1' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../../../firmware/nnet_utils/nnet_activation.h:87:1)
WARNING: [XFORM 203-631] Renaming function '_relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54, 2, 2>_Block__proc' to '_relu_stream_Block__' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../include/_relu_stream.hpp:21:5)
WARNING: [XFORM 203-631] Renaming function '_relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config54, 2, 2>' to '_relu_stream' (/home/pharris/aigean/hls4ml/example-models/deepcalo_test_6/firmware/ips/layer54/../include/_relu_stream.hpp:15:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 41037 ; free virtual = 251952
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'relu_stream' ...
WARNING: [SYN 201-103] Legalizing function name 'relu_stream.1' to 'relu_stream_1'.
WARNING: [SYN 201-103] Legalizing function name '_relu_stream_Block__' to 'p_relu_stream_Block_s'.
WARNING: [SYN 201-103] Legalizing function name '_relu_stream' to 'p_relu_stream'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.27 seconds; current allocated memory: 145.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 145.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_relu_stream_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 145.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 145.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 145.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 145.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 145.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 146.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 146.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_relu_stream_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_relu_stream_Block_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 147.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for _relu_stream
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_relu_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'relu_stream/input_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'relu_stream/input_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'relu_stream/output_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'relu_stream/output_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'relu_stream' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for relu_stream
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.869 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 41023 ; free virtual = 251941
INFO: [VHDL 208-304] Generating VHDL RTL for relu_stream with prefix layer54_.
INFO: [VLOG 209-307] Generating Verilog RTL for relu_stream with prefix layer54_.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:27:23 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.168 ; gain = 15.844 ; free physical = 39307 ; free virtual = 250228
Wrote  : </home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue Aug 11 07:27:42 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Aug 11 07:27:43 2020] Launched synth_1...
Run output will be captured here: /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/synth_1/runme.log
[Tue Aug 11 07:27:43 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.246 ; gain = 12.875 ; free physical = 36500 ; free virtual = 247309
Command: synth_design -top bd_0_wrapper -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39657 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.586 ; gain = 0.000 ; free physical = 33170 ; free virtual = 243986
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-39318-correlator3.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-39318-correlator3.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2597.586 ; gain = 0.000 ; free physical = 33107 ; free virtual = 243937
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.586 ; gain = 0.000 ; free physical = 33051 ; free virtual = 243910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2597.586 ; gain = 0.000 ; free physical = 33051 ; free virtual = 243911
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/layer54_relu_stream.xdc]
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/layer54_relu_stream.xdc]
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.270 ; gain = 0.000 ; free physical = 31985 ; free virtual = 242850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2699.270 ; gain = 0.000 ; free physical = 31984 ; free virtual = 242849
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2699.270 ; gain = 101.684 ; free physical = 31077 ; free virtual = 241941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2699.270 ; gain = 101.684 ; free physical = 31077 ; free virtual = 241942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2699.270 ; gain = 101.684 ; free physical = 31075 ; free virtual = 241940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2699.270 ; gain = 101.684 ; free physical = 31071 ; free virtual = 241936
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2699.270 ; gain = 101.684 ; free physical = 31000 ; free virtual = 241867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:33 . Memory (MB): peak = 3168.129 ; gain = 570.543 ; free physical = 29656 ; free virtual = 240524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:33 . Memory (MB): peak = 3168.129 ; gain = 570.543 ; free physical = 29656 ; free virtual = 240524
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:33 . Memory (MB): peak = 3178.141 ; gain = 580.555 ; free physical = 29655 ; free virtual = 240523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29651 ; free virtual = 240519
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29651 ; free virtual = 240519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29650 ; free virtual = 240518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29650 ; free virtual = 240518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29650 ; free virtual = 240518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29650 ; free virtual = 240518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
|2     |  bd_0_i |bd_0   |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.020 ; gain = 594.434 ; free physical = 29650 ; free virtual = 240518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:24 . Memory (MB): peak = 3192.020 ; gain = 492.750 ; free physical = 29688 ; free virtual = 240556
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3192.023 ; gain = 594.434 ; free physical = 29688 ; free virtual = 240556
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.645 ; gain = 0.000 ; free physical = 29610 ; free virtual = 240478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:02:05 . Memory (MB): peak = 3239.645 ; gain = 1727.402 ; free physical = 29700 ; free virtual = 240568
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.645 ; gain = 0.000 ; free physical = 29700 ; free virtual = 240568
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:32:28 2020...
[Tue Aug 11 07:32:29 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:51 ; elapsed = 00:04:46 . Memory (MB): peak = 1815.926 ; gain = 0.000 ; free physical = 31551 ; free virtual = 242416
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/layer54_relu_stream.xdc]
Finished Parsing XDC File [/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/layer54_relu_stream.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.582 ; gain = 0.000 ; free physical = 30400 ; free virtual = 241265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2887.582 ; gain = 1071.656 ; free physical = 30400 ; free virtual = 241265
Running report: report_utilization -file ./report/layer54_relu_stream_utilization_synth.rpt
Contents of report file './report/layer54_relu_stream_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 11 07:33:09 2020
| Host         : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command      : report_utilization -file ./report/layer54_relu_stream_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |  105 |     0 |    522720 |  0.02 |
|   LUT as Logic          |  105 |     0 |    522720 |  0.02 |
|   LUT as Memory         |    0 |     0 |    161280 |  0.00 |
| CLB Registers           |  215 |     0 |   1045440 |  0.02 |
|   Register as Flip Flop |  215 |     0 |   1045440 |  0.02 |
|   Register as Latch     |    0 |     0 |   1045440 |  0.00 |
| CARRY8                  |    2 |     0 |     65340 | <0.01 |
| F7 Muxes                |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                |    0 |     0 |     65340 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 213   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       512 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  213 |            Register |
| LUT3     |  114 |                 CLB |
| LUT5     |   24 |                 CLB |
| LUT2     |   22 |                 CLB |
| LUT4     |   13 |                 CLB |
| LUT6     |    5 |                 CLB |
| FDSE     |    2 |            Register |
| CARRY8   |    2 |                 CLB |
| LUT1     |    1 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer54_relu_stream_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:01:30 . Memory (MB): peak = 4627.727 ; gain = 1740.145 ; free physical = 28901 ; free virtual = 239768
Contents of report file './report/layer54_relu_stream_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 11 07:34:40 2020
| Host              : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command           : report_timing_summary -file ./report/layer54_relu_stream_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.735        0.000                      0                  397        0.070        0.000                      0                  397        1.725        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.735        0.000                      0                  397        0.070        0.000                      0                  397        1.725        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.413ns (35.727%)  route 0.743ns (64.273%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.000     0.000    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[0]/Q
                         net (fo=3, unplaced)         0.104     0.183    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[0]
                         LUT5 (Prop_LUT5_I0_O)        0.161     0.344 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_8/O
                         net (fo=1, unplaced)         0.233     0.577    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.138     0.715 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, unplaced)         0.178     0.893    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.035     0.928 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, unplaced)        0.228     1.156    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.000     4.000    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_R)       -0.074     3.891    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  2.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.053ns (45.690%)  route 0.063ns (54.310%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.000     0.000    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=2, unplaced)         0.047     0.086    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/Q[3]
                         LUT6 (Prop_LUT6_I4_O)        0.014     0.100 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_CS_fsm[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.116    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_NS_fsm[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.000     0.000    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            0.550         4.000       3.450                bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4627.727 ; gain = 0.000 ; free physical = 28901 ; free virtual = 239768
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Aug 11 07:34:40 2020] Launched impl_1...
Run output will be captured here: /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/runme.log
[Tue Aug 11 07:34:40 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1490.355 ; gain = 0.000 ; free physical = 28731 ; free virtual = 239599
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.371 ; gain = 0.000 ; free physical = 34542 ; free virtual = 245437
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2918.371 ; gain = 1428.020 ; free physical = 34541 ; free virtual = 245436
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3041.934 ; gain = 109.629 ; free physical = 34297 ; free virtual = 245192

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16826fabb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3041.934 ; gain = 0.000 ; free physical = 34288 ; free virtual = 245183

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 31 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4e08044

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c4e08044

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12bef1e8d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12bef1e8d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12bef1e8d

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12bef1e8d

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.930 ; gain = 0.000 ; free physical = 34206 ; free virtual = 245101
Ending Logic Optimization Task | Checksum: fcb91c56

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3119.930 ; gain = 24.016 ; free physical = 34206 ; free virtual = 245101

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fcb91c56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3119.930 ; gain = 0.000 ; free physical = 34206 ; free virtual = 245101

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fcb91c56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.930 ; gain = 0.000 ; free physical = 34206 ; free virtual = 245101

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.930 ; gain = 0.000 ; free physical = 34206 ; free virtual = 245101
Ending Netlist Obfuscation Task | Checksum: fcb91c56

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.930 ; gain = 0.000 ; free physical = 34206 ; free virtual = 245101
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3119.930 ; gain = 201.559 ; free physical = 34206 ; free virtual = 245101
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.930 ; gain = 0.000 ; free physical = 34206 ; free virtual = 245101
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3262.305 ; gain = 110.355 ; free physical = 34016 ; free virtual = 244955
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.242 ; gain = 0.000 ; free physical = 33893 ; free virtual = 244831
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3b2d6a3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3270.242 ; gain = 0.000 ; free physical = 33892 ; free virtual = 244831
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.242 ; gain = 0.000 ; free physical = 33892 ; free virtual = 244831

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c44f4afd

Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 4370.062 ; gain = 1099.820 ; free physical = 30889 ; free virtual = 241929

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 196bee7d1

Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 4402.074 ; gain = 1131.832 ; free physical = 30846 ; free virtual = 241886

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 196bee7d1

Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 4402.074 ; gain = 1131.832 ; free physical = 30846 ; free virtual = 241886
Phase 1 Placer Initialization | Checksum: 196bee7d1

Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 4402.074 ; gain = 1131.832 ; free physical = 30846 ; free virtual = 241886

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18dc2a923

Time (s): cpu = 00:00:34 ; elapsed = 00:01:21 . Memory (MB): peak = 4426.086 ; gain = 1155.844 ; free physical = 30729 ; free virtual = 241769

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30715 ; free virtual = 241755

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18acb0f92

Time (s): cpu = 00:00:46 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30715 ; free virtual = 241755
Phase 2.2 Global Placement Core | Checksum: 1c3c06aa7

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30713 ; free virtual = 241753
Phase 2 Global Placement | Checksum: 1c3c06aa7

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30715 ; free virtual = 241755

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f3448c4

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30715 ; free virtual = 241755

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199f2afa0

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30709 ; free virtual = 241749

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179a092d2

Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30708 ; free virtual = 241748

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: f1c2c011

Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30695 ; free virtual = 241735

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a2c864aa

Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30692 ; free virtual = 241732

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: dd1edf8b

Time (s): cpu = 00:00:48 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30660 ; free virtual = 241700

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1c63dc1a4

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30691 ; free virtual = 241731

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a4f8c68c

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30691 ; free virtual = 241731

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ecbe0a27

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30691 ; free virtual = 241731
Phase 3 Detail Placement | Checksum: 1ecbe0a27

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30691 ; free virtual = 241731

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a8a5c9b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a8a5c9b

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30688 ; free virtual = 241728
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.540. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2bbb1e0

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30688 ; free virtual = 241728
Phase 4.1 Post Commit Optimization | Checksum: 1c2bbb1e0

Time (s): cpu = 00:00:49 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30688 ; free virtual = 241728

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2bbb1e0

Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30708 ; free virtual = 241748

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2bbb1e0

Time (s): cpu = 00:00:59 ; elapsed = 00:01:34 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30610 ; free virtual = 241650

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30610 ; free virtual = 241650
Phase 4.4 Final Placement Cleanup | Checksum: 20cbf0556

Time (s): cpu = 00:00:59 ; elapsed = 00:01:34 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30610 ; free virtual = 241650
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20cbf0556

Time (s): cpu = 00:00:59 ; elapsed = 00:01:34 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30610 ; free virtual = 241650
Ending Placer Task | Checksum: 11c22573e

Time (s): cpu = 00:00:59 ; elapsed = 00:01:34 . Memory (MB): peak = 4441.117 ; gain = 1170.875 ; free physical = 30610 ; free virtual = 241650
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:43 . Memory (MB): peak = 4441.117 ; gain = 1178.812 ; free physical = 30742 ; free virtual = 241782
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30742 ; free virtual = 241782
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30735 ; free virtual = 241779
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30696 ; free virtual = 241737
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30732 ; free virtual = 241773
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30700 ; free virtual = 241741
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4441.117 ; gain = 0.000 ; free physical = 30695 ; free virtual = 241740
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9e4c78aa ConstDB: 0 ShapeSum: 7dd5de94 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "output_1_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_1_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_0_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_0_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_0_V_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_0_V_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_1_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_1_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 17c2ec411

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4850.957 ; gain = 409.840 ; free physical = 29930 ; free virtual = 241326
Post Restoration Checksum: NetGraph: fcb03438 NumContArr: 7f7e8fd9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17c2ec411

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4850.957 ; gain = 409.840 ; free physical = 29930 ; free virtual = 241326

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17c2ec411

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4890.348 ; gain = 449.230 ; free physical = 29847 ; free virtual = 241243

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17c2ec411

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4890.348 ; gain = 449.230 ; free physical = 29846 ; free virtual = 241242

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 17c2ec411

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 4960.816 ; gain = 519.699 ; free physical = 29835 ; free virtual = 241231

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c4532270

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 4960.816 ; gain = 519.699 ; free physical = 29835 ; free virtual = 241231
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.632  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19509dcd3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:52 . Memory (MB): peak = 4960.816 ; gain = 519.699 ; free physical = 29832 ; free virtual = 241229

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 304
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 279
  Number of Partially Routed Nets     = 25
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fa76b130

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29859 ; free virtual = 241168

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.498  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 757a1c2a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29844 ; free virtual = 241153

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 13c741385

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29844 ; free virtual = 241153
Phase 4 Rip-up And Reroute | Checksum: 13c741385

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29844 ; free virtual = 241153

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13c741385

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29843 ; free virtual = 241152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13c741385

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29843 ; free virtual = 241152
Phase 5 Delay and Skew Optimization | Checksum: 13c741385

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29843 ; free virtual = 241152

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c3efa902

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29843 ; free virtual = 241152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.498  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c3efa902

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29843 ; free virtual = 241152
Phase 6 Post Hold Fix | Checksum: c3efa902

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29843 ; free virtual = 241152

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00210659 %
  Global Horizontal Routing Utilization  = 0.00451416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: af9d2703

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29832 ; free virtual = 241140

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: af9d2703

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29831 ; free virtual = 241139

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: af9d2703

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29830 ; free virtual = 241139

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.498  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: af9d2703

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29836 ; free virtual = 241145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29949 ; free virtual = 241257

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:05 . Memory (MB): peak = 4961.820 ; gain = 520.703 ; free physical = 29949 ; free virtual = 241257
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4961.820 ; gain = 0.000 ; free physical = 29949 ; free virtual = 241257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4961.820 ; gain = 0.000 ; free physical = 29939 ; free virtual = 241251
INFO: [Common 17-1381] The checkpoint '/home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5049.863 ; gain = 88.039 ; free physical = 29709 ; free virtual = 241021
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5049.863 ; gain = 0.000 ; free physical = 29358 ; free virtual = 240670
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5049.863 ; gain = 0.000 ; free physical = 28887 ; free virtual = 240203
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5049.863 ; gain = 0.000 ; free physical = 28628 ; free virtual = 239963
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:39:22 2020...
[Tue Aug 11 07:39:28 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.96 ; elapsed = 00:04:48 . Memory (MB): peak = 4659.746 ; gain = 0.000 ; free physical = 31472 ; free virtual = 242806
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4691.762 ; gain = 0.000 ; free physical = 31090 ; free virtual = 242425
Restored from archive | CPU: 0.040000 secs | Memory: 0.283913 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4691.762 ; gain = 0.000 ; free physical = 31090 ; free virtual = 242425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4691.762 ; gain = 0.000 ; free physical = 31090 ; free virtual = 242425
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4691.762 ; gain = 32.016 ; free physical = 31090 ; free virtual = 242425
Running report: report_route_status -file ./report/layer54_relu_stream_status_routed.rpt
Contents of report file './report/layer54_relu_stream_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         435 :
       # of nets not needing routing.......... :         131 :
           # of internally routed nets........ :          62 :
           # of implicitly routed ports....... :          69 :
       # of routable nets..................... :         304 :
           # of fully routed nets............. :         304 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/layer54_relu_stream_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/layer54_relu_stream_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 11 07:39:35 2020
| Host              : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command           : report_timing -max_paths 10 -file ./report/layer54_relu_stream_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[12]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[12]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[13]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[13]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[14]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[14]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[2]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[2]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[3]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[3]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.417ns (30.130%)  route 0.967ns (69.870%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.269     1.022    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     1.074 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1/O
                         net (fo=15, routed)          0.340     1.414    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[11]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[11]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.417ns (30.130%)  route 0.967ns (69.870%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.269     1.022    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     1.074 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1/O
                         net (fo=15, routed)          0.340     1.414    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[12]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[12]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.417ns (30.130%)  route 0.967ns (69.870%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.269     1.022    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     1.074 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1/O
                         net (fo=15, routed)          0.340     1.414    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[13]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[13]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.417ns (30.130%)  route 0.967ns (69.870%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.269     1.022    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     1.074 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1/O
                         net (fo=15, routed)          0.340     1.414    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[14]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_B_reg[14]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  2.498    





Running report: report_utilization -file ./report/layer54_relu_stream_utilization_routed.rpt
Contents of report file './report/layer54_relu_stream_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 11 07:39:35 2020
| Host         : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command      : report_utilization -file ./report/layer54_relu_stream_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  104 |     0 |    522720 |  0.02 |
|   LUT as Logic          |  104 |     0 |    522720 |  0.02 |
|   LUT as Memory         |    0 |     0 |    161280 |  0.00 |
| CLB Registers           |  215 |     0 |   1045440 |  0.02 |
|   Register as Flip Flop |  215 |     0 |   1045440 |  0.02 |
|   Register as Latch     |    0 |     0 |   1045440 |  0.00 |
| CARRY8                  |    2 |     0 |     65340 | <0.01 |
| F7 Muxes                |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                |    0 |     0 |     65340 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 213   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |   26 |     0 |     65340 |  0.04 |
|   CLBL                                     |    8 |     0 |           |       |
|   CLBM                                     |   18 |     0 |           |       |
| LUT as Logic                               |  104 |     0 |    522720 |  0.02 |
|   using O5 output only                     |    3 |       |           |       |
|   using O6 output only                     |   27 |       |           |       |
|   using O5 and O6                          |   74 |       |           |       |
| LUT as Memory                              |    0 |     0 |    161280 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              |  215 |     0 |   1045440 |  0.02 |
|   Register driven from within the CLB      |   36 |       |           |       |
|   Register driven from outside the CLB     |  179 |       |           |       |
|     LUT in front of the register is unused |  122 |       |           |       |
|     LUT in front of the register is used   |   57 |       |           |       |
| Unique Control Sets                        |   13 |       |    130680 | <0.01 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  213 |            Register |
| LUT3     |  114 |                 CLB |
| LUT5     |   24 |                 CLB |
| LUT2     |   22 |                 CLB |
| LUT4     |   13 |                 CLB |
| LUT6     |    5 |                 CLB |
| FDSE     |    2 |            Register |
| CARRY8   |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer54_relu_stream_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/layer54_relu_stream_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 11 07:39:36 2020
| Host              : correlator3.fnal.gov running 64-bit Scientific Linux release 7.8 (Nitrogen)
| Command           : report_timing_summary -file ./report/layer54_relu_stream_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.493        0.000                      0                  397        0.048        0.000                      0                  397        1.725        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.493        0.000                      0                  397        0.048        0.000                      0                  397        1.725        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.418ns (30.094%)  route 0.971ns (69.906%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.030     0.030    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X36Y127        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B_reg[8]/Q
                         net (fo=3, routed)           0.344     0.452    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/data_1_V_V_0_payload_B[8]
    SLICE_X35Y128        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.576 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.590    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_i_12_n_0
    SLICE_X35Y128        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     0.753 f  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry/CO[7]
                         net (fo=2, routed)           0.271     1.024    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/icmp_ln1494_1_fu_81_p2_carry_n_0
    SLICE_X36Y126        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     1.077 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1/O
                         net (fo=15, routed)          0.342     1.419    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A[14]_i_1_n_0
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.021     4.021    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_clk
    SLICE_X35Y129        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X35Y129        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     3.912    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/res_1_V_V_1_payload_A_reg[11]
  -------------------------------------------------------------------
                         required time                          3.912    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  2.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.013     0.013    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_clk
    SLICE_X36Y124        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/Q[3]
    SLICE_X36Y124        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/grp_relu_stream_1_fu_32/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.021     0.113    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_NS_fsm[3]
    SLICE_X36Y124        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=214, unset)          0.019     0.019    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_clk
    SLICE_X36Y124        FDRE                                         r  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y124        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.550         4.000       3.450      SLICE_X36Y124  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.000       1.725      SLICE_X36Y124  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.000       1.725      SLICE_X36Y124  bd_0_i/hls_inst/inst/p_relu_stream_U0/p_relu_stream_Block_U0/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=2.492645, worst hold slack (WHS)=0.048000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  0 522720 1045440 1968 1968 {0 } 128
HLS EXTRACTION: impl area_current: 0 104 215 0 0 0 0 26 0 128
HLS EXTRACTION: generated /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/report/verilog/layer54_relu_stream_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             resnet_layer54
Solution:            solution1
Device target:       xczu19eg-ffvc1760-2-i
Report date:         Tue Aug 11 07:39:36 CDT 2020

#=== Post-Implementation Resource usage ===
CLB:             26
LUT:            104
FF:             215
DSP:              0
BRAM:             0
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    1.265
CP achieved post-implementation:    1.507
Timing met

HLS EXTRACTION: generated /home/pharris/aigean/galapagos/userIP/hls_projects/resnet_layer54/solution1/impl/report/verilog/layer54_relu_stream_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Aug 11 07:39:36 2020...
INFO: [HLS 200-112] Total elapsed time: 759.19 seconds; peak allocated memory: 147.869 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 11 07:39:37 2020...
