`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/08/2019 06:07:33 PM
// Design Name: 
// Module Name: Pipeline_test
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Pipeline_test();
    //initializing the clock, one register and 3 wires
    reg clock;
    reg [31:0] IF;
    wire [31:0] ID;
    wire [31:0] EX;
    wire [31:0] WB;
    //test cases
    IFID testifid (clock, IF,IF,ID,ID);
    IDEX testidex (clock, ID,ID,ID,ID,ID,ID,ID,ID,ID,ID,ID,ID,ID,ID, EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX);
    EXWB testexwb (clock, EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX,EX, WB,WB,WB,WB,WB,WB,WB,WB,WB,WB,WB,WB,WB);
    
    initial
    begin //initialization of the clock
        clock = 0;
        forever #5 clock = ~clock;
      
    end
    
    initial
    begin 
        IF = 1;
        #50;
        
        IF = 2;
        #50;
        
        IF = 3;
        #50;
        
        IF = 4;
        #50
        
        IF = 5;
        #50
    $finish;
    end
endmodule
