
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Nov  6 03:25:10 2025
| Design       : top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                   
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                          
---------------------------------------------------------------------------------------------------------------------------------------------
 clk                      37.0000      {0.0000 18.5000}    Declared          0           0  {clk}                                            
 clk_64M                  15.6250      {0.0000 7.8120}     Declared       3179        2936  {PLL/u_gpll/gpll_inst/CLKOUT0}                   
 clk_6M                   166.6660     {0.0000 83.3330}    Declared      16163        4852  {PLL/u_gpll/gpll_inst/CLKOUT1}                   
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        142           8  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_64M                    64.0000 MHz    168.9189 MHz        15.6250         5.9200          9.705
 clk_6M                      6.0000 MHz     45.8821 MHz       166.6660        21.7950        144.871
 DebugCore_JCLK             20.0000 MHz    112.9178 MHz        50.0000         8.8560         41.144
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      9.705       0.000              0          25609
 clk_6M                 clk_64M                      0.937       0.000              0            225
 clk_6M                 clk_6M                     144.871       0.000              0          78193
 clk_64M                clk_6M                       0.949       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK              23.942       0.000              0            580
 DebugCore_CAPTURE      DebugCore_JCLK              22.381       0.000              0             91
 DebugCore_JCLK         DebugCore_CAPTURE           46.181       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      0.346       0.000              0          25609
 clk_6M                 clk_64M                      0.459       0.000              0            225
 clk_6M                 clk_6M                       0.136       0.000              0          78193
 clk_64M                clk_6M                       0.474       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK               0.294       0.000              0            580
 DebugCore_CAPTURE      DebugCore_JCLK              21.910       0.000              0             91
 DebugCore_JCLK         DebugCore_CAPTURE            1.702       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                     163.373       0.000              0            307
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                       0.750       0.000              0            307
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                                             6.852       0.000              0           3179
 clk_6M                                             82.373       0.000              0          16163
 DebugCore_JCLK                                     24.040       0.000              0            142
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                     11.625       0.000              0          25609
 clk_6M                 clk_64M                      2.543       0.000              0            225
 clk_6M                 clk_6M                     152.012       0.000              0          78193
 clk_64M                clk_6M                       2.437       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK              24.359       0.000              0            580
 DebugCore_CAPTURE      DebugCore_JCLK              23.493       0.000              0             91
 DebugCore_JCLK         DebugCore_CAPTURE           47.543       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      0.249       0.000              0          25609
 clk_6M                 clk_64M                      0.273       0.000              0            225
 clk_6M                 clk_6M                       0.100       0.000              0          78193
 clk_64M                clk_6M                       0.262       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0            580
 DebugCore_CAPTURE      DebugCore_JCLK              23.167       0.000              0             91
 DebugCore_JCLK         DebugCore_CAPTURE            1.309       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                     164.505       0.000              0            307
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                       0.532       0.000              0            307
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                                             7.157       0.000              0           3179
 clk_6M                                             82.678       0.000              0          16163
 DebugCore_JCLK                                     24.430       0.000              0            142
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fre_duty_measure2/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure2/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.242
  Launch Clock Delay      :  2.631
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.444       2.631         ntR14033         
 APM_281_90/CLK_1                                                          r       fre_duty_measure2/N45_m1/gopapm/CLK

 APM_281_90/P_1[25]                tco                   1.610       4.241 r       fre_duty_measure2/N45_m1/gopapm/P[25]
                                   net (fanout=1)        1.186       5.427         fre_duty_measure2/_N1
 CLMA_195_138/COUT                 td                    0.288       5.715 f       fre_duty_measure2/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.715         fre_duty_measure2/_N126087
 CLMA_195_144/Y0                   td                    0.068       5.783 r       fre_duty_measure2/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       1.502       7.285         fre_duty_measure2/N139 [28]
 CLMA_183_30/COUT                  td                    0.302       7.587 f       fre_duty_measure2/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.587         fre_duty_measure2/Divider2/Divider/N18.co [4]
 CLMA_183_36/COUT                  td                    0.085       7.672 f       fre_duty_measure2/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.672         fre_duty_measure2/Divider2/Divider/N18.co [8]
 CLMA_183_42/COUT                  td                    0.085       7.757 f       fre_duty_measure2/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.757         fre_duty_measure2/Divider2/Divider/N18.co [12]
 CLMA_183_48/COUT                  td                    0.085       7.842 f       fre_duty_measure2/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.842         fre_duty_measure2/Divider2/Divider/N18.co [16]
 CLMA_183_54/COUT                  td                    0.085       7.927 f       fre_duty_measure2/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.927         fre_duty_measure2/Divider2/Divider/N18.co [20]
 CLMA_183_60/COUT                  td                    0.085       8.012 f       fre_duty_measure2/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.012         fre_duty_measure2/Divider2/Divider/N18.co [24]
 CLMA_183_66/COUT                  td                    0.078       8.090 r       fre_duty_measure2/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.090         fre_duty_measure2/Divider2/Divider/N18.co [28]
 CLMA_183_72/CIN                                                           r       fre_duty_measure2/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   8.090         Logic Levels: 9  
                                                                                   Logic: 2.771ns(50.760%), Route: 2.688ns(49.240%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948      16.573         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143      16.716 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      17.246         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.245      17.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.376      17.867         ntR14032         
 CLMA_183_72/CLK                                                           r       fre_duty_measure2/Divider2/Divider/Mod[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189      18.056                          
 clock uncertainty                                      -0.150      17.906                          

 Setup time                                             -0.111      17.795                          

 Data required time                                                 17.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.795                          
 Data arrival time                                                   8.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.705                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure2/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.243
  Launch Clock Delay      :  2.631
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.444       2.631         ntR14033         
 APM_281_90/CLK_1                                                          r       fre_duty_measure2/N45_m1/gopapm/CLK

 APM_281_90/P_1[25]                tco                   1.610       4.241 r       fre_duty_measure2/N45_m1/gopapm/P[25]
                                   net (fanout=1)        1.186       5.427         fre_duty_measure2/_N1
 CLMA_195_138/COUT                 td                    0.288       5.715 f       fre_duty_measure2/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.715         fre_duty_measure2/_N126087
 CLMA_195_144/Y0                   td                    0.068       5.783 r       fre_duty_measure2/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       1.502       7.285         fre_duty_measure2/N139 [28]
 CLMA_183_30/COUT                  td                    0.302       7.587 f       fre_duty_measure2/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.587         fre_duty_measure2/Divider2/Divider/N18.co [4]
 CLMA_183_36/COUT                  td                    0.085       7.672 f       fre_duty_measure2/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.672         fre_duty_measure2/Divider2/Divider/N18.co [8]
 CLMA_183_42/COUT                  td                    0.085       7.757 f       fre_duty_measure2/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.757         fre_duty_measure2/Divider2/Divider/N18.co [12]
 CLMA_183_48/COUT                  td                    0.085       7.842 f       fre_duty_measure2/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.842         fre_duty_measure2/Divider2/Divider/N18.co [16]
 CLMA_183_54/COUT                  td                    0.085       7.927 f       fre_duty_measure2/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.927         fre_duty_measure2/Divider2/Divider/N18.co [20]
 CLMA_183_60/COUT                  td                    0.078       8.005 r       fre_duty_measure2/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.005         fre_duty_measure2/Divider2/Divider/N18.co [24]
 CLMA_183_66/CIN                                                           r       fre_duty_measure2/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   8.005         Logic Levels: 8  
                                                                                   Logic: 2.686ns(49.981%), Route: 2.688ns(50.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948      16.573         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143      16.716 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      17.246         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.245      17.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.377      17.868         ntR14032         
 CLMA_183_66/CLK                                                           r       fre_duty_measure2/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189      18.057                          
 clock uncertainty                                      -0.150      17.907                          

 Setup time                                             -0.111      17.796                          

 Data required time                                                 17.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.796                          
 Data arrival time                                                   8.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.791                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.240
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.443       2.630         ntR14033         
 APM_281_156/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_156/P_1[24]               tco                   1.610       4.240 r       fre_duty_measure1/N45_m1/gopapm/P[24]
                                   net (fanout=2)        1.163       5.403         fre_duty_measure1/_N0
 CLMA_189_162/COUT                 td                    0.368       5.771 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.771         fre_duty_measure1/_N125738
 CLMA_189_168/Y0                   td                    0.068       5.839 r       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       1.302       7.141         fre_duty_measure1/N139 [28]
 CLMS_135_91/COUT                  td                    0.281       7.422 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.422         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMS_135_97/COUT                  td                    0.085       7.507 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.507         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMS_135_103/COUT                 td                    0.085       7.592 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.592         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMS_135_109/COUT                 td                    0.085       7.677 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.677         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMS_135_115/COUT                 td                    0.085       7.762 f       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.762         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMS_135_121/COUT                 td                    0.085       7.847 f       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.847         fre_duty_measure1/Divider2/Divider/N18.co [24]
 CLMS_135_127/COUT                 td                    0.078       7.925 r       fre_duty_measure1/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.925         fre_duty_measure1/Divider2/Divider/N18.co [28]
 CLMS_135_133/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   7.925         Logic Levels: 9  
                                                                                   Logic: 2.830ns(53.447%), Route: 2.465ns(46.553%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948      16.573         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143      16.716 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      17.246         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.245      17.491 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.374      17.865         ntR14032         
 CLMS_135_133/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189      18.054                          
 clock uncertainty                                      -0.150      17.904                          

 Setup time                                             -0.111      17.793                          

 Data required time                                                 17.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.793                          
 Data arrival time                                                   7.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.868                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/Divider1/Div_flow_loop[13].Divider/Divisor_o[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure2/Divider1/Div_flow_loop[12].Divider/Mod[5]/opit_0_inv_AQ_perm/I3
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  2.246
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       1.621         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.245       1.866 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.380       2.246         ntR14033         
 CLMS_339_139/CLK                                                          r       fre_duty_measure2/Divider1/Div_flow_loop[13].Divider/Divisor_o[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_339_139/CR1                  tco                   0.174       2.420 f       fre_duty_measure2/Divider1/Div_flow_loop[13].Divider/Divisor_o[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=5)        0.157       2.577         fre_duty_measure2/Divider1/Divisor_reg[13] [5]
 CLMA_339_144/B3                                                           f       fre_duty_measure2/Divider1/Div_flow_loop[12].Divider/Mod[5]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.577         Logic Levels: 0  
                                                                                   Logic: 0.174ns(52.568%), Route: 0.157ns(47.432%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.449       2.636         ntR14033         
 CLMA_339_144/CLK                                                          r       fre_duty_measure2/Divider1/Div_flow_loop[12].Divider/Mod[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.362       2.274                          
 clock uncertainty                                       0.000       2.274                          

 Hold time                                              -0.043       2.231                          

 Data required time                                                  2.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.231                          
 Data arrival time                                                   2.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[25].Divider/Quotient[0]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : fre_duty_measure1/Divider1/Div_flow_loop[24].Divider/Mod[0]/opit_0_inv_AQ_perm/I3
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  2.232
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       1.621         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.245       1.866 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.366       2.232         ntR14033         
 CLMS_225_103/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[25].Divider/Quotient[0]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_225_103/CR0                  tco                   0.173       2.405 f       fre_duty_measure1/Divider1/Div_flow_loop[25].Divider/Quotient[0]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.157       2.562         fre_duty_measure1/Divider1/Divisor_reg[25] [0]
 CLMA_225_96/A3                                                            f       fre_duty_measure1/Divider1/Div_flow_loop[24].Divider/Mod[0]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.562         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.424%), Route: 0.157ns(47.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.437       2.624         ntR14033         
 CLMA_225_96/CLK                                                           r       fre_duty_measure1/Divider1/Div_flow_loop[24].Divider/Mod[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.362       2.262                          
 clock uncertainty                                       0.000       2.262                          

 Hold time                                              -0.047       2.215                          

 Data required time                                                  2.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.215                          
 Data arrival time                                                   2.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/Divider1/Div_flow_loop[27].Divider/Mod[0]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure2/Divider1/Div_flow_loop[26].Divider/Mod[1]/opit_0_inv_AQ_perm/I3
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.637
  Launch Clock Delay      :  2.247
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       1.621         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.245       1.866 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.381       2.247         ntR14033         
 CLMS_225_19/CLK                                                           r       fre_duty_measure2/Divider1/Div_flow_loop[27].Divider/Mod[0]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_225_19/CR1                   tco                   0.174       2.421 f       fre_duty_measure2/Divider1/Div_flow_loop[27].Divider/Mod[0]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.158       2.579         fre_duty_measure2/Divider1/Mod_reg[27] [0]
 CLMA_225_24/B3                                                            f       fre_duty_measure2/Divider1/Div_flow_loop[26].Divider/Mod[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.579         Logic Levels: 0  
                                                                                   Logic: 0.174ns(52.410%), Route: 0.158ns(47.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.450       2.637         ntR14033         
 CLMA_225_24/CLK                                                           r       fre_duty_measure2/Divider1/Div_flow_loop[26].Divider/Mod[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.362       2.275                          
 clock uncertainty                                       0.000       2.275                          

 Hold time                                              -0.043       2.232                          

 Data required time                                                  2.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.232                          
 Data arrival time                                                   2.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : data_judge/state[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : adc_transform2/w_data[0]/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     167.778         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     167.946 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     168.566         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.287     168.853 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.455     169.308         ntR14036         
 CLMS_159_247/CLK                                                          r       data_judge/state[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_247/Q1                   tco                   0.203     169.511 r       data_judge/state[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=28)       0.680     170.191         data_judge/state [2]
 CLMS_189_235/CR0                  td                    0.329     170.520 r       data_judge/N71/gateop_LUT6DL5_perm/L5
                                   net (fanout=3)        0.420     170.940         data_judge/N57   
 CLMS_201_229/CR3                  td                    0.397     171.337 f       adc_transform2/N13.lt_3/gateop_l6l5_perm/L5
                                   net (fanout=6)        0.441     171.778         _N3              
 CLMS_201_259/Y1                   td                    0.074     171.852 r       adc_transform2/wr_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=12)       0.949     172.801         adc_transform2/N52
 CLMA_249_306/CE                                                           r       adc_transform2/w_data[0]/opit_0_inv/CE

 Data arrival time                                                 172.801         Logic Levels: 3  
                                                                                   Logic: 1.003ns(28.715%), Route: 2.490ns(71.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     172.823         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     172.966 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     173.481         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245     173.726 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.388     174.114         ntR14034         
 CLMA_249_306/CLK                                                          r       adc_transform2/w_data[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     174.114                          
 clock uncertainty                                      -0.150     173.964                          

 Setup time                                             -0.226     173.738                          

 Data required time                                                173.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.738                          
 Data arrival time                                                 172.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : data_judge/state[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : adc_transform2/w_data[4]/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     167.778         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     167.946 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     168.566         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.287     168.853 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.455     169.308         ntR14036         
 CLMS_159_247/CLK                                                          r       data_judge/state[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_247/Q1                   tco                   0.203     169.511 r       data_judge/state[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=28)       0.680     170.191         data_judge/state [2]
 CLMS_189_235/CR0                  td                    0.329     170.520 r       data_judge/N71/gateop_LUT6DL5_perm/L5
                                   net (fanout=3)        0.420     170.940         data_judge/N57   
 CLMS_201_229/CR3                  td                    0.397     171.337 f       adc_transform2/N13.lt_3/gateop_l6l5_perm/L5
                                   net (fanout=6)        0.441     171.778         _N3              
 CLMS_201_259/Y1                   td                    0.074     171.852 r       adc_transform2/wr_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=12)       0.949     172.801         adc_transform2/N52
 CLMA_249_306/CE                                                           r       adc_transform2/w_data[4]/opit_0_inv/CE

 Data arrival time                                                 172.801         Logic Levels: 3  
                                                                                   Logic: 1.003ns(28.715%), Route: 2.490ns(71.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     172.823         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     172.966 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     173.481         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245     173.726 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.388     174.114         ntR14034         
 CLMA_249_306/CLK                                                          r       adc_transform2/w_data[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     174.114                          
 clock uncertainty                                      -0.150     173.964                          

 Setup time                                             -0.226     173.738                          

 Data required time                                                173.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.738                          
 Data arrival time                                                 172.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : data_judge/state[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : adc_transform2/w_data[5]/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     167.778         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     167.946 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     168.566         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.287     168.853 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.455     169.308         ntR14036         
 CLMS_159_247/CLK                                                          r       data_judge/state[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_247/Q1                   tco                   0.203     169.511 r       data_judge/state[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=28)       0.680     170.191         data_judge/state [2]
 CLMS_189_235/CR0                  td                    0.329     170.520 r       data_judge/N71/gateop_LUT6DL5_perm/L5
                                   net (fanout=3)        0.420     170.940         data_judge/N57   
 CLMS_201_229/CR3                  td                    0.397     171.337 f       adc_transform2/N13.lt_3/gateop_l6l5_perm/L5
                                   net (fanout=6)        0.441     171.778         _N3              
 CLMS_201_259/Y1                   td                    0.074     171.852 r       adc_transform2/wr_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=12)       0.949     172.801         adc_transform2/N52
 CLMA_249_306/CE                                                           r       adc_transform2/w_data[5]/opit_0_inv/CE

 Data arrival time                                                 172.801         Logic Levels: 3  
                                                                                   Logic: 1.003ns(28.715%), Route: 2.490ns(71.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     172.823         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     172.966 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     173.481         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.245     173.726 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.388     174.114         ntR14034         
 CLMA_249_306/CLK                                                          r       adc_transform2/w_data[5]/opit_0_inv/CLK
 clock pessimism                                         0.000     174.114                          
 clock uncertainty                                      -0.150     173.964                          

 Setup time                                             -0.226     173.738                          

 Data required time                                                173.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.738                          
 Data arrival time                                                 172.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.937                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform2/rd_en/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.619
  Launch Clock Delay      :  2.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.376       2.227         ntR14039         
 CLMA_219_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMA_219_348/CR1                  tco                   0.174       2.401 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=18)       0.375       2.776         adc_transform2/empty
 CLMS_207_331/Y0                   td                    0.071       2.847 f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.317       3.164         adc_transform2/N47
 CLMS_207_331/CE                                                           f       adc_transform2/rd_en/opit_0_inv/CE

 Data arrival time                                                   3.164         Logic Levels: 1  
                                                                                   Logic: 0.245ns(26.147%), Route: 0.692ns(73.853%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.882         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=27)       0.450       2.619         ntR14035         
 CLMS_207_331/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK
 clock pessimism                                         0.000       2.619                          
 clock uncertainty                                       0.150       2.769                          

 Hold time                                              -0.064       2.705                          

 Data required time                                                  2.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.705                          
 Data arrival time                                                   3.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform2/w_flag/opit_0_inv_L5Q_perm/CE
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.619
  Launch Clock Delay      :  2.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.376       2.227         ntR14039         
 CLMA_219_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMA_219_348/CR1                  tco                   0.174       2.401 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=18)       0.375       2.776         adc_transform2/empty
 CLMS_207_331/Y0                   td                    0.071       2.847 f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.317       3.164         adc_transform2/N47
 CLMS_207_331/CE                                                           f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.164         Logic Levels: 1  
                                                                                   Logic: 0.245ns(26.147%), Route: 0.692ns(73.853%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.882         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=27)       0.450       2.619         ntR14035         
 CLMS_207_331/CLK                                                          r       adc_transform2/w_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.619                          
 clock uncertainty                                       0.150       2.769                          

 Hold time                                              -0.064       2.705                          

 Data required time                                                  2.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.705                          
 Data arrival time                                                   3.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/min[9]/opit_0/CLK
Endpoint    : fre_duty_measure2/all_timer[30]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.625
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530       1.621         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.245       1.866 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.368       2.234         ntR14036         
 CLMS_201_193/CLK                                                          r       Vpp_measure2/min[9]/opit_0/CLK

 CLMS_201_193/Q2                   tco                   0.158       2.392 f       Vpp_measure2/min[9]/opit_0/Q
                                   net (fanout=4)        0.157       2.549         Vmin2[9]         
 CLMA_201_198/Y1                   td                    0.078       2.627 f       N30_10/gateop_perm/Y
                                   net (fanout=1)        0.165       2.792         N30[9]           
 CLMS_201_211/CR1                  td                    0.232       3.024 f       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.278       3.302         _N1              
 CLMA_189_180/A4                                                           f       fre_duty_measure2/all_timer[30]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   3.302         Logic Levels: 2  
                                                                                   Logic: 0.468ns(43.820%), Route: 0.600ns(56.180%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.438       2.625         ntR14032         
 CLMA_189_180/CLK                                                          r       fre_duty_measure2/all_timer[30]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000       2.625                          
 clock uncertainty                                       0.150       2.775                          

 Hold time                                              -0.030       2.745                          

 Data required time                                                  2.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.745                          
 Data arrival time                                                   3.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N341_m1/gopapm/CLK
Endpoint    : wave1_judge/root2/N379_m3/gopapm/X[16]
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.237
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=3982)     0.476       2.663         ntR14037         
 APM_71_1194/CLK_0                                                         r       wave1_judge/root2/N341_m1/gopapm/CLK

 APM_71_1194/P_0[40]               tco                   1.610       4.273 f       wave1_judge/root2/N341_m1/gopapm/P[40]
                                   net (fanout=2)        5.162       9.435         wave1_judge/root2/_N1448
 CLMA_75_318/CR2                   td                    0.220       9.655 r       wave1_judge/root2/Q_q[16][17]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=1)        4.383      14.038         wave1_judge/root2/_N1490
 APM_71_948/P_1[29]                td                    1.435      15.473 r       wave1_judge/root2/N341_m3/gopapm/P[29]
                                   net (fanout=2)        5.827      21.300         wave1_judge/root2/_N1529
 CLMA_75_330/Y2                    td                    0.164      21.464 r       wave1_judge/root2/N341_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.578      22.042         wave1_judge/root2/N341 [47]
 CLMA_63_330/Y3                    td                    0.299      22.341 r       wave1_judge/root2/Q_q[16][16]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        1.284      23.625         wave1_judge/root2/N1085 [16]
 APM_71_426/X_0[16]                                                        r       wave1_judge/root2/N379_m3/gopapm/X[16]

 Data arrival time                                                  23.625         Logic Levels: 4  
                                                                                   Logic: 3.728ns(17.785%), Route: 17.234ns(82.215%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.386     168.903         ntR14040         
 APM_71_426/CLK_0                                                          r       wave1_judge/root2/N379_m3/gopapm/CLK
 clock pessimism                                         0.189     169.092                          
 clock uncertainty                                      -0.150     168.942                          

 Setup time                                             -0.446     168.496                          

 Data required time                                                168.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.496                          
 Data arrival time                                                  23.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       144.871                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N341_m1/gopapm/CLK
Endpoint    : wave1_judge/root2/N379_m1/gopapm/X[16]
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.257
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=3982)     0.476       2.663         ntR14037         
 APM_71_1194/CLK_0                                                         r       wave1_judge/root2/N341_m1/gopapm/CLK

 APM_71_1194/P_0[40]               tco                   1.610       4.273 f       wave1_judge/root2/N341_m1/gopapm/P[40]
                                   net (fanout=2)        5.162       9.435         wave1_judge/root2/_N1448
 CLMA_75_318/CR2                   td                    0.220       9.655 r       wave1_judge/root2/Q_q[16][17]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=1)        4.383      14.038         wave1_judge/root2/_N1490
 APM_71_948/P_1[29]                td                    1.435      15.473 r       wave1_judge/root2/N341_m3/gopapm/P[29]
                                   net (fanout=2)        5.827      21.300         wave1_judge/root2/_N1529
 CLMA_75_330/Y2                    td                    0.164      21.464 r       wave1_judge/root2/N341_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.578      22.042         wave1_judge/root2/N341 [47]
 CLMA_63_330/Y3                    td                    0.299      22.341 r       wave1_judge/root2/Q_q[16][16]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.486      22.827         wave1_judge/root2/N1085 [16]
 APM_71_306/X_0[16]                                                        r       wave1_judge/root2/N379_m1/gopapm/X[16]

 Data arrival time                                                  22.827         Logic Levels: 4  
                                                                                   Logic: 3.728ns(18.488%), Route: 16.436ns(81.512%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.406     168.923         ntR14040         
 APM_71_306/CLK_0                                                          r       wave1_judge/root2/N379_m1/gopapm/CLK
 clock pessimism                                         0.189     169.112                          
 clock uncertainty                                      -0.150     168.962                          

 Setup time                                             -0.446     168.516                          

 Data required time                                                168.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.516                          
 Data arrival time                                                  22.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       145.689                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N341_m1/gopapm/CLK
Endpoint    : wave1_judge/root2/N342.lt_23/gateop_perm/I2
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=3982)     0.476       2.663         ntR14037         
 APM_71_1194/CLK_0                                                         r       wave1_judge/root2/N341_m1/gopapm/CLK

 APM_71_1194/P_0[40]               tco                   1.610       4.273 f       wave1_judge/root2/N341_m1/gopapm/P[40]
                                   net (fanout=2)        5.162       9.435         wave1_judge/root2/_N1448
 CLMA_75_318/CR2                   td                    0.220       9.655 r       wave1_judge/root2/Q_q[16][17]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=1)        4.383      14.038         wave1_judge/root2/_N1490
 APM_71_948/P_1[29]                td                    1.435      15.473 r       wave1_judge/root2/N341_m3/gopapm/P[29]
                                   net (fanout=2)        5.827      21.300         wave1_judge/root2/_N1529
 CLMA_75_330/Y2                    td                    0.164      21.464 r       wave1_judge/root2/N341_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.578      22.042         wave1_judge/root2/N341 [47]
 CLMA_63_330/C2                                                            r       wave1_judge/root2/N342.lt_23/gateop_perm/I2

 Data arrival time                                                  22.042         Logic Levels: 3  
                                                                                   Logic: 3.429ns(17.694%), Route: 15.950ns(82.306%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.404     168.921         ntR14040         
 CLMA_63_330/CLK                                                           r       wave1_judge/root2/Q_q[16][16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189     169.110                          
 clock uncertainty                                      -0.150     168.960                          

 Setup time                                             -0.338     168.622                          

 Data required time                                                168.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.622                          
 Data arrival time                                                  22.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       146.580                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.613
  Launch Clock Delay      :  2.225
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.374       2.225         ntR14039         
 CLMA_219_541/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_219_541/CR1                  tco                   0.174       2.399 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.260       2.659         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2]
 CLMS_225_541/M0                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   2.659         Logic Levels: 0  
                                                                                   Logic: 0.174ns(40.092%), Route: 0.260ns(59.908%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.444       2.613         ntR14039         
 CLMS_225_541/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.318       2.295                          
 clock uncertainty                                       0.000       2.295                          

 Hold time                                               0.228       2.523                          

 Data required time                                                  2.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.523                          
 Data arrival time                                                   2.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/WADDR[0]
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  2.236
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.385       2.236         ntR14040         
 CLMS_207_601/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_207_601/Q2                   tco                   0.158       2.394 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=38)       0.242       2.636         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_last_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]
 CLMS_201_595/D0                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/WADDR[0]

 Data arrival time                                                   2.636         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.500%), Route: 0.242ns(60.500%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.455       2.624         ntR14040         
 CLMS_201_595/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_raddr_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.359       2.265                          
 clock uncertainty                                       0.000       2.265                          

 Hold time                                               0.228       2.493                          

 Data required time                                                  2.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.493                          
 Data arrival time                                                   2.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0_inv_32X2DL6QL5Q/WADDR[1]
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.625
  Launch Clock Delay      :  2.237
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.386       2.237         ntR14040         
 CLMS_201_601/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]/opit_0_inv_L6QL5_perm/CLK

 CLMS_201_601/Q2                   tco                   0.158       2.395 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=59)       0.246       2.641         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]
 CLMS_207_607/D1                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0_inv_32X2DL6QL5Q/WADDR[1]

 Data arrival time                                                   2.641         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.109%), Route: 0.246ns(60.891%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.456       2.625         ntR14040         
 CLMS_207_607/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[11]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.359       2.266                          
 clock uncertainty                                       0.000       2.266                          

 Hold time                                               0.228       2.494                          

 Data required time                                                  2.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.494                          
 Data arrival time                                                   2.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.619
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112     829.237         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168     829.405 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602     830.007         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287     830.294 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=27)       0.450     830.744         ntR14035         
 CLMS_207_331/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK

 CLMS_207_331/Q0                   tco                   0.203     830.947 r       adc_transform2/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.755     832.702         adc_transform2/rd_en
 CLMA_219_343/COUT                 td                    0.348     833.050 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     833.050         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128506
 CLMA_219_349/Y0                   td                    0.068     833.118 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.434     833.552         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [5]
 CLMS_207_343/Y1                   td                    0.096     833.648 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.403     834.051         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [5]
 CLMA_219_342/COUT                 td                    0.302     834.353 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     834.353         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.co [6]
 CLMA_219_348/CIN                                                          f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN

 Data arrival time                                                 834.353         Logic Levels: 4  
                                                                                   Logic: 1.017ns(28.180%), Route: 2.592ns(71.820%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     834.278         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     834.421 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     834.936         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245     835.181 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.376     835.557         ntR14039         
 CLMA_219_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     835.557                          
 clock uncertainty                                      -0.150     835.407                          

 Setup time                                             -0.105     835.302                          

 Data required time                                                835.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.302                          
 Data arrival time                                                 834.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.949                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I2
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  2.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112     829.237         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168     829.405 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620     830.025         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.287     830.312 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.449     830.761         ntR14032         
 CLMS_189_241/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMS_189_241/Q0                   tco                   0.203     830.964 r       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.665     832.629         adc_transform1/rd_en
 CLMS_171_229/COUT                 td                    0.348     832.977 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     832.977         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128476
 CLMS_171_235/Y3                   td                    0.214     833.191 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.577     833.768         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [8]
 CLMA_177_247/Y0                   td                    0.096     833.864 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.250     834.114         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_177_235/A2                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I2

 Data arrival time                                                 834.114         Logic Levels: 3  
                                                                                   Logic: 0.861ns(25.678%), Route: 2.492ns(74.322%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     834.278         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     834.421 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     834.951         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.245     835.196 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.380     835.576         ntR14036         
 CLMA_177_235/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     835.576                          
 clock uncertainty                                      -0.150     835.426                          

 Setup time                                             -0.301     835.125                          

 Data required time                                                835.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.125                          
 Data arrival time                                                 834.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.011                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I2
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  2.636
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112     829.237         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168     829.405 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620     830.025         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.287     830.312 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.449     830.761         ntR14032         
 CLMS_189_241/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMS_189_241/Q0                   tco                   0.203     830.964 r       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.665     832.629         adc_transform1/rd_en
 CLMS_171_229/COUT                 td                    0.348     832.977 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     832.977         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128476
 CLMS_171_235/COUT                 td                    0.085     833.062 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     833.062         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128480
 CLMS_171_241/Y2                   td                    0.149     833.211 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=1)        0.396     833.607         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [11]
 CLMA_165_247/Y0                   td                    0.096     833.703 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.436     834.139         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [11]
 CLMA_177_235/B2                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I2

 Data arrival time                                                 834.139         Logic Levels: 4  
                                                                                   Logic: 0.881ns(26.081%), Route: 2.497ns(73.919%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     834.278         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     834.421 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     834.951         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.245     835.196 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.380     835.576         ntR14036         
 CLMA_177_235/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     835.576                          
 clock uncertainty                                      -0.150     835.426                          

 Setup time                                             -0.268     835.158                          

 Data required time                                                835.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.158                          
 Data arrival time                                                 834.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.019                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : threshold_warning/led[2]/opit_0_inv/D
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     500.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     501.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530     501.621         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.245     501.866 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.385     502.251         ntR14032         
 CLMA_207_294/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_207_294/Q0                   tco                   0.158     502.409 f       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.252     502.661         fre1[24]         
 CLMS_189_295/CR3                  td                    0.220     502.881 f       threshold_warning/N42.lt_11/gateop_l6l5/L5
                                   net (fanout=3)        0.337     503.218         _N8              
 CLMA_189_294/M0                                                           f       threshold_warning/led[2]/opit_0_inv/D

 Data arrival time                                                 503.218         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.090%), Route: 0.589ns(60.910%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     501.110         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     501.278 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     501.898         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.287     502.185 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.458     502.643         ntR14036         
 CLMA_189_294/CLK                                                          r       threshold_warning/led[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     502.643                          
 clock uncertainty                                       0.150     502.793                          

 Hold time                                              -0.049     502.744                          

 Data required time                                                502.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.744                          
 Data arrival time                                                 503.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CEB[0]
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.629
  Launch Clock Delay      :  2.245
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     500.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     501.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530     501.621         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.245     501.866 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.379     502.245         ntR14032         
 CLMS_189_241/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMS_189_241/Q0                   tco                   0.158     502.403 f       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       0.853     503.256         adc_transform1/rd_en
 DRM_256_186/CEB[0]                                                        f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CEB[0]

 Data arrival time                                                 503.256         Logic Levels: 0  
                                                                                   Logic: 0.158ns(15.628%), Route: 0.853ns(84.372%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     501.110         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     501.278 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     501.898         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.287     502.185 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=416)      0.442     502.627         ntR14038         
 DRM_256_186/CLKB[0]                                                       r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                         0.000     502.627                          
 clock uncertainty                                       0.150     502.777                          

 Hold time                                              -0.012     502.765                          

 Data required time                                                502.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.765                          
 Data arrival time                                                 503.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.491                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[15]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : esp8266/tx_data[7]/opit_0_inv_L6Q_perm/I2
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.627
  Launch Clock Delay      :  2.244
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     500.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     501.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530     501.621         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.245     501.866 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.378     502.244         ntR14032         
 CLMA_195_241/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[15]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_195_241/CR3                  tco                   0.172     502.416 f       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[15]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.158     502.574         fre1[15]         
 CLMA_195_234/Y2                   td                    0.143     502.717 f       esp8266/N2835_and[7]_25/LUT6_inst_perm/L6
                                   net (fanout=1)        0.087     502.804         esp8266/_N183233 
 CLMA_195_234/Y1                   td                    0.118     502.922 f       esp8266/N2835_and[7]_35/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270     503.192         esp8266/_N183243 
 CLMA_207_210/A2                                                           f       esp8266/tx_data[7]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                 503.192         Logic Levels: 2  
                                                                                   Logic: 0.433ns(45.675%), Route: 0.515ns(54.325%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     501.110         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     501.278 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     501.898         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.287     502.185 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.440     502.625         ntR14036         
 CLMA_207_210/CLK                                                          r       esp8266/tx_data[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000     502.625                          
 clock uncertainty                                       0.150     502.775                          

 Hold time                                              -0.093     502.682                          

 Data required time                                                502.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.682                          
 Data arrival time                                                 503.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.432       3.544         ntR13714         
 CLMA_243_756/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_756/Q0                   tco                   0.203       3.747 r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.565       4.312         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_231_756/B3                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   4.312         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.432%), Route: 0.565ns(73.568%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.459      26.459         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.602 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      27.117         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      27.362 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.354      27.716         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.750      28.466                          
 clock uncertainty                                      -0.050      28.416                          

 Setup time                                             -0.162      28.254                          

 Data required time                                                 28.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.254                          
 Data arrival time                                                   4.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.432       3.544         ntR13714         
 CLMA_243_756/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_243_756/Q3                   tco                   0.203       3.747 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.441       4.188         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_231_756/D2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   4.188         Logic Levels: 0  
                                                                                   Logic: 0.203ns(31.522%), Route: 0.441ns(68.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.459      26.459         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.602 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      27.117         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      27.362 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.354      27.716         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.750      28.466                          
 clock uncertainty                                      -0.050      28.416                          

 Setup time                                             -0.233      28.183                          

 Data required time                                                 28.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.183                          
 Data arrival time                                                   4.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.432       3.544         ntR13714         
 CLMA_243_756/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_243_756/CR2                  tco                   0.249       3.793 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.442       4.235         u_CORES/u_jtag_hub/shift_data [4]
 CLMA_231_756/A3                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   4.235         Logic Levels: 0  
                                                                                   Logic: 0.249ns(36.035%), Route: 0.442ns(63.965%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.459      26.459         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.602 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      27.117         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      27.362 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.354      27.716         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.750      28.466                          
 clock uncertainty                                      -0.050      28.416                          

 Setup time                                             -0.166      28.250                          

 Data required time                                                 28.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.250                          
 Data arrival time                                                   4.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[13]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.718  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.195
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  -0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.548       1.548         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.691 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.206         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.245       2.451 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.365       2.816         ntR13718         
 CLMS_225_487/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK

 CLMS_225_487/Q1                   tco                   0.158       2.974 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.925       3.899         u_CORES/u_debug_core_0/ram_radr [10]
 DRM_298_426/ADB0[13]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[13]

 Data arrival time                                                   3.899         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.589%), Route: 0.925ns(85.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.600       3.712         ntR13718         
 CLMS_291_433/CR0                  td                    0.220       3.932 r       CLKROUTE_1432/CR 
                                   net (fanout=1)        0.263       4.195         ntR13726         
 DRM_298_426/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.661       3.534                          
 clock uncertainty                                       0.000       3.534                          

 Hold time                                               0.071       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[8]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.195
  Launch Clock Delay      :  2.815
  Clock Pessimism Removal :  -0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.548       1.548         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.691 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.206         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.245       2.451 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.364       2.815         ntR13718         
 CLMS_225_481/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK

 CLMS_225_481/Q0                   tco                   0.158       2.973 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.933       3.906         u_CORES/u_debug_core_0/ram_radr [5]
 DRM_298_426/ADB0[8]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[8]

 Data arrival time                                                   3.906         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.482%), Route: 0.933ns(85.518%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.600       3.712         ntR13718         
 CLMS_291_433/CR0                  td                    0.220       3.932 r       CLKROUTE_1432/CR 
                                   net (fanout=1)        0.263       4.195         ntR13726         
 DRM_298_426/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.661       3.534                          
 clock uncertainty                                       0.000       3.534                          

 Hold time                                               0.071       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                   3.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[12]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.718  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.195
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  -0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.548       1.548         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.691 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.206         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.245       2.451 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.365       2.816         ntR13718         
 CLMS_225_487/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK

 CLMS_225_487/Q0                   tco                   0.158       2.974 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.935       3.909         u_CORES/u_debug_core_0/ram_radr [9]
 DRM_298_426/ADB0[12]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[12]

 Data arrival time                                                   3.909         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.456%), Route: 0.935ns(85.544%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.600       3.712         ntR13718         
 CLMS_291_433/CR0                  td                    0.220       3.932 r       CLKROUTE_1432/CR 
                                   net (fanout=1)        0.263       4.195         ntR13726         
 DRM_298_426/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.661       3.534                          
 clock uncertainty                                       0.000       3.534                          

 Hold time                                               0.071       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                   3.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.816
  Launch Clock Delay      :  1.350
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.350      26.350         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_769/Q3                   tco                   0.203      26.553 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.605      27.158         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_243_751/Y2                   td                    0.229      27.387 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.580      27.967         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_726/Y3                   td                    0.096      28.063 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/LUT6_inst_perm/L6
                                   net (fanout=5)        1.824      29.887         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_225_475/CECO                 td                    0.136      30.023 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      30.023         ntR135           
 CLMS_225_481/CECO                 td                    0.136      30.159 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=3)        0.000      30.159         ntR134           
 CLMS_225_487/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  30.159         Logic Levels: 4  
                                                                                   Logic: 0.800ns(21.003%), Route: 3.009ns(78.997%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.548      51.548         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.691 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      52.206         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.245      52.451 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.365      52.816         ntR13718         
 CLMS_225_487/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.816                          
 clock uncertainty                                      -0.050      52.766                          

 Setup time                                             -0.226      52.540                          

 Data required time                                                 52.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.540                          
 Data arrival time                                                  30.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.466  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.816
  Launch Clock Delay      :  1.350
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.350      26.350         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_769/Q3                   tco                   0.203      26.553 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.605      27.158         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_243_751/Y2                   td                    0.229      27.387 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.459      27.846         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_727/Y3                   td                    0.074      27.920 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=11)       1.985      29.905         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMS_225_475/COUT                 td                    0.285      30.190 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      30.190         u_CORES/u_debug_core_0/u_rd_addr_gen/_N110
 CLMS_225_481/COUT                 td                    0.078      30.268 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      30.268         u_CORES/u_debug_core_0/u_rd_addr_gen/_N114
 CLMS_225_487/CIN                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  30.268         Logic Levels: 4  
                                                                                   Logic: 0.869ns(22.180%), Route: 3.049ns(77.820%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.548      51.548         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.691 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      52.206         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.245      52.451 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.365      52.816         ntR13718         
 CLMS_225_487/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.816                          
 clock uncertainty                                      -0.050      52.766                          

 Setup time                                             -0.111      52.655                          

 Data required time                                                 52.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.655                          
 Data arrival time                                                  30.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.465  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.815
  Launch Clock Delay      :  1.350
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.350      26.350         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_769/Q3                   tco                   0.203      26.553 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.605      27.158         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_243_751/Y2                   td                    0.229      27.387 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.459      27.846         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_727/Y3                   td                    0.074      27.920 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=11)       1.985      29.905         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMS_225_475/COUT                 td                    0.285      30.190 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      30.190         u_CORES/u_debug_core_0/u_rd_addr_gen/_N110
 CLMS_225_481/CIN                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  30.190         Logic Levels: 3  
                                                                                   Logic: 0.791ns(20.599%), Route: 3.049ns(79.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.548      51.548         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.691 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      52.206         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.245      52.451 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.364      52.815         ntR13718         
 CLMS_225_481/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.815                          
 clock uncertainty                                      -0.050      52.765                          

 Setup time                                             -0.082      52.683                          

 Data required time                                                 52.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.683                          
 Data arrival time                                                  30.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.802
  Launch Clock Delay      :  0.959
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.959      25.959         u_CORES/capt_o   
 CLMS_243_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_243_751/Q1                   tco                   0.158      26.117 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=13)       0.266      26.383         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_243_738/Y2                   td                    0.071      26.454 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.261      26.715         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_249_720/C3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.715         Logic Levels: 1  
                                                                                   Logic: 0.229ns(30.291%), Route: 0.527ns(69.709%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.582       3.694         ntR13714         
 CLMS_243_781/CR0                  td                    0.220       3.914 r       CLKROUTE_1431/CR 
                                   net (fanout=2)        0.888       4.802         ntR13729         
 CLMA_249_720/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.802                          
 clock uncertainty                                       0.050       4.852                          

 Hold time                                              -0.047       4.805                          

 Data required time                                                  4.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.805                          
 Data arrival time                                                  26.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.843  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.802
  Launch Clock Delay      :  0.959
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.959      25.959         u_CORES/capt_o   
 CLMS_243_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_243_751/Q1                   tco                   0.158      26.117 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=13)       0.266      26.383         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_243_738/Y2                   td                    0.071      26.454 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.332      26.786         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_249_720/D3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.786         Logic Levels: 1  
                                                                                   Logic: 0.229ns(27.690%), Route: 0.598ns(72.310%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.582       3.694         ntR13714         
 CLMS_243_781/CR0                  td                    0.220       3.914 r       CLKROUTE_1431/CR 
                                   net (fanout=2)        0.888       4.802         ntR13729         
 CLMA_249_720/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.802                          
 clock uncertainty                                       0.050       4.852                          

 Hold time                                              -0.043       4.809                          

 Data required time                                                  4.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.809                          
 Data arrival time                                                  26.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.711  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  0.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.833      25.833         u_CORES/capt_o   
 CLMA_231_750/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_231_750/Q0                   tco                   0.158      25.991 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.159      26.150         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_231_744/B3                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.150         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.842%), Route: 0.159ns(50.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.055       2.055         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.223 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.825         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.112 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.432       3.544         ntR13714         
 CLMA_231_744/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.544                          
 clock uncertainty                                       0.050       3.594                          

 Hold time                                              -0.043       3.551                          

 Data required time                                                  3.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.551                          
 Data arrival time                                                  26.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.008
  Launch Clock Delay      :  3.533
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.054      77.054         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      77.222 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602      77.824         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287      78.111 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.422      78.533         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/CR1                  tco                   0.230      78.763 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.878      79.641         u_CORES/id_o [1] 
 CLMS_243_769/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  79.641         Logic Levels: 0  
                                                                                   Logic: 0.230ns(20.758%), Route: 0.878ns(79.242%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.008     126.008         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.008                          
 clock uncertainty                                      -0.050     125.958                          

 Setup time                                             -0.136     125.822                          

 Data required time                                                125.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.822                          
 Data arrival time                                                  79.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.959
  Launch Clock Delay      :  3.533
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.054      77.054         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      77.222 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602      77.824         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287      78.111 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.422      78.533         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_756/Q3                   tco                   0.204      78.737 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.631      79.368         u_CORES/conf_sel [0]
 CLMS_243_751/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  79.368         Logic Levels: 0  
                                                                                   Logic: 0.204ns(24.431%), Route: 0.631ns(75.569%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.959     125.959         u_CORES/capt_o   
 CLMS_243_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     125.959                          
 clock uncertainty                                      -0.050     125.909                          

 Setup time                                             -0.136     125.773                          

 Data required time                                                125.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.773                          
 Data arrival time                                                  79.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.700  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.833
  Launch Clock Delay      :  3.533
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.054      77.054         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      77.222 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602      77.824         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287      78.111 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.422      78.533         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_756/Q3                   tco                   0.204      78.737 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.391      79.128         u_CORES/conf_sel [0]
 CLMA_231_750/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.128         Logic Levels: 0  
                                                                                   Logic: 0.204ns(34.286%), Route: 0.391ns(65.714%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.833     125.833         u_CORES/capt_o   
 CLMA_231_750/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.833                          
 clock uncertainty                                      -0.050     125.783                          

 Setup time                                             -0.226     125.557                          

 Data required time                                                125.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.557                          
 Data arrival time                                                  79.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.350
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.459     126.459         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.602 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     127.117         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245     127.362 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.354     127.716         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/Q1                   tco                   0.159     127.875 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.270     128.145         u_CORES/id_o [2] 
 CLMA_243_768/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.145         Logic Levels: 0  
                                                                                   Logic: 0.159ns(37.063%), Route: 0.270ns(62.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.350     126.350         u_CORES/capt_o   
 CLMA_243_768/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.350                          
 clock uncertainty                                       0.050     126.400                          

 Hold time                                               0.043     126.443                          

 Data required time                                                126.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.443                          
 Data arrival time                                                 128.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.350
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.459     126.459         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.602 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     127.117         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245     127.362 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.354     127.716         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/Q0                   tco                   0.159     127.875 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.340     128.215         u_CORES/id_o [4] 
 CLMS_243_769/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.215         Logic Levels: 0  
                                                                                   Logic: 0.159ns(31.864%), Route: 0.340ns(68.136%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.350     126.350         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.350                          
 clock uncertainty                                       0.050     126.400                          

 Hold time                                               0.043     126.443                          

 Data required time                                                126.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.443                          
 Data arrival time                                                 128.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.350
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.459     126.459         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.602 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     127.117         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245     127.362 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.354     127.716         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/Q0                   tco                   0.159     127.875 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.265     128.140         u_CORES/id_o [4] 
 CLMA_243_768/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.140         Logic Levels: 0  
                                                                                   Logic: 0.159ns(37.500%), Route: 0.265ns(62.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.350     126.350         u_CORES/capt_o   
 CLMA_243_768/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.350                          
 clock uncertainty                                       0.050     126.400                          

 Hold time                                              -0.049     126.351                          

 Data required time                                                126.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.351                          
 Data arrival time                                                 128.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl/RS
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.610
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.441       2.610         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.249       2.859 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      2.480       5.339         u_CORES/u_debug_core_0/resetn
 CLMA_231_691/RSCO                 td                    0.089       5.428 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.428         ntR5616          
 CLMA_231_697/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl/RS

 Data arrival time                                                   5.428         Logic Levels: 1  
                                                                                   Logic: 0.338ns(11.994%), Route: 2.480ns(88.006%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_534/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=2108)     0.370     168.887         ntR14043         
 CLMA_231_697/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl/CLK
 clock pessimism                                         0.189     169.076                          
 clock uncertainty                                      -0.150     168.926                          

 Recovery time                                          -0.125     168.801                          

 Data required time                                                168.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.801                          
 Data arrival time                                                   5.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/RS
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.610
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.441       2.610         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.249       2.859 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      2.480       5.339         u_CORES/u_debug_core_0/resetn
 CLMA_231_691/RSCO                 td                    0.089       5.428 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.428         ntR5616          
 CLMA_231_697/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/RS

 Data arrival time                                                   5.428         Logic Levels: 1  
                                                                                   Logic: 0.338ns(11.994%), Route: 2.480ns(88.006%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_534/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=2108)     0.370     168.887         ntR14043         
 CLMA_231_697/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/CLK
 clock pessimism                                         0.189     169.076                          
 clock uncertainty                                      -0.150     168.926                          

 Recovery time                                          -0.125     168.801                          

 Data required time                                                168.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.801                          
 Data arrival time                                                   5.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  2.610
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.441       2.610         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.249       2.859 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      2.480       5.339         u_CORES/u_debug_core_0/resetn
 CLMA_231_691/RSCO                 td                    0.089       5.428 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.428         ntR5616          
 CLMA_231_697/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS

 Data arrival time                                                   5.428         Logic Levels: 1  
                                                                                   Logic: 0.338ns(11.994%), Route: 2.480ns(88.006%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_534/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=2108)     0.370     168.887         ntR14043         
 CLMA_231_697/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK
 clock pessimism                                         0.189     169.076                          
 clock uncertainty                                      -0.150     168.926                          

 Recovery time                                          -0.125     168.801                          

 Data required time                                                168.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.801                          
 Data arrival time                                                   5.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.223
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.372       2.223         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.173       2.396 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      0.565       2.961         u_CORES/u_debug_core_0/resetn
 CLMS_243_475/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.961         Logic Levels: 0  
                                                                                   Logic: 0.173ns(23.442%), Route: 0.565ns(76.558%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.436       2.605         ntR14039         
 CLMS_243_475/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.330       2.275                          
 clock uncertainty                                       0.000       2.275                          

 Removal time                                           -0.064       2.211                          

 Data required time                                                  2.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.211                          
 Data arrival time                                                   2.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.602
  Launch Clock Delay      :  2.223
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.372       2.223         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.173       2.396 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      0.578       2.974         u_CORES/u_debug_core_0/resetn
 CLMA_219_480/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.974         Logic Levels: 0  
                                                                                   Logic: 0.173ns(23.036%), Route: 0.578ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.433       2.602         ntR14039         
 CLMA_219_480/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.318       2.284                          
 clock uncertainty                                       0.000       2.284                          

 Removal time                                           -0.064       2.220                          

 Data required time                                                  2.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.220                          
 Data arrival time                                                   2.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.602
  Launch Clock Delay      :  2.223
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.372       2.223         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.173       2.396 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      0.578       2.974         u_CORES/u_debug_core_0/resetn
 CLMA_219_480/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.974         Logic Levels: 0  
                                                                                   Logic: 0.173ns(23.036%), Route: 0.578ns(76.964%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.433       2.602         ntR14039         
 CLMA_219_480/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.318       2.284                          
 clock uncertainty                                       0.000       2.284                          

 Removal time                                           -0.064       2.220                          

 Data required time                                                  2.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.220                          
 Data arrival time                                                   2.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/root1/N417_m1/gopapm/RST_X
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.756       0.892 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.892         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.105       0.997 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     3.125       4.122         nt_rst           
 CLMA_21_331/CR0                   td                    0.326       4.448 r       display_HMI/uart_rx/N159_23/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      6.408      10.856         Vpp_measure1/N0  
 APM_71_1194/RST_X_1                                                       r       wave2_judge/root1/N417_m1/gopapm/RST_X

 Data arrival time                                                  10.856         Logic Levels: 3  
                                                                                   Logic: 1.187ns(10.934%), Route: 9.669ns(89.066%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/root1/N417_m1/gopapm/RST_Y
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.756       0.892 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.892         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.105       0.997 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     3.125       4.122         nt_rst           
 CLMA_21_331/CR0                   td                    0.326       4.448 r       display_HMI/uart_rx/N159_23/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      6.408      10.856         Vpp_measure1/N0  
 APM_71_1194/RST_Y_1                                                       r       wave2_judge/root1/N417_m1/gopapm/RST_Y

 Data arrival time                                                  10.856         Logic Levels: 3  
                                                                                   Logic: 1.187ns(10.934%), Route: 9.669ns(89.066%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root2/N341_m1/gopapm/RST_X
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.756       0.892 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.892         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.105       0.997 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     3.125       4.122         nt_rst           
 CLMA_21_331/CR0                   td                    0.326       4.448 r       display_HMI/uart_rx/N159_23/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      6.159      10.607         Vpp_measure1/N0  
 APM_71_1194/RST_X_0                                                       r       wave1_judge/root2/N341_m1/gopapm/RST_X

 Data arrival time                                                  10.607         Logic Levels: 3  
                                                                                   Logic: 1.187ns(11.191%), Route: 9.420ns(88.809%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     0.310       1.183         nt_rst           
 CLMA_21_1003/RS                                                           f       wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.183         Logic Levels: 2  
                                                                                   Logic: 0.737ns(62.299%), Route: 0.446ns(37.701%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     0.310       1.183         nt_rst           
 CLMA_21_1003/RS                                                           f       wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.183         Logic Levels: 2  
                                                                                   Logic: 0.737ns(62.299%), Route: 0.446ns(37.701%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[22]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     0.310       1.183         nt_rst           
 CLMA_21_1003/RS                                                           f       wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[22]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.183         Logic Levels: 2  
                                                                                   Logic: 0.737ns(62.299%), Route: 0.446ns(37.701%)
====================================================================================================

{clk_64M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.852       7.812           0.960           High Pulse Width  DRM_256_186/CLKA[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 6.852       7.812           0.960           High Pulse Width  DRM_256_336/CLKA[0]     adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 6.853       7.813           0.960           Low Pulse Width   DRM_256_186/CLKA[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{clk_6M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 82.373      83.333          0.960           High Pulse Width  DRM_256_186/CLKB[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 82.373      83.333          0.960           Low Pulse Width   DRM_256_186/CLKB[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 82.373      83.333          0.960           Low Pulse Width   DRM_256_336/CLKB[0]     adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           High Pulse Width  DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           High Pulse Width  DRM_298_492/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_231_750/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_231_750/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMS_243_769/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fre_duty_measure2/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure2/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.517
  Launch Clock Delay      :  1.803
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.302       1.803         ntR14033         
 APM_281_90/CLK_1                                                          r       fre_duty_measure2/N45_m1/gopapm/CLK

 APM_281_90/P_1[25]                tco                   1.245       3.048 f       fre_duty_measure2/N45_m1/gopapm/P[25]
                                   net (fanout=1)        0.756       3.804         fre_duty_measure2/_N1
 CLMA_195_138/COUT                 td                    0.198       4.002 f       fre_duty_measure2/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.002         fre_duty_measure2/_N126087
 CLMA_195_144/Y0                   td                    0.037       4.039 f       fre_duty_measure2/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.885       4.924         fre_duty_measure2/N139 [28]
 CLMA_183_30/COUT                  td                    0.201       5.125 f       fre_duty_measure2/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.125         fre_duty_measure2/Divider2/Divider/N18.co [4]
 CLMA_183_36/COUT                  td                    0.056       5.181 f       fre_duty_measure2/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.181         fre_duty_measure2/Divider2/Divider/N18.co [8]
 CLMA_183_42/COUT                  td                    0.056       5.237 f       fre_duty_measure2/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.237         fre_duty_measure2/Divider2/Divider/N18.co [12]
 CLMA_183_48/COUT                  td                    0.056       5.293 f       fre_duty_measure2/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.293         fre_duty_measure2/Divider2/Divider/N18.co [16]
 CLMA_183_54/COUT                  td                    0.056       5.349 f       fre_duty_measure2/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.349         fre_duty_measure2/Divider2/Divider/N18.co [20]
 CLMA_183_60/COUT                  td                    0.056       5.405 f       fre_duty_measure2/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.405         fre_duty_measure2/Divider2/Divider/N18.co [24]
 CLMA_183_66/COUT                  td                    0.046       5.451 r       fre_duty_measure2/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.451         fre_duty_measure2/Divider2/Divider/N18.co [28]
 CLMA_183_72/CIN                                                           r       fre_duty_measure2/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.451         Logic Levels: 9  
                                                                                   Logic: 2.007ns(55.016%), Route: 1.641ns(44.984%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635      16.260         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097      16.357 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336      16.693         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.195      16.888 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.254      17.142         ntR14032         
 CLMA_183_72/CLK                                                           r       fre_duty_measure2/Divider2/Divider/Mod[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141      17.283                          
 clock uncertainty                                      -0.150      17.133                          

 Setup time                                             -0.057      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                   5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.625                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.515
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.301       1.802         ntR14033         
 APM_281_156/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_156/P_1[24]               tco                   1.245       3.047 f       fre_duty_measure1/N45_m1/gopapm/P[24]
                                   net (fanout=2)        0.746       3.793         fre_duty_measure1/_N0
 CLMA_189_162/COUT                 td                    0.245       4.038 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.038         fre_duty_measure1/_N125738
 CLMA_189_168/Y0                   td                    0.037       4.075 f       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.813       4.888         fre_duty_measure1/N139 [28]
 CLMS_135_91/COUT                  td                    0.193       5.081 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.081         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMS_135_97/COUT                  td                    0.056       5.137 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.137         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMS_135_103/COUT                 td                    0.056       5.193 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.193         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMS_135_109/COUT                 td                    0.056       5.249 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.249         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMS_135_115/COUT                 td                    0.056       5.305 f       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.305         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMS_135_121/COUT                 td                    0.056       5.361 f       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.361         fre_duty_measure1/Divider2/Divider/N18.co [24]
 CLMS_135_127/COUT                 td                    0.046       5.407 r       fre_duty_measure1/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.407         fre_duty_measure1/Divider2/Divider/N18.co [28]
 CLMS_135_133/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.407         Logic Levels: 9  
                                                                                   Logic: 2.046ns(56.755%), Route: 1.559ns(43.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635      16.260         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097      16.357 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336      16.693         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.195      16.888 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.252      17.140         ntR14032         
 CLMS_135_133/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141      17.281                          
 clock uncertainty                                      -0.150      17.131                          

 Setup time                                             -0.057      17.074                          

 Data required time                                                 17.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.074                          
 Data arrival time                                                   5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.667                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure2/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.518
  Launch Clock Delay      :  1.803
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.302       1.803         ntR14033         
 APM_281_90/CLK_1                                                          r       fre_duty_measure2/N45_m1/gopapm/CLK

 APM_281_90/P_1[25]                tco                   1.245       3.048 f       fre_duty_measure2/N45_m1/gopapm/P[25]
                                   net (fanout=1)        0.756       3.804         fre_duty_measure2/_N1
 CLMA_195_138/COUT                 td                    0.198       4.002 f       fre_duty_measure2/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.002         fre_duty_measure2/_N126087
 CLMA_195_144/Y0                   td                    0.037       4.039 f       fre_duty_measure2/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.885       4.924         fre_duty_measure2/N139 [28]
 CLMA_183_30/COUT                  td                    0.201       5.125 f       fre_duty_measure2/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.125         fre_duty_measure2/Divider2/Divider/N18.co [4]
 CLMA_183_36/COUT                  td                    0.056       5.181 f       fre_duty_measure2/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.181         fre_duty_measure2/Divider2/Divider/N18.co [8]
 CLMA_183_42/COUT                  td                    0.056       5.237 f       fre_duty_measure2/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.237         fre_duty_measure2/Divider2/Divider/N18.co [12]
 CLMA_183_48/COUT                  td                    0.056       5.293 f       fre_duty_measure2/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.293         fre_duty_measure2/Divider2/Divider/N18.co [16]
 CLMA_183_54/COUT                  td                    0.056       5.349 f       fre_duty_measure2/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.349         fre_duty_measure2/Divider2/Divider/N18.co [20]
 CLMA_183_60/COUT                  td                    0.046       5.395 r       fre_duty_measure2/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.395         fre_duty_measure2/Divider2/Divider/N18.co [24]
 CLMA_183_66/CIN                                                           r       fre_duty_measure2/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.395         Logic Levels: 8  
                                                                                   Logic: 1.951ns(54.315%), Route: 1.641ns(45.685%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635      16.260         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097      16.357 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336      16.693         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.195      16.888 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.255      17.143         ntR14032         
 CLMA_183_66/CLK                                                           r       fre_duty_measure2/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141      17.284                          
 clock uncertainty                                      -0.150      17.134                          

 Setup time                                             -0.057      17.077                          

 Data required time                                                 17.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.077                          
 Data arrival time                                                   5.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.682                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider2/Div_flow_loop[23].Divider/Dividend_o[20]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider2/Div_flow_loop[22].Divider/Dividend_o[20]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.791
  Launch Clock Delay      :  1.504
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336       1.068         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.241       1.504         ntR14033         
 CLMA_231_163/CLK                                                          r       fre_duty_measure1/Divider2/Div_flow_loop[23].Divider/Dividend_o[20]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_231_163/CR3                  tco                   0.120       1.624 r       fre_duty_measure1/Divider2/Div_flow_loop[23].Divider/Dividend_o[20]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.109       1.733         fre_duty_measure1/Divider2/Dividend_ini_reg[23] [20]
 CLMA_231_163/B3                                                           r       fre_duty_measure1/Divider2/Div_flow_loop[22].Divider/Dividend_o[20]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.733         Logic Levels: 0  
                                                                                   Logic: 0.120ns(52.402%), Route: 0.109ns(47.598%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.290       1.791         ntR14033         
 CLMA_231_163/CLK                                                          r       fre_duty_measure1/Divider2/Div_flow_loop[22].Divider/Dividend_o[20]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.286       1.505                          
 clock uncertainty                                       0.000       1.505                          

 Hold time                                              -0.021       1.484                          

 Data required time                                                  1.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.484                          
 Data arrival time                                                   1.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider2/Div_flow_loop[30].Divider/Dividend_o[26]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider2/Div_flow_loop[29].Divider/Dividend_o[26]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.806
  Launch Clock Delay      :  1.519
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336       1.068         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.256       1.519         ntR14032         
 CLMA_117_127/CLK                                                          r       fre_duty_measure1/Divider2/Div_flow_loop[30].Divider/Dividend_o[26]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_117_127/CR1                  tco                   0.123       1.642 r       fre_duty_measure1/Divider2/Div_flow_loop[30].Divider/Dividend_o[26]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.109       1.751         fre_duty_measure1/Divider2/Dividend_ini_reg[30] [26]
 CLMA_117_127/C4                                                           r       fre_duty_measure1/Divider2/Div_flow_loop[29].Divider/Dividend_o[26]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   1.751         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.305       1.806         ntR14032         
 CLMA_117_127/CLK                                                          r       fre_duty_measure1/Divider2/Div_flow_loop[29].Divider/Dividend_o[26]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.286       1.520                          
 clock uncertainty                                       0.000       1.520                          

 Hold time                                              -0.018       1.502                          

 Data required time                                                  1.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.502                          
 Data arrival time                                                   1.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/Divider2/Div_flow_loop[16].Divider/Dividend_o[6]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure2/Divider2/Div_flow_loop[15].Divider/Dividend_o[6]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.804
  Launch Clock Delay      :  1.517
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336       1.068         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.254       1.517         ntR14033         
 CLMA_261_204/CLK                                                          r       fre_duty_measure2/Divider2/Div_flow_loop[16].Divider/Dividend_o[6]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_261_204/CR1                  tco                   0.123       1.640 r       fre_duty_measure2/Divider2/Div_flow_loop[16].Divider/Dividend_o[6]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.109       1.749         fre_duty_measure2/Divider2/Dividend_ini_reg[16] [6]
 CLMA_261_204/C4                                                           r       fre_duty_measure2/Divider2/Div_flow_loop[15].Divider/Dividend_o[6]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   1.749         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_187/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=4139)     0.303       1.804         ntR14033         
 CLMA_261_204/CLK                                                          r       fre_duty_measure2/Divider2/Div_flow_loop[15].Divider/Dividend_o[6]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.286       1.518                          
 clock uncertainty                                       0.000       1.518                          

 Hold time                                              -0.018       1.500                          

 Data required time                                                  1.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.500                          
 Data arrival time                                                   1.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : data_judge/state[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : adc_transform2/w_data[0]/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     167.424         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     167.539 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     167.934         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.233     168.167 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.312     168.479         ntR14036         
 CLMS_159_247/CLK                                                          r       data_judge/state[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_247/Q1                   tco                   0.125     168.604 f       data_judge/state[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=28)       0.414     169.018         data_judge/state [2]
 CLMS_189_235/CR0                  td                    0.185     169.203 f       data_judge/N71/gateop_LUT6DL5_perm/L5
                                   net (fanout=3)        0.246     169.449         data_judge/N57   
 CLMS_201_229/CR3                  td                    0.261     169.710 f       adc_transform2/N13.lt_3/gateop_l6l5_perm/L5
                                   net (fanout=6)        0.284     169.994         _N3              
 CLMS_201_259/Y1                   td                    0.040     170.034 r       adc_transform2/wr_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=12)       0.554     170.588         adc_transform2/N52
 CLMA_249_306/CE                                                           r       adc_transform2/w_data[0]/opit_0_inv/CE

 Data arrival time                                                 170.588         Logic Levels: 3  
                                                                                   Logic: 0.611ns(28.971%), Route: 1.498ns(71.029%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     172.510         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     172.607 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     172.935         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195     173.130 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.267     173.397         ntR14034         
 CLMA_249_306/CLK                                                          r       adc_transform2/w_data[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     173.397                          
 clock uncertainty                                      -0.150     173.247                          

 Setup time                                             -0.116     173.131                          

 Data required time                                                173.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.131                          
 Data arrival time                                                 170.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.543                          
====================================================================================================

====================================================================================================

Startpoint  : data_judge/state[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : adc_transform2/w_data[4]/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     167.424         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     167.539 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     167.934         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.233     168.167 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.312     168.479         ntR14036         
 CLMS_159_247/CLK                                                          r       data_judge/state[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_247/Q1                   tco                   0.125     168.604 f       data_judge/state[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=28)       0.414     169.018         data_judge/state [2]
 CLMS_189_235/CR0                  td                    0.185     169.203 f       data_judge/N71/gateop_LUT6DL5_perm/L5
                                   net (fanout=3)        0.246     169.449         data_judge/N57   
 CLMS_201_229/CR3                  td                    0.261     169.710 f       adc_transform2/N13.lt_3/gateop_l6l5_perm/L5
                                   net (fanout=6)        0.284     169.994         _N3              
 CLMS_201_259/Y1                   td                    0.040     170.034 r       adc_transform2/wr_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=12)       0.554     170.588         adc_transform2/N52
 CLMA_249_306/CE                                                           r       adc_transform2/w_data[4]/opit_0_inv/CE

 Data arrival time                                                 170.588         Logic Levels: 3  
                                                                                   Logic: 0.611ns(28.971%), Route: 1.498ns(71.029%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     172.510         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     172.607 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     172.935         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195     173.130 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.267     173.397         ntR14034         
 CLMA_249_306/CLK                                                          r       adc_transform2/w_data[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     173.397                          
 clock uncertainty                                      -0.150     173.247                          

 Setup time                                             -0.116     173.131                          

 Data required time                                                173.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.131                          
 Data arrival time                                                 170.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.543                          
====================================================================================================

====================================================================================================

Startpoint  : data_judge/state[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : adc_transform2/w_data[5]/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.813
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     167.424         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     167.539 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     167.934         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.233     168.167 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.312     168.479         ntR14036         
 CLMS_159_247/CLK                                                          r       data_judge/state[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_159_247/Q1                   tco                   0.125     168.604 f       data_judge/state[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=28)       0.414     169.018         data_judge/state [2]
 CLMS_189_235/CR0                  td                    0.185     169.203 f       data_judge/N71/gateop_LUT6DL5_perm/L5
                                   net (fanout=3)        0.246     169.449         data_judge/N57   
 CLMS_201_229/CR3                  td                    0.261     169.710 f       adc_transform2/N13.lt_3/gateop_l6l5_perm/L5
                                   net (fanout=6)        0.284     169.994         _N3              
 CLMS_201_259/Y1                   td                    0.040     170.034 r       adc_transform2/wr_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=12)       0.554     170.588         adc_transform2/N52
 CLMA_249_306/CE                                                           r       adc_transform2/w_data[5]/opit_0_inv/CE

 Data arrival time                                                 170.588         Logic Levels: 3  
                                                                                   Logic: 0.611ns(28.971%), Route: 1.498ns(71.029%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     172.510         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     172.607 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     172.935         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195     173.130 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.267     173.397         ntR14034         
 CLMA_249_306/CLK                                                          r       adc_transform2/w_data[5]/opit_0_inv/CLK
 clock pessimism                                         0.000     173.397                          
 clock uncertainty                                      -0.150     173.247                          

 Setup time                                             -0.116     173.131                          

 Data required time                                                173.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.131                          
 Data arrival time                                                 170.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.543                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform2/rd_en/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.798
  Launch Clock Delay      :  1.509
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.254       1.509         ntR14039         
 CLMA_219_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMA_219_348/CR1                  tco                   0.124       1.633 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=18)       0.269       1.902         adc_transform2/empty
 CLMS_207_331/Y0                   td                    0.056       1.958 f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.225       2.183         adc_transform2/N47
 CLMS_207_331/CE                                                           f       adc_transform2/rd_en/opit_0_inv/CE

 Data arrival time                                                   2.183         Logic Levels: 1  
                                                                                   Logic: 0.180ns(26.706%), Route: 0.494ns(73.294%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=27)       0.307       1.798         ntR14035         
 CLMS_207_331/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK
 clock pessimism                                         0.000       1.798                          
 clock uncertainty                                       0.150       1.948                          

 Hold time                                              -0.038       1.910                          

 Data required time                                                  1.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.910                          
 Data arrival time                                                   2.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform2/w_flag/opit_0_inv_L5Q_perm/CE
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.798
  Launch Clock Delay      :  1.509
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.254       1.509         ntR14039         
 CLMA_219_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMA_219_348/CR1                  tco                   0.124       1.633 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=18)       0.269       1.902         adc_transform2/empty
 CLMS_207_331/Y0                   td                    0.056       1.958 f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.225       2.183         adc_transform2/N47
 CLMS_207_331/CE                                                           f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.183         Logic Levels: 1  
                                                                                   Logic: 0.180ns(26.706%), Route: 0.494ns(73.294%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=27)       0.307       1.798         ntR14035         
 CLMS_207_331/CLK                                                          r       adc_transform2/w_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.798                          
 clock uncertainty                                       0.150       1.948                          

 Hold time                                              -0.038       1.910                          

 Data required time                                                  1.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.910                          
 Data arrival time                                                   2.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv_srl/D
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.811
  Launch Clock Delay      :  1.526
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336       1.068         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.263       1.526         ntR14036         
 CLMA_165_247/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_165_247/CR1                  tco                   0.123       1.649 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=1)        0.593       2.242         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rptr [9]
 CLMS_171_247/M1                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv_srl/D

 Data arrival time                                                   2.242         Logic Levels: 0  
                                                                                   Logic: 0.123ns(17.179%), Route: 0.593ns(82.821%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.310       1.811         ntR14032         
 CLMS_171_247/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv_srl/CLK
 clock pessimism                                         0.000       1.811                          
 clock uncertainty                                       0.150       1.961                          

 Hold time                                              -0.025       1.936                          

 Data required time                                                  1.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.936                          
 Data arrival time                                                   2.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N341_m1/gopapm/CLK
Endpoint    : wave1_judge/root2/N379_m3/gopapm/X[16]
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.520
  Launch Clock Delay      :  1.836
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=3982)     0.335       1.836         ntR14037         
 APM_71_1194/CLK_0                                                         r       wave1_judge/root2/N341_m1/gopapm/CLK

 APM_71_1194/P_0[40]               tco                   1.245       3.081 f       wave1_judge/root2/N341_m1/gopapm/P[40]
                                   net (fanout=2)        3.247       6.328         wave1_judge/root2/_N1448
 CLMA_75_318/CR2                   td                    0.133       6.461 f       wave1_judge/root2/Q_q[16][17]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=1)        2.914       9.375         wave1_judge/root2/_N1490
 APM_71_948/P_1[29]                td                    1.126      10.501 f       wave1_judge/root2/N341_m3/gopapm/P[29]
                                   net (fanout=2)        3.939      14.440         wave1_judge/root2/_N1529
 CLMA_75_330/Y2                    td                    0.102      14.542 f       wave1_judge/root2/N341_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.338      14.880         wave1_judge/root2/N341 [47]
 CLMA_63_330/Y3                    td                    0.183      15.063 f       wave1_judge/root2/Q_q[16][16]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.794      15.857         wave1_judge/root2/N1085 [16]
 APM_71_426/X_0[16]                                                        f       wave1_judge/root2/N379_m3/gopapm/X[16]

 Data arrival time                                                  15.857         Logic Levels: 4  
                                                                                   Logic: 2.789ns(19.892%), Route: 11.232ns(80.108%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.265     168.186         ntR14040         
 APM_71_426/CLK_0                                                          r       wave1_judge/root2/N379_m3/gopapm/CLK
 clock pessimism                                         0.141     168.327                          
 clock uncertainty                                      -0.150     168.177                          

 Setup time                                             -0.308     167.869                          

 Data required time                                                167.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                167.869                          
 Data arrival time                                                  15.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       152.012                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N341_m1/gopapm/CLK
Endpoint    : wave1_judge/root2/N379_m1/gopapm/X[16]
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.541
  Launch Clock Delay      :  1.836
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=3982)     0.335       1.836         ntR14037         
 APM_71_1194/CLK_0                                                         r       wave1_judge/root2/N341_m1/gopapm/CLK

 APM_71_1194/P_0[40]               tco                   1.245       3.081 f       wave1_judge/root2/N341_m1/gopapm/P[40]
                                   net (fanout=2)        3.247       6.328         wave1_judge/root2/_N1448
 CLMA_75_318/CR2                   td                    0.133       6.461 f       wave1_judge/root2/Q_q[16][17]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=1)        2.914       9.375         wave1_judge/root2/_N1490
 APM_71_948/P_1[29]                td                    1.126      10.501 f       wave1_judge/root2/N341_m3/gopapm/P[29]
                                   net (fanout=2)        3.939      14.440         wave1_judge/root2/_N1529
 CLMA_75_330/Y2                    td                    0.102      14.542 f       wave1_judge/root2/N341_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.338      14.880         wave1_judge/root2/N341 [47]
 CLMA_63_330/Y3                    td                    0.183      15.063 f       wave1_judge/root2/Q_q[16][16]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.312      15.375         wave1_judge/root2/N1085 [16]
 APM_71_306/X_0[16]                                                        f       wave1_judge/root2/N379_m1/gopapm/X[16]

 Data arrival time                                                  15.375         Logic Levels: 4  
                                                                                   Logic: 2.789ns(20.600%), Route: 10.750ns(79.400%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.286     168.207         ntR14040         
 APM_71_306/CLK_0                                                          r       wave1_judge/root2/N379_m1/gopapm/CLK
 clock pessimism                                         0.141     168.348                          
 clock uncertainty                                      -0.150     168.198                          

 Setup time                                             -0.308     167.890                          

 Data required time                                                167.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                167.890                          
 Data arrival time                                                  15.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       152.515                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/N341_m1/gopapm/CLK
Endpoint    : wave1_judge/root2/N342.lt_23/gateop_perm/I2
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.836
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=3982)     0.335       1.836         ntR14037         
 APM_71_1194/CLK_0                                                         r       wave1_judge/root2/N341_m1/gopapm/CLK

 APM_71_1194/P_0[40]               tco                   1.245       3.081 f       wave1_judge/root2/N341_m1/gopapm/P[40]
                                   net (fanout=2)        3.247       6.328         wave1_judge/root2/_N1448
 CLMA_75_318/CR2                   td                    0.133       6.461 f       wave1_judge/root2/Q_q[16][17]/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=1)        2.914       9.375         wave1_judge/root2/_N1490
 APM_71_948/P_1[29]                td                    1.126      10.501 f       wave1_judge/root2/N341_m3/gopapm/P[29]
                                   net (fanout=2)        3.939      14.440         wave1_judge/root2/_N1529
 CLMA_75_330/Y2                    td                    0.102      14.542 f       wave1_judge/root2/N341_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.338      14.880         wave1_judge/root2/N341 [47]
 CLMA_63_330/C2                                                            f       wave1_judge/root2/N342.lt_23/gateop_perm/I2

 Data arrival time                                                  14.880         Logic Levels: 3  
                                                                                   Logic: 2.606ns(19.979%), Route: 10.438ns(80.021%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.284     168.205         ntR14040         
 CLMA_63_330/CLK                                                           r       wave1_judge/root2/Q_q[16][16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141     168.346                          
 clock uncertainty                                      -0.150     168.196                          

 Setup time                                             -0.194     168.002                          

 Data required time                                                168.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.002                          
 Data arrival time                                                  14.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       153.122                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.793
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.252       1.507         ntR14039         
 CLMA_219_541/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_219_541/CR1                  tco                   0.124       1.631 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.187       1.818         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2]
 CLMS_225_541/M0                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   1.818         Logic Levels: 0  
                                                                                   Logic: 0.124ns(39.871%), Route: 0.187ns(60.129%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.302       1.793         ntR14039         
 CLMS_225_541/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.236       1.557                          
 clock uncertainty                                       0.000       1.557                          

 Hold time                                               0.161       1.718                          

 Data required time                                                  1.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.718                          
 Data arrival time                                                   1.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.809
  Launch Clock Delay      :  1.519
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_515/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=3646)     0.264       1.519         ntR14042         
 CLMA_177_636/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_177_636/CR0                  tco                   0.123       1.642 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=56)       0.194       1.836         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3]
 CLMS_159_625/D3                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                   1.836         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.801%), Route: 0.194ns(61.199%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=3646)     0.318       1.809         ntR14042         
 CLMS_159_625/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[3]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.236       1.573                          
 clock uncertainty                                       0.000       1.573                          

 Hold time                                               0.161       1.734                          

 Data required time                                                  1.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.734                          
 Data arrival time                                                   1.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/Q_q[15][21]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : wave1_judge/root2/Q_q[14][21]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  1.555
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336       1.068         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.292       1.555         ntR14036         
 CLMA_57_301/CLK                                                           r       wave1_judge/root2/Q_q[15][21]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_57_301/Q2                    tco                   0.103       1.658 r       wave1_judge/root2/Q_q[15][21]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.117       1.775         wave1_judge/root2/Q_q[15] [21]
 CLMA_57_306/A4                                                            r       wave1_judge/root2/Q_q[14][21]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   1.775         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.818%), Route: 0.117ns(53.182%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.338       1.829         ntR14040         
 CLMA_57_306/CLK                                                           r       wave1_judge/root2/Q_q[14][21]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.141       1.688                          
 clock uncertainty                                       0.000       1.688                          

 Hold time                                              -0.015       1.673                          

 Data required time                                                  1.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.673                          
 Data arrival time                                                   1.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.509
  Launch Clock Delay      :  1.798
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758     828.883         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115     828.998 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385     829.383         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233     829.616 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=27)       0.307     829.923         ntR14035         
 CLMS_207_331/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK

 CLMS_207_331/Q0                   tco                   0.125     830.048 f       adc_transform2/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.099     831.147         adc_transform2/rd_en
 CLMA_219_343/COUT                 td                    0.229     831.376 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.376         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128506
 CLMA_219_349/Y0                   td                    0.037     831.413 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.263     831.676         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [5]
 CLMS_207_343/Y1                   td                    0.066     831.742 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.254     831.996         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [5]
 CLMA_219_342/COUT                 td                    0.201     832.197 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     832.197         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.co [6]
 CLMA_219_348/CIN                                                          f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN

 Data arrival time                                                 832.197         Logic Levels: 4  
                                                                                   Logic: 0.658ns(28.936%), Route: 1.616ns(71.064%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     833.965         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     834.062 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     834.390         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195     834.585 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.254     834.839         ntR14039         
 CLMA_219_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     834.839                          
 clock uncertainty                                      -0.150     834.689                          

 Setup time                                             -0.055     834.634                          

 Data required time                                                834.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                834.634                          
 Data arrival time                                                 832.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.437                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I2
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.807
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758     828.883         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115     828.998 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395     829.393         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.233     829.626 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.306     829.932         ntR14032         
 CLMS_189_241/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMS_189_241/Q0                   tco                   0.125     830.057 f       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.042     831.099         adc_transform1/rd_en
 CLMS_171_229/COUT                 td                    0.229     831.328 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.328         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128476
 CLMS_171_235/COUT                 td                    0.056     831.384 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.384         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128480
 CLMS_171_241/Y2                   td                    0.093     831.477 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=1)        0.236     831.713         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [11]
 CLMA_165_247/Y0                   td                    0.066     831.779 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.279     832.058         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [11]
 CLMA_177_235/B2                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I2

 Data arrival time                                                 832.058         Logic Levels: 4  
                                                                                   Logic: 0.569ns(26.764%), Route: 1.557ns(73.236%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     833.965         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     834.062 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     834.398         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.195     834.593 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.259     834.852         ntR14036         
 CLMA_177_235/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     834.852                          
 clock uncertainty                                      -0.150     834.702                          

 Setup time                                             -0.143     834.559                          

 Data required time                                                834.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                834.559                          
 Data arrival time                                                 832.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.501                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I2
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.522
  Launch Clock Delay      :  1.807
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758     828.883         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115     828.998 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395     829.393         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.233     829.626 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.306     829.932         ntR14032         
 CLMS_189_241/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMS_189_241/Q0                   tco                   0.125     830.057 f       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.042     831.099         adc_transform1/rd_en
 CLMS_171_229/COUT                 td                    0.229     831.328 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.328         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128476
 CLMS_171_235/Y3                   td                    0.140     831.468 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.319     831.787         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [8]
 CLMA_177_247/Y0                   td                    0.066     831.853 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.161     832.014         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_177_235/A2                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I2

 Data arrival time                                                 832.014         Logic Levels: 3  
                                                                                   Logic: 0.560ns(26.897%), Route: 1.522ns(73.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     833.965         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     834.062 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     834.398         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.195     834.593 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.259     834.852         ntR14036         
 CLMA_177_235/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     834.852                          
 clock uncertainty                                      -0.150     834.702                          

 Setup time                                             -0.179     834.523                          

 Data required time                                                834.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                834.523                          
 Data arrival time                                                 832.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.509                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : threshold_warning/led[2]/opit_0_inv/D
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.817
  Launch Clock Delay      :  1.527
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     500.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     500.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336     501.068         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.195     501.263 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.264     501.527         ntR14032         
 CLMA_207_294/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_207_294/Q0                   tco                   0.109     501.636 f       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.177     501.813         fre1[24]         
 CLMS_189_295/CR3                  td                    0.140     501.953 r       threshold_warning/N42.lt_11/gateop_l6l5/L5
                                   net (fanout=3)        0.249     502.202         _N8              
 CLMA_189_294/M0                                                           r       threshold_warning/led[2]/opit_0_inv/D

 Data arrival time                                                 502.202         Logic Levels: 1  
                                                                                   Logic: 0.249ns(36.889%), Route: 0.426ns(63.111%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     500.756         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     500.871 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     501.266         ntclkbufg_0      
 HCKB_213_162/CLKOUT               td                    0.233     501.499 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=4294)     0.316     501.815         ntR14036         
 CLMA_189_294/CLK                                                          r       threshold_warning/led[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     501.815                          
 clock uncertainty                                       0.150     501.965                          

 Hold time                                              -0.025     501.940                          

 Data required time                                                501.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.940                          
 Data arrival time                                                 502.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm/CLK
Endpoint    : fft_transform2/FFT_calculation/sampler_inst/valid/opit_0_inv_L6Q_perm/I5
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  1.510
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     500.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     500.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     501.060         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195     501.255 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=434)      0.255     501.510         ntR14034         
 CLMA_225_348/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm/CLK

 CLMA_225_348/Q1                   tco                   0.103     501.613 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm/Q
                                   net (fanout=19)       0.583     502.196         valid2           
 CLMA_195_475/B5                                                           r       fft_transform2/FFT_calculation/sampler_inst/valid/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                 502.196         Logic Levels: 0  
                                                                                   Logic: 0.103ns(15.015%), Route: 0.583ns(84.985%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     500.756         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     500.871 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.256         ntclkbufg_0      
 HCKB_213_476/CLKOUT               td                    0.233     501.489 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=3468)     0.292     501.781         ntR14040         
 CLMA_195_475/CLK                                                          r       fft_transform2/FFT_calculation/sampler_inst/valid/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000     501.781                          
 clock uncertainty                                       0.150     501.931                          

 Hold time                                              -0.012     501.919                          

 Data required time                                                501.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.919                          
 Data arrival time                                                 502.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CEB[0]
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.800
  Launch Clock Delay      :  1.521
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     500.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     500.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336     501.068         ntclkbufg_1      
 HCKB_213_163/CLKOUT               td                    0.195     501.263 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=1513)     0.258     501.521         ntR14032         
 CLMS_189_241/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMS_189_241/Q0                   tco                   0.103     501.624 r       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       0.610     502.234         adc_transform1/rd_en
 DRM_256_186/CEB[0]                                                        r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CEB[0]

 Data arrival time                                                 502.234         Logic Levels: 0  
                                                                                   Logic: 0.103ns(14.446%), Route: 0.610ns(85.554%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     500.756         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     500.871 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     501.266         ntclkbufg_0      
 HCKB_213_183/CLKOUT               td                    0.233     501.499 r       HCKBROUTE_14/CLKOUT
                                   net (fanout=416)      0.299     501.798         ntR14038         
 DRM_256_186/CLKB[0]                                                       r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                         0.000     501.798                          
 clock uncertainty                                       0.150     501.948                          

 Hold time                                              -0.007     501.941                          

 Data required time                                                501.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.941                          
 Data arrival time                                                 502.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  2.210
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.289       2.210         ntR13714         
 CLMA_243_756/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_756/Q0                   tco                   0.125       2.335 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.322       2.657         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_231_756/B3                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.657         Logic Levels: 0  
                                                                                   Logic: 0.125ns(27.964%), Route: 0.322ns(72.036%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.008      26.008         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      26.105 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      26.433         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      26.628 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.240      26.868         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.293      27.161                          
 clock uncertainty                                      -0.050      27.111                          

 Setup time                                             -0.095      27.016                          

 Data required time                                                 27.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.016                          
 Data arrival time                                                   2.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  2.210
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.289       2.210         ntR13714         
 CLMA_243_756/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/CLK

 CLMA_243_756/Q3                   tco                   0.125       2.335 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.252       2.587         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_231_756/D2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.587         Logic Levels: 0  
                                                                                   Logic: 0.125ns(33.156%), Route: 0.252ns(66.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.008      26.008         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      26.105 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      26.433         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      26.628 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.240      26.868         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.293      27.161                          
 clock uncertainty                                      -0.050      27.111                          

 Setup time                                             -0.125      26.986                          

 Data required time                                                 26.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.986                          
 Data arrival time                                                   2.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.868
  Launch Clock Delay      :  2.210
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.289       2.210         ntR13714         
 CLMA_243_756/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_243_756/CR2                  tco                   0.141       2.351 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.252       2.603         u_CORES/u_jtag_hub/shift_data [4]
 CLMA_231_756/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.603         Logic Levels: 0  
                                                                                   Logic: 0.141ns(35.878%), Route: 0.252ns(64.122%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.008      26.008         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      26.105 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      26.433         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      26.628 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.240      26.868         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.293      27.161                          
 clock uncertainty                                      -0.050      27.111                          

 Setup time                                             -0.097      27.014                          

 Data required time                                                 27.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.014                          
 Data arrival time                                                   2.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  1.803
  Clock Pessimism Removal :  -0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.944       0.944         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       1.041 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.369         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195       1.564 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.239       1.803         ntR13714         
 CLMA_231_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK

 CLMA_231_751/CR2                  tco                   0.122       1.925 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/Q
                                   net (fanout=3)        0.057       1.982         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2]
 CLMA_231_751/B0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   1.982         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.156%), Route: 0.057ns(31.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.288       2.209         ntR13714         
 CLMA_231_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.405       1.804                          
 clock uncertainty                                       0.000       1.804                          

 Hold time                                              -0.072       1.732                          

 Data required time                                                  1.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.732                          
 Data arrival time                                                   1.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.208
  Launch Clock Delay      :  1.805
  Clock Pessimism Removal :  -0.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.944       0.944         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       1.041 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.369         ntclkbufg_2      
 HCKB_213_516/CLKOUT               td                    0.195       1.564 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=11)       0.241       1.805         ntR13721         
 CLMS_207_733/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_207_733/Q3                   tco                   0.103       1.908 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.216       2.124         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]
 CLMA_219_745/A0                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.124         Logic Levels: 0  
                                                                                   Logic: 0.103ns(32.288%), Route: 0.216ns(67.712%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.287       2.208         ntR13714         
 CLMA_219_745/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.262       1.946                          
 clock uncertainty                                       0.000       1.946                          

 Hold time                                              -0.074       1.872                          

 Data required time                                                  1.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.872                          
 Data arrival time                                                   2.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  1.803
  Clock Pessimism Removal :  -0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.944       0.944         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       1.041 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.369         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195       1.564 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.239       1.803         ntR13714         
 CLMA_231_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK

 CLMA_231_751/CR1                  tco                   0.123       1.926 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/Q
                                   net (fanout=3)        0.057       1.983         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1]
 CLMA_231_751/A0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   1.983         Logic Levels: 0  
                                                                                   Logic: 0.123ns(68.333%), Route: 0.057ns(31.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.288       2.209         ntR13714         
 CLMA_231_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.405       1.804                          
 clock uncertainty                                       0.000       1.804                          

 Hold time                                              -0.074       1.730                          

 Data required time                                                  1.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.730                          
 Data arrival time                                                   1.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.808
  Launch Clock Delay      :  0.787
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.787      25.787         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_769/Q3                   tco                   0.125      25.912 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.353      26.265         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_243_751/Y2                   td                    0.125      26.390 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.293      26.683         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_727/Y3                   td                    0.039      26.722 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=11)       1.243      27.965         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMS_225_475/COUT                 td                    0.197      28.162 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      28.162         u_CORES/u_debug_core_0/u_rd_addr_gen/_N110
 CLMS_225_481/COUT                 td                    0.046      28.208 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      28.208         u_CORES/u_debug_core_0/u_rd_addr_gen/_N114
 CLMS_225_487/CIN                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  28.208         Logic Levels: 4  
                                                                                   Logic: 0.532ns(21.974%), Route: 1.889ns(78.026%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.944      50.944         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      51.041 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      51.369         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.195      51.564 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.244      51.808         ntR13718         
 CLMS_225_487/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.808                          
 clock uncertainty                                      -0.050      51.758                          

 Setup time                                             -0.057      51.701                          

 Data required time                                                 51.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.701                          
 Data arrival time                                                  28.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.807
  Launch Clock Delay      :  0.787
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.787      25.787         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_769/Q3                   tco                   0.125      25.912 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.353      26.265         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_243_751/Y2                   td                    0.125      26.390 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.293      26.683         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_727/Y3                   td                    0.039      26.722 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=11)       1.243      27.965         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMS_225_475/COUT                 td                    0.197      28.162 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      28.162         u_CORES/u_debug_core_0/u_rd_addr_gen/_N110
 CLMS_225_481/CIN                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  28.162         Logic Levels: 3  
                                                                                   Logic: 0.486ns(20.463%), Route: 1.889ns(79.537%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.944      50.944         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      51.041 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      51.369         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.195      51.564 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.243      51.807         ntR13718         
 CLMS_225_481/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.807                          
 clock uncertainty                                      -0.050      51.757                          

 Setup time                                             -0.047      51.710                          

 Data required time                                                 51.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.710                          
 Data arrival time                                                  28.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.808
  Launch Clock Delay      :  0.787
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.787      25.787         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_769/Q3                   tco                   0.125      25.912 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.353      26.265         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_243_751/Y2                   td                    0.125      26.390 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.360      26.750         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_726/Y3                   td                    0.066      26.816 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/LUT6_inst_perm/L6
                                   net (fanout=5)        1.148      27.964         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_225_475/CECO                 td                    0.070      28.034 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      28.034         ntR135           
 CLMS_225_481/CECO                 td                    0.070      28.104 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=3)        0.000      28.104         ntR134           
 CLMS_225_487/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  28.104         Logic Levels: 4  
                                                                                   Logic: 0.456ns(19.681%), Route: 1.861ns(80.319%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.944      50.944         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      51.041 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      51.369         ntclkbufg_2      
 HCKB_213_495/CLKOUT               td                    0.195      51.564 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=19)       0.244      51.808         ntR13718         
 CLMS_225_487/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.808                          
 clock uncertainty                                      -0.050      51.758                          

 Setup time                                             -0.072      51.686                          

 Data required time                                                 51.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.686                          
 Data arrival time                                                  28.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.582                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.940
  Launch Clock Delay      :  0.595
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.595      25.595         u_CORES/capt_o   
 CLMS_243_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_243_751/Q1                   tco                   0.109      25.704 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=13)       0.186      25.890         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_243_738/Y2                   td                    0.047      25.937 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.192      26.129         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_249_720/C3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.129         Logic Levels: 1  
                                                                                   Logic: 0.156ns(29.213%), Route: 0.378ns(70.787%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.377       2.298         ntR13714         
 CLMS_243_781/CR0                  td                    0.131       2.429 r       CLKROUTE_1431/CR 
                                   net (fanout=2)        0.511       2.940         ntR13729         
 CLMA_249_720/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.940                          
 clock uncertainty                                       0.050       2.990                          

 Hold time                                              -0.028       2.962                          

 Data required time                                                  2.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.962                          
 Data arrival time                                                  26.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.940
  Launch Clock Delay      :  0.595
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.595      25.595         u_CORES/capt_o   
 CLMS_243_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_243_751/Q1                   tco                   0.109      25.704 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=13)       0.186      25.890         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_243_738/Y2                   td                    0.047      25.937 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.247      26.184         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_249_720/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.184         Logic Levels: 1  
                                                                                   Logic: 0.156ns(26.486%), Route: 0.433ns(73.514%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.377       2.298         ntR13714         
 CLMS_243_781/CR0                  td                    0.131       2.429 r       CLKROUTE_1431/CR 
                                   net (fanout=2)        0.511       2.940         ntR13729         
 CLMA_249_720/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.940                          
 clock uncertainty                                       0.050       2.990                          

 Hold time                                              -0.026       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                  26.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.210
  Launch Clock Delay      :  0.519
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.519      25.519         u_CORES/capt_o   
 CLMA_231_750/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_231_750/Q0                   tco                   0.103      25.622 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.121      25.743         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_231_744/B3                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  25.743         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.982%), Route: 0.121ns(54.018%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.188       1.188         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.303 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.688         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       1.921 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.289       2.210         ntR13714         
 CLMA_231_744/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.210                          
 clock uncertainty                                       0.050       2.260                          

 Hold time                                              -0.027       2.233                          

 Data required time                                                  2.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.233                          
 Data arrival time                                                  25.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.695  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.623
  Launch Clock Delay      :  2.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.297      76.297         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.412 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385      76.797         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233      77.030 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.288      77.318         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/CR1                  tco                   0.141      77.459 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.497      77.956         u_CORES/id_o [1] 
 CLMS_243_769/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  77.956         Logic Levels: 0  
                                                                                   Logic: 0.141ns(22.100%), Route: 0.497ns(77.900%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.623     125.623         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.623                          
 clock uncertainty                                      -0.050     125.573                          

 Setup time                                             -0.074     125.499                          

 Data required time                                                125.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.499                          
 Data arrival time                                                  77.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.595
  Launch Clock Delay      :  2.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.297      76.297         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.412 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385      76.797         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233      77.030 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.288      77.318         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_756/Q3                   tco                   0.126      77.444 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.358      77.802         u_CORES/conf_sel [0]
 CLMS_243_751/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  77.802         Logic Levels: 0  
                                                                                   Logic: 0.126ns(26.033%), Route: 0.358ns(73.967%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.595     125.595         u_CORES/capt_o   
 CLMS_243_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     125.595                          
 clock uncertainty                                      -0.050     125.545                          

 Setup time                                             -0.074     125.471                          

 Data required time                                                125.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.471                          
 Data arrival time                                                  77.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.519
  Launch Clock Delay      :  2.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.297      76.297         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.412 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385      76.797         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233      77.030 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.288      77.318         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_756/Q3                   tco                   0.120      77.438 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.220      77.658         u_CORES/conf_sel [0]
 CLMA_231_750/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  77.658         Logic Levels: 0  
                                                                                   Logic: 0.120ns(35.294%), Route: 0.220ns(64.706%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.519     125.519         u_CORES/capt_o   
 CLMA_231_750/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.519                          
 clock uncertainty                                      -0.050     125.469                          

 Setup time                                             -0.116     125.353                          

 Data required time                                                125.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.353                          
 Data arrival time                                                  77.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.787
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.008     126.008         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     126.105 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     126.433         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195     126.628 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.240     126.868         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/Q1                   tco                   0.110     126.978 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.195     127.173         u_CORES/id_o [2] 
 CLMA_243_768/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 127.173         Logic Levels: 0  
                                                                                   Logic: 0.110ns(36.066%), Route: 0.195ns(63.934%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.787     125.787         u_CORES/capt_o   
 CLMA_243_768/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.787                          
 clock uncertainty                                       0.050     125.837                          

 Hold time                                               0.027     125.864                          

 Data required time                                                125.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.864                          
 Data arrival time                                                 127.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.787
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.008     126.008         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     126.105 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     126.433         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195     126.628 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.240     126.868         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/Q0                   tco                   0.104     126.972 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.197     127.169         u_CORES/id_o [4] 
 CLMA_243_768/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.169         Logic Levels: 0  
                                                                                   Logic: 0.104ns(34.551%), Route: 0.197ns(65.449%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.787     125.787         u_CORES/capt_o   
 CLMA_243_768/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.787                          
 clock uncertainty                                       0.050     125.837                          

 Hold time                                              -0.025     125.812                          

 Data required time                                                125.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.812                          
 Data arrival time                                                 127.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.787
  Launch Clock Delay      :  1.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.008     126.008         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     126.105 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     126.433         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195     126.628 f       HCKBROUTE_5/CLKOUT
                                   net (fanout=87)       0.240     126.868         ntR13714         
 CLMA_231_756/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_756/Q0                   tco                   0.109     126.977 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.246     127.223         u_CORES/id_o [4] 
 CLMS_243_769/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.223         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.704%), Route: 0.246ns(69.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.787     125.787         u_CORES/capt_o   
 CLMS_243_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.787                          
 clock uncertainty                                       0.050     125.837                          

 Hold time                                               0.027     125.864                          

 Data required time                                                125.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.864                          
 Data arrival time                                                 127.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl/RS
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  1.789
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.298       1.789         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.141       1.930 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      1.558       3.488         u_CORES/u_debug_core_0/resetn
 CLMA_231_691/RSCO                 td                    0.052       3.540 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.540         ntR5616          
 CLMA_231_697/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl/RS

 Data arrival time                                                   3.540         Logic Levels: 1  
                                                                                   Logic: 0.193ns(11.022%), Route: 1.558ns(88.978%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_534/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=2108)     0.249     168.170         ntR14043         
 CLMA_231_697/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv_srl/CLK
 clock pessimism                                         0.141     168.311                          
 clock uncertainty                                      -0.150     168.161                          

 Recovery time                                          -0.116     168.045                          

 Data required time                                                168.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.045                          
 Data arrival time                                                   3.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/RS
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  1.789
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.298       1.789         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.141       1.930 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      1.558       3.488         u_CORES/u_debug_core_0/resetn
 CLMA_231_691/RSCO                 td                    0.052       3.540 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.540         ntR5616          
 CLMA_231_697/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/RS

 Data arrival time                                                   3.540         Logic Levels: 1  
                                                                                   Logic: 0.193ns(11.022%), Route: 1.558ns(88.978%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_534/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=2108)     0.249     168.170         ntR14043         
 CLMA_231_697/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/CLK
 clock pessimism                                         0.141     168.311                          
 clock uncertainty                                      -0.150     168.161                          

 Recovery time                                          -0.116     168.045                          

 Data required time                                                168.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.045                          
 Data arrival time                                                   3.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  1.789
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.298       1.789         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.141       1.930 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      1.558       3.488         u_CORES/u_debug_core_0/resetn
 CLMA_231_691/RSCO                 td                    0.052       3.540 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.540         ntR5616          
 CLMA_231_697/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS

 Data arrival time                                                   3.540         Logic Levels: 1  
                                                                                   Logic: 0.193ns(11.022%), Route: 1.558ns(88.978%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_534/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_18/CLKOUT
                                   net (fanout=2108)     0.249     168.170         ntR14043         
 CLMA_231_697/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK
 clock pessimism                                         0.141     168.311                          
 clock uncertainty                                      -0.150     168.161                          

 Recovery time                                          -0.116     168.045                          

 Data required time                                                168.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.045                          
 Data arrival time                                                   3.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.250       1.505         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.123       1.628 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      0.412       2.040         u_CORES/u_debug_core_0/resetn
 CLMA_243_516/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.040         Logic Levels: 0  
                                                                                   Logic: 0.123ns(22.991%), Route: 0.412ns(77.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.301       1.792         ntR14039         
 CLMA_243_516/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.246       1.546                          
 clock uncertainty                                       0.000       1.546                          

 Removal time                                           -0.038       1.508                          

 Data required time                                                  1.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.508                          
 Data arrival time                                                   2.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.250       1.505         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.123       1.628 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      0.412       2.040         u_CORES/u_debug_core_0/resetn
 CLMA_219_480/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.040         Logic Levels: 0  
                                                                                   Logic: 0.123ns(22.991%), Route: 0.412ns(77.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.290       1.781         ntR14039         
 CLMA_219_480/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.236       1.545                          
 clock uncertainty                                       0.000       1.545                          

 Removal time                                           -0.038       1.507                          

 Data required time                                                  1.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.507                          
 Data arrival time                                                   2.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.250       1.505         ntR14039         
 CLMA_243_396/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_243_396/CR0                  tco                   0.123       1.628 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=228)      0.412       2.040         u_CORES/u_debug_core_0/resetn
 CLMA_219_480/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.040         Logic Levels: 0  
                                                                                   Logic: 0.123ns(22.991%), Route: 0.412ns(77.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=2179)     0.290       1.781         ntR14039         
 CLMA_219_480/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.236       1.545                          
 clock uncertainty                                       0.000       1.545                          

 Removal time                                           -0.038       1.507                          

 Data required time                                                  1.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.507                          
 Data arrival time                                                   2.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/root1/N417_m1/gopapm/RST_X
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     1.929       2.667         nt_rst           
 CLMA_21_331/CR0                   td                    0.182       2.849 f       display_HMI/uart_rx/N159_23/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      4.219       7.068         Vpp_measure1/N0  
 APM_71_1194/RST_X_1                                                       f       wave2_judge/root1/N417_m1/gopapm/RST_X

 Data arrival time                                                   7.068         Logic Levels: 3  
                                                                                   Logic: 0.784ns(11.092%), Route: 6.284ns(88.908%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/root1/N417_m1/gopapm/RST_Y
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     1.929       2.667         nt_rst           
 CLMA_21_331/CR0                   td                    0.182       2.849 f       display_HMI/uart_rx/N159_23/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      4.219       7.068         Vpp_measure1/N0  
 APM_71_1194/RST_Y_1                                                       f       wave2_judge/root1/N417_m1/gopapm/RST_Y

 Data arrival time                                                   7.068         Logic Levels: 3  
                                                                                   Logic: 0.784ns(11.092%), Route: 6.284ns(88.908%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root2/N341_m1/gopapm/RST_X
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     1.929       2.667         nt_rst           
 CLMA_21_331/CR0                   td                    0.182       2.849 f       display_HMI/uart_rx/N159_23/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      4.082       6.931         Vpp_measure1/N0  
 APM_71_1194/RST_X_0                                                       f       wave1_judge/root2/N341_m1/gopapm/RST_X

 Data arrival time                                                   6.931         Logic Levels: 3  
                                                                                   Logic: 0.784ns(11.311%), Route: 6.147ns(88.689%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.440       0.576 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.576         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.649 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     0.218       0.867         nt_rst           
 CLMA_21_1003/RS                                                           f       wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.867         Logic Levels: 2  
                                                                                   Logic: 0.513ns(59.170%), Route: 0.354ns(40.830%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.440       0.576 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.576         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.649 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     0.218       0.867         nt_rst           
 CLMA_21_1003/RS                                                           f       wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.867         Logic Levels: 2  
                                                                                   Logic: 0.513ns(59.170%), Route: 0.354ns(40.830%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[22]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.440       0.576 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.576         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.649 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6781)     0.218       0.867         nt_rst           
 CLMA_21_1003/RS                                                           f       wave2_judge/divider3/Div_flow_loop[2].Divider/Divisor_o[22]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.867         Logic Levels: 2  
                                                                                   Logic: 0.513ns(59.170%), Route: 0.354ns(40.830%)
====================================================================================================

{clk_64M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 7.157       7.812           0.655           High Pulse Width  APM_281_156/CLK_1       fre_duty_measure1/N45_m1/gopapm/CLK
 7.157       7.812           0.655           High Pulse Width  APM_281_90/CLK_1        fre_duty_measure2/N45_m1/gopapm/CLK
 7.158       7.813           0.655           Low Pulse Width   APM_281_156/CLK_1       fre_duty_measure1/N45_m1/gopapm/CLK
====================================================================================================

{clk_6M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 82.678      83.333          0.655           Low Pulse Width   APM_71_978/CLK_1        fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_1/u_gtp_apm_e2_1/gopapm/CLK
 82.678      83.333          0.655           High Pulse Width  APM_71_978/CLK_1        fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_1/u_gtp_apm_e2_1/gopapm/CLK
 82.678      83.333          0.655           Low Pulse Width   APM_71_1104/CLK_1       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_2/u_gtp_apm_e2_1/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           High Pulse Width  DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           High Pulse Width  DRM_298_492/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_231_750/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_231_750/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMS_243_769/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | C:/Users/27102/Desktop/pds project/project/place_route/top_pnr.adf       
| Output     | C:/Users/27102/Desktop/pds project/project/report_timing/top_rtp.adf     
|            | C:/Users/27102/Desktop/pds project/project/report_timing/top.rtr         
|            | C:/Users/27102/Desktop/pds project/project/report_timing/rtr.db          
+----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 3,056 MB
Total CPU time to report_timing completion : 0h:0m:38s
Process Total CPU time to report_timing completion : 0h:0m:46s
Total real time to report_timing completion : 0h:0m:42s
