#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 10:04:34 2018
# Process ID: 5254
# Current directory: /home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.runs/hw_one_ip_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log hw_one_ip_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hw_one_ip_rst_ps7_0_100M_0.tcl
# Log file: /home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.runs/hw_one_ip_rst_ps7_0_100M_0_synth_1/hw_one_ip_rst_ps7_0_100M_0.vds
# Journal file: /home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.runs/hw_one_ip_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source hw_one_ip_rst_ps7_0_100M_0.tcl -notrace
Command: synth_design -top hw_one_ip_rst_ps7_0_100M_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1292.805 ; gain = 81.738 ; free physical = 138 ; free virtual = 639
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hw_one_ip_rst_ps7_0_100M_0' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ip/hw_one_ip_rst_ps7_0_100M_0/synth/hw_one_ip_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ip/hw_one_ip_rst_ps7_0_100M_0/synth/hw_one_ip_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'hw_one_ip_rst_ps7_0_100M_0' (7#1) [/home/lais/Documentos/ROB307/rob_307/quicksort/hw_one_ip/hw_one_ip.srcs/sources_1/bd/hw_one_ip/ip/hw_one_ip_rst_ps7_0_100M_0/synth/hw_one_ip_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 1338.430 ; gain = 127.363 ; free physical = 250 ; free virtual = 649
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1338.430 ; gain = 127.363 ; free physical = 257 ; free virtual = 658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 1338.430 ; gain = 127.363 ; free physical = 257 ; free virtual = 658
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
