/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [34:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[166] & in_data[115]);
  assign celloutsig_1_11z = ~(celloutsig_1_6z & celloutsig_1_0z);
  assign celloutsig_1_9z = ~celloutsig_1_5z;
  assign celloutsig_0_7z = { in_data[5], celloutsig_0_0z } + { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } + { celloutsig_1_7z[2:1], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_12z = { in_data[189:179], celloutsig_1_9z } + { celloutsig_1_7z[1:0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z } == in_data[124:121];
  assign celloutsig_1_1z = in_data[173:162] === { in_data[170:160], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[125:122] === { in_data[132:130], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[183:182], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } === { in_data[167:164], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_12z[7:0], celloutsig_1_6z } > { celloutsig_1_10z[15:8], celloutsig_1_17z };
  assign celloutsig_0_10z = ! { celloutsig_0_7z[4:2], celloutsig_0_5z };
  assign celloutsig_1_4z = ! in_data[135:121];
  assign celloutsig_1_17z = ! { celloutsig_1_10z[15:6], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = ! { celloutsig_1_14z[5:3], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:3], celloutsig_0_2z, celloutsig_0_2z } || { celloutsig_0_0z[4:0], celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } || in_data[47:45];
  assign celloutsig_0_8z = { in_data[92:89], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } || { celloutsig_0_1z[3:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_7z[5:2], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z } || { celloutsig_0_0z[4:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[149:139], celloutsig_1_1z } || { in_data[180:170], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } || in_data[182:180];
  assign celloutsig_0_4z = { in_data[44:43], celloutsig_0_3z } < in_data[32:30];
  assign celloutsig_0_0z = in_data[84:78] * in_data[42:36];
  assign celloutsig_0_11z = { celloutsig_0_7z[2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z } * { in_data[51:30], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } * in_data[189:187];
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z } | { celloutsig_1_10z[7:3], celloutsig_1_2z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:2] ^ celloutsig_0_0z[4:1];
  assign celloutsig_0_2z = ~((in_data[11] & celloutsig_0_0z[2]) | celloutsig_0_1z[1]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[63:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z[31:0], celloutsig_0_12z };
endmodule
