#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 22 15:20:16 2023
# Process ID: 3492
# Current directory: C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5988 C:\Users\canny\Documents\5th Year ECE\Project\PYNQ\Tutorials\cb4cled\cb4cled-jn-application\CB4CLED\vhdl\xilinxprj\CB4CLED_Top.xpr
# Log file: C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/vivado.log
# Journal file: C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.xpr}
update_compile_order -fileset sources_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
export_ip_user_files -of_objects  [get_files {{C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc}}
file delete -force {C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z1_c/physical_contr.xdc}
add_files -fileset constrs_1 -norecurse {{C:/Users/canny/Documents/5th Year ECE/Project/PYNQ_Board_Files/pynq-z2_v1.0.xdc/physical_constr.xdc}}
import_files -fileset constrs_1 {{C:/Users/canny/Documents/5th Year ECE/Project/PYNQ_Board_Files/pynq-z2_v1.0.xdc/physical_constr.xdc}}
create_bd_design "cb4cled_design_z2"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
update_compile_order -fileset sources_1
create_bd_cell -type module -reference CB4CLED_Top CB4CLED_Top_0
set_property location {1.5 612 -132} [get_bd_cells CB4CLED_Top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {0.5 -76 -132} [get_bd_cells processing_system7_0]
set_property location {3 711 -133} [get_bd_cells CB4CLED_Top_0]
set_property location {2.5 342 -134} [get_bd_cells axi_gpio_0]
set_property location {2 340 -20} [get_bd_cells axi_gpio_0]
set_property name CLK [get_bd_cells axi_gpio_0]
set_property name clk1 [get_bd_cells CLK]
set_property name clk [get_bd_cells clk1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells clk]
set_property location {2 327 -264} [get_bd_cells clk]
connect_bd_net [get_bd_pins clk/gpio_io_o] [get_bd_pins CB4CLED_Top_0/clk]
set_property location {2 163 -371} [get_bd_cells clk]
copy_bd_objs /  [get_bd_cells {clk}]
set_property name rst [get_bd_cells clk1]
connect_bd_net [get_bd_pins rst/gpio_io_o] [get_bd_pins CB4CLED_Top_0/rst]
copy_bd_objs /  [get_bd_cells {rst}]
set_property name load [get_bd_cells rst1]
set_property name loadDat [get_bd_cells load]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells loadDat]
connect_bd_net [get_bd_pins loadDat/gpio_io_o] [get_bd_pins CB4CLED_Top_0/loadDat]
copy_bd_objs /  [get_bd_cells {rst}]
copy_bd_objs /  [get_bd_cells {rst}]
copy_bd_objs /  [get_bd_cells {rst}]
startgroup
set_property location {2 316 424} [get_bd_cells rst1]
set_property location {2 316 144} [get_bd_cells rst3]
set_property location {2 316 284} [get_bd_cells rst2]
endgroup
set_property location {2 339 -292} [get_bd_cells loadDat]
startgroup
set_property location {2 343 154} [get_bd_cells rst1]
set_property location {2 343 24} [get_bd_cells rst2]
set_property location {2 343 -386} [get_bd_cells rst3]
endgroup
startgroup
set_property location {2 338 422} [get_bd_cells rst1]
set_property location {2 338 282} [get_bd_cells rst2]
set_property location {2 338 -128} [get_bd_cells rst3]
endgroup
startgroup
set_property location {2 338 43} [get_bd_cells rst2]
set_property location {2 338 183} [get_bd_cells rst1]
endgroup
set_property name load [get_bd_cells rst3]
set_property name ce [get_bd_cells rst2]
set_property name up [get_bd_cells rst1]
set_property location {2 341 28} [get_bd_cells ce]
connect_bd_net [get_bd_pins load/gpio_io_o] [get_bd_pins CB4CLED_Top_0/load]
connect_bd_net [get_bd_pins ce/gpio_io_o] [get_bd_pins CB4CLED_Top_0/ce]
connect_bd_net [get_bd_pins up/gpio_io_o] [get_bd_pins CB4CLED_Top_0/up]
startgroup
set_property location {2 349 -421} [get_bd_cells rst]
set_property location {2 349 -561} [get_bd_cells clk]
endgroup
copy_bd_objs /  [get_bd_cells {clk}]
set_property location {2 335 -825} [get_bd_cells clk1]
startgroup
set_property location {2 341 -417} [get_bd_cells rst]
set_property location {2 341 -557} [get_bd_cells clk]
endgroup
set_property location {2 340 -734} [get_bd_cells clk1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells clk1]
set_property name count [get_bd_cells clk1]
set_property location {2 360 -1080} [get_bd_cells count]
set_property location {2 342 -919} [get_bd_cells count]
connect_bd_net [get_bd_pins CB4CLED_Top_0/TC] [get_bd_pins count/gpio_io_i]
delete_bd_objs [get_bd_nets CB4CLED_Top_0_TC]
connect_bd_net [get_bd_pins CB4CLED_Top_0/count] [get_bd_pins count/gpio_io_i]
copy_bd_objs /  [get_bd_cells {count}]
copy_bd_objs /  [get_bd_cells {count}]
set_property location {2 336 -794} [get_bd_cells count1]
set_property location {2 354 -652} [get_bd_cells count2]
set_property location {2 328 -501} [get_bd_cells clk]
set_property location {2 356 -808} [get_bd_cells count1]
set_property location {2 352 -961} [get_bd_cells count]
set_property name TC [get_bd_cells count1]
set_property name ceo [get_bd_cells count2]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells TC]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells ceo]
connect_bd_net [get_bd_pins CB4CLED_Top_0/TC] [get_bd_pins TC/gpio_io_i]
connect_bd_net [get_bd_pins CB4CLED_Top_0/ceo] [get_bd_pins ceo/gpio_io_i]
set_property location {0.5 -342 -137} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {9} CONFIG.NUM_MI {9}] [get_bd_cells axi_interconnect_0]
set_property location {1 -525 -240} [get_bd_cells processing_system7_0]
set_property location {0.5 -634 -245} [get_bd_cells processing_system7_0]
set_property location {1.5 -167 -344} [get_bd_cells axi_interconnect_0]
set_property location {2 -81 -362} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins count/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins TC/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins ceo/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins clk/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins rst/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M05_AXI] [get_bd_intf_pins loadDat/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M06_AXI] [get_bd_intf_pins load/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M07_AXI] [get_bd_intf_pins ce/S_AXI]
connect_bd_intf_net [get_bd_intf_pins up/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M08_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins clk/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins rst/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins loadDat/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins up/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ce/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins load/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins count/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins TC/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins ceo/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
assign_bd_address
validate_bd_design
make_wrapper -files [get_files {{C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/cb4cled_design_z2.bd}}] -top
add_files -norecurse {{C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/sources_1/bd/cb4cled_design_z2/hdl/cb4cled_design_z2_wrapper.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cb4cled_design_z2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs impl_2 -to_step write_bitstream -jobs 2
