Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:28:17 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/sobel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------+
|      Characteristics      |                         Path #1                        |
+---------------------------+--------------------------------------------------------+
| Requirement               | 10.000                                                 |
| Path Delay                | 5.274                                                  |
| Logic Delay               | 2.264(43%)                                             |
| Net Delay                 | 3.010(57%)                                             |
| Clock Skew                | -0.049                                                 |
| Slack                     | 4.118                                                  |
| Clock Uncertainty         | 0.035                                                  |
| Clock Relationship        | Timed                                                  |
| Clock Delay Group         | Same Clock                                             |
| Logic Levels              | 5                                                      |
| Routes                    | NA                                                     |
| Logical Path              | FDRE/C-(4)-LUT3-(2)-LUT4-CARRY4-CARRY4-LUT4-(8)-FDSE/S |
| Start Point Clock         | ap_clk                                                 |
| End Point Clock           | ap_clk                                                 |
| DSP Block                 | None                                                   |
| RAM Registers             | None-None                                              |
| IO Crossings              | 0                                                      |
| Config Crossings          | 0                                                      |
| SLR Crossings             | 0                                                      |
| PBlocks                   | 0                                                      |
| High Fanout               | 8                                                      |
| Dont Touch                | 0                                                      |
| Mark Debug                | 0                                                      |
| Start Point Pin Primitive | FDRE/C                                                 |
| End Point Pin Primitive   | FDSE/S                                                 |
| Start Point Pin           | tmp_reg_1076_reg[3]/C                                  |
| End Point Pin             | g_y_reg_1107_reg[0]/S                                  |
+---------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+-----+----+----+-----+---+---+
| End Point Clock | Requirement |  0 |  1  |  2 |  3  |  4 |  5 |  6  | 7 | 8 |
+-----------------+-------------+----+-----+----+-----+----+----+-----+---+---+
| ap_clk          | 10.000ns    | 57 | 426 | 56 | 211 | 93 | 45 | 104 | 5 | 3 |
+-----------------+-------------+----+-----+----+-----+----+----+-----+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


