# Simulation-of-a-Memory-Subsystem
In this project, I implemented a simulation of a memory subsystem comprising main memory, L2 cache, L1 cache, and a memory subsystem controller for controlling the interaction among the caches, memory, and CPU.
