// Seed: 1383428232
module module_0 (
    id_1
);
  output wire id_1;
  parameter id_2 = id_2;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5,
    output tri1 id_6,
    input supply0 id_7,
    output logic id_8,
    output uwire id_9,
    input tri1 id_10,
    input tri1 id_11
);
  longint id_13;
  parameter id_14 = -1;
  wor id_15, id_16;
  tri id_17;
  localparam id_18 = id_14;
  always id_16 = id_7;
  supply1 id_19 = id_19 - "" + -1 <= 1 === 1'd0, id_20;
  initial id_8 <= 1 - 1;
  id_21(
      .id_0(id_7), .id_1(-1), .id_2(1)
  );
  parameter id_22 = -1;
  id_23(
      id_16 == ~(id_1), id_10
  );
  module_0 modCall_1 (id_19);
  assign id_9  = 1;
  assign id_22 = id_22 ^ -1;
  wire id_24;
endmodule
