INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/alu/alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/alu/alu.srcs/sim_1/new/alutb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/alu/alu.srcs/sim_1/new/alutb.v:21]
