{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 10:30:43 2011 " "Info: Processing started: Tue Aug 30 10:30:43 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP -c IOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP -c IOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADCCONVST.qip " "Warning: Tcl Script File ADCCONVST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADCCONVST.qip " "Info: set_global_assignment -name QIP_FILE ADCCONVST.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file iop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IOP " "Info: Found entity 1: IOP" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8-SYN " "Info: Found design unit 1: counter8-SYN" {  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/counter8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Info: Found entity 1: counter8" {  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/counter8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-SYN " "Info: Found design unit 1: and_3-SYN" {  } { { "AND_3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_3 " "Info: Found entity 1: AND_3" {  } { { "AND_3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR4 " "Warning: Entity \"OR4\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "OR4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR4.vhd" 42 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or4-SYN " "Info: Found design unit 1: or4-SYN" {  } { { "OR4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-SYN " "Info: Found design unit 1: or_2-SYN" {  } { { "OR_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR_2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Info: Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-SYN " "Info: Found design unit 1: and_2-SYN" {  } { { "AND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Info: Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-SYN " "Info: Found design unit 1: or_4-SYN" {  } { { "OR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR_4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_4 " "Info: Found entity 1: OR_4" {  } { { "OR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR_4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4-SYN " "Info: Found design unit 1: and_4-SYN" {  } { { "AND_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_4 " "Info: Found entity 1: AND_4" {  } { { "AND_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nor_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR_4-arc " "Info: Found design unit 1: NOR_4-arc" {  } { { "NOR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/NOR_4.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOR_4 " "Info: Found entity 1: NOR_4" {  } { { "NOR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/NOR_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_2-arc_nand " "Info: Found design unit 1: NAND_2-arc_nand" {  } { { "NAND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/NAND_2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NAND_2 " "Info: Found entity 1: NAND_2" {  } { { "NAND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/NAND_2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_1-SYN " "Info: Found design unit 1: dff_1-SYN" {  } { { "DFF_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DFF_1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Info: Found entity 1: DFF_1" {  } { { "DFF_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DFF_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vlo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vlo-SYN " "Info: Found design unit 1: vlo-SYN" {  } { { "VLO.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/VLO.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VLO " "Info: Found entity 1: VLO" {  } { { "VLO.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/VLO.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt3-SYN " "Info: Found design unit 1: cnt3-SYN" {  } { { "CNT3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CNT3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT3 " "Info: Found entity 1: CNT3" {  } { { "CNT3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CNT3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4-SYN " "Info: Found design unit 1: cnt4-SYN" {  } { { "CNT4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CNT4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT4 " "Info: Found entity 1: CNT4" {  } { { "CNT4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CNT4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-BEHAVE " "Info: Found design unit 1: T_FF-BEHAVE" {  } { { "T_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/T_FF.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Info: Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/T_FF.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_500ns.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delay_500ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_500ns-SYN " "Info: Found design unit 1: delay_500ns-SYN" {  } { { "DELAY_500ns.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DELAY_500ns.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DELAY_500ns " "Info: Found entity 1: DELAY_500ns" {  } { { "DELAY_500ns.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DELAY_500ns.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conv_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_st-SYN " "Info: Found design unit 1: conv_st-SYN" {  } { { "CONV_ST.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONV_ST.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONV_ST " "Info: Found entity 1: CONV_ST" {  } { { "CONV_ST.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONV_ST.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_conv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_conv-SYN " "Info: Found design unit 1: adc_conv-SYN" {  } { { "ADC_CONV.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/ADC_CONV.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_CONV " "Info: Found entity 1: ADC_CONV" {  } { { "ADC_CONV.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/ADC_CONV.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lled_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lled_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lled_ff-SYN " "Info: Found design unit 1: lled_ff-SYN" {  } { { "lLED_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/lLED_FF.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lLED_FF " "Info: Found entity 1: lLED_FF" {  } { { "lLED_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/lLED_FF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscillator_altufm_osc_lv5-RTL " "Info: Found design unit 1: oscillator_altufm_osc_lv5-RTL" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/oscillator.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 oscillator-RTL " "Info: Found design unit 2: oscillator-RTL" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/oscillator.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 oscillator_altufm_osc_lv5 " "Info: Found entity 1: oscillator_altufm_osc_lv5" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/oscillator.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 oscillator " "Info: Found entity 2: oscillator" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/oscillator.vhd" 114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_1-SYN " "Info: Found design unit 1: mem_1-SYN" {  } { { "MEM_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/MEM_1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_1 " "Info: Found entity 1: MEM_1" {  } { { "MEM_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/MEM_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Info: Found design unit 1: memory-SYN" {  } { { "MEMORY.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/MEMORY.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Info: Found entity 1: MEMORY" {  } { { "MEMORY.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/MEMORY.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter5-SYN " "Info: Found design unit 1: counter5-SYN" {  } { { "COUNTER5.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/COUNTER5.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER5 " "Info: Found entity 1: COUNTER5" {  } { { "COUNTER5.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/COUNTER5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16-SYN " "Info: Found design unit 1: dff_16-SYN" {  } { { "DFF_16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DFF_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_16 " "Info: Found entity 1: DFF_16" {  } { { "DFF_16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DFF_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_16-SYN " "Info: Found design unit 1: s_16-SYN" {  } { { "S_16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_16.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 S_16 " "Info: Found entity 1: S_16" {  } { { "S_16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4-SYN " "Info: Found design unit 1: counter4-SYN" {  } { { "COUNTER4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/COUNTER4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER4 " "Info: Found entity 1: COUNTER4" {  } { { "COUNTER4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/COUNTER4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const16-SYN " "Info: Found design unit 1: const16-SYN" {  } { { "CONST16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONST16.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONST16 " "Info: Found entity 1: CONST16" {  } { { "CONST16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONST16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_2-SYN " "Info: Found design unit 1: dff_2-SYN" {  } { { "DFF_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DFF_2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_2 " "Info: Found entity 1: DFF_2" {  } { { "DFF_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/DFF_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR2 " "Warning: Entity \"OR2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "OR2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR2.vhd" 42 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2-SYN " "Info: Found design unit 1: or2-SYN" {  } { { "OR2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/OR2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_24-SYN " "Info: Found design unit 1: s_24-SYN" {  } { { "S_24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_24.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 S_24 " "Info: Found entity 1: S_24" {  } { { "S_24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_24.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cons24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cons24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cons24-SYN " "Info: Found design unit 1: cons24-SYN" {  } { { "CONS24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONS24.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONS24 " "Info: Found entity 1: CONS24" {  } { { "CONS24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONS24.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_7-SYN " "Info: Found design unit 1: and_7-SYN" {  } { { "AND_7.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_7.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_7 " "Info: Found entity 1: AND_7" {  } { { "AND_7.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/AND_7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP " "Info: Elaborating entity \"IOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR1 " "Warning: Pin \"CLEAR1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1184 -480 -304 -1168 "CLEAR1" "" } { -1192 -304 -160 -1176 "CLEAR1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR2 " "Warning: Pin \"CLEAR2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1160 -480 -304 -1144 "CLEAR2" "" } { -1168 -304 -160 -1152 "CLEAR2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR3 " "Warning: Pin \"CLEAR3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1136 -480 -304 -1120 "CLEAR3" "" } { -1144 -304 -160 -1128 "CLEAR3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR4 " "Warning: Pin \"CLEAR4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1112 -480 -304 -1096 "CLEAR4" "" } { -1120 -304 -160 -1104 "CLEAR4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH1 " "Warning: Pin \"LATCH1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1080 -480 -304 -1064 "LATCH1" "" } { -1088 -304 -160 -1072 "LATCH1" "" } { -168 992 1104 -152 "LATCH1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH2 " "Warning: Pin \"LATCH2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1056 -480 -304 -1040 "LATCH2" "" } { -1064 -304 -160 -1048 "LATCH2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH3 " "Warning: Pin \"LATCH3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1032 -480 -304 -1016 "LATCH3" "" } { -1040 -304 -160 -1024 "LATCH3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH4 " "Warning: Pin \"LATCH4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1008 -480 -304 -992 "LATCH4" "" } { -1016 -304 -160 -1000 "LATCH4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC1 " "Warning: Pin \"SCK_DAC1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1392 -480 -304 -1376 "SCK_DAC1" "" } { -1400 -304 -160 -1384 "SCK_DAC1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC2 " "Warning: Pin \"SCK_DAC2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1368 -480 -304 -1352 "SCK_DAC2" "" } { -1376 -304 -160 -1360 "SCK_DAC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC3 " "Warning: Pin \"SCK_DAC3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1344 -480 -304 -1328 "SCK_DAC3" "" } { -1352 -304 -160 -1336 "SCK_DAC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC4 " "Warning: Pin \"SCK_DAC4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1320 -480 -304 -1304 "SCK_DAC4" "" } { -1328 -304 -160 -1312 "SCK_DAC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_DAC2 " "Warning: Pin \"SDIN_DAC2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1264 -480 -304 -1248 "SDIN_DAC2" "" } { -1272 -304 -160 -1256 "SDIN_DAC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_DAC3 " "Warning: Pin \"SDIN_DAC3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1240 -480 -304 -1224 "SDIN_DAC3" "" } { -1248 -304 -160 -1232 "SDIN_DAC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_DAC4 " "Warning: Pin \"SDIN_DAC4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1216 -480 -304 -1200 "SDIN_DAC4" "" } { -1224 -304 -160 -1208 "SDIN_DAC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC1 " "Warning: Pin \"CS_ADC1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -816 -480 -304 -800 "CS_ADC1" "" } { -824 -304 -152 -808 "CS_ADC1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC2 " "Warning: Pin \"CS_ADC2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -792 -480 -304 -776 "CS_ADC2" "" } { -800 -304 -152 -784 "CS_ADC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC3 " "Warning: Pin \"CS_ADC3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -768 -480 -304 -752 "CS_ADC3" "" } { -776 -304 -152 -760 "CS_ADC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC4 " "Warning: Pin \"CS_ADC4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -744 -480 -304 -728 "CS_ADC4" "" } { -752 -304 -152 -736 "CS_ADC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_ADC " "Warning: Pin \"SDIN_ADC\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -864 -480 -304 -848 "SDIN_ADC" "" } { -872 -304 -152 -856 "SDIN_ADC" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_ADC " "Warning: Pin \"SCK_ADC\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -840 -480 -304 -824 "SCK_ADC" "" } { -848 -304 -152 -832 "SCK_ADC" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H1 " "Warning: Pin \"H1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -616 -480 -304 -600 "H1" "" } { -624 -304 -152 -608 "H1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H2 " "Warning: Pin \"H2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -592 -480 -304 -576 "H2" "" } { -600 -304 -152 -584 "H2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H3 " "Warning: Pin \"H3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -568 -480 -304 -552 "H3" "" } { -576 -304 -152 -560 "H3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H4 " "Warning: Pin \"H4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -544 -480 -304 -528 "H4" "" } { -552 -304 -152 -536 "H4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H5 " "Warning: Pin \"H5\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -520 -480 -304 -504 "H5" "" } { -528 -304 -152 -512 "H5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_D " "Warning: Pin \"RB_DL_D\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1424 -480 -312 -1408 "RB_DL_D" "" } { -1432 -312 -160 -1416 "RB_DL_D" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_C " "Warning: Pin \"RB_DL_C\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1448 -480 -312 -1432 "RB_DL_C" "" } { -1456 -312 -160 -1440 "RB_DL_C" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_B " "Warning: Pin \"RB_DL_B\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1472 -480 -312 -1456 "RB_DL_B" "" } { -1480 -312 -160 -1464 "RB_DL_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_A " "Warning: Pin \"RB_DL_A\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1496 -480 -312 -1480 "RB_DL_A" "" } { -1504 -312 -160 -1488 "RB_DL_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC1 " "Warning: Pin \"SDO_DAC1\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1592 -480 -312 -1576 "SDO_DAC1" "" } { -1600 -312 -160 -1584 "SDO_DAC1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC4 " "Warning: Pin \"SDO_DAC4\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1520 -480 -312 -1504 "SDO_DAC4" "" } { -1528 -312 -160 -1512 "SDO_DAC4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC2 " "Warning: Pin \"SDO_DAC2\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1568 -480 -312 -1552 "SDO_DAC2" "" } { -1576 -312 -160 -1560 "SDO_DAC2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC3 " "Warning: Pin \"SDO_DAC3\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1544 -480 -312 -1528 "SDO_DAC3" "" } { -1552 -312 -160 -1536 "SDO_DAC3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "BD5 " "Warning: Pin \"BD5\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -240 -480 -312 -224 "BD5" "" } { -248 -312 -152 -232 "BD5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_ADC " "Warning: Pin \"SDO_ADC\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -896 -480 -312 -880 "SDO_ADC" "" } { -904 -312 -160 -888 "SDO_ADC" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE1 " "Warning: Pin \"SPARE1\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -216 -480 -312 -200 "SPARE1" "" } { -224 -312 -152 -208 "SPARE1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE2 " "Warning: Pin \"SPARE2\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -192 -480 -312 -176 "SPARE2" "" } { -200 -312 -152 -184 "SPARE2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE3 " "Warning: Pin \"SPARE3\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -168 -480 -312 -152 "SPARE3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_RD_W " "Warning: Pin \"P_RD_W\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 112 -480 -312 128 "P_RD_W" "" } { 104 -312 -160 120 "P_RD_W" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_CS " "Warning: Pin \"P_CS\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 136 -480 -312 152 "P_CS" "" } { 128 -312 -160 144 "P_CS" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_OE " "Warning: Pin \"P_OE\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 160 -480 -312 176 "P_OE" "" } { 152 -312 -160 168 "P_OE" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RST_IN " "Warning: Pin \"RST_IN\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 184 -480 -312 200 "RST_IN" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_ADDR " "Warning: Pin \"P_ADDR\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_24 S_24:inst46 " "Info: Elaborating entity \"S_24\" for hierarchy \"S_24:inst46\"" {  } { { "IOP.bdf" "inst46" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -128 1112 1256 0 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "S_24.vhd" "lpm_shiftreg_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_24.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "S_24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_24.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "S_24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_24.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vhi.vhd 2 1 " "Warning: Using design file vhi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhi-SYN " "Info: Found design unit 1: vhi-SYN" {  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/vhi.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VHI " "Info: Found entity 1: VHI" {  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/vhi.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHI VHI:inst44 " "Info: Elaborating entity \"VHI\" for hierarchy \"VHI:inst44\"" {  } { { "IOP.bdf" "inst44" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -16 984 1048 32 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant VHI:inst44\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"VHI:inst44\|lpm_constant:lpm_constant_component\"" {  } { { "vhi.vhd" "lpm_constant_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/vhi.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VHI:inst44\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"VHI:inst44\|lpm_constant:lpm_constant_component\"" {  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/vhi.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VHI:inst44\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"VHI:inst44\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/vhi.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONS24 CONS24:inst75 " "Info: Elaborating entity \"CONS24\" for hierarchy \"CONS24:inst75\"" {  } { { "IOP.bdf" "inst75" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -104 1008 1076 -56 "inst75" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONS24:inst75\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CONS24:inst75\|lpm_constant:lpm_constant_component\"" {  } { { "CONS24.vhd" "lpm_constant_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONS24.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CONS24:inst75\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CONS24:inst75\|lpm_constant:lpm_constant_component\"" {  } { { "CONS24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONS24.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONS24:inst75\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CONS24:inst75\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1052688 " "Info: Parameter \"lpm_cvalue\" = \"1052688\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CONS24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONS24.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "not2.vhd 2 1 " "Warning: Using design file not2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not2-SYN " "Info: Found design unit 1: not2-SYN" {  } { { "not2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/not2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not2 " "Info: Found entity 1: not2" {  } { { "not2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/not2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not2 not2:inst92 " "Info: Elaborating entity \"not2\" for hierarchy \"not2:inst92\"" {  } { { "IOP.bdf" "inst92" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -200 624 704 -160 "inst92" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv not2:inst92\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"not2:inst92\|lpm_inv:lpm_inv_component\"" {  } { { "not2.vhd" "lpm_inv_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/not2.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "not2:inst92\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"not2:inst92\|lpm_inv:lpm_inv_component\"" {  } { { "not2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/not2.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "not2:inst92\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"not2:inst92\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Info: Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "not2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/not2.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 counter8:inst14 " "Info: Elaborating entity \"counter8\" for hierarchy \"counter8:inst14\"" {  } { { "IOP.bdf" "inst14" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -264 128 272 -168 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter8:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter8:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "counter8.vhd" "lpm_counter_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/counter8.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter8:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter8:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/counter8.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter8:inst14\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter8:inst14\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Info: Parameter \"lpm_width\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/counter8.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_obi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_obi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_obi " "Info: Found entity 1: cntr_obi" {  } { { "db/cntr_obi.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/db/cntr_obi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_obi counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated " "Info: Elaborating entity \"cntr_obi\" for hierarchy \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:inst2 " "Info: Elaborating entity \"oscillator\" for hierarchy \"oscillator:inst2\"" {  } { { "IOP.bdf" "inst2" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 64 112 328 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator_altufm_osc_lv5 oscillator:inst2\|oscillator_altufm_osc_lv5:oscillator_altufm_osc_lv5_component " "Info: Elaborating entity \"oscillator_altufm_osc_lv5\" for hierarchy \"oscillator:inst2\|oscillator_altufm_osc_lv5:oscillator_altufm_osc_lv5_component\"" {  } { { "oscillator.vhd" "oscillator_altufm_osc_lv5_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/oscillator.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR1 GND " "Warning (13410): Pin \"CLEAR1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1184 -480 -304 -1168 "CLEAR1" "" } { -1192 -304 -160 -1176 "CLEAR1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR2 GND " "Warning (13410): Pin \"CLEAR2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1160 -480 -304 -1144 "CLEAR2" "" } { -1168 -304 -160 -1152 "CLEAR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR3 GND " "Warning (13410): Pin \"CLEAR3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1136 -480 -304 -1120 "CLEAR3" "" } { -1144 -304 -160 -1128 "CLEAR3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR4 GND " "Warning (13410): Pin \"CLEAR4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1112 -480 -304 -1096 "CLEAR4" "" } { -1120 -304 -160 -1104 "CLEAR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH1 GND " "Warning (13410): Pin \"LATCH1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1080 -480 -304 -1064 "LATCH1" "" } { -1088 -304 -160 -1072 "LATCH1" "" } { -168 992 1104 -152 "LATCH1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH2 GND " "Warning (13410): Pin \"LATCH2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1056 -480 -304 -1040 "LATCH2" "" } { -1064 -304 -160 -1048 "LATCH2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH3 GND " "Warning (13410): Pin \"LATCH3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1032 -480 -304 -1016 "LATCH3" "" } { -1040 -304 -160 -1024 "LATCH3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH4 GND " "Warning (13410): Pin \"LATCH4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1008 -480 -304 -992 "LATCH4" "" } { -1016 -304 -160 -1000 "LATCH4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC1 GND " "Warning (13410): Pin \"SCK_DAC1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1392 -480 -304 -1376 "SCK_DAC1" "" } { -1400 -304 -160 -1384 "SCK_DAC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC2 GND " "Warning (13410): Pin \"SCK_DAC2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1368 -480 -304 -1352 "SCK_DAC2" "" } { -1376 -304 -160 -1360 "SCK_DAC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC3 GND " "Warning (13410): Pin \"SCK_DAC3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1344 -480 -304 -1328 "SCK_DAC3" "" } { -1352 -304 -160 -1336 "SCK_DAC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC4 GND " "Warning (13410): Pin \"SCK_DAC4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1320 -480 -304 -1304 "SCK_DAC4" "" } { -1328 -304 -160 -1312 "SCK_DAC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC1 GND " "Warning (13410): Pin \"SDIN_DAC1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1288 -480 -304 -1272 "SDIN_DAC1" "" } { -1296 -304 -160 -1280 "SDIN_DAC1" "" } { -72 1256 1400 -56 "SDIN_DAC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC2 GND " "Warning (13410): Pin \"SDIN_DAC2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1264 -480 -304 -1248 "SDIN_DAC2" "" } { -1272 -304 -160 -1256 "SDIN_DAC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC3 GND " "Warning (13410): Pin \"SDIN_DAC3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1240 -480 -304 -1224 "SDIN_DAC3" "" } { -1248 -304 -160 -1232 "SDIN_DAC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC4 GND " "Warning (13410): Pin \"SDIN_DAC4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1216 -480 -304 -1200 "SDIN_DAC4" "" } { -1224 -304 -160 -1208 "SDIN_DAC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC1 GND " "Warning (13410): Pin \"CS_ADC1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -816 -480 -304 -800 "CS_ADC1" "" } { -824 -304 -152 -808 "CS_ADC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC2 GND " "Warning (13410): Pin \"CS_ADC2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -792 -480 -304 -776 "CS_ADC2" "" } { -800 -304 -152 -784 "CS_ADC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC3 GND " "Warning (13410): Pin \"CS_ADC3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -768 -480 -304 -752 "CS_ADC3" "" } { -776 -304 -152 -760 "CS_ADC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC4 GND " "Warning (13410): Pin \"CS_ADC4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -744 -480 -304 -728 "CS_ADC4" "" } { -752 -304 -152 -736 "CS_ADC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_ADC GND " "Warning (13410): Pin \"SDIN_ADC\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -864 -480 -304 -848 "SDIN_ADC" "" } { -872 -304 -152 -856 "SDIN_ADC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_ADC GND " "Warning (13410): Pin \"SCK_ADC\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -840 -480 -304 -824 "SCK_ADC" "" } { -848 -304 -152 -832 "SCK_ADC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H1 GND " "Warning (13410): Pin \"H1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -616 -480 -304 -600 "H1" "" } { -624 -304 -152 -608 "H1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H2 GND " "Warning (13410): Pin \"H2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -592 -480 -304 -576 "H2" "" } { -600 -304 -152 -584 "H2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H3 GND " "Warning (13410): Pin \"H3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -568 -480 -304 -552 "H3" "" } { -576 -304 -152 -560 "H3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H4 GND " "Warning (13410): Pin \"H4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -544 -480 -304 -528 "H4" "" } { -552 -304 -152 -536 "H4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H5 GND " "Warning (13410): Pin \"H5\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -520 -480 -304 -504 "H5" "" } { -528 -304 -152 -512 "H5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "P_LE VCC " "Warning (13410): Pin \"P_LE\" is stuck at VCC" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -360 -480 -304 -344 "P_LE" "" } { -368 -304 -152 -352 "P_LE" "" } { -336 96 248 -320 "P_LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 40 " "Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[20\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[19\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[18\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[17\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[16\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[15\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[14\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[13\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[12\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Register \"S_24:inst46\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[0\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[1\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[2\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[3\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[4\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[5\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[6\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[8\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[9\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[10\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[11\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[12\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[13\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[14\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[15\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[16\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[17\] " "Info: Register \"counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_obi:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Warning: Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_D " "Warning (15610): No output dependent on input pin \"RB_DL_D\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1424 -480 -312 -1408 "RB_DL_D" "" } { -1432 -312 -160 -1416 "RB_DL_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_C " "Warning (15610): No output dependent on input pin \"RB_DL_C\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1448 -480 -312 -1432 "RB_DL_C" "" } { -1456 -312 -160 -1440 "RB_DL_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_B " "Warning (15610): No output dependent on input pin \"RB_DL_B\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1472 -480 -312 -1456 "RB_DL_B" "" } { -1480 -312 -160 -1464 "RB_DL_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_A " "Warning (15610): No output dependent on input pin \"RB_DL_A\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1496 -480 -312 -1480 "RB_DL_A" "" } { -1504 -312 -160 -1488 "RB_DL_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC1 " "Warning (15610): No output dependent on input pin \"SDO_DAC1\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1592 -480 -312 -1576 "SDO_DAC1" "" } { -1600 -312 -160 -1584 "SDO_DAC1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC4 " "Warning (15610): No output dependent on input pin \"SDO_DAC4\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1520 -480 -312 -1504 "SDO_DAC4" "" } { -1528 -312 -160 -1512 "SDO_DAC4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC2 " "Warning (15610): No output dependent on input pin \"SDO_DAC2\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1568 -480 -312 -1552 "SDO_DAC2" "" } { -1576 -312 -160 -1560 "SDO_DAC2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC3 " "Warning (15610): No output dependent on input pin \"SDO_DAC3\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -1544 -480 -312 -1528 "SDO_DAC3" "" } { -1552 -312 -160 -1536 "SDO_DAC3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD5 " "Warning (15610): No output dependent on input pin \"BD5\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -240 -480 -312 -224 "BD5" "" } { -248 -312 -152 -232 "BD5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_ADC " "Warning (15610): No output dependent on input pin \"SDO_ADC\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -896 -480 -312 -880 "SDO_ADC" "" } { -904 -312 -160 -888 "SDO_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1 " "Warning (15610): No output dependent on input pin \"SPARE1\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -216 -480 -312 -200 "SPARE1" "" } { -224 -312 -152 -208 "SPARE1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2 " "Warning (15610): No output dependent on input pin \"SPARE2\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -192 -480 -312 -176 "SPARE2" "" } { -200 -312 -152 -184 "SPARE2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE3 " "Warning (15610): No output dependent on input pin \"SPARE3\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { -168 -480 -312 -152 "SPARE3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_RD_W " "Warning (15610): No output dependent on input pin \"P_RD_W\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 112 -480 -312 128 "P_RD_W" "" } { 104 -312 -160 120 "P_RD_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_CS " "Warning (15610): No output dependent on input pin \"P_CS\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 136 -480 -312 152 "P_CS" "" } { 128 -312 -160 144 "P_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_OE " "Warning (15610): No output dependent on input pin \"P_OE\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 160 -480 -312 176 "P_OE" "" } { 152 -312 -160 168 "P_OE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_IN " "Warning (15610): No output dependent on input pin \"RST_IN\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 184 -480 -312 200 "RST_IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[30\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[30\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[29\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[29\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[28\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[28\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[27\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[27\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[26\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[26\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[25\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[25\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[24\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[24\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[23\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[23\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[22\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[22\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[21\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[21\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[20\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[20\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[19\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[19\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[18\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[18\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[17\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[17\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[16\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[16\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..16\]" "" } { 72 -312 -160 88 "P_ADDR\[30..16\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Info: Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 10:30:57 2011 " "Info: Processing ended: Tue Aug 30 10:30:57 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
