$date
	Sat Jun 30 15:48:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_simple_c $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module test $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var wire 1 ) w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z)
0(
0'
0&
0%
0$
0#
z"
x!
$end
#100
1"
#300
1!
0)
#1000
1%
1(
1$
1'
1#
1&
#1100
0"
#1300
0!
1)
#1500
1!
#2000
