<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1064</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:18px;font-family:Times;color:#0860a8;}
	.ft08{font-size:12px;font-family:Times;color:#0860a8;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1064-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1064.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">24-18&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">VIRTUAL MACHINE CONTROL STRUCTURES</p>
<p style="position:absolute;top:184px;left:68px;white-space:nowrap" class="ft09">All other bits in&#160;this field are reserved,&#160;some to 0 and&#160;some to 1. Software should consult the VMX capability&#160;MSRs&#160;<br/>IA32_VMX_EXIT_CTLS and IA32_VMX_TRUE_EXIT_CTL<a href="o_fe12b1e2a880e0ce-1946.html">S (see Appendix A.4) to determine&#160;</a>how it&#160;should&#160;set the&#160;<br/>reserved bits.&#160;Failure to&#160;set reserved bits properly causes&#160;subsequent VM&#160;entries to&#160;<a href="o_fe12b1e2a880e0ce-1097.html">fail (see Section 26.2.1.2</a>).<br/>The first processors to&#160;support&#160;the virtual-machine extensions supported&#160;only the&#160;1-settings of bits&#160;0–8,&#160;10,&#160;11,&#160;<br/>13, 14,&#160;16, and 17.&#160;The VMX capability MSR&#160;IA32_VMX_EXIT_CTLS&#160;always&#160;reports&#160;that these&#160;bits must be&#160;1.&#160;<br/>Logical processors that&#160;support the&#160;0-settings of any of&#160;these bits will support the&#160;VMX&#160;capability&#160;MSR&#160;<br/>IA32_VMX_TRUE_EXIT_CTLS MSR, and software should&#160;consult this&#160;MSR to&#160;discover support for&#160;the 0-settings&#160;of&#160;<br/>these&#160;bits. Software that is&#160;not aware of the&#160;functionality of any&#160;one of these bits should&#160;set that&#160;bit&#160;to&#160;1.</p>
<p style="position:absolute;top:357px;left:68px;white-space:nowrap" class="ft03">24.7.2&#160;</p>
<p style="position:absolute;top:357px;left:148px;white-space:nowrap" class="ft03">VM-Exit Controls for MSRs</p>
<p style="position:absolute;top:387px;left:68px;white-space:nowrap" class="ft09">A&#160;VMM may&#160;specify&#160;lists of&#160;MSRs&#160;to be stored&#160;and loaded&#160;on&#160;VM&#160;exits. The&#160;following&#160;VM-exit control fields deter-<br/>mine&#160;how&#160;MSRs are stored on VM&#160;exits:</p>
<p style="position:absolute;top:439px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:440px;left:93px;white-space:nowrap" class="ft09"><b>VM-exit MSR-store count</b>&#160;(32 bits).<b>&#160;</b>This field&#160;specifies the&#160;number of MSRs&#160;to be&#160;stored&#160;on VM&#160;exit.&#160;It is&#160;<br/>recommended that this count not exceed 512 bytes.</p>
<p style="position:absolute;top:454px;left:441px;white-space:nowrap" class="ft06">1</p>
<p style="position:absolute;top:457px;left:448px;white-space:nowrap" class="ft02">&#160;Otherwise, unpredictable processor behavior (including a&#160;</p>
<p style="position:absolute;top:473px;left:93px;white-space:nowrap" class="ft02">machine check)&#160;may result during&#160;VM&#160;exit.</p>
<p style="position:absolute;top:495px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:495px;left:93px;white-space:nowrap" class="ft09"><b>VM-exit MSR-store address</b>&#160;(64&#160;bits).&#160;This field contains the physical address of the VM-exit MSR-store area.&#160;<br/>The&#160;area&#160;is&#160;a table of entries, 16 bytes per&#160;entry,&#160;where&#160;the number of&#160;entries is given&#160;by the VM-exit MSR-store&#160;<br/>count. The<a href="o_fe12b1e2a880e0ce-1064.html">&#160;format of each entry is given in Table&#160;24-11.&#160;</a>If the VM-exit MSR-store count is not zero, the address&#160;<br/>must be 16-byte aligned.</p>
<p style="position:absolute;top:703px;left:68px;white-space:nowrap" class="ft011">Se<a href="o_fe12b1e2a880e0ce-1142.html">e Section 27.4</a>&#160;for how this area&#160;is&#160;used&#160;on&#160;VM&#160;exits.<br/>The following VM-exit control fields determine&#160;how MSRs&#160;are loaded&#160;on&#160;VM&#160;exits:</p>
<p style="position:absolute;top:748px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:749px;left:93px;white-space:nowrap" class="ft09"><b>VM-exit MSR-load count</b>&#160;(32 bits).<b>&#160;</b>This field&#160;contains the&#160;number&#160;of MSRs&#160;to be&#160;loaded&#160;on&#160;VM&#160;exit. It&#160;is&#160;<br/>recommended that&#160;this&#160;count not exceed&#160;512 bytes. Otherwise,&#160;unpredictable&#160;processor&#160;behavior (including&#160;a&#160;<br/>machine check)&#160;may result during&#160;VM&#160;exit.</p>
<p style="position:absolute;top:779px;left:382px;white-space:nowrap" class="ft06">2</p>
<p style="position:absolute;top:804px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:805px;left:93px;white-space:nowrap" class="ft09"><b>VM-exit&#160;MSR-load address</b>&#160;(64 bits).<b>&#160;</b>This field&#160;contains the&#160;physical&#160;address of the&#160;VM-exit MSR-load area.&#160;<br/>The&#160;area&#160;is&#160;a table of entries, 16 bytes per&#160;entry,&#160;where the number of&#160;entries is given&#160;by the VM-exit MSR-load&#160;<br/>count&#160;(see<a href="o_fe12b1e2a880e0ce-1064.html">&#160;Table&#160;24-11). If the&#160;</a>VM-exit MSR-load count&#160;is not zero,&#160;the&#160;address&#160;must be 16-byte aligned.</p>
<p style="position:absolute;top:862px;left:68px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-1147.html">e Section 27.6</a>&#160;for how this area&#160;is&#160;used&#160;on&#160;VM&#160;exits.</p>
<p style="position:absolute;top:917px;left:68px;white-space:nowrap" class="ft07">24.8&#160;VM-ENTRY&#160;</p>
<p style="position:absolute;top:917px;left:253px;white-space:nowrap" class="ft07">CONTROL&#160;</p>
<p style="position:absolute;top:917px;left:347px;white-space:nowrap" class="ft07">FIELDS</p>
<p style="position:absolute;top:953px;left:68px;white-space:nowrap" class="ft09">The VM-entry control fields govern&#160;the&#160;behavior of VM&#160;entries. They&#160;are discussed&#160;in Sectio<a href="o_fe12b1e2a880e0ce-1065.html">ns 24.8.1&#160;</a>through&#160;<br/><a href="o_fe12b1e2a880e0ce-1066.html">24.8.3.</a></p>
<p style="position:absolute;top:110px;left:69px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft02">1.&#160;Since&#160;Intel 64&#160;architecture&#160;specifies that&#160;IA32_EFER.LMA&#160;is&#160;always set to&#160;the logical-AND of&#160;CR0.PG&#160;and IA32_EFER.LME, and&#160;since&#160;</p>
<p style="position:absolute;top:146px;left:82px;white-space:nowrap" class="ft02">CR0.PG&#160;is&#160;always&#160;1 in&#160;VMX operation,&#160;IA32_EFER.LMA is&#160;always&#160;identical to&#160;IA32_EFER.LME&#160;in&#160;VMX operation.</p>
<p style="position:absolute;top:1000px;left:68px;white-space:nowrap" class="ft02">1.&#160;Future&#160;implementations may allow more&#160;MSRs to&#160;be stored reliably.&#160;Software&#160;should consult&#160;the&#160;VMX capability MSR&#160;</p>
<p style="position:absolute;top:1017px;left:89px;white-space:nowrap" class="ft02">IA32_VMX_MISC to&#160;determine the number&#160;supported (see<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.6)</a>.</p>
<p style="position:absolute;top:574px;left:324px;white-space:nowrap" class="ft08">Table 24-11. &#160;Format&#160;of&#160;an MSR&#160;Entry</p>
<p style="position:absolute;top:596px;left:75px;white-space:nowrap" class="ft02">Bit&#160;Position(s)</p>
<p style="position:absolute;top:596px;left:203px;white-space:nowrap" class="ft02">Contents</p>
<p style="position:absolute;top:618px;left:75px;white-space:nowrap" class="ft02">31:0</p>
<p style="position:absolute;top:618px;left:203px;white-space:nowrap" class="ft02">MSR index</p>
<p style="position:absolute;top:641px;left:75px;white-space:nowrap" class="ft02">63:32</p>
<p style="position:absolute;top:641px;left:203px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:663px;left:75px;white-space:nowrap" class="ft02">127:64</p>
<p style="position:absolute;top:663px;left:203px;white-space:nowrap" class="ft02">MSR data</p>
<p style="position:absolute;top:1038px;left:68px;white-space:nowrap" class="ft02">2.&#160;Future&#160;implementations&#160;may&#160;allow&#160;more&#160;MSRs&#160;to&#160;be&#160;loaded reliably. Software&#160;should&#160;consult the VMX&#160;capability&#160;MSR&#160;</p>
<p style="position:absolute;top:1054px;left:89px;white-space:nowrap" class="ft02">IA32_VMX_MISC to&#160;determine the number&#160;supported (see<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.6)</a>.</p>
</div>
</body>
</html>
