

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_shrinkage'
================================================================
* Date:           Tue Apr 15 09:07:26 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       27|       27|  89.991 ns|  89.991 ns|   27|   27|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_shrinkage  |       25|       25|        19|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 22 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rho"   --->   Operation 25 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %ii"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i129"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ii_8 = load i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 28 'load' 'ii_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln551 = icmp_eq  i4 %ii_8, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 29 'icmp' 'icmp_ln551' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%ii_9 = add i4 %ii_8, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 31 'add' 'ii_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln551 = br i1 %icmp_ln551, void %for.body.i129.split, void %_ZL9shrinkageRN3hls6streamIfLi0EEEfS2_.exit.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 32 'br' 'br_ln551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln551 = store i4 %ii_9, i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 33 'store' 'store_ln551' <Predicate = (!icmp_ln551)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%x_hat_u_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:556]   --->   Operation 34 'read' 'x_hat_u_stream_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 35 [1/1] (0.21ns)   --->   "%xor_ln558 = xor i32 %x_hat_u_stream_read, i32 2147483648" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 35 'xor' 'xor_ln558' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_val = bitcast i32 %x_hat_u_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:556]   --->   Operation 36 'bitcast' 'in_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [7/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 37 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln558 = bitcast i32 %xor_ln558" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 38 'bitcast' 'bitcast_ln558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [7/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 39 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [6/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 40 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [6/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 41 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 42 [5/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 42 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [5/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 43 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 44 [4/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 44 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [4/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 45 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 46 [3/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 46 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [3/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 47 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 48 [2/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 48 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [2/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 49 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 50 [1/7] (2.34ns)   --->   "%sub0 = fsub i32 %in_val, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:557]   --->   Operation 50 'fsub' 'sub0' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/7] (2.34ns)   --->   "%sub1 = fsub i32 %bitcast_ln558, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:558]   --->   Operation 51 'fsub' 'sub1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 52 [2/2] (1.64ns)   --->   "%tmp_11 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 52 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [2/2] (1.64ns)   --->   "%tmp_19 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 53 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln560 = bitcast i32 %sub0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 54 'bitcast' 'bitcast_ln560' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln560, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 55 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln560 = trunc i32 %bitcast_ln560" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 56 'trunc' 'trunc_ln560' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.58ns)   --->   "%icmp_ln560 = icmp_ne  i8 %tmp_10, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 57 'icmp' 'icmp_ln560' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.75ns)   --->   "%icmp_ln560_1 = icmp_eq  i23 %trunc_ln560, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 58 'icmp' 'icmp_ln560_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node abs0_1)   --->   "%or_ln560 = or i1 %icmp_ln560_1, i1 %icmp_ln560" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 59 'or' 'or_ln560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/2] (1.64ns)   --->   "%tmp_11 = fcmp_ogt  i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 60 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node abs0_1)   --->   "%and_ln560 = and i1 %or_ln560, i1 %tmp_11" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 61 'and' 'and_ln560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs0_1 = select i1 %and_ln560, i32 %sub0, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:560]   --->   Operation 62 'select' 'abs0_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln562 = bitcast i32 %sub1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 63 'bitcast' 'bitcast_ln562' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln562, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln562 = trunc i32 %bitcast_ln562" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 65 'trunc' 'trunc_ln562' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.58ns)   --->   "%icmp_ln562 = icmp_ne  i8 %tmp_s, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 66 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.75ns)   --->   "%icmp_ln562_1 = icmp_eq  i23 %trunc_ln562, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 67 'icmp' 'icmp_ln562_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node abs1_1)   --->   "%or_ln562 = or i1 %icmp_ln562_1, i1 %icmp_ln562" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 68 'or' 'or_ln562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/2] (1.64ns)   --->   "%tmp_19 = fcmp_ogt  i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 69 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node abs1_1)   --->   "%and_ln562 = and i1 %or_ln562, i1 %tmp_19" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 70 'and' 'and_ln562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.22ns) (out node of the LUT)   --->   "%abs1_1 = select i1 %and_ln562, i32 %sub1, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:562]   --->   Operation 71 'select' 'abs1_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 72 [7/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 72 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 73 [6/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 73 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 74 [5/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 74 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 75 [4/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 75 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 76 [3/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 76 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 77 [2/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 77 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 78 [1/7] (2.34ns)   --->   "%sub7_i = fsub i32 %abs0_1, i32 %abs1_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 78 'fsub' 'sub7_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln551)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.14>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln553 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:553]   --->   Operation 79 'specpipeline' 'specpipeline_ln553' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln555 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:555]   --->   Operation 80 'specloopname' 'specloopname_ln555' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln565 = bitcast i32 %sub7_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 81 'bitcast' 'bitcast_ln565' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (1.14ns)   --->   "%write_ln565 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z_stream, i32 %bitcast_ln565" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:565]   --->   Operation 82 'write' 'write_ln565' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln551 = br void %for.body.i129" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:551]   --->   Operation 83 'br' 'br_ln551' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_hat_u_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                  (alloca           ) [ 01000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
rho_read            (read             ) [ 01111111110000000000]
store_ln0           (store            ) [ 00000000000000000000]
br_ln0              (br               ) [ 00000000000000000000]
ii_8                (load             ) [ 00000000000000000000]
icmp_ln551          (icmp             ) [ 01111111111111111110]
empty               (speclooptripcount) [ 00000000000000000000]
ii_9                (add              ) [ 00000000000000000000]
br_ln551            (br               ) [ 00000000000000000000]
store_ln551         (store            ) [ 00000000000000000000]
x_hat_u_stream_read (read             ) [ 01010000000000000000]
xor_ln558           (xor              ) [ 01010000000000000000]
in_val              (bitcast          ) [ 01001111110000000000]
bitcast_ln558       (bitcast          ) [ 01001111110000000000]
sub0                (fsub             ) [ 01000000001100000000]
sub1                (fsub             ) [ 01000000001100000000]
bitcast_ln560       (bitcast          ) [ 00000000000000000000]
tmp_10              (partselect       ) [ 00000000000000000000]
trunc_ln560         (trunc            ) [ 00000000000000000000]
icmp_ln560          (icmp             ) [ 00000000000000000000]
icmp_ln560_1        (icmp             ) [ 00000000000000000000]
or_ln560            (or               ) [ 00000000000000000000]
tmp_11              (fcmp             ) [ 00000000000000000000]
and_ln560           (and              ) [ 00000000000000000000]
abs0_1              (select           ) [ 01000000000011111110]
bitcast_ln562       (bitcast          ) [ 00000000000000000000]
tmp_s               (partselect       ) [ 00000000000000000000]
trunc_ln562         (trunc            ) [ 00000000000000000000]
icmp_ln562          (icmp             ) [ 00000000000000000000]
icmp_ln562_1        (icmp             ) [ 00000000000000000000]
or_ln562            (or               ) [ 00000000000000000000]
tmp_19              (fcmp             ) [ 00000000000000000000]
and_ln562           (and              ) [ 00000000000000000000]
abs1_1              (select           ) [ 01000000000011111110]
sub7_i              (fsub             ) [ 01000000000000000001]
specpipeline_ln553  (specpipeline     ) [ 00000000000000000000]
specloopname_ln555  (specloopname     ) [ 00000000000000000000]
bitcast_ln565       (bitcast          ) [ 00000000000000000000]
write_ln565         (write            ) [ 00000000000000000000]
br_ln551            (br               ) [ 00000000000000000000]
ret_ln0             (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rho">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_hat_u_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_hat_u_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="ii_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="rho_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rho_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_hat_u_stream_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_hat_u_stream_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln565_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln565/19 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2"/>
<pin id="80" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub0/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub7_i/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ii_8_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_8/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln551_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln551/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="ii_9_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_9/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln551_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="xor_ln558_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln558/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="in_val_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_val/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bitcast_ln558_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln558/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bitcast_ln560_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln560/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_10_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln560_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln560/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln560_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln560/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln560_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="23" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln560_1/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="or_ln560_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln560/11 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln560_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln560/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="abs0_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs0_1/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bitcast_ln562_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln562/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln562_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln562/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln562_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln562/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln562_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="23" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln562_1/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln562_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln562/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln562_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln562/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="abs1_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs1_1/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bitcast_ln565_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln565/19 "/>
</bind>
</comp>

<comp id="238" class="1005" name="ii_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="245" class="1005" name="rho_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rho_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln551_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="17"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln551 "/>
</bind>
</comp>

<comp id="255" class="1005" name="x_hat_u_stream_read_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_hat_u_stream_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="xor_ln558_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln558 "/>
</bind>
</comp>

<comp id="265" class="1005" name="in_val_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_val "/>
</bind>
</comp>

<comp id="270" class="1005" name="bitcast_ln558_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln558 "/>
</bind>
</comp>

<comp id="275" class="1005" name="sub0_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub0 "/>
</bind>
</comp>

<comp id="282" class="1005" name="sub1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="abs0_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="abs0_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="abs1_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="abs1_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="sub7_i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub7_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="64" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="138" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="141" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="151" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="155" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="89" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="186" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="189" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="199" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="203" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="94" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="241"><net_src comp="54" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="248"><net_src comp="58" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="254"><net_src comp="107" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="64" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="263"><net_src comp="124" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="268"><net_src comp="130" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="273"><net_src comp="134" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="278"><net_src comp="77" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="285"><net_src comp="81" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="292"><net_src comp="179" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="297"><net_src comp="227" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="302"><net_src comp="85" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_stream | {19 }
 - Input state : 
	Port: krnl_bp_Pipeline_l_shrinkage : rho | {1 }
	Port: krnl_bp_Pipeline_l_shrinkage : x_hat_u_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		ii_8 : 1
		icmp_ln551 : 2
		ii_9 : 2
		br_ln551 : 3
		store_ln551 : 3
	State 2
	State 3
		sub0 : 1
		sub1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_10 : 1
		trunc_ln560 : 1
		icmp_ln560 : 2
		icmp_ln560_1 : 2
		or_ln560 : 3
		and_ln560 : 3
		abs0_1 : 3
		tmp_s : 1
		trunc_ln562 : 1
		icmp_ln562 : 2
		icmp_ln562_1 : 2
		or_ln562 : 3
		and_ln562 : 3
		abs1_1 : 3
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		write_ln565 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |            grp_fu_77           |    2    |   318   |   198   |
|   fadd   |            grp_fu_81           |    2    |   318   |   198   |
|          |            grp_fu_85           |    2    |   318   |   198   |
|----------|--------------------------------|---------|---------|---------|
|  select  |          abs0_1_fu_179         |    0    |    0    |    32   |
|          |          abs1_1_fu_227         |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln551_fu_107       |    0    |    0    |    9    |
|          |        icmp_ln560_fu_155       |    0    |    0    |    11   |
|   icmp   |       icmp_ln560_1_fu_161      |    0    |    0    |    16   |
|          |        icmp_ln562_fu_203       |    0    |    0    |    11   |
|          |       icmp_ln562_1_fu_209      |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln558_fu_124        |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|    add   |           ii_9_fu_113          |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln560_fu_167        |    0    |    0    |    2    |
|          |         or_ln562_fu_215        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln560_fu_173        |    0    |    0    |    2    |
|          |        and_ln562_fu_221        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   |       rho_read_read_fu_58      |    0    |    0    |    0    |
|          | x_hat_u_stream_read_read_fu_64 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln565_write_fu_70    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |            grp_fu_89           |    0    |    0    |    0    |
|          |            grp_fu_94           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          tmp_10_fu_141         |    0    |    0    |    0    |
|          |          tmp_s_fu_189          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln560_fu_151       |    0    |    0    |    0    |
|          |       trunc_ln562_fu_199       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    6    |   954   |   773   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       abs0_1_reg_289      |   32   |
|       abs1_1_reg_294      |   32   |
|   bitcast_ln558_reg_270   |   32   |
|     icmp_ln551_reg_251    |    1   |
|         ii_reg_238        |    4   |
|       in_val_reg_265      |   32   |
|      rho_read_reg_245     |   32   |
|        sub0_reg_275       |   32   |
|        sub1_reg_282       |   32   |
|       sub7_i_reg_299      |   32   |
|x_hat_u_stream_read_reg_255|   32   |
|     xor_ln558_reg_260     |   32   |
+---------------------------+--------+
|           Total           |   325  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_77 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_81 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.774  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   954  |   773  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   325  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |  1279  |   791  |
+-----------+--------+--------+--------+--------+
