\hypertarget{union__hw__sim__uidml}{}\section{\+\_\+hw\+\_\+sim\+\_\+uidml Union Reference}
\label{union__hw__sim__uidml}\index{\+\_\+hw\+\_\+sim\+\_\+uidml@{\+\_\+hw\+\_\+sim\+\_\+uidml}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+U\+I\+D\+ML -\/ Unique Identification Register Mid Low (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields}{\+\_\+hw\+\_\+sim\+\_\+uidml\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__uidml_aa5bc8de83bff448b52f083b930e24b51}{}\label{union__hw__sim__uidml_aa5bc8de83bff448b52f083b930e24b51}

\item 
struct \hyperlink{struct__hw__sim__uidml_1_1__hw__sim__uidml__bitfields}{\+\_\+hw\+\_\+sim\+\_\+uidml\+::\+\_\+hw\+\_\+sim\+\_\+uidml\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__uidml_a02b419135d091bca7346cc4b3c8e3429}{}\label{union__hw__sim__uidml_a02b419135d091bca7346cc4b3c8e3429}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+U\+I\+D\+ML -\/ Unique Identification Register Mid Low (RO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
