--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml boot.twx boot.ncd -o boot.twr boot.pcf

Design file:              boot.ncd
Physical constraint file: boot.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
en_boot         |    5.066(R)|    0.440(R)|clock_BUFGP       |   0.000|
port_data_in<0> |    7.234(R)|   -1.923(R)|clock_BUFGP       |   0.000|
port_data_in<1> |    3.194(R)|    0.580(R)|clock_BUFGP       |   0.000|
port_data_in<2> |    3.454(R)|    0.744(R)|clock_BUFGP       |   0.000|
port_data_in<3> |    3.173(R)|    0.856(R)|clock_BUFGP       |   0.000|
port_data_in<4> |    2.666(R)|    1.083(R)|clock_BUFGP       |   0.000|
port_data_in<5> |    4.734(R)|    0.473(R)|clock_BUFGP       |   0.000|
port_data_in<6> |    4.215(R)|    0.239(R)|clock_BUFGP       |   0.000|
port_data_in<7> |    3.396(R)|    0.220(R)|clock_BUFGP       |   0.000|
port_en_data_in |    0.684(R)|    0.857(R)|clock_BUFGP       |   0.000|
port_en_data_out|    1.606(R)|    0.465(R)|clock_BUFGP       |   0.000|
reset           |    2.224(R)|   -0.360(R)|clock_BUFGP       |   0.000|
----------------+------------+------------+------------------+--------+

Clock clock to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
mem_addr<0>     |    8.534(R)|clock_BUFGP       |   0.000|
mem_addr<1>     |    8.329(R)|clock_BUFGP       |   0.000|
mem_addr<2>     |    7.394(R)|clock_BUFGP       |   0.000|
mem_addr<3>     |    8.266(R)|clock_BUFGP       |   0.000|
mem_addr<4>     |    8.153(R)|clock_BUFGP       |   0.000|
mem_addr<5>     |    9.120(R)|clock_BUFGP       |   0.000|
mem_addr<6>     |    8.008(R)|clock_BUFGP       |   0.000|
mem_addr<7>     |    7.825(R)|clock_BUFGP       |   0.000|
mem_addr<8>     |    8.150(R)|clock_BUFGP       |   0.000|
mem_addr<9>     |    8.114(R)|clock_BUFGP       |   0.000|
mem_addr<10>    |    9.179(R)|clock_BUFGP       |   0.000|
mem_addr<11>    |    8.090(R)|clock_BUFGP       |   0.000|
mem_addr<12>    |    8.769(R)|clock_BUFGP       |   0.000|
mem_addr<13>    |    9.654(R)|clock_BUFGP       |   0.000|
mem_addr<14>    |    9.164(R)|clock_BUFGP       |   0.000|
mem_addr<15>    |    8.728(R)|clock_BUFGP       |   0.000|
mem_ena         |    9.647(R)|clock_BUFGP       |   0.000|
mem_wea         |    8.019(R)|clock_BUFGP       |   0.000|
port_data_out<0>|   11.423(R)|clock_BUFGP       |   0.000|
port_data_out<1>|   11.695(R)|clock_BUFGP       |   0.000|
port_data_out<2>|   11.005(R)|clock_BUFGP       |   0.000|
port_data_out<3>|   11.246(R)|clock_BUFGP       |   0.000|
port_data_out<4>|   11.637(R)|clock_BUFGP       |   0.000|
port_data_out<5>|   11.863(R)|clock_BUFGP       |   0.000|
port_data_out<6>|   12.203(R)|clock_BUFGP       |   0.000|
port_data_out<7>|   12.706(R)|clock_BUFGP       |   0.000|
port_wr_data_out|    9.120(R)|clock_BUFGP       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.619|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
mem_data_in<0> |port_data_out<0>|    6.424|
mem_data_in<1> |port_data_out<1>|    6.762|
mem_data_in<2> |port_data_out<2>|    6.162|
mem_data_in<3> |port_data_out<3>|    6.736|
mem_data_in<4> |port_data_out<4>|    7.121|
mem_data_in<5> |port_data_out<5>|    6.593|
mem_data_in<6> |port_data_out<6>|    7.192|
mem_data_in<7> |port_data_out<7>|    7.911|
port_data_in<0>|mem_data_out<0> |    4.834|
port_data_in<1>|mem_data_out<1> |    7.170|
port_data_in<2>|mem_data_out<2> |    6.354|
port_data_in<3>|mem_data_out<3> |    5.797|
port_data_in<4>|mem_data_out<4> |    5.638|
port_data_in<5>|mem_data_out<5> |    5.052|
port_data_in<6>|mem_data_out<6> |    4.807|
port_data_in<7>|mem_data_out<7> |    4.815|
---------------+----------------+---------+


Analysis completed Mon Nov 27 09:33:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 127 MB



