Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 12 13:25:14 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file direct_control_top_control_sets_placed.rpt
| Design       : direct_control_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   150 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             218 |           94 |
| No           | No                    | Yes                    |              28 |           12 |
| No           | Yes                   | No                     |              52 |           16 |
| Yes          | No                    | No                     |              63 |           21 |
| Yes          | No                    | Yes                    |             149 |           46 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  PID_INST/q3_reg[31]_i_1_n_2   |                                            |                                    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                 |                                            | uut1_Filter/OUTPUT_reg_1           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                 |                                            | uut1_Filter/OUTPUT_reg_0           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                 |                                            | uut3_Filter/OUTPUT_reg_2           |                1 |              1 |         1.00 |
|  uut3_Filter/OUTPUT_reg_3      |                                            | uut3_Filter/OUTPUT_reg_2           |                1 |              1 |         1.00 |
|  uut3_Filter/OUTPUT_reg_1      |                                            | uut1_Filter/OUTPUT_reg_0           |                1 |              1 |         1.00 |
|  uut1_Filter/OUTPUT_reg_2      |                                            | uut1_Filter/OUTPUT_reg_1           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                 | PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_2  | uut1_Filter/OUTPUT_reg_2           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                 | PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_2  | uut3_Filter/OUTPUT_reg_1           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                 | PWM_INST/uut_pwm_decod/state[2]_P_i_1_n_2  | uut3_Filter/OUTPUT_reg_3           |                1 |              1 |         1.00 |
|  PID_INST/q1_reg[31]_i_1_n_2   |                                            |                                    |                1 |              2 |         2.00 |
|  PID_INST/q2_reg[31]_i_1_n_2   |                                            |                                    |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                 | uut1_Filter/sel                            | uut1_Filter/uut/SR[0]              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                 | uut2_Filter/count[3]_i_2__0_n_2            | uut2_Filter/uut/SR[0]              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                 | uut3_Filter/count[3]_i_2__1_n_2            | uut3_Filter/uut/SR[0]              |                1 |              4 |         4.00 |
|  U6/CLK                        |                                            | HALL_INST/uut_PID_TIME/AR[0]       |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/next_state0         |                                    |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG                 |                                            | DISPLAY_INST/gestion_digsel/p_0_in |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/rpm_v               | HALL_INST/uut_PID_TIME/AR[0]       |                6 |             18 |         3.00 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/count_per_rev_frec0 |                                    |                5 |             18 |         3.60 |
|  PID_INST/sAdc_reg[19]_i_1_n_2 |                                            |                                    |                6 |             18 |         3.00 |
|  PID_INST/ek1_reg[31]_i_2_n_2  |                                            |                                    |                5 |             20 |         4.00 |
|  PID_INST/ek_reg[31]_i_2_n_2   |                                            |                                    |                9 |             20 |         2.22 |
|  CLK_IBUF_BUFG                 |                                            | HALL_INST/uut_PID_TIME/AR[0]       |                8 |             21 |         2.62 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/avg_count           | HALL_INST/uut_PID_TIME/AR[0]       |               13 |             30 |         2.31 |
|  CLK_IBUF_BUFG                 |                                            | U6/clear                           |                8 |             32 |         4.00 |
|  n_0_2869_BUFG                 |                                            |                                    |               11 |             32 |         2.91 |
|  n_1_2879_BUFG                 |                                            |                                    |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/pulse_count         | HALL_INST/uut_PID_TIME/AR[0]       |                6 |             32 |         5.33 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/counter             | HALL_INST/uut_PID_TIME/AR[0]       |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/total[31]_i_1_n_2   | HALL_INST/uut_PID_TIME/AR[0]       |               10 |             34 |         3.40 |
|  CLK_IBUF_BUFG                 |                                            |                                    |               29 |             39 |         1.34 |
|  CLK_IBUF_BUFG                 | HALL_INST/uut_PID_TIME/count_per_rev0      |                                    |               13 |             40 |         3.08 |
|  ek2__0                        |                                            |                                    |               19 |             52 |         2.74 |
+--------------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+


