
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chage_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401d60 <.init>:
  401d60:	stp	x29, x30, [sp, #-16]!
  401d64:	mov	x29, sp
  401d68:	bl	4023f0 <ferror@plt+0x60>
  401d6c:	ldp	x29, x30, [sp], #16
  401d70:	ret

Disassembly of section .plt:

0000000000401d80 <memcpy@plt-0x20>:
  401d80:	stp	x16, x30, [sp, #-16]!
  401d84:	adrp	x16, 420000 <ferror@plt+0x1dc70>
  401d88:	ldr	x17, [x16, #4088]
  401d8c:	add	x16, x16, #0xff8
  401d90:	br	x17
  401d94:	nop
  401d98:	nop
  401d9c:	nop

0000000000401da0 <memcpy@plt>:
  401da0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401da4:	ldr	x17, [x16]
  401da8:	add	x16, x16, #0x0
  401dac:	br	x17

0000000000401db0 <strtoul@plt>:
  401db0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401db4:	ldr	x17, [x16, #8]
  401db8:	add	x16, x16, #0x8
  401dbc:	br	x17

0000000000401dc0 <strlen@plt>:
  401dc0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401dc4:	ldr	x17, [x16, #16]
  401dc8:	add	x16, x16, #0x10
  401dcc:	br	x17

0000000000401dd0 <fputs@plt>:
  401dd0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401dd4:	ldr	x17, [x16, #24]
  401dd8:	add	x16, x16, #0x18
  401ddc:	br	x17

0000000000401de0 <syslog@plt>:
  401de0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401de4:	ldr	x17, [x16, #32]
  401de8:	add	x16, x16, #0x20
  401dec:	br	x17

0000000000401df0 <putpwent@plt>:
  401df0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401df4:	ldr	x17, [x16, #40]
  401df8:	add	x16, x16, #0x28
  401dfc:	br	x17

0000000000401e00 <exit@plt>:
  401e00:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e04:	ldr	x17, [x16, #48]
  401e08:	add	x16, x16, #0x30
  401e0c:	br	x17

0000000000401e10 <perror@plt>:
  401e10:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e14:	ldr	x17, [x16, #56]
  401e18:	add	x16, x16, #0x38
  401e1c:	br	x17

0000000000401e20 <ulckpwdf@plt>:
  401e20:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e24:	ldr	x17, [x16, #64]
  401e28:	add	x16, x16, #0x40
  401e2c:	br	x17

0000000000401e30 <strtoll@plt>:
  401e30:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e34:	ldr	x17, [x16, #72]
  401e38:	add	x16, x16, #0x48
  401e3c:	br	x17

0000000000401e40 <geteuid@plt>:
  401e40:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e44:	ldr	x17, [x16, #80]
  401e48:	add	x16, x16, #0x50
  401e4c:	br	x17

0000000000401e50 <getuid@plt>:
  401e50:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e54:	ldr	x17, [x16, #88]
  401e58:	add	x16, x16, #0x58
  401e5c:	br	x17

0000000000401e60 <putc@plt>:
  401e60:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e64:	ldr	x17, [x16, #96]
  401e68:	add	x16, x16, #0x60
  401e6c:	br	x17

0000000000401e70 <strftime@plt>:
  401e70:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e74:	ldr	x17, [x16, #104]
  401e78:	add	x16, x16, #0x68
  401e7c:	br	x17

0000000000401e80 <closelog@plt>:
  401e80:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e84:	ldr	x17, [x16, #112]
  401e88:	add	x16, x16, #0x70
  401e8c:	br	x17

0000000000401e90 <fputc@plt>:
  401e90:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401e94:	ldr	x17, [x16, #120]
  401e98:	add	x16, x16, #0x78
  401e9c:	br	x17

0000000000401ea0 <qsort@plt>:
  401ea0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401ea4:	ldr	x17, [x16, #128]
  401ea8:	add	x16, x16, #0x80
  401eac:	br	x17

0000000000401eb0 <kill@plt>:
  401eb0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401eb4:	ldr	x17, [x16, #136]
  401eb8:	add	x16, x16, #0x88
  401ebc:	br	x17

0000000000401ec0 <fork@plt>:
  401ec0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401ec4:	ldr	x17, [x16, #144]
  401ec8:	add	x16, x16, #0x90
  401ecc:	br	x17

0000000000401ed0 <snprintf@plt>:
  401ed0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401ed4:	ldr	x17, [x16, #152]
  401ed8:	add	x16, x16, #0x98
  401edc:	br	x17

0000000000401ee0 <fileno@plt>:
  401ee0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401ee4:	ldr	x17, [x16, #160]
  401ee8:	add	x16, x16, #0xa0
  401eec:	br	x17

0000000000401ef0 <localtime@plt>:
  401ef0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401ef4:	ldr	x17, [x16, #168]
  401ef8:	add	x16, x16, #0xa8
  401efc:	br	x17

0000000000401f00 <fclose@plt>:
  401f00:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f04:	ldr	x17, [x16, #176]
  401f08:	add	x16, x16, #0xb0
  401f0c:	br	x17

0000000000401f10 <fsync@plt>:
  401f10:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f14:	ldr	x17, [x16, #184]
  401f18:	add	x16, x16, #0xb8
  401f1c:	br	x17

0000000000401f20 <getpid@plt>:
  401f20:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f24:	ldr	x17, [x16, #192]
  401f28:	add	x16, x16, #0xc0
  401f2c:	br	x17

0000000000401f30 <fopen@plt>:
  401f30:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f34:	ldr	x17, [x16, #200]
  401f38:	add	x16, x16, #0xc8
  401f3c:	br	x17

0000000000401f40 <time@plt>:
  401f40:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f44:	ldr	x17, [x16, #208]
  401f48:	add	x16, x16, #0xd0
  401f4c:	br	x17

0000000000401f50 <malloc@plt>:
  401f50:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f54:	ldr	x17, [x16, #216]
  401f58:	add	x16, x16, #0xd8
  401f5c:	br	x17

0000000000401f60 <open@plt>:
  401f60:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f64:	ldr	x17, [x16, #224]
  401f68:	add	x16, x16, #0xe0
  401f6c:	br	x17

0000000000401f70 <strncmp@plt>:
  401f70:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f74:	ldr	x17, [x16, #232]
  401f78:	add	x16, x16, #0xe8
  401f7c:	br	x17

0000000000401f80 <bindtextdomain@plt>:
  401f80:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f84:	ldr	x17, [x16, #240]
  401f88:	add	x16, x16, #0xf0
  401f8c:	br	x17

0000000000401f90 <__libc_start_main@plt>:
  401f90:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401f94:	ldr	x17, [x16, #248]
  401f98:	add	x16, x16, #0xf8
  401f9c:	br	x17

0000000000401fa0 <memset@plt>:
  401fa0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401fa4:	ldr	x17, [x16, #256]
  401fa8:	add	x16, x16, #0x100
  401fac:	br	x17

0000000000401fb0 <fdopen@plt>:
  401fb0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401fb4:	ldr	x17, [x16, #264]
  401fb8:	add	x16, x16, #0x108
  401fbc:	br	x17

0000000000401fc0 <sleep@plt>:
  401fc0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401fc4:	ldr	x17, [x16, #272]
  401fc8:	add	x16, x16, #0x110
  401fcc:	br	x17

0000000000401fd0 <fchmod@plt>:
  401fd0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401fd4:	ldr	x17, [x16, #280]
  401fd8:	add	x16, x16, #0x118
  401fdc:	br	x17

0000000000401fe0 <strcasecmp@plt>:
  401fe0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401fe4:	ldr	x17, [x16, #288]
  401fe8:	add	x16, x16, #0x120
  401fec:	br	x17

0000000000401ff0 <gmtime@plt>:
  401ff0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  401ff4:	ldr	x17, [x16, #296]
  401ff8:	add	x16, x16, #0x128
  401ffc:	br	x17

0000000000402000 <realloc@plt>:
  402000:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402004:	ldr	x17, [x16, #304]
  402008:	add	x16, x16, #0x130
  40200c:	br	x17

0000000000402010 <putspent@plt>:
  402010:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402014:	ldr	x17, [x16, #312]
  402018:	add	x16, x16, #0x138
  40201c:	br	x17

0000000000402020 <getc@plt>:
  402020:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402024:	ldr	x17, [x16, #320]
  402028:	add	x16, x16, #0x140
  40202c:	br	x17

0000000000402030 <lckpwdf@plt>:
  402030:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402034:	ldr	x17, [x16, #328]
  402038:	add	x16, x16, #0x148
  40203c:	br	x17

0000000000402040 <strdup@plt>:
  402040:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402044:	ldr	x17, [x16, #336]
  402048:	add	x16, x16, #0x150
  40204c:	br	x17

0000000000402050 <strerror@plt>:
  402050:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402054:	ldr	x17, [x16, #344]
  402058:	add	x16, x16, #0x158
  40205c:	br	x17

0000000000402060 <close@plt>:
  402060:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402064:	ldr	x17, [x16, #352]
  402068:	add	x16, x16, #0x160
  40206c:	br	x17

0000000000402070 <strrchr@plt>:
  402070:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402074:	ldr	x17, [x16, #360]
  402078:	add	x16, x16, #0x168
  40207c:	br	x17

0000000000402080 <__gmon_start__@plt>:
  402080:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402084:	ldr	x17, [x16, #368]
  402088:	add	x16, x16, #0x170
  40208c:	br	x17

0000000000402090 <mktime@plt>:
  402090:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402094:	ldr	x17, [x16, #376]
  402098:	add	x16, x16, #0x178
  40209c:	br	x17

00000000004020a0 <write@plt>:
  4020a0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4020a4:	ldr	x17, [x16, #384]
  4020a8:	add	x16, x16, #0x180
  4020ac:	br	x17

00000000004020b0 <fseek@plt>:
  4020b0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4020b4:	ldr	x17, [x16, #392]
  4020b8:	add	x16, x16, #0x188
  4020bc:	br	x17

00000000004020c0 <abort@plt>:
  4020c0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4020c4:	ldr	x17, [x16, #400]
  4020c8:	add	x16, x16, #0x190
  4020cc:	br	x17

00000000004020d0 <openlog@plt>:
  4020d0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4020d4:	ldr	x17, [x16, #408]
  4020d8:	add	x16, x16, #0x198
  4020dc:	br	x17

00000000004020e0 <access@plt>:
  4020e0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4020e4:	ldr	x17, [x16, #416]
  4020e8:	add	x16, x16, #0x1a0
  4020ec:	br	x17

00000000004020f0 <feof@plt>:
  4020f0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4020f4:	ldr	x17, [x16, #424]
  4020f8:	add	x16, x16, #0x1a8
  4020fc:	br	x17

0000000000402100 <puts@plt>:
  402100:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402104:	ldr	x17, [x16, #432]
  402108:	add	x16, x16, #0x1b0
  40210c:	br	x17

0000000000402110 <textdomain@plt>:
  402110:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402114:	ldr	x17, [x16, #440]
  402118:	add	x16, x16, #0x1b8
  40211c:	br	x17

0000000000402120 <getopt_long@plt>:
  402120:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402124:	ldr	x17, [x16, #448]
  402128:	add	x16, x16, #0x1c0
  40212c:	br	x17

0000000000402130 <strcmp@plt>:
  402130:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402134:	ldr	x17, [x16, #456]
  402138:	add	x16, x16, #0x1c8
  40213c:	br	x17

0000000000402140 <__ctype_b_loc@plt>:
  402140:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402144:	ldr	x17, [x16, #464]
  402148:	add	x16, x16, #0x1d0
  40214c:	br	x17

0000000000402150 <strtol@plt>:
  402150:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402154:	ldr	x17, [x16, #472]
  402158:	add	x16, x16, #0x1d8
  40215c:	br	x17

0000000000402160 <setreuid@plt>:
  402160:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402164:	ldr	x17, [x16, #480]
  402168:	add	x16, x16, #0x1e0
  40216c:	br	x17

0000000000402170 <chdir@plt>:
  402170:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402174:	ldr	x17, [x16, #488]
  402178:	add	x16, x16, #0x1e8
  40217c:	br	x17

0000000000402180 <free@plt>:
  402180:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402184:	ldr	x17, [x16, #496]
  402188:	add	x16, x16, #0x1f0
  40218c:	br	x17

0000000000402190 <getgid@plt>:
  402190:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402194:	ldr	x17, [x16, #504]
  402198:	add	x16, x16, #0x1f8
  40219c:	br	x17

00000000004021a0 <setregid@plt>:
  4021a0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4021a4:	ldr	x17, [x16, #512]
  4021a8:	add	x16, x16, #0x200
  4021ac:	br	x17

00000000004021b0 <strspn@plt>:
  4021b0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4021b4:	ldr	x17, [x16, #520]
  4021b8:	add	x16, x16, #0x208
  4021bc:	br	x17

00000000004021c0 <strchr@plt>:
  4021c0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4021c4:	ldr	x17, [x16, #528]
  4021c8:	add	x16, x16, #0x210
  4021cc:	br	x17

00000000004021d0 <execve@plt>:
  4021d0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4021d4:	ldr	x17, [x16, #536]
  4021d8:	add	x16, x16, #0x218
  4021dc:	br	x17

00000000004021e0 <rename@plt>:
  4021e0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4021e4:	ldr	x17, [x16, #544]
  4021e8:	add	x16, x16, #0x220
  4021ec:	br	x17

00000000004021f0 <utime@plt>:
  4021f0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4021f4:	ldr	x17, [x16, #552]
  4021f8:	add	x16, x16, #0x228
  4021fc:	br	x17

0000000000402200 <sgetspent@plt>:
  402200:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402204:	ldr	x17, [x16, #560]
  402208:	add	x16, x16, #0x230
  40220c:	br	x17

0000000000402210 <fcntl@plt>:
  402210:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402214:	ldr	x17, [x16, #568]
  402218:	add	x16, x16, #0x238
  40221c:	br	x17

0000000000402220 <fflush@plt>:
  402220:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402224:	ldr	x17, [x16, #576]
  402228:	add	x16, x16, #0x240
  40222c:	br	x17

0000000000402230 <strcpy@plt>:
  402230:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402234:	ldr	x17, [x16, #584]
  402238:	add	x16, x16, #0x248
  40223c:	br	x17

0000000000402240 <chroot@plt>:
  402240:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402244:	ldr	x17, [x16, #592]
  402248:	add	x16, x16, #0x250
  40224c:	br	x17

0000000000402250 <__lxstat@plt>:
  402250:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402254:	ldr	x17, [x16, #600]
  402258:	add	x16, x16, #0x258
  40225c:	br	x17

0000000000402260 <read@plt>:
  402260:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402264:	ldr	x17, [x16, #608]
  402268:	add	x16, x16, #0x260
  40226c:	br	x17

0000000000402270 <__fxstat@plt>:
  402270:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402274:	ldr	x17, [x16, #616]
  402278:	add	x16, x16, #0x268
  40227c:	br	x17

0000000000402280 <link@plt>:
  402280:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402284:	ldr	x17, [x16, #624]
  402288:	add	x16, x16, #0x270
  40228c:	br	x17

0000000000402290 <realpath@plt>:
  402290:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402294:	ldr	x17, [x16, #632]
  402298:	add	x16, x16, #0x278
  40229c:	br	x17

00000000004022a0 <strncpy@plt>:
  4022a0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4022a4:	ldr	x17, [x16, #640]
  4022a8:	add	x16, x16, #0x280
  4022ac:	br	x17

00000000004022b0 <umask@plt>:
  4022b0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4022b4:	ldr	x17, [x16, #648]
  4022b8:	add	x16, x16, #0x288
  4022bc:	br	x17

00000000004022c0 <strcspn@plt>:
  4022c0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4022c4:	ldr	x17, [x16, #656]
  4022c8:	add	x16, x16, #0x290
  4022cc:	br	x17

00000000004022d0 <printf@plt>:
  4022d0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4022d4:	ldr	x17, [x16, #664]
  4022d8:	add	x16, x16, #0x298
  4022dc:	br	x17

00000000004022e0 <__assert_fail@plt>:
  4022e0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4022e4:	ldr	x17, [x16, #672]
  4022e8:	add	x16, x16, #0x2a0
  4022ec:	br	x17

00000000004022f0 <__errno_location@plt>:
  4022f0:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  4022f4:	ldr	x17, [x16, #680]
  4022f8:	add	x16, x16, #0x2a8
  4022fc:	br	x17

0000000000402300 <tolower@plt>:
  402300:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402304:	ldr	x17, [x16, #688]
  402308:	add	x16, x16, #0x2b0
  40230c:	br	x17

0000000000402310 <__xstat@plt>:
  402310:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402314:	ldr	x17, [x16, #696]
  402318:	add	x16, x16, #0x2b8
  40231c:	br	x17

0000000000402320 <waitpid@plt>:
  402320:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402324:	ldr	x17, [x16, #704]
  402328:	add	x16, x16, #0x2c0
  40232c:	br	x17

0000000000402330 <unlink@plt>:
  402330:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402334:	ldr	x17, [x16, #712]
  402338:	add	x16, x16, #0x2c8
  40233c:	br	x17

0000000000402340 <gettext@plt>:
  402340:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402344:	ldr	x17, [x16, #720]
  402348:	add	x16, x16, #0x2d0
  40234c:	br	x17

0000000000402350 <fchown@plt>:
  402350:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402354:	ldr	x17, [x16, #728]
  402358:	add	x16, x16, #0x2d8
  40235c:	br	x17

0000000000402360 <fprintf@plt>:
  402360:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402364:	ldr	x17, [x16, #736]
  402368:	add	x16, x16, #0x2e0
  40236c:	br	x17

0000000000402370 <fgets@plt>:
  402370:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402374:	ldr	x17, [x16, #744]
  402378:	add	x16, x16, #0x2e8
  40237c:	br	x17

0000000000402380 <setlocale@plt>:
  402380:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402384:	ldr	x17, [x16, #752]
  402388:	add	x16, x16, #0x2f0
  40238c:	br	x17

0000000000402390 <ferror@plt>:
  402390:	adrp	x16, 421000 <ferror@plt+0x1ec70>
  402394:	ldr	x17, [x16, #760]
  402398:	add	x16, x16, #0x2f8
  40239c:	br	x17

Disassembly of section .text:

00000000004023a0 <.text>:
  4023a0:	mov	x29, #0x0                   	// #0
  4023a4:	mov	x30, #0x0                   	// #0
  4023a8:	mov	x5, x0
  4023ac:	ldr	x1, [sp]
  4023b0:	add	x2, sp, #0x8
  4023b4:	mov	x6, sp
  4023b8:	movz	x0, #0x0, lsl #48
  4023bc:	movk	x0, #0x0, lsl #32
  4023c0:	movk	x0, #0x40, lsl #16
  4023c4:	movk	x0, #0x417c
  4023c8:	movz	x3, #0x0, lsl #48
  4023cc:	movk	x3, #0x0, lsl #32
  4023d0:	movk	x3, #0x40, lsl #16
  4023d4:	movk	x3, #0xc498
  4023d8:	movz	x4, #0x0, lsl #48
  4023dc:	movk	x4, #0x0, lsl #32
  4023e0:	movk	x4, #0x40, lsl #16
  4023e4:	movk	x4, #0xc518
  4023e8:	bl	401f90 <__libc_start_main@plt>
  4023ec:	bl	4020c0 <abort@plt>
  4023f0:	adrp	x0, 420000 <ferror@plt+0x1dc70>
  4023f4:	ldr	x0, [x0, #4064]
  4023f8:	cbz	x0, 402400 <ferror@plt+0x70>
  4023fc:	b	402080 <__gmon_start__@plt>
  402400:	ret
  402404:	nop
  402408:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40240c:	add	x0, x0, #0x2f0
  402410:	adrp	x1, 422000 <ferror@plt+0x1fc70>
  402414:	add	x1, x1, #0x2f0
  402418:	cmp	x1, x0
  40241c:	b.eq	402434 <ferror@plt+0xa4>  // b.none
  402420:	adrp	x1, 40c000 <ferror@plt+0x9c70>
  402424:	ldr	x1, [x1, #1384]
  402428:	cbz	x1, 402434 <ferror@plt+0xa4>
  40242c:	mov	x16, x1
  402430:	br	x16
  402434:	ret
  402438:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40243c:	add	x0, x0, #0x2f0
  402440:	adrp	x1, 422000 <ferror@plt+0x1fc70>
  402444:	add	x1, x1, #0x2f0
  402448:	sub	x1, x1, x0
  40244c:	lsr	x2, x1, #63
  402450:	add	x1, x2, x1, asr #3
  402454:	cmp	xzr, x1, asr #1
  402458:	asr	x1, x1, #1
  40245c:	b.eq	402474 <ferror@plt+0xe4>  // b.none
  402460:	adrp	x2, 40c000 <ferror@plt+0x9c70>
  402464:	ldr	x2, [x2, #1392]
  402468:	cbz	x2, 402474 <ferror@plt+0xe4>
  40246c:	mov	x16, x2
  402470:	br	x16
  402474:	ret
  402478:	stp	x29, x30, [sp, #-32]!
  40247c:	mov	x29, sp
  402480:	str	x19, [sp, #16]
  402484:	adrp	x19, 422000 <ferror@plt+0x1fc70>
  402488:	ldrb	w0, [x19, #800]
  40248c:	cbnz	w0, 40249c <ferror@plt+0x10c>
  402490:	bl	402408 <ferror@plt+0x78>
  402494:	mov	w0, #0x1                   	// #1
  402498:	strb	w0, [x19, #800]
  40249c:	ldr	x19, [sp, #16]
  4024a0:	ldp	x29, x30, [sp], #32
  4024a4:	ret
  4024a8:	b	402438 <ferror@plt+0xa8>
  4024ac:	stp	x29, x30, [sp, #-96]!
  4024b0:	mov	x29, sp
  4024b4:	stp	x19, x20, [sp, #16]
  4024b8:	str	x21, [sp, #32]
  4024bc:	str	w0, [sp, #60]
  4024c0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4024c4:	add	x0, x0, #0x332
  4024c8:	ldrb	w0, [x0]
  4024cc:	cmp	w0, #0x0
  4024d0:	b.eq	4025a0 <ferror@plt+0x210>  // b.none
  4024d4:	bl	4089a0 <ferror@plt+0x6610>
  4024d8:	cmp	w0, #0x0
  4024dc:	b.ne	4025a0 <ferror@plt+0x210>  // b.any
  4024e0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4024e4:	add	x0, x0, #0x2f0
  4024e8:	ldr	x19, [x0]
  4024ec:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4024f0:	add	x0, x0, #0x578
  4024f4:	bl	402340 <gettext@plt>
  4024f8:	mov	x21, x0
  4024fc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402500:	add	x0, x0, #0x828
  402504:	ldr	x20, [x0]
  402508:	bl	40883c <ferror@plt+0x64ac>
  40250c:	mov	x3, x0
  402510:	mov	x2, x20
  402514:	mov	x1, x21
  402518:	mov	x0, x19
  40251c:	bl	402360 <fprintf@plt>
  402520:	mov	x1, #0x0                   	// #0
  402524:	mov	w0, #0x6                   	// #6
  402528:	bl	402380 <setlocale@plt>
  40252c:	str	x0, [sp, #72]
  402530:	str	xzr, [sp, #88]
  402534:	ldr	x0, [sp, #72]
  402538:	cmp	x0, #0x0
  40253c:	b.eq	40254c <ferror@plt+0x1bc>  // b.none
  402540:	ldr	x0, [sp, #72]
  402544:	bl	402040 <strdup@plt>
  402548:	str	x0, [sp, #88]
  40254c:	ldr	x0, [sp, #88]
  402550:	cmp	x0, #0x0
  402554:	b.eq	402568 <ferror@plt+0x1d8>  // b.none
  402558:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40255c:	add	x1, x0, #0x598
  402560:	mov	w0, #0x6                   	// #6
  402564:	bl	402380 <setlocale@plt>
  402568:	bl	40883c <ferror@plt+0x64ac>
  40256c:	mov	x2, x0
  402570:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402574:	add	x1, x0, #0x5a0
  402578:	mov	w0, #0x3                   	// #3
  40257c:	bl	401de0 <syslog@plt>
  402580:	ldr	x0, [sp, #88]
  402584:	cmp	x0, #0x0
  402588:	b.eq	4025a0 <ferror@plt+0x210>  // b.none
  40258c:	ldr	x1, [sp, #88]
  402590:	mov	w0, #0x6                   	// #6
  402594:	bl	402380 <setlocale@plt>
  402598:	ldr	x0, [sp, #88]
  40259c:	bl	402180 <free@plt>
  4025a0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4025a4:	add	x0, x0, #0x331
  4025a8:	ldrb	w0, [x0]
  4025ac:	cmp	w0, #0x0
  4025b0:	b.eq	402680 <ferror@plt+0x2f0>  // b.none
  4025b4:	bl	408224 <ferror@plt+0x5e94>
  4025b8:	cmp	w0, #0x0
  4025bc:	b.ne	402680 <ferror@plt+0x2f0>  // b.any
  4025c0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4025c4:	add	x0, x0, #0x2f0
  4025c8:	ldr	x19, [x0]
  4025cc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4025d0:	add	x0, x0, #0x578
  4025d4:	bl	402340 <gettext@plt>
  4025d8:	mov	x21, x0
  4025dc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4025e0:	add	x0, x0, #0x828
  4025e4:	ldr	x20, [x0]
  4025e8:	bl	4080d0 <ferror@plt+0x5d40>
  4025ec:	mov	x3, x0
  4025f0:	mov	x2, x20
  4025f4:	mov	x1, x21
  4025f8:	mov	x0, x19
  4025fc:	bl	402360 <fprintf@plt>
  402600:	mov	x1, #0x0                   	// #0
  402604:	mov	w0, #0x6                   	// #6
  402608:	bl	402380 <setlocale@plt>
  40260c:	str	x0, [sp, #64]
  402610:	str	xzr, [sp, #80]
  402614:	ldr	x0, [sp, #64]
  402618:	cmp	x0, #0x0
  40261c:	b.eq	40262c <ferror@plt+0x29c>  // b.none
  402620:	ldr	x0, [sp, #64]
  402624:	bl	402040 <strdup@plt>
  402628:	str	x0, [sp, #80]
  40262c:	ldr	x0, [sp, #80]
  402630:	cmp	x0, #0x0
  402634:	b.eq	402648 <ferror@plt+0x2b8>  // b.none
  402638:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40263c:	add	x1, x0, #0x598
  402640:	mov	w0, #0x6                   	// #6
  402644:	bl	402380 <setlocale@plt>
  402648:	bl	4080d0 <ferror@plt+0x5d40>
  40264c:	mov	x2, x0
  402650:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402654:	add	x1, x0, #0x5a0
  402658:	mov	w0, #0x3                   	// #3
  40265c:	bl	401de0 <syslog@plt>
  402660:	ldr	x0, [sp, #80]
  402664:	cmp	x0, #0x0
  402668:	b.eq	402680 <ferror@plt+0x2f0>  // b.none
  40266c:	ldr	x1, [sp, #80]
  402670:	mov	w0, #0x6                   	// #6
  402674:	bl	402380 <setlocale@plt>
  402678:	ldr	x0, [sp, #80]
  40267c:	bl	402180 <free@plt>
  402680:	bl	401e80 <closelog@plt>
  402684:	ldr	w0, [sp, #60]
  402688:	bl	401e00 <exit@plt>
  40268c:	stp	x29, x30, [sp, #-48]!
  402690:	mov	x29, sp
  402694:	str	w0, [sp, #28]
  402698:	ldr	w0, [sp, #28]
  40269c:	cmp	w0, #0x0
  4026a0:	b.eq	4026b4 <ferror@plt+0x324>  // b.none
  4026a4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4026a8:	add	x0, x0, #0x2f0
  4026ac:	ldr	x0, [x0]
  4026b0:	b	4026c0 <ferror@plt+0x330>
  4026b4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4026b8:	add	x0, x0, #0x308
  4026bc:	ldr	x0, [x0]
  4026c0:	str	x0, [sp, #40]
  4026c4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4026c8:	add	x0, x0, #0x5b8
  4026cc:	bl	402340 <gettext@plt>
  4026d0:	mov	x1, x0
  4026d4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4026d8:	add	x0, x0, #0x828
  4026dc:	ldr	x0, [x0]
  4026e0:	mov	x2, x0
  4026e4:	ldr	x0, [sp, #40]
  4026e8:	bl	402360 <fprintf@plt>
  4026ec:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4026f0:	add	x0, x0, #0x5e0
  4026f4:	bl	402340 <gettext@plt>
  4026f8:	ldr	x1, [sp, #40]
  4026fc:	bl	401dd0 <fputs@plt>
  402700:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402704:	add	x0, x0, #0x630
  402708:	bl	402340 <gettext@plt>
  40270c:	ldr	x1, [sp, #40]
  402710:	bl	401dd0 <fputs@plt>
  402714:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402718:	add	x0, x0, #0x680
  40271c:	bl	402340 <gettext@plt>
  402720:	ldr	x1, [sp, #40]
  402724:	bl	401dd0 <fputs@plt>
  402728:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40272c:	add	x0, x0, #0x6c8
  402730:	bl	402340 <gettext@plt>
  402734:	ldr	x1, [sp, #40]
  402738:	bl	401dd0 <fputs@plt>
  40273c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402740:	add	x0, x0, #0x710
  402744:	bl	402340 <gettext@plt>
  402748:	ldr	x1, [sp, #40]
  40274c:	bl	401dd0 <fputs@plt>
  402750:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402754:	add	x0, x0, #0x788
  402758:	bl	402340 <gettext@plt>
  40275c:	ldr	x1, [sp, #40]
  402760:	bl	401dd0 <fputs@plt>
  402764:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402768:	add	x0, x0, #0x7c8
  40276c:	bl	402340 <gettext@plt>
  402770:	ldr	x1, [sp, #40]
  402774:	bl	401dd0 <fputs@plt>
  402778:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40277c:	add	x0, x0, #0x848
  402780:	bl	402340 <gettext@plt>
  402784:	ldr	x1, [sp, #40]
  402788:	bl	401dd0 <fputs@plt>
  40278c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402790:	add	x0, x0, #0x8c8
  402794:	bl	402340 <gettext@plt>
  402798:	ldr	x1, [sp, #40]
  40279c:	bl	401dd0 <fputs@plt>
  4027a0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4027a4:	add	x0, x0, #0x908
  4027a8:	bl	402340 <gettext@plt>
  4027ac:	ldr	x1, [sp, #40]
  4027b0:	bl	401dd0 <fputs@plt>
  4027b4:	ldr	x1, [sp, #40]
  4027b8:	mov	w0, #0xa                   	// #10
  4027bc:	bl	401e90 <fputc@plt>
  4027c0:	ldr	w0, [sp, #28]
  4027c4:	bl	401e00 <exit@plt>
  4027c8:	stp	x29, x30, [sp, #-64]!
  4027cc:	mov	x29, sp
  4027d0:	str	x0, [sp, #40]
  4027d4:	str	x1, [sp, #32]
  4027d8:	str	x2, [sp, #24]
  4027dc:	add	x0, sp, #0x18
  4027e0:	bl	401ff0 <gmtime@plt>
  4027e4:	str	x0, [sp, #56]
  4027e8:	ldr	x3, [sp, #56]
  4027ec:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4027f0:	add	x2, x0, #0x958
  4027f4:	ldr	x1, [sp, #32]
  4027f8:	ldr	x0, [sp, #40]
  4027fc:	bl	401e70 <strftime@plt>
  402800:	nop
  402804:	ldp	x29, x30, [sp], #64
  402808:	ret
  40280c:	stp	x29, x30, [sp, #-224]!
  402810:	mov	x29, sp
  402814:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402818:	add	x0, x0, #0x968
  40281c:	bl	402340 <gettext@plt>
  402820:	bl	402100 <puts@plt>
  402824:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402828:	add	x0, x0, #0x9a0
  40282c:	bl	402100 <puts@plt>
  402830:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402834:	add	x0, x0, #0x338
  402838:	ldr	x0, [x0]
  40283c:	add	x4, sp, #0x18
  402840:	mov	x3, x0
  402844:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402848:	add	x2, x0, #0x9a8
  40284c:	mov	x1, #0xc8                  	// #200
  402850:	mov	x0, x4
  402854:	bl	401ed0 <snprintf@plt>
  402858:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40285c:	add	x0, x0, #0x9b0
  402860:	bl	402340 <gettext@plt>
  402864:	mov	x1, x0
  402868:	add	x0, sp, #0x18
  40286c:	mov	x2, x1
  402870:	mov	x1, #0xc8                  	// #200
  402874:	bl	407cec <ferror@plt+0x595c>
  402878:	add	x2, sp, #0x18
  40287c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402880:	add	x1, x0, #0x338
  402884:	mov	x0, x2
  402888:	bl	407e90 <ferror@plt+0x5b00>
  40288c:	cmp	w0, #0x0
  402890:	b.eq	4028a8 <ferror@plt+0x518>  // b.none
  402894:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402898:	add	x0, x0, #0x338
  40289c:	ldr	x0, [x0]
  4028a0:	cmn	x0, #0x1
  4028a4:	b.ge	4028b0 <ferror@plt+0x520>  // b.tcont
  4028a8:	mov	w0, #0x0                   	// #0
  4028ac:	b	402bfc <ferror@plt+0x86c>
  4028b0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4028b4:	add	x0, x0, #0x340
  4028b8:	ldr	x0, [x0]
  4028bc:	add	x4, sp, #0x18
  4028c0:	mov	x3, x0
  4028c4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4028c8:	add	x2, x0, #0x9a8
  4028cc:	mov	x1, #0xc8                  	// #200
  4028d0:	mov	x0, x4
  4028d4:	bl	401ed0 <snprintf@plt>
  4028d8:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4028dc:	add	x0, x0, #0x9c8
  4028e0:	bl	402340 <gettext@plt>
  4028e4:	mov	x1, x0
  4028e8:	add	x0, sp, #0x18
  4028ec:	mov	x2, x1
  4028f0:	mov	x1, #0xc8                  	// #200
  4028f4:	bl	407cec <ferror@plt+0x595c>
  4028f8:	add	x2, sp, #0x18
  4028fc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402900:	add	x1, x0, #0x340
  402904:	mov	x0, x2
  402908:	bl	407e90 <ferror@plt+0x5b00>
  40290c:	cmp	w0, #0x0
  402910:	b.eq	402928 <ferror@plt+0x598>  // b.none
  402914:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402918:	add	x0, x0, #0x340
  40291c:	ldr	x0, [x0]
  402920:	cmn	x0, #0x1
  402924:	b.ge	402930 <ferror@plt+0x5a0>  // b.tcont
  402928:	mov	w0, #0x0                   	// #0
  40292c:	b	402bfc <ferror@plt+0x86c>
  402930:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402934:	add	x0, x0, #0x348
  402938:	ldr	x0, [x0]
  40293c:	cmn	x0, #0x1
  402940:	b.ne	402968 <ferror@plt+0x5d8>  // b.any
  402944:	add	x2, sp, #0x18
  402948:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40294c:	add	x1, x0, #0x9e0
  402950:	mov	x0, x2
  402954:	ldrh	w2, [x1]
  402958:	strh	w2, [x0]
  40295c:	ldrb	w1, [x1, #2]
  402960:	strb	w1, [x0, #2]
  402964:	b	402990 <ferror@plt+0x600>
  402968:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40296c:	add	x0, x0, #0x348
  402970:	ldr	x1, [x0]
  402974:	mov	x0, #0x5180                	// #20864
  402978:	movk	x0, #0x1, lsl #16
  40297c:	mul	x1, x1, x0
  402980:	add	x0, sp, #0x18
  402984:	mov	x2, x1
  402988:	mov	x1, #0xc8                  	// #200
  40298c:	bl	4027c8 <ferror@plt+0x438>
  402990:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402994:	add	x0, x0, #0x9e8
  402998:	bl	402340 <gettext@plt>
  40299c:	mov	x1, x0
  4029a0:	add	x0, sp, #0x18
  4029a4:	mov	x2, x1
  4029a8:	mov	x1, #0xc8                  	// #200
  4029ac:	bl	407cec <ferror@plt+0x595c>
  4029b0:	add	x2, sp, #0x18
  4029b4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4029b8:	add	x1, x0, #0x9e0
  4029bc:	mov	x0, x2
  4029c0:	bl	402130 <strcmp@plt>
  4029c4:	cmp	w0, #0x0
  4029c8:	b.ne	4029e0 <ferror@plt+0x650>  // b.any
  4029cc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4029d0:	add	x0, x0, #0x348
  4029d4:	mov	x1, #0xffffffffffffffff    	// #-1
  4029d8:	str	x1, [x0]
  4029dc:	b	402a14 <ferror@plt+0x684>
  4029e0:	add	x0, sp, #0x18
  4029e4:	bl	405290 <ferror@plt+0x2f00>
  4029e8:	mov	x1, x0
  4029ec:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4029f0:	add	x0, x0, #0x348
  4029f4:	str	x1, [x0]
  4029f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4029fc:	add	x0, x0, #0x348
  402a00:	ldr	x0, [x0]
  402a04:	cmp	x0, #0x0
  402a08:	b.ge	402a14 <ferror@plt+0x684>  // b.tcont
  402a0c:	mov	w0, #0x0                   	// #0
  402a10:	b	402bfc <ferror@plt+0x86c>
  402a14:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402a18:	add	x0, x0, #0x350
  402a1c:	ldr	x0, [x0]
  402a20:	add	x4, sp, #0x18
  402a24:	mov	x3, x0
  402a28:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402a2c:	add	x2, x0, #0x9a8
  402a30:	mov	x1, #0xc8                  	// #200
  402a34:	mov	x0, x4
  402a38:	bl	401ed0 <snprintf@plt>
  402a3c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402a40:	add	x0, x0, #0xa10
  402a44:	bl	402340 <gettext@plt>
  402a48:	mov	x1, x0
  402a4c:	add	x0, sp, #0x18
  402a50:	mov	x2, x1
  402a54:	mov	x1, #0xc8                  	// #200
  402a58:	bl	407cec <ferror@plt+0x595c>
  402a5c:	add	x2, sp, #0x18
  402a60:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402a64:	add	x1, x0, #0x350
  402a68:	mov	x0, x2
  402a6c:	bl	407e90 <ferror@plt+0x5b00>
  402a70:	cmp	w0, #0x0
  402a74:	b.eq	402a8c <ferror@plt+0x6fc>  // b.none
  402a78:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402a7c:	add	x0, x0, #0x350
  402a80:	ldr	x0, [x0]
  402a84:	cmn	x0, #0x1
  402a88:	b.ge	402a94 <ferror@plt+0x704>  // b.tcont
  402a8c:	mov	w0, #0x0                   	// #0
  402a90:	b	402bfc <ferror@plt+0x86c>
  402a94:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402a98:	add	x0, x0, #0x358
  402a9c:	ldr	x0, [x0]
  402aa0:	add	x4, sp, #0x18
  402aa4:	mov	x3, x0
  402aa8:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402aac:	add	x2, x0, #0x9a8
  402ab0:	mov	x1, #0xc8                  	// #200
  402ab4:	mov	x0, x4
  402ab8:	bl	401ed0 <snprintf@plt>
  402abc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402ac0:	add	x0, x0, #0xa30
  402ac4:	bl	402340 <gettext@plt>
  402ac8:	mov	x1, x0
  402acc:	add	x0, sp, #0x18
  402ad0:	mov	x2, x1
  402ad4:	mov	x1, #0xc8                  	// #200
  402ad8:	bl	407cec <ferror@plt+0x595c>
  402adc:	add	x2, sp, #0x18
  402ae0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ae4:	add	x1, x0, #0x358
  402ae8:	mov	x0, x2
  402aec:	bl	407e90 <ferror@plt+0x5b00>
  402af0:	cmp	w0, #0x0
  402af4:	b.eq	402b0c <ferror@plt+0x77c>  // b.none
  402af8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402afc:	add	x0, x0, #0x358
  402b00:	ldr	x0, [x0]
  402b04:	cmn	x0, #0x1
  402b08:	b.ge	402b14 <ferror@plt+0x784>  // b.tcont
  402b0c:	mov	w0, #0x0                   	// #0
  402b10:	b	402bfc <ferror@plt+0x86c>
  402b14:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402b18:	add	x0, x0, #0x360
  402b1c:	ldr	x0, [x0]
  402b20:	cmn	x0, #0x1
  402b24:	b.ne	402b4c <ferror@plt+0x7bc>  // b.any
  402b28:	add	x2, sp, #0x18
  402b2c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402b30:	add	x1, x0, #0x9e0
  402b34:	mov	x0, x2
  402b38:	ldrh	w2, [x1]
  402b3c:	strh	w2, [x0]
  402b40:	ldrb	w1, [x1, #2]
  402b44:	strb	w1, [x0, #2]
  402b48:	b	402b74 <ferror@plt+0x7e4>
  402b4c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402b50:	add	x0, x0, #0x360
  402b54:	ldr	x1, [x0]
  402b58:	mov	x0, #0x5180                	// #20864
  402b5c:	movk	x0, #0x1, lsl #16
  402b60:	mul	x1, x1, x0
  402b64:	add	x0, sp, #0x18
  402b68:	mov	x2, x1
  402b6c:	mov	x1, #0xc8                  	// #200
  402b70:	bl	4027c8 <ferror@plt+0x438>
  402b74:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402b78:	add	x0, x0, #0xa48
  402b7c:	bl	402340 <gettext@plt>
  402b80:	mov	x1, x0
  402b84:	add	x0, sp, #0x18
  402b88:	mov	x2, x1
  402b8c:	mov	x1, #0xc8                  	// #200
  402b90:	bl	407cec <ferror@plt+0x595c>
  402b94:	add	x2, sp, #0x18
  402b98:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402b9c:	add	x1, x0, #0x9e0
  402ba0:	mov	x0, x2
  402ba4:	bl	402130 <strcmp@plt>
  402ba8:	cmp	w0, #0x0
  402bac:	b.ne	402bc4 <ferror@plt+0x834>  // b.any
  402bb0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402bb4:	add	x0, x0, #0x360
  402bb8:	mov	x1, #0xffffffffffffffff    	// #-1
  402bbc:	str	x1, [x0]
  402bc0:	b	402bf8 <ferror@plt+0x868>
  402bc4:	add	x0, sp, #0x18
  402bc8:	bl	405290 <ferror@plt+0x2f00>
  402bcc:	mov	x1, x0
  402bd0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402bd4:	add	x0, x0, #0x360
  402bd8:	str	x1, [x0]
  402bdc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402be0:	add	x0, x0, #0x360
  402be4:	ldr	x0, [x0]
  402be8:	cmp	x0, #0x0
  402bec:	b.ge	402bf8 <ferror@plt+0x868>  // b.tcont
  402bf0:	mov	w0, #0x0                   	// #0
  402bf4:	b	402bfc <ferror@plt+0x86c>
  402bf8:	mov	w0, #0x1                   	// #1
  402bfc:	ldp	x29, x30, [sp], #224
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-208]!
  402c08:	mov	x29, sp
  402c0c:	str	x0, [sp, #24]
  402c10:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  402c14:	add	x0, x0, #0x32a
  402c18:	ldrb	w0, [x0]
  402c1c:	cmp	w0, #0x0
  402c20:	b.eq	402c40 <ferror@plt+0x8b0>  // b.none
  402c24:	add	x3, sp, #0x28
  402c28:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402c2c:	add	x2, x0, #0xa70
  402c30:	mov	x1, #0x50                  	// #80
  402c34:	mov	x0, x3
  402c38:	bl	401ed0 <snprintf@plt>
  402c3c:	b	402c58 <ferror@plt+0x8c8>
  402c40:	add	x3, sp, #0x28
  402c44:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402c48:	add	x2, x0, #0xa80
  402c4c:	mov	x1, #0x50                  	// #80
  402c50:	mov	x0, x3
  402c54:	bl	401ed0 <snprintf@plt>
  402c58:	add	x0, sp, #0x18
  402c5c:	bl	401ff0 <gmtime@plt>
  402c60:	str	x0, [sp, #200]
  402c64:	ldr	x0, [sp, #200]
  402c68:	cmp	x0, #0x0
  402c6c:	b.ne	402c88 <ferror@plt+0x8f8>  // b.any
  402c70:	ldr	x0, [sp, #24]
  402c74:	mov	x1, x0
  402c78:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402c7c:	add	x0, x0, #0xa90
  402c80:	bl	4022d0 <printf@plt>
  402c84:	b	402ca8 <ferror@plt+0x918>
  402c88:	add	x1, sp, #0x28
  402c8c:	add	x0, sp, #0x78
  402c90:	ldr	x3, [sp, #200]
  402c94:	mov	x2, x1
  402c98:	mov	x1, #0x50                  	// #80
  402c9c:	bl	401e70 <strftime@plt>
  402ca0:	add	x0, sp, #0x78
  402ca4:	bl	402100 <puts@plt>
  402ca8:	nop
  402cac:	ldp	x29, x30, [sp], #208
  402cb0:	ret
  402cb4:	stp	x29, x30, [sp, #-32]!
  402cb8:	mov	x29, sp
  402cbc:	str	xzr, [sp, #24]
  402cc0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402cc4:	add	x0, x0, #0xaa0
  402cc8:	bl	402340 <gettext@plt>
  402ccc:	mov	x2, x0
  402cd0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  402cd4:	add	x0, x0, #0x308
  402cd8:	ldr	x0, [x0]
  402cdc:	mov	x1, x0
  402ce0:	mov	x0, x2
  402ce4:	bl	401dd0 <fputs@plt>
  402ce8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402cec:	add	x0, x0, #0x348
  402cf0:	ldr	x0, [x0]
  402cf4:	cmp	x0, #0x0
  402cf8:	b.ge	402d10 <ferror@plt+0x980>  // b.tcont
  402cfc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402d00:	add	x0, x0, #0xac0
  402d04:	bl	402340 <gettext@plt>
  402d08:	bl	402100 <puts@plt>
  402d0c:	b	402d5c <ferror@plt+0x9cc>
  402d10:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402d14:	add	x0, x0, #0x348
  402d18:	ldr	x0, [x0]
  402d1c:	cmp	x0, #0x0
  402d20:	b.ne	402d38 <ferror@plt+0x9a8>  // b.any
  402d24:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402d28:	add	x0, x0, #0xac8
  402d2c:	bl	402340 <gettext@plt>
  402d30:	bl	402100 <puts@plt>
  402d34:	b	402d5c <ferror@plt+0x9cc>
  402d38:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402d3c:	add	x0, x0, #0x348
  402d40:	ldr	x1, [x0]
  402d44:	mov	x0, #0x5180                	// #20864
  402d48:	movk	x0, #0x1, lsl #16
  402d4c:	mul	x0, x1, x0
  402d50:	str	x0, [sp, #24]
  402d54:	ldr	x0, [sp, #24]
  402d58:	bl	402c04 <ferror@plt+0x874>
  402d5c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402d60:	add	x0, x0, #0xae8
  402d64:	bl	402340 <gettext@plt>
  402d68:	mov	x2, x0
  402d6c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  402d70:	add	x0, x0, #0x308
  402d74:	ldr	x0, [x0]
  402d78:	mov	x1, x0
  402d7c:	mov	x0, x2
  402d80:	bl	401dd0 <fputs@plt>
  402d84:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402d88:	add	x0, x0, #0x348
  402d8c:	ldr	x0, [x0]
  402d90:	cmp	x0, #0x0
  402d94:	b.ne	402dac <ferror@plt+0xa1c>  // b.any
  402d98:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402d9c:	add	x0, x0, #0xac8
  402da0:	bl	402340 <gettext@plt>
  402da4:	bl	402100 <puts@plt>
  402da8:	b	402e2c <ferror@plt+0xa9c>
  402dac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402db0:	add	x0, x0, #0x348
  402db4:	ldr	x0, [x0]
  402db8:	cmp	x0, #0x0
  402dbc:	b.lt	402dec <ferror@plt+0xa5c>  // b.tstop
  402dc0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402dc4:	add	x0, x0, #0x340
  402dc8:	ldr	x1, [x0]
  402dcc:	mov	x0, #0x270f                	// #9999
  402dd0:	cmp	x1, x0
  402dd4:	b.gt	402dec <ferror@plt+0xa5c>
  402dd8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ddc:	add	x0, x0, #0x340
  402de0:	ldr	x0, [x0]
  402de4:	cmp	x0, #0x0
  402de8:	b.ge	402e00 <ferror@plt+0xa70>  // b.tcont
  402dec:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402df0:	add	x0, x0, #0xac0
  402df4:	bl	402340 <gettext@plt>
  402df8:	bl	402100 <puts@plt>
  402dfc:	b	402e2c <ferror@plt+0xa9c>
  402e00:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402e04:	add	x0, x0, #0x340
  402e08:	ldr	x1, [x0]
  402e0c:	mov	x0, #0x5180                	// #20864
  402e10:	movk	x0, #0x1, lsl #16
  402e14:	mul	x0, x1, x0
  402e18:	ldr	x1, [sp, #24]
  402e1c:	add	x0, x1, x0
  402e20:	str	x0, [sp, #16]
  402e24:	ldr	x0, [sp, #16]
  402e28:	bl	402c04 <ferror@plt+0x874>
  402e2c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402e30:	add	x0, x0, #0xb00
  402e34:	bl	402340 <gettext@plt>
  402e38:	mov	x2, x0
  402e3c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  402e40:	add	x0, x0, #0x308
  402e44:	ldr	x0, [x0]
  402e48:	mov	x1, x0
  402e4c:	mov	x0, x2
  402e50:	bl	401dd0 <fputs@plt>
  402e54:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402e58:	add	x0, x0, #0x348
  402e5c:	ldr	x0, [x0]
  402e60:	cmp	x0, #0x0
  402e64:	b.ne	402e7c <ferror@plt+0xaec>  // b.any
  402e68:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402e6c:	add	x0, x0, #0xac8
  402e70:	bl	402340 <gettext@plt>
  402e74:	bl	402100 <puts@plt>
  402e78:	b	402f20 <ferror@plt+0xb90>
  402e7c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402e80:	add	x0, x0, #0x348
  402e84:	ldr	x0, [x0]
  402e88:	cmp	x0, #0x0
  402e8c:	b.lt	402ed0 <ferror@plt+0xb40>  // b.tstop
  402e90:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402e94:	add	x0, x0, #0x358
  402e98:	ldr	x0, [x0]
  402e9c:	cmp	x0, #0x0
  402ea0:	b.lt	402ed0 <ferror@plt+0xb40>  // b.tstop
  402ea4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ea8:	add	x0, x0, #0x340
  402eac:	ldr	x1, [x0]
  402eb0:	mov	x0, #0x270f                	// #9999
  402eb4:	cmp	x1, x0
  402eb8:	b.gt	402ed0 <ferror@plt+0xb40>
  402ebc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ec0:	add	x0, x0, #0x340
  402ec4:	ldr	x0, [x0]
  402ec8:	cmp	x0, #0x0
  402ecc:	b.ge	402ee4 <ferror@plt+0xb54>  // b.tcont
  402ed0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402ed4:	add	x0, x0, #0xac0
  402ed8:	bl	402340 <gettext@plt>
  402edc:	bl	402100 <puts@plt>
  402ee0:	b	402f20 <ferror@plt+0xb90>
  402ee4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ee8:	add	x0, x0, #0x340
  402eec:	ldr	x1, [x0]
  402ef0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ef4:	add	x0, x0, #0x358
  402ef8:	ldr	x0, [x0]
  402efc:	add	x1, x1, x0
  402f00:	mov	x0, #0x5180                	// #20864
  402f04:	movk	x0, #0x1, lsl #16
  402f08:	mul	x0, x1, x0
  402f0c:	ldr	x1, [sp, #24]
  402f10:	add	x0, x1, x0
  402f14:	str	x0, [sp, #16]
  402f18:	ldr	x0, [sp, #16]
  402f1c:	bl	402c04 <ferror@plt+0x874>
  402f20:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402f24:	add	x0, x0, #0xb20
  402f28:	bl	402340 <gettext@plt>
  402f2c:	mov	x2, x0
  402f30:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  402f34:	add	x0, x0, #0x308
  402f38:	ldr	x0, [x0]
  402f3c:	mov	x1, x0
  402f40:	mov	x0, x2
  402f44:	bl	401dd0 <fputs@plt>
  402f48:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402f4c:	add	x0, x0, #0x360
  402f50:	ldr	x0, [x0]
  402f54:	cmp	x0, #0x0
  402f58:	b.ge	402f70 <ferror@plt+0xbe0>  // b.tcont
  402f5c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402f60:	add	x0, x0, #0xac0
  402f64:	bl	402340 <gettext@plt>
  402f68:	bl	402100 <puts@plt>
  402f6c:	b	402f94 <ferror@plt+0xc04>
  402f70:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402f74:	add	x0, x0, #0x360
  402f78:	ldr	x1, [x0]
  402f7c:	mov	x0, #0x5180                	// #20864
  402f80:	movk	x0, #0x1, lsl #16
  402f84:	mul	x0, x1, x0
  402f88:	str	x0, [sp, #16]
  402f8c:	ldr	x0, [sp, #16]
  402f90:	bl	402c04 <ferror@plt+0x874>
  402f94:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402f98:	add	x0, x0, #0xb38
  402f9c:	bl	402340 <gettext@plt>
  402fa0:	mov	x2, x0
  402fa4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402fa8:	add	x0, x0, #0x338
  402fac:	ldr	x0, [x0]
  402fb0:	mov	x1, x0
  402fb4:	mov	x0, x2
  402fb8:	bl	4022d0 <printf@plt>
  402fbc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402fc0:	add	x0, x0, #0xb70
  402fc4:	bl	402340 <gettext@plt>
  402fc8:	mov	x2, x0
  402fcc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402fd0:	add	x0, x0, #0x340
  402fd4:	ldr	x0, [x0]
  402fd8:	mov	x1, x0
  402fdc:	mov	x0, x2
  402fe0:	bl	4022d0 <printf@plt>
  402fe4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  402fe8:	add	x0, x0, #0xba8
  402fec:	bl	402340 <gettext@plt>
  402ff0:	mov	x2, x0
  402ff4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  402ff8:	add	x0, x0, #0x350
  402ffc:	ldr	x0, [x0]
  403000:	mov	x1, x0
  403004:	mov	x0, x2
  403008:	bl	4022d0 <printf@plt>
  40300c:	nop
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	stp	x29, x30, [sp, #-64]!
  40301c:	mov	x29, sp
  403020:	str	x19, [sp, #16]
  403024:	str	w0, [sp, #44]
  403028:	str	x1, [sp, #32]
  40302c:	b	4034e8 <ferror@plt+0x1158>
  403030:	ldr	w0, [sp, #60]
  403034:	cmp	w0, #0x6d
  403038:	b.eq	40330c <ferror@plt+0xf7c>  // b.none
  40303c:	ldr	w0, [sp, #60]
  403040:	cmp	w0, #0x6d
  403044:	b.gt	4034e0 <ferror@plt+0x1150>
  403048:	ldr	w0, [sp, #60]
  40304c:	cmp	w0, #0x6c
  403050:	b.eq	4032f8 <ferror@plt+0xf68>  // b.none
  403054:	ldr	w0, [sp, #60]
  403058:	cmp	w0, #0x6c
  40305c:	b.gt	4034e0 <ferror@plt+0x1150>
  403060:	ldr	w0, [sp, #60]
  403064:	cmp	w0, #0x69
  403068:	b.eq	403248 <ferror@plt+0xeb8>  // b.none
  40306c:	ldr	w0, [sp, #60]
  403070:	cmp	w0, #0x69
  403074:	b.gt	4034e0 <ferror@plt+0x1150>
  403078:	ldr	w0, [sp, #60]
  40307c:	cmp	w0, #0x68
  403080:	b.eq	40323c <ferror@plt+0xeac>  // b.none
  403084:	ldr	w0, [sp, #60]
  403088:	cmp	w0, #0x68
  40308c:	b.gt	4034e0 <ferror@plt+0x1150>
  403090:	ldr	w0, [sp, #60]
  403094:	cmp	w0, #0x64
  403098:	b.eq	40310c <ferror@plt+0xd7c>  // b.none
  40309c:	ldr	w0, [sp, #60]
  4030a0:	cmp	w0, #0x64
  4030a4:	b.gt	4034e0 <ferror@plt+0x1150>
  4030a8:	ldr	w0, [sp, #60]
  4030ac:	cmp	w0, #0x57
  4030b0:	b.eq	403444 <ferror@plt+0x10b4>  // b.none
  4030b4:	ldr	w0, [sp, #60]
  4030b8:	cmp	w0, #0x57
  4030bc:	b.gt	4034e0 <ferror@plt+0x1150>
  4030c0:	ldr	w0, [sp, #60]
  4030c4:	cmp	w0, #0x52
  4030c8:	b.eq	4034e8 <ferror@plt+0x1158>  // b.none
  4030cc:	ldr	w0, [sp, #60]
  4030d0:	cmp	w0, #0x52
  4030d4:	b.gt	4034e0 <ferror@plt+0x1150>
  4030d8:	ldr	w0, [sp, #60]
  4030dc:	cmp	w0, #0x4d
  4030e0:	b.eq	4033a8 <ferror@plt+0x1018>  // b.none
  4030e4:	ldr	w0, [sp, #60]
  4030e8:	cmp	w0, #0x4d
  4030ec:	b.gt	4034e0 <ferror@plt+0x1150>
  4030f0:	ldr	w0, [sp, #60]
  4030f4:	cmp	w0, #0x45
  4030f8:	b.eq	4031a4 <ferror@plt+0xe14>  // b.none
  4030fc:	ldr	w0, [sp, #60]
  403100:	cmp	w0, #0x49
  403104:	b.eq	40325c <ferror@plt+0xecc>  // b.none
  403108:	b	4034e0 <ferror@plt+0x1150>
  40310c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403110:	add	x0, x0, #0x328
  403114:	mov	w1, #0x1                   	// #1
  403118:	strb	w1, [x0]
  40311c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403120:	add	x0, x0, #0x2f8
  403124:	ldr	x0, [x0]
  403128:	bl	405290 <ferror@plt+0x2f00>
  40312c:	mov	x1, x0
  403130:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403134:	add	x0, x0, #0x348
  403138:	str	x1, [x0]
  40313c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403140:	add	x0, x0, #0x348
  403144:	ldr	x0, [x0]
  403148:	cmn	x0, #0x1
  40314c:	b.ge	4034e8 <ferror@plt+0x1158>  // b.tcont
  403150:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403154:	add	x0, x0, #0x2f0
  403158:	ldr	x19, [x0]
  40315c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403160:	add	x0, x0, #0xbe8
  403164:	bl	402340 <gettext@plt>
  403168:	mov	x4, x0
  40316c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403170:	add	x0, x0, #0x828
  403174:	ldr	x1, [x0]
  403178:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40317c:	add	x0, x0, #0x2f8
  403180:	ldr	x0, [x0]
  403184:	mov	x3, x0
  403188:	mov	x2, x1
  40318c:	mov	x1, x4
  403190:	mov	x0, x19
  403194:	bl	402360 <fprintf@plt>
  403198:	mov	w0, #0x2                   	// #2
  40319c:	bl	40268c <ferror@plt+0x2fc>
  4031a0:	b	4034e8 <ferror@plt+0x1158>
  4031a4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4031a8:	add	x0, x0, #0x329
  4031ac:	mov	w1, #0x1                   	// #1
  4031b0:	strb	w1, [x0]
  4031b4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4031b8:	add	x0, x0, #0x2f8
  4031bc:	ldr	x0, [x0]
  4031c0:	bl	405290 <ferror@plt+0x2f00>
  4031c4:	mov	x1, x0
  4031c8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4031cc:	add	x0, x0, #0x360
  4031d0:	str	x1, [x0]
  4031d4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4031d8:	add	x0, x0, #0x360
  4031dc:	ldr	x0, [x0]
  4031e0:	cmn	x0, #0x1
  4031e4:	b.ge	4034e8 <ferror@plt+0x1158>  // b.tcont
  4031e8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4031ec:	add	x0, x0, #0x2f0
  4031f0:	ldr	x19, [x0]
  4031f4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4031f8:	add	x0, x0, #0xbe8
  4031fc:	bl	402340 <gettext@plt>
  403200:	mov	x4, x0
  403204:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403208:	add	x0, x0, #0x828
  40320c:	ldr	x1, [x0]
  403210:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403214:	add	x0, x0, #0x2f8
  403218:	ldr	x0, [x0]
  40321c:	mov	x3, x0
  403220:	mov	x2, x1
  403224:	mov	x1, x4
  403228:	mov	x0, x19
  40322c:	bl	402360 <fprintf@plt>
  403230:	mov	w0, #0x2                   	// #2
  403234:	bl	40268c <ferror@plt+0x2fc>
  403238:	b	4034e8 <ferror@plt+0x1158>
  40323c:	mov	w0, #0x0                   	// #0
  403240:	bl	40268c <ferror@plt+0x2fc>
  403244:	b	4034e8 <ferror@plt+0x1158>
  403248:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40324c:	add	x0, x0, #0x32a
  403250:	mov	w1, #0x1                   	// #1
  403254:	strb	w1, [x0]
  403258:	b	4034e8 <ferror@plt+0x1158>
  40325c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403260:	add	x0, x0, #0x32b
  403264:	mov	w1, #0x1                   	// #1
  403268:	strb	w1, [x0]
  40326c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403270:	add	x0, x0, #0x2f8
  403274:	ldr	x2, [x0]
  403278:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40327c:	add	x1, x0, #0x358
  403280:	mov	x0, x2
  403284:	bl	407e90 <ferror@plt+0x5b00>
  403288:	cmp	w0, #0x0
  40328c:	b.eq	4032a4 <ferror@plt+0xf14>  // b.none
  403290:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403294:	add	x0, x0, #0x358
  403298:	ldr	x0, [x0]
  40329c:	cmn	x0, #0x1
  4032a0:	b.ge	4034e8 <ferror@plt+0x1158>  // b.tcont
  4032a4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4032a8:	add	x0, x0, #0x2f0
  4032ac:	ldr	x19, [x0]
  4032b0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4032b4:	add	x0, x0, #0xc00
  4032b8:	bl	402340 <gettext@plt>
  4032bc:	mov	x4, x0
  4032c0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4032c4:	add	x0, x0, #0x828
  4032c8:	ldr	x1, [x0]
  4032cc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4032d0:	add	x0, x0, #0x2f8
  4032d4:	ldr	x0, [x0]
  4032d8:	mov	x3, x0
  4032dc:	mov	x2, x1
  4032e0:	mov	x1, x4
  4032e4:	mov	x0, x19
  4032e8:	bl	402360 <fprintf@plt>
  4032ec:	mov	w0, #0x2                   	// #2
  4032f0:	bl	40268c <ferror@plt+0x2fc>
  4032f4:	b	4034e8 <ferror@plt+0x1158>
  4032f8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4032fc:	add	x0, x0, #0x32c
  403300:	mov	w1, #0x1                   	// #1
  403304:	strb	w1, [x0]
  403308:	b	4034e8 <ferror@plt+0x1158>
  40330c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403310:	add	x0, x0, #0x32d
  403314:	mov	w1, #0x1                   	// #1
  403318:	strb	w1, [x0]
  40331c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403320:	add	x0, x0, #0x2f8
  403324:	ldr	x2, [x0]
  403328:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40332c:	add	x1, x0, #0x338
  403330:	mov	x0, x2
  403334:	bl	407e90 <ferror@plt+0x5b00>
  403338:	cmp	w0, #0x0
  40333c:	b.eq	403354 <ferror@plt+0xfc4>  // b.none
  403340:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403344:	add	x0, x0, #0x338
  403348:	ldr	x0, [x0]
  40334c:	cmn	x0, #0x1
  403350:	b.ge	4034e8 <ferror@plt+0x1158>  // b.tcont
  403354:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403358:	add	x0, x0, #0x2f0
  40335c:	ldr	x19, [x0]
  403360:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403364:	add	x0, x0, #0xc00
  403368:	bl	402340 <gettext@plt>
  40336c:	mov	x4, x0
  403370:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403374:	add	x0, x0, #0x828
  403378:	ldr	x1, [x0]
  40337c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403380:	add	x0, x0, #0x2f8
  403384:	ldr	x0, [x0]
  403388:	mov	x3, x0
  40338c:	mov	x2, x1
  403390:	mov	x1, x4
  403394:	mov	x0, x19
  403398:	bl	402360 <fprintf@plt>
  40339c:	mov	w0, #0x2                   	// #2
  4033a0:	bl	40268c <ferror@plt+0x2fc>
  4033a4:	b	4034e8 <ferror@plt+0x1158>
  4033a8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4033ac:	add	x0, x0, #0x32e
  4033b0:	mov	w1, #0x1                   	// #1
  4033b4:	strb	w1, [x0]
  4033b8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4033bc:	add	x0, x0, #0x2f8
  4033c0:	ldr	x2, [x0]
  4033c4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4033c8:	add	x1, x0, #0x340
  4033cc:	mov	x0, x2
  4033d0:	bl	407e90 <ferror@plt+0x5b00>
  4033d4:	cmp	w0, #0x0
  4033d8:	b.eq	4033f0 <ferror@plt+0x1060>  // b.none
  4033dc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4033e0:	add	x0, x0, #0x340
  4033e4:	ldr	x0, [x0]
  4033e8:	cmn	x0, #0x1
  4033ec:	b.ge	4034e8 <ferror@plt+0x1158>  // b.tcont
  4033f0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4033f4:	add	x0, x0, #0x2f0
  4033f8:	ldr	x19, [x0]
  4033fc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403400:	add	x0, x0, #0xc00
  403404:	bl	402340 <gettext@plt>
  403408:	mov	x4, x0
  40340c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403410:	add	x0, x0, #0x828
  403414:	ldr	x1, [x0]
  403418:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40341c:	add	x0, x0, #0x2f8
  403420:	ldr	x0, [x0]
  403424:	mov	x3, x0
  403428:	mov	x2, x1
  40342c:	mov	x1, x4
  403430:	mov	x0, x19
  403434:	bl	402360 <fprintf@plt>
  403438:	mov	w0, #0x2                   	// #2
  40343c:	bl	40268c <ferror@plt+0x2fc>
  403440:	b	4034e8 <ferror@plt+0x1158>
  403444:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403448:	add	x0, x0, #0x32f
  40344c:	mov	w1, #0x1                   	// #1
  403450:	strb	w1, [x0]
  403454:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403458:	add	x0, x0, #0x2f8
  40345c:	ldr	x2, [x0]
  403460:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403464:	add	x1, x0, #0x350
  403468:	mov	x0, x2
  40346c:	bl	407e90 <ferror@plt+0x5b00>
  403470:	cmp	w0, #0x0
  403474:	b.eq	40348c <ferror@plt+0x10fc>  // b.none
  403478:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40347c:	add	x0, x0, #0x350
  403480:	ldr	x0, [x0]
  403484:	cmn	x0, #0x1
  403488:	b.ge	4034e8 <ferror@plt+0x1158>  // b.tcont
  40348c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403490:	add	x0, x0, #0x2f0
  403494:	ldr	x19, [x0]
  403498:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40349c:	add	x0, x0, #0xc00
  4034a0:	bl	402340 <gettext@plt>
  4034a4:	mov	x4, x0
  4034a8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4034ac:	add	x0, x0, #0x828
  4034b0:	ldr	x1, [x0]
  4034b4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4034b8:	add	x0, x0, #0x2f8
  4034bc:	ldr	x0, [x0]
  4034c0:	mov	x3, x0
  4034c4:	mov	x2, x1
  4034c8:	mov	x1, x4
  4034cc:	mov	x0, x19
  4034d0:	bl	402360 <fprintf@plt>
  4034d4:	mov	w0, #0x2                   	// #2
  4034d8:	bl	40268c <ferror@plt+0x2fc>
  4034dc:	b	4034e8 <ferror@plt+0x1158>
  4034e0:	mov	w0, #0x2                   	// #2
  4034e4:	bl	40268c <ferror@plt+0x2fc>
  4034e8:	mov	x4, #0x0                   	// #0
  4034ec:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4034f0:	add	x3, x0, #0x318
  4034f4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4034f8:	add	x2, x0, #0xc28
  4034fc:	ldr	x1, [sp, #32]
  403500:	ldr	w0, [sp, #44]
  403504:	bl	402120 <getopt_long@plt>
  403508:	str	w0, [sp, #60]
  40350c:	ldr	w0, [sp, #60]
  403510:	cmn	w0, #0x1
  403514:	b.ne	403030 <ferror@plt+0xca0>  // b.any
  403518:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40351c:	add	x0, x0, #0x300
  403520:	ldr	w0, [x0]
  403524:	mov	w1, w0
  403528:	ldr	w0, [sp, #44]
  40352c:	bl	403540 <ferror@plt+0x11b0>
  403530:	nop
  403534:	ldr	x19, [sp, #16]
  403538:	ldp	x29, x30, [sp], #64
  40353c:	ret
  403540:	stp	x29, x30, [sp, #-48]!
  403544:	mov	x29, sp
  403548:	str	x19, [sp, #16]
  40354c:	str	w0, [sp, #44]
  403550:	str	w1, [sp, #40]
  403554:	ldr	w0, [sp, #40]
  403558:	add	w0, w0, #0x1
  40355c:	ldr	w1, [sp, #44]
  403560:	cmp	w1, w0
  403564:	b.eq	403570 <ferror@plt+0x11e0>  // b.none
  403568:	mov	w0, #0x2                   	// #2
  40356c:	bl	40268c <ferror@plt+0x2fc>
  403570:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403574:	add	x0, x0, #0x32c
  403578:	ldrb	w0, [x0]
  40357c:	cmp	w0, #0x0
  403580:	b.eq	403638 <ferror@plt+0x12a8>  // b.none
  403584:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403588:	add	x0, x0, #0x32d
  40358c:	ldrb	w0, [x0]
  403590:	cmp	w0, #0x0
  403594:	b.ne	4035fc <ferror@plt+0x126c>  // b.any
  403598:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40359c:	add	x0, x0, #0x32e
  4035a0:	ldrb	w0, [x0]
  4035a4:	cmp	w0, #0x0
  4035a8:	b.ne	4035fc <ferror@plt+0x126c>  // b.any
  4035ac:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4035b0:	add	x0, x0, #0x328
  4035b4:	ldrb	w0, [x0]
  4035b8:	cmp	w0, #0x0
  4035bc:	b.ne	4035fc <ferror@plt+0x126c>  // b.any
  4035c0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4035c4:	add	x0, x0, #0x32f
  4035c8:	ldrb	w0, [x0]
  4035cc:	cmp	w0, #0x0
  4035d0:	b.ne	4035fc <ferror@plt+0x126c>  // b.any
  4035d4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4035d8:	add	x0, x0, #0x32b
  4035dc:	ldrb	w0, [x0]
  4035e0:	cmp	w0, #0x0
  4035e4:	b.ne	4035fc <ferror@plt+0x126c>  // b.any
  4035e8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4035ec:	add	x0, x0, #0x329
  4035f0:	ldrb	w0, [x0]
  4035f4:	cmp	w0, #0x0
  4035f8:	b.eq	403638 <ferror@plt+0x12a8>  // b.none
  4035fc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403600:	add	x0, x0, #0x2f0
  403604:	ldr	x19, [x0]
  403608:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40360c:	add	x0, x0, #0xc40
  403610:	bl	402340 <gettext@plt>
  403614:	mov	x1, x0
  403618:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40361c:	add	x0, x0, #0x828
  403620:	ldr	x0, [x0]
  403624:	mov	x2, x0
  403628:	mov	x0, x19
  40362c:	bl	402360 <fprintf@plt>
  403630:	mov	w0, #0x2                   	// #2
  403634:	bl	40268c <ferror@plt+0x2fc>
  403638:	nop
  40363c:	ldr	x19, [sp, #16]
  403640:	ldp	x29, x30, [sp], #48
  403644:	ret
  403648:	stp	x29, x30, [sp, #-32]!
  40364c:	mov	x29, sp
  403650:	str	x19, [sp, #16]
  403654:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403658:	add	x0, x0, #0x330
  40365c:	ldrb	w0, [x0]
  403660:	eor	w0, w0, #0x1
  403664:	and	w0, w0, #0xff
  403668:	cmp	w0, #0x0
  40366c:	b.eq	4036c8 <ferror@plt+0x1338>  // b.none
  403670:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403674:	add	x0, x0, #0x32c
  403678:	ldrb	w0, [x0]
  40367c:	eor	w0, w0, #0x1
  403680:	and	w0, w0, #0xff
  403684:	cmp	w0, #0x0
  403688:	b.eq	4036c8 <ferror@plt+0x1338>  // b.none
  40368c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403690:	add	x0, x0, #0x2f0
  403694:	ldr	x19, [x0]
  403698:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40369c:	add	x0, x0, #0xc70
  4036a0:	bl	402340 <gettext@plt>
  4036a4:	mov	x1, x0
  4036a8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4036ac:	add	x0, x0, #0x828
  4036b0:	ldr	x0, [x0]
  4036b4:	mov	x2, x0
  4036b8:	mov	x0, x19
  4036bc:	bl	402360 <fprintf@plt>
  4036c0:	mov	w0, #0x1                   	// #1
  4036c4:	bl	4024ac <ferror@plt+0x11c>
  4036c8:	nop
  4036cc:	ldr	x19, [sp, #16]
  4036d0:	ldp	x29, x30, [sp], #32
  4036d4:	ret
  4036d8:	stp	x29, x30, [sp, #-96]!
  4036dc:	mov	x29, sp
  4036e0:	stp	x19, x20, [sp, #16]
  4036e4:	str	x21, [sp, #32]
  4036e8:	strb	w0, [sp, #63]
  4036ec:	ldrb	w0, [sp, #63]
  4036f0:	eor	w0, w0, #0x1
  4036f4:	and	w0, w0, #0xff
  4036f8:	cmp	w0, #0x0
  4036fc:	b.eq	403764 <ferror@plt+0x13d4>  // b.none
  403700:	bl	4080dc <ferror@plt+0x5d4c>
  403704:	cmp	w0, #0x0
  403708:	b.ne	403754 <ferror@plt+0x13c4>  // b.any
  40370c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403710:	add	x0, x0, #0x2f0
  403714:	ldr	x19, [x0]
  403718:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40371c:	add	x0, x0, #0xc88
  403720:	bl	402340 <gettext@plt>
  403724:	mov	x21, x0
  403728:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40372c:	add	x0, x0, #0x828
  403730:	ldr	x20, [x0]
  403734:	bl	4080d0 <ferror@plt+0x5d40>
  403738:	mov	x3, x0
  40373c:	mov	x2, x20
  403740:	mov	x1, x21
  403744:	mov	x0, x19
  403748:	bl	402360 <fprintf@plt>
  40374c:	mov	w0, #0x1                   	// #1
  403750:	bl	4024ac <ferror@plt+0x11c>
  403754:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403758:	add	x0, x0, #0x331
  40375c:	mov	w1, #0x1                   	// #1
  403760:	strb	w1, [x0]
  403764:	ldrb	w0, [sp, #63]
  403768:	cmp	w0, #0x0
  40376c:	b.eq	403778 <ferror@plt+0x13e8>  // b.none
  403770:	mov	w0, #0x0                   	// #0
  403774:	b	40377c <ferror@plt+0x13ec>
  403778:	mov	w0, #0x42                  	// #66
  40377c:	bl	4080f8 <ferror@plt+0x5d68>
  403780:	cmp	w0, #0x0
  403784:	b.ne	403850 <ferror@plt+0x14c0>  // b.any
  403788:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40378c:	add	x0, x0, #0x2f0
  403790:	ldr	x19, [x0]
  403794:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403798:	add	x0, x0, #0xcb0
  40379c:	bl	402340 <gettext@plt>
  4037a0:	mov	x21, x0
  4037a4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4037a8:	add	x0, x0, #0x828
  4037ac:	ldr	x20, [x0]
  4037b0:	bl	4080d0 <ferror@plt+0x5d40>
  4037b4:	mov	x3, x0
  4037b8:	mov	x2, x20
  4037bc:	mov	x1, x21
  4037c0:	mov	x0, x19
  4037c4:	bl	402360 <fprintf@plt>
  4037c8:	mov	x1, #0x0                   	// #0
  4037cc:	mov	w0, #0x6                   	// #6
  4037d0:	bl	402380 <setlocale@plt>
  4037d4:	str	x0, [sp, #72]
  4037d8:	str	xzr, [sp, #88]
  4037dc:	ldr	x0, [sp, #72]
  4037e0:	cmp	x0, #0x0
  4037e4:	b.eq	4037f4 <ferror@plt+0x1464>  // b.none
  4037e8:	ldr	x0, [sp, #72]
  4037ec:	bl	402040 <strdup@plt>
  4037f0:	str	x0, [sp, #88]
  4037f4:	ldr	x0, [sp, #88]
  4037f8:	cmp	x0, #0x0
  4037fc:	b.eq	403810 <ferror@plt+0x1480>  // b.none
  403800:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403804:	add	x1, x0, #0x598
  403808:	mov	w0, #0x6                   	// #6
  40380c:	bl	402380 <setlocale@plt>
  403810:	bl	4080d0 <ferror@plt+0x5d40>
  403814:	mov	x2, x0
  403818:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40381c:	add	x1, x0, #0xcc8
  403820:	mov	w0, #0x4                   	// #4
  403824:	bl	401de0 <syslog@plt>
  403828:	ldr	x0, [sp, #88]
  40382c:	cmp	x0, #0x0
  403830:	b.eq	403848 <ferror@plt+0x14b8>  // b.none
  403834:	ldr	x1, [sp, #88]
  403838:	mov	w0, #0x6                   	// #6
  40383c:	bl	402380 <setlocale@plt>
  403840:	ldr	x0, [sp, #88]
  403844:	bl	402180 <free@plt>
  403848:	mov	w0, #0x1                   	// #1
  40384c:	bl	4024ac <ferror@plt+0x11c>
  403850:	ldrb	w0, [sp, #63]
  403854:	eor	w0, w0, #0x1
  403858:	and	w0, w0, #0xff
  40385c:	cmp	w0, #0x0
  403860:	b.eq	4038c8 <ferror@plt+0x1538>  // b.none
  403864:	bl	408888 <ferror@plt+0x64f8>
  403868:	cmp	w0, #0x0
  40386c:	b.ne	4038b8 <ferror@plt+0x1528>  // b.any
  403870:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403874:	add	x0, x0, #0x2f0
  403878:	ldr	x19, [x0]
  40387c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403880:	add	x0, x0, #0xc88
  403884:	bl	402340 <gettext@plt>
  403888:	mov	x21, x0
  40388c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403890:	add	x0, x0, #0x828
  403894:	ldr	x20, [x0]
  403898:	bl	40883c <ferror@plt+0x64ac>
  40389c:	mov	x3, x0
  4038a0:	mov	x2, x20
  4038a4:	mov	x1, x21
  4038a8:	mov	x0, x19
  4038ac:	bl	402360 <fprintf@plt>
  4038b0:	mov	w0, #0x1                   	// #1
  4038b4:	bl	4024ac <ferror@plt+0x11c>
  4038b8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4038bc:	add	x0, x0, #0x332
  4038c0:	mov	w1, #0x1                   	// #1
  4038c4:	strb	w1, [x0]
  4038c8:	ldrb	w0, [sp, #63]
  4038cc:	cmp	w0, #0x0
  4038d0:	b.eq	4038dc <ferror@plt+0x154c>  // b.none
  4038d4:	mov	w0, #0x0                   	// #0
  4038d8:	b	4038e0 <ferror@plt+0x1550>
  4038dc:	mov	w0, #0x42                  	// #66
  4038e0:	bl	4088a4 <ferror@plt+0x6514>
  4038e4:	cmp	w0, #0x0
  4038e8:	b.ne	4039b4 <ferror@plt+0x1624>  // b.any
  4038ec:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4038f0:	add	x0, x0, #0x2f0
  4038f4:	ldr	x19, [x0]
  4038f8:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4038fc:	add	x0, x0, #0xcb0
  403900:	bl	402340 <gettext@plt>
  403904:	mov	x21, x0
  403908:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40390c:	add	x0, x0, #0x828
  403910:	ldr	x20, [x0]
  403914:	bl	40883c <ferror@plt+0x64ac>
  403918:	mov	x3, x0
  40391c:	mov	x2, x20
  403920:	mov	x1, x21
  403924:	mov	x0, x19
  403928:	bl	402360 <fprintf@plt>
  40392c:	mov	x1, #0x0                   	// #0
  403930:	mov	w0, #0x6                   	// #6
  403934:	bl	402380 <setlocale@plt>
  403938:	str	x0, [sp, #64]
  40393c:	str	xzr, [sp, #80]
  403940:	ldr	x0, [sp, #64]
  403944:	cmp	x0, #0x0
  403948:	b.eq	403958 <ferror@plt+0x15c8>  // b.none
  40394c:	ldr	x0, [sp, #64]
  403950:	bl	402040 <strdup@plt>
  403954:	str	x0, [sp, #80]
  403958:	ldr	x0, [sp, #80]
  40395c:	cmp	x0, #0x0
  403960:	b.eq	403974 <ferror@plt+0x15e4>  // b.none
  403964:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403968:	add	x1, x0, #0x598
  40396c:	mov	w0, #0x6                   	// #6
  403970:	bl	402380 <setlocale@plt>
  403974:	bl	40883c <ferror@plt+0x64ac>
  403978:	mov	x2, x0
  40397c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403980:	add	x1, x0, #0xcc8
  403984:	mov	w0, #0x4                   	// #4
  403988:	bl	401de0 <syslog@plt>
  40398c:	ldr	x0, [sp, #80]
  403990:	cmp	x0, #0x0
  403994:	b.eq	4039ac <ferror@plt+0x161c>  // b.none
  403998:	ldr	x1, [sp, #80]
  40399c:	mov	w0, #0x6                   	// #6
  4039a0:	bl	402380 <setlocale@plt>
  4039a4:	ldr	x0, [sp, #80]
  4039a8:	bl	402180 <free@plt>
  4039ac:	mov	w0, #0x1                   	// #1
  4039b0:	bl	4024ac <ferror@plt+0x11c>
  4039b4:	nop
  4039b8:	ldp	x19, x20, [sp, #16]
  4039bc:	ldr	x21, [sp, #32]
  4039c0:	ldp	x29, x30, [sp], #96
  4039c4:	ret
  4039c8:	stp	x29, x30, [sp, #-112]!
  4039cc:	mov	x29, sp
  4039d0:	stp	x19, x20, [sp, #16]
  4039d4:	str	x21, [sp, #32]
  4039d8:	bl	408978 <ferror@plt+0x65e8>
  4039dc:	cmp	w0, #0x0
  4039e0:	b.ne	403aac <ferror@plt+0x171c>  // b.any
  4039e4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4039e8:	add	x0, x0, #0x2f0
  4039ec:	ldr	x19, [x0]
  4039f0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4039f4:	add	x0, x0, #0xcd8
  4039f8:	bl	402340 <gettext@plt>
  4039fc:	mov	x21, x0
  403a00:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403a04:	add	x0, x0, #0x828
  403a08:	ldr	x20, [x0]
  403a0c:	bl	40883c <ferror@plt+0x64ac>
  403a10:	mov	x3, x0
  403a14:	mov	x2, x20
  403a18:	mov	x1, x21
  403a1c:	mov	x0, x19
  403a20:	bl	402360 <fprintf@plt>
  403a24:	mov	x1, #0x0                   	// #0
  403a28:	mov	w0, #0x6                   	// #6
  403a2c:	bl	402380 <setlocale@plt>
  403a30:	str	x0, [sp, #72]
  403a34:	str	xzr, [sp, #104]
  403a38:	ldr	x0, [sp, #72]
  403a3c:	cmp	x0, #0x0
  403a40:	b.eq	403a50 <ferror@plt+0x16c0>  // b.none
  403a44:	ldr	x0, [sp, #72]
  403a48:	bl	402040 <strdup@plt>
  403a4c:	str	x0, [sp, #104]
  403a50:	ldr	x0, [sp, #104]
  403a54:	cmp	x0, #0x0
  403a58:	b.eq	403a6c <ferror@plt+0x16dc>  // b.none
  403a5c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403a60:	add	x1, x0, #0x598
  403a64:	mov	w0, #0x6                   	// #6
  403a68:	bl	402380 <setlocale@plt>
  403a6c:	bl	40883c <ferror@plt+0x64ac>
  403a70:	mov	x2, x0
  403a74:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403a78:	add	x1, x0, #0xd08
  403a7c:	mov	w0, #0x3                   	// #3
  403a80:	bl	401de0 <syslog@plt>
  403a84:	ldr	x0, [sp, #104]
  403a88:	cmp	x0, #0x0
  403a8c:	b.eq	403aa4 <ferror@plt+0x1714>  // b.none
  403a90:	ldr	x1, [sp, #104]
  403a94:	mov	w0, #0x6                   	// #6
  403a98:	bl	402380 <setlocale@plt>
  403a9c:	ldr	x0, [sp, #104]
  403aa0:	bl	402180 <free@plt>
  403aa4:	mov	w0, #0x1                   	// #1
  403aa8:	bl	4024ac <ferror@plt+0x11c>
  403aac:	bl	408208 <ferror@plt+0x5e78>
  403ab0:	cmp	w0, #0x0
  403ab4:	b.ne	403b80 <ferror@plt+0x17f0>  // b.any
  403ab8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403abc:	add	x0, x0, #0x2f0
  403ac0:	ldr	x19, [x0]
  403ac4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403ac8:	add	x0, x0, #0xcd8
  403acc:	bl	402340 <gettext@plt>
  403ad0:	mov	x21, x0
  403ad4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403ad8:	add	x0, x0, #0x828
  403adc:	ldr	x20, [x0]
  403ae0:	bl	4080d0 <ferror@plt+0x5d40>
  403ae4:	mov	x3, x0
  403ae8:	mov	x2, x20
  403aec:	mov	x1, x21
  403af0:	mov	x0, x19
  403af4:	bl	402360 <fprintf@plt>
  403af8:	mov	x1, #0x0                   	// #0
  403afc:	mov	w0, #0x6                   	// #6
  403b00:	bl	402380 <setlocale@plt>
  403b04:	str	x0, [sp, #64]
  403b08:	str	xzr, [sp, #96]
  403b0c:	ldr	x0, [sp, #64]
  403b10:	cmp	x0, #0x0
  403b14:	b.eq	403b24 <ferror@plt+0x1794>  // b.none
  403b18:	ldr	x0, [sp, #64]
  403b1c:	bl	402040 <strdup@plt>
  403b20:	str	x0, [sp, #96]
  403b24:	ldr	x0, [sp, #96]
  403b28:	cmp	x0, #0x0
  403b2c:	b.eq	403b40 <ferror@plt+0x17b0>  // b.none
  403b30:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403b34:	add	x1, x0, #0x598
  403b38:	mov	w0, #0x6                   	// #6
  403b3c:	bl	402380 <setlocale@plt>
  403b40:	bl	4080d0 <ferror@plt+0x5d40>
  403b44:	mov	x2, x0
  403b48:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403b4c:	add	x1, x0, #0xd08
  403b50:	mov	w0, #0x3                   	// #3
  403b54:	bl	401de0 <syslog@plt>
  403b58:	ldr	x0, [sp, #96]
  403b5c:	cmp	x0, #0x0
  403b60:	b.eq	403b78 <ferror@plt+0x17e8>  // b.none
  403b64:	ldr	x1, [sp, #96]
  403b68:	mov	w0, #0x6                   	// #6
  403b6c:	bl	402380 <setlocale@plt>
  403b70:	ldr	x0, [sp, #96]
  403b74:	bl	402180 <free@plt>
  403b78:	mov	w0, #0x1                   	// #1
  403b7c:	bl	4024ac <ferror@plt+0x11c>
  403b80:	bl	4089a0 <ferror@plt+0x6610>
  403b84:	cmp	w0, #0x0
  403b88:	b.ne	403c4c <ferror@plt+0x18bc>  // b.any
  403b8c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403b90:	add	x0, x0, #0x2f0
  403b94:	ldr	x19, [x0]
  403b98:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403b9c:	add	x0, x0, #0x578
  403ba0:	bl	402340 <gettext@plt>
  403ba4:	mov	x21, x0
  403ba8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403bac:	add	x0, x0, #0x828
  403bb0:	ldr	x20, [x0]
  403bb4:	bl	40883c <ferror@plt+0x64ac>
  403bb8:	mov	x3, x0
  403bbc:	mov	x2, x20
  403bc0:	mov	x1, x21
  403bc4:	mov	x0, x19
  403bc8:	bl	402360 <fprintf@plt>
  403bcc:	mov	x1, #0x0                   	// #0
  403bd0:	mov	w0, #0x6                   	// #6
  403bd4:	bl	402380 <setlocale@plt>
  403bd8:	str	x0, [sp, #56]
  403bdc:	str	xzr, [sp, #88]
  403be0:	ldr	x0, [sp, #56]
  403be4:	cmp	x0, #0x0
  403be8:	b.eq	403bf8 <ferror@plt+0x1868>  // b.none
  403bec:	ldr	x0, [sp, #56]
  403bf0:	bl	402040 <strdup@plt>
  403bf4:	str	x0, [sp, #88]
  403bf8:	ldr	x0, [sp, #88]
  403bfc:	cmp	x0, #0x0
  403c00:	b.eq	403c14 <ferror@plt+0x1884>  // b.none
  403c04:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403c08:	add	x1, x0, #0x598
  403c0c:	mov	w0, #0x6                   	// #6
  403c10:	bl	402380 <setlocale@plt>
  403c14:	bl	40883c <ferror@plt+0x64ac>
  403c18:	mov	x2, x0
  403c1c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403c20:	add	x1, x0, #0x5a0
  403c24:	mov	w0, #0x3                   	// #3
  403c28:	bl	401de0 <syslog@plt>
  403c2c:	ldr	x0, [sp, #88]
  403c30:	cmp	x0, #0x0
  403c34:	b.eq	403c4c <ferror@plt+0x18bc>  // b.none
  403c38:	ldr	x1, [sp, #88]
  403c3c:	mov	w0, #0x6                   	// #6
  403c40:	bl	402380 <setlocale@plt>
  403c44:	ldr	x0, [sp, #88]
  403c48:	bl	402180 <free@plt>
  403c4c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403c50:	add	x0, x0, #0x332
  403c54:	strb	wzr, [x0]
  403c58:	bl	408224 <ferror@plt+0x5e94>
  403c5c:	cmp	w0, #0x0
  403c60:	b.ne	403d24 <ferror@plt+0x1994>  // b.any
  403c64:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403c68:	add	x0, x0, #0x2f0
  403c6c:	ldr	x19, [x0]
  403c70:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403c74:	add	x0, x0, #0x578
  403c78:	bl	402340 <gettext@plt>
  403c7c:	mov	x21, x0
  403c80:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403c84:	add	x0, x0, #0x828
  403c88:	ldr	x20, [x0]
  403c8c:	bl	4080d0 <ferror@plt+0x5d40>
  403c90:	mov	x3, x0
  403c94:	mov	x2, x20
  403c98:	mov	x1, x21
  403c9c:	mov	x0, x19
  403ca0:	bl	402360 <fprintf@plt>
  403ca4:	mov	x1, #0x0                   	// #0
  403ca8:	mov	w0, #0x6                   	// #6
  403cac:	bl	402380 <setlocale@plt>
  403cb0:	str	x0, [sp, #48]
  403cb4:	str	xzr, [sp, #80]
  403cb8:	ldr	x0, [sp, #48]
  403cbc:	cmp	x0, #0x0
  403cc0:	b.eq	403cd0 <ferror@plt+0x1940>  // b.none
  403cc4:	ldr	x0, [sp, #48]
  403cc8:	bl	402040 <strdup@plt>
  403ccc:	str	x0, [sp, #80]
  403cd0:	ldr	x0, [sp, #80]
  403cd4:	cmp	x0, #0x0
  403cd8:	b.eq	403cec <ferror@plt+0x195c>  // b.none
  403cdc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403ce0:	add	x1, x0, #0x598
  403ce4:	mov	w0, #0x6                   	// #6
  403ce8:	bl	402380 <setlocale@plt>
  403cec:	bl	4080d0 <ferror@plt+0x5d40>
  403cf0:	mov	x2, x0
  403cf4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403cf8:	add	x1, x0, #0x5a0
  403cfc:	mov	w0, #0x3                   	// #3
  403d00:	bl	401de0 <syslog@plt>
  403d04:	ldr	x0, [sp, #80]
  403d08:	cmp	x0, #0x0
  403d0c:	b.eq	403d24 <ferror@plt+0x1994>  // b.none
  403d10:	ldr	x1, [sp, #80]
  403d14:	mov	w0, #0x6                   	// #6
  403d18:	bl	402380 <setlocale@plt>
  403d1c:	ldr	x0, [sp, #80]
  403d20:	bl	402180 <free@plt>
  403d24:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403d28:	add	x0, x0, #0x331
  403d2c:	strb	wzr, [x0]
  403d30:	nop
  403d34:	ldp	x19, x20, [sp, #16]
  403d38:	ldr	x21, [sp, #32]
  403d3c:	ldp	x29, x30, [sp], #112
  403d40:	ret
  403d44:	stp	x29, x30, [sp, #-192]!
  403d48:	mov	x29, sp
  403d4c:	stp	x19, x20, [sp, #16]
  403d50:	str	x21, [sp, #32]
  403d54:	str	x0, [sp, #56]
  403d58:	str	x1, [sp, #48]
  403d5c:	ldr	x0, [sp, #56]
  403d60:	cmp	x0, #0x0
  403d64:	b.ne	403e2c <ferror@plt+0x1a9c>  // b.any
  403d68:	ldr	x1, [sp, #48]
  403d6c:	add	x0, sp, #0x48
  403d70:	ldp	x2, x3, [x1]
  403d74:	stp	x2, x3, [x0]
  403d78:	ldp	x2, x3, [x1, #16]
  403d7c:	stp	x2, x3, [x0, #16]
  403d80:	ldp	x2, x3, [x1, #32]
  403d84:	stp	x2, x3, [x0, #32]
  403d88:	add	x0, sp, #0x78
  403d8c:	mov	x2, #0x48                  	// #72
  403d90:	mov	w1, #0x0                   	// #0
  403d94:	bl	401fa0 <memset@plt>
  403d98:	ldr	x0, [sp, #72]
  403d9c:	bl	405484 <ferror@plt+0x30f4>
  403da0:	str	x0, [sp, #120]
  403da4:	ldr	x0, [sp, #80]
  403da8:	bl	405484 <ferror@plt+0x30f4>
  403dac:	str	x0, [sp, #128]
  403db0:	mov	x0, #0xffffffffffffffff    	// #-1
  403db4:	str	x0, [sp, #184]
  403db8:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403dbc:	add	x0, x0, #0xd30
  403dc0:	str	x0, [sp, #80]
  403dc4:	add	x0, sp, #0x48
  403dc8:	bl	408188 <ferror@plt+0x5df8>
  403dcc:	cmp	w0, #0x0
  403dd0:	b.ne	403e58 <ferror@plt+0x1ac8>  // b.any
  403dd4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403dd8:	add	x0, x0, #0x2f0
  403ddc:	ldr	x19, [x0]
  403de0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403de4:	add	x0, x0, #0xd38
  403de8:	bl	402340 <gettext@plt>
  403dec:	mov	x21, x0
  403df0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403df4:	add	x0, x0, #0x828
  403df8:	ldr	x20, [x0]
  403dfc:	bl	4080d0 <ferror@plt+0x5d40>
  403e00:	mov	x1, x0
  403e04:	ldr	x0, [sp, #72]
  403e08:	mov	x4, x0
  403e0c:	mov	x3, x1
  403e10:	mov	x2, x20
  403e14:	mov	x1, x21
  403e18:	mov	x0, x19
  403e1c:	bl	402360 <fprintf@plt>
  403e20:	mov	w0, #0x1                   	// #1
  403e24:	bl	4024ac <ferror@plt+0x11c>
  403e28:	b	403e58 <ferror@plt+0x1ac8>
  403e2c:	ldr	x0, [sp, #56]
  403e30:	ldr	x0, [x0]
  403e34:	bl	405484 <ferror@plt+0x30f4>
  403e38:	str	x0, [sp, #120]
  403e3c:	ldr	x0, [sp, #56]
  403e40:	ldr	x0, [x0, #8]
  403e44:	bl	405484 <ferror@plt+0x30f4>
  403e48:	str	x0, [sp, #128]
  403e4c:	ldr	x0, [sp, #56]
  403e50:	ldr	x0, [x0, #64]
  403e54:	str	x0, [sp, #184]
  403e58:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403e5c:	add	x0, x0, #0x340
  403e60:	ldr	x0, [x0]
  403e64:	str	x0, [sp, #152]
  403e68:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403e6c:	add	x0, x0, #0x338
  403e70:	ldr	x0, [x0]
  403e74:	str	x0, [sp, #144]
  403e78:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403e7c:	add	x0, x0, #0x348
  403e80:	ldr	x0, [x0]
  403e84:	str	x0, [sp, #136]
  403e88:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403e8c:	add	x0, x0, #0x350
  403e90:	ldr	x0, [x0]
  403e94:	str	x0, [sp, #160]
  403e98:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403e9c:	add	x0, x0, #0x358
  403ea0:	ldr	x0, [x0]
  403ea4:	str	x0, [sp, #168]
  403ea8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403eac:	add	x0, x0, #0x360
  403eb0:	ldr	x0, [x0]
  403eb4:	str	x0, [sp, #176]
  403eb8:	add	x0, sp, #0x78
  403ebc:	bl	4088f8 <ferror@plt+0x6568>
  403ec0:	cmp	w0, #0x0
  403ec4:	b.ne	403f1c <ferror@plt+0x1b8c>  // b.any
  403ec8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403ecc:	add	x0, x0, #0x2f0
  403ed0:	ldr	x19, [x0]
  403ed4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  403ed8:	add	x0, x0, #0xd38
  403edc:	bl	402340 <gettext@plt>
  403ee0:	mov	x21, x0
  403ee4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403ee8:	add	x0, x0, #0x828
  403eec:	ldr	x20, [x0]
  403ef0:	bl	40883c <ferror@plt+0x64ac>
  403ef4:	mov	x1, x0
  403ef8:	ldr	x0, [sp, #120]
  403efc:	mov	x4, x0
  403f00:	mov	x3, x1
  403f04:	mov	x2, x20
  403f08:	mov	x1, x21
  403f0c:	mov	x0, x19
  403f10:	bl	402360 <fprintf@plt>
  403f14:	mov	w0, #0x1                   	// #1
  403f18:	bl	4024ac <ferror@plt+0x11c>
  403f1c:	nop
  403f20:	ldp	x19, x20, [sp, #16]
  403f24:	ldr	x21, [sp, #32]
  403f28:	ldp	x29, x30, [sp], #192
  403f2c:	ret
  403f30:	sub	sp, sp, #0x10
  403f34:	str	x0, [sp, #8]
  403f38:	ldr	x0, [sp, #8]
  403f3c:	cmp	x0, #0x0
  403f40:	b.eq	404068 <ferror@plt+0x1cd8>  // b.none
  403f44:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403f48:	add	x0, x0, #0x32e
  403f4c:	ldrb	w0, [x0]
  403f50:	eor	w0, w0, #0x1
  403f54:	and	w0, w0, #0xff
  403f58:	cmp	w0, #0x0
  403f5c:	b.eq	403f74 <ferror@plt+0x1be4>  // b.none
  403f60:	ldr	x0, [sp, #8]
  403f64:	ldr	x1, [x0, #32]
  403f68:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403f6c:	add	x0, x0, #0x340
  403f70:	str	x1, [x0]
  403f74:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403f78:	add	x0, x0, #0x32d
  403f7c:	ldrb	w0, [x0]
  403f80:	eor	w0, w0, #0x1
  403f84:	and	w0, w0, #0xff
  403f88:	cmp	w0, #0x0
  403f8c:	b.eq	403fa4 <ferror@plt+0x1c14>  // b.none
  403f90:	ldr	x0, [sp, #8]
  403f94:	ldr	x1, [x0, #24]
  403f98:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403f9c:	add	x0, x0, #0x338
  403fa0:	str	x1, [x0]
  403fa4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403fa8:	add	x0, x0, #0x328
  403fac:	ldrb	w0, [x0]
  403fb0:	eor	w0, w0, #0x1
  403fb4:	and	w0, w0, #0xff
  403fb8:	cmp	w0, #0x0
  403fbc:	b.eq	403fd4 <ferror@plt+0x1c44>  // b.none
  403fc0:	ldr	x0, [sp, #8]
  403fc4:	ldr	x1, [x0, #16]
  403fc8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403fcc:	add	x0, x0, #0x348
  403fd0:	str	x1, [x0]
  403fd4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  403fd8:	add	x0, x0, #0x32f
  403fdc:	ldrb	w0, [x0]
  403fe0:	eor	w0, w0, #0x1
  403fe4:	and	w0, w0, #0xff
  403fe8:	cmp	w0, #0x0
  403fec:	b.eq	404004 <ferror@plt+0x1c74>  // b.none
  403ff0:	ldr	x0, [sp, #8]
  403ff4:	ldr	x1, [x0, #40]
  403ff8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  403ffc:	add	x0, x0, #0x350
  404000:	str	x1, [x0]
  404004:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404008:	add	x0, x0, #0x32b
  40400c:	ldrb	w0, [x0]
  404010:	eor	w0, w0, #0x1
  404014:	and	w0, w0, #0xff
  404018:	cmp	w0, #0x0
  40401c:	b.eq	404034 <ferror@plt+0x1ca4>  // b.none
  404020:	ldr	x0, [sp, #8]
  404024:	ldr	x1, [x0, #48]
  404028:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40402c:	add	x0, x0, #0x358
  404030:	str	x1, [x0]
  404034:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404038:	add	x0, x0, #0x329
  40403c:	ldrb	w0, [x0]
  404040:	eor	w0, w0, #0x1
  404044:	and	w0, w0, #0xff
  404048:	cmp	w0, #0x0
  40404c:	b.eq	404170 <ferror@plt+0x1de0>  // b.none
  404050:	ldr	x0, [sp, #8]
  404054:	ldr	x1, [x0, #56]
  404058:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40405c:	add	x0, x0, #0x360
  404060:	str	x1, [x0]
  404064:	b	404170 <ferror@plt+0x1de0>
  404068:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40406c:	add	x0, x0, #0x32e
  404070:	ldrb	w0, [x0]
  404074:	eor	w0, w0, #0x1
  404078:	and	w0, w0, #0xff
  40407c:	cmp	w0, #0x0
  404080:	b.eq	404094 <ferror@plt+0x1d04>  // b.none
  404084:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404088:	add	x0, x0, #0x340
  40408c:	mov	x1, #0xffffffffffffffff    	// #-1
  404090:	str	x1, [x0]
  404094:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404098:	add	x0, x0, #0x32d
  40409c:	ldrb	w0, [x0]
  4040a0:	eor	w0, w0, #0x1
  4040a4:	and	w0, w0, #0xff
  4040a8:	cmp	w0, #0x0
  4040ac:	b.eq	4040c0 <ferror@plt+0x1d30>  // b.none
  4040b0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4040b4:	add	x0, x0, #0x338
  4040b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4040bc:	str	x1, [x0]
  4040c0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4040c4:	add	x0, x0, #0x328
  4040c8:	ldrb	w0, [x0]
  4040cc:	eor	w0, w0, #0x1
  4040d0:	and	w0, w0, #0xff
  4040d4:	cmp	w0, #0x0
  4040d8:	b.eq	4040ec <ferror@plt+0x1d5c>  // b.none
  4040dc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4040e0:	add	x0, x0, #0x348
  4040e4:	mov	x1, #0xffffffffffffffff    	// #-1
  4040e8:	str	x1, [x0]
  4040ec:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4040f0:	add	x0, x0, #0x32f
  4040f4:	ldrb	w0, [x0]
  4040f8:	eor	w0, w0, #0x1
  4040fc:	and	w0, w0, #0xff
  404100:	cmp	w0, #0x0
  404104:	b.eq	404118 <ferror@plt+0x1d88>  // b.none
  404108:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40410c:	add	x0, x0, #0x350
  404110:	mov	x1, #0xffffffffffffffff    	// #-1
  404114:	str	x1, [x0]
  404118:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40411c:	add	x0, x0, #0x32b
  404120:	ldrb	w0, [x0]
  404124:	eor	w0, w0, #0x1
  404128:	and	w0, w0, #0xff
  40412c:	cmp	w0, #0x0
  404130:	b.eq	404144 <ferror@plt+0x1db4>  // b.none
  404134:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404138:	add	x0, x0, #0x358
  40413c:	mov	x1, #0xffffffffffffffff    	// #-1
  404140:	str	x1, [x0]
  404144:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404148:	add	x0, x0, #0x329
  40414c:	ldrb	w0, [x0]
  404150:	eor	w0, w0, #0x1
  404154:	and	w0, w0, #0xff
  404158:	cmp	w0, #0x0
  40415c:	b.eq	404170 <ferror@plt+0x1de0>  // b.none
  404160:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404164:	add	x0, x0, #0x360
  404168:	mov	x1, #0xffffffffffffffff    	// #-1
  40416c:	str	x1, [x0]
  404170:	nop
  404174:	add	sp, sp, #0x10
  404178:	ret
  40417c:	stp	x29, x30, [sp, #-128]!
  404180:	mov	x29, sp
  404184:	stp	x19, x20, [sp, #16]
  404188:	stp	x21, x22, [sp, #32]
  40418c:	str	w0, [sp, #60]
  404190:	str	x1, [sp, #48]
  404194:	ldr	x0, [sp, #48]
  404198:	ldr	x0, [x0]
  40419c:	bl	404704 <ferror@plt+0x2374>
  4041a0:	mov	x1, x0
  4041a4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4041a8:	add	x0, x0, #0x828
  4041ac:	str	x1, [x0]
  4041b0:	bl	404ce4 <ferror@plt+0x2954>
  4041b4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4041b8:	add	x1, x0, #0x9a0
  4041bc:	mov	w0, #0x6                   	// #6
  4041c0:	bl	402380 <setlocale@plt>
  4041c4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4041c8:	add	x1, x0, #0xd68
  4041cc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4041d0:	add	x0, x0, #0xd80
  4041d4:	bl	401f80 <bindtextdomain@plt>
  4041d8:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4041dc:	add	x0, x0, #0xd80
  4041e0:	bl	402110 <textdomain@plt>
  4041e4:	ldr	x2, [sp, #48]
  4041e8:	ldr	w1, [sp, #60]
  4041ec:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4041f0:	add	x0, x0, #0xd88
  4041f4:	bl	404ed8 <ferror@plt+0x2b48>
  4041f8:	mov	w2, #0x50                  	// #80
  4041fc:	mov	w1, #0x1                   	// #1
  404200:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404204:	add	x0, x0, #0xd90
  404208:	bl	4020d0 <openlog@plt>
  40420c:	bl	401e50 <getuid@plt>
  404210:	str	w0, [sp, #108]
  404214:	bl	402190 <getgid@plt>
  404218:	str	w0, [sp, #104]
  40421c:	ldr	w0, [sp, #108]
  404220:	cmp	w0, #0x0
  404224:	cset	w0, eq  // eq = none
  404228:	and	w1, w0, #0xff
  40422c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404230:	add	x0, x0, #0x330
  404234:	strb	w1, [x0]
  404238:	ldr	x1, [sp, #48]
  40423c:	ldr	w0, [sp, #60]
  404240:	bl	403018 <ferror@plt+0xc88>
  404244:	bl	403648 <ferror@plt+0x12b8>
  404248:	bl	408848 <ferror@plt+0x64b8>
  40424c:	and	w0, w0, #0xff
  404250:	eor	w0, w0, #0x1
  404254:	and	w0, w0, #0xff
  404258:	cmp	w0, #0x0
  40425c:	b.eq	404318 <ferror@plt+0x1f88>  // b.none
  404260:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404264:	add	x0, x0, #0x2f0
  404268:	ldr	x19, [x0]
  40426c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404270:	add	x0, x0, #0xd98
  404274:	bl	402340 <gettext@plt>
  404278:	mov	x1, x0
  40427c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404280:	add	x0, x0, #0x828
  404284:	ldr	x0, [x0]
  404288:	mov	x2, x0
  40428c:	mov	x0, x19
  404290:	bl	402360 <fprintf@plt>
  404294:	mov	x1, #0x0                   	// #0
  404298:	mov	w0, #0x6                   	// #6
  40429c:	bl	402380 <setlocale@plt>
  4042a0:	str	x0, [sp, #72]
  4042a4:	str	xzr, [sp, #120]
  4042a8:	ldr	x0, [sp, #72]
  4042ac:	cmp	x0, #0x0
  4042b0:	b.eq	4042c0 <ferror@plt+0x1f30>  // b.none
  4042b4:	ldr	x0, [sp, #72]
  4042b8:	bl	402040 <strdup@plt>
  4042bc:	str	x0, [sp, #120]
  4042c0:	ldr	x0, [sp, #120]
  4042c4:	cmp	x0, #0x0
  4042c8:	b.eq	4042dc <ferror@plt+0x1f4c>  // b.none
  4042cc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4042d0:	add	x1, x0, #0x598
  4042d4:	mov	w0, #0x6                   	// #6
  4042d8:	bl	402380 <setlocale@plt>
  4042dc:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4042e0:	add	x1, x0, #0xdc8
  4042e4:	mov	w0, #0x4                   	// #4
  4042e8:	bl	401de0 <syslog@plt>
  4042ec:	ldr	x0, [sp, #120]
  4042f0:	cmp	x0, #0x0
  4042f4:	b.eq	40430c <ferror@plt+0x1f7c>  // b.none
  4042f8:	ldr	x1, [sp, #120]
  4042fc:	mov	w0, #0x6                   	// #6
  404300:	bl	402380 <setlocale@plt>
  404304:	ldr	x0, [sp, #120]
  404308:	bl	402180 <free@plt>
  40430c:	bl	401e80 <closelog@plt>
  404310:	mov	w0, #0xf                   	// #15
  404314:	bl	401e00 <exit@plt>
  404318:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40431c:	add	x0, x0, #0x32c
  404320:	ldrb	w0, [x0]
  404324:	bl	4036d8 <ferror@plt+0x1348>
  404328:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40432c:	add	x0, x0, #0x32c
  404330:	ldrb	w0, [x0]
  404334:	cmp	w0, #0x0
  404338:	b.eq	4043b4 <ferror@plt+0x2024>  // b.none
  40433c:	ldr	w1, [sp, #104]
  404340:	ldr	w0, [sp, #104]
  404344:	bl	4021a0 <setregid@plt>
  404348:	cmp	w0, #0x0
  40434c:	b.ne	404364 <ferror@plt+0x1fd4>  // b.any
  404350:	ldr	w1, [sp, #108]
  404354:	ldr	w0, [sp, #108]
  404358:	bl	402160 <setreuid@plt>
  40435c:	cmp	w0, #0x0
  404360:	b.eq	4043b4 <ferror@plt+0x2024>  // b.none
  404364:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404368:	add	x0, x0, #0x2f0
  40436c:	ldr	x19, [x0]
  404370:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404374:	add	x0, x0, #0xdf0
  404378:	bl	402340 <gettext@plt>
  40437c:	mov	x21, x0
  404380:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404384:	add	x0, x0, #0x828
  404388:	ldr	x20, [x0]
  40438c:	bl	4022f0 <__errno_location@plt>
  404390:	ldr	w0, [x0]
  404394:	bl	402050 <strerror@plt>
  404398:	mov	x3, x0
  40439c:	mov	x2, x20
  4043a0:	mov	x1, x21
  4043a4:	mov	x0, x19
  4043a8:	bl	402360 <fprintf@plt>
  4043ac:	mov	w0, #0x1                   	// #1
  4043b0:	bl	4024ac <ferror@plt+0x11c>
  4043b4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4043b8:	add	x0, x0, #0x300
  4043bc:	ldr	w0, [x0]
  4043c0:	sxtw	x0, w0
  4043c4:	lsl	x0, x0, #3
  4043c8:	ldr	x1, [sp, #48]
  4043cc:	add	x0, x1, x0
  4043d0:	ldr	x0, [x0]
  4043d4:	bl	40811c <ferror@plt+0x5d8c>
  4043d8:	str	x0, [sp, #96]
  4043dc:	ldr	x0, [sp, #96]
  4043e0:	cmp	x0, #0x0
  4043e4:	b.ne	404458 <ferror@plt+0x20c8>  // b.any
  4043e8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4043ec:	add	x0, x0, #0x2f0
  4043f0:	ldr	x19, [x0]
  4043f4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4043f8:	add	x0, x0, #0xe18
  4043fc:	bl	402340 <gettext@plt>
  404400:	mov	x22, x0
  404404:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404408:	add	x0, x0, #0x828
  40440c:	ldr	x20, [x0]
  404410:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404414:	add	x0, x0, #0x300
  404418:	ldr	w0, [x0]
  40441c:	sxtw	x0, w0
  404420:	lsl	x0, x0, #3
  404424:	ldr	x1, [sp, #48]
  404428:	add	x0, x1, x0
  40442c:	ldr	x21, [x0]
  404430:	bl	4080d0 <ferror@plt+0x5d40>
  404434:	mov	x4, x0
  404438:	mov	x3, x21
  40443c:	mov	x2, x20
  404440:	mov	x1, x22
  404444:	mov	x0, x19
  404448:	bl	402360 <fprintf@plt>
  40444c:	bl	401e80 <closelog@plt>
  404450:	mov	w0, #0x1                   	// #1
  404454:	bl	4024ac <ferror@plt+0x11c>
  404458:	ldr	x0, [sp, #96]
  40445c:	ldr	x0, [x0]
  404460:	mov	x2, #0x1fff                	// #8191
  404464:	mov	x1, x0
  404468:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40446c:	add	x0, x0, #0x338
  404470:	bl	4022a0 <strncpy@plt>
  404474:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404478:	add	x0, x0, #0x338
  40447c:	add	x0, x0, #0x1, lsl #12
  404480:	strb	wzr, [x0, #4095]
  404484:	ldr	x0, [sp, #96]
  404488:	ldr	w1, [x0, #16]
  40448c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  404490:	add	x0, x0, #0x310
  404494:	str	w1, [x0]
  404498:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40449c:	add	x0, x0, #0x300
  4044a0:	ldr	w0, [x0]
  4044a4:	sxtw	x0, w0
  4044a8:	lsl	x0, x0, #3
  4044ac:	ldr	x1, [sp, #48]
  4044b0:	add	x0, x1, x0
  4044b4:	ldr	x0, [x0]
  4044b8:	bl	4088d4 <ferror@plt+0x6544>
  4044bc:	str	x0, [sp, #88]
  4044c0:	ldr	x0, [sp, #88]
  4044c4:	bl	403f30 <ferror@plt+0x1ba0>
  4044c8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4044cc:	add	x0, x0, #0x32c
  4044d0:	ldrb	w0, [x0]
  4044d4:	cmp	w0, #0x0
  4044d8:	b.eq	404558 <ferror@plt+0x21c8>  // b.none
  4044dc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4044e0:	add	x0, x0, #0x330
  4044e4:	ldrb	w0, [x0]
  4044e8:	eor	w0, w0, #0x1
  4044ec:	and	w0, w0, #0xff
  4044f0:	cmp	w0, #0x0
  4044f4:	b.eq	40454c <ferror@plt+0x21bc>  // b.none
  4044f8:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4044fc:	add	x0, x0, #0x310
  404500:	ldr	w0, [x0]
  404504:	ldr	w1, [sp, #108]
  404508:	cmp	w1, w0
  40450c:	b.eq	40454c <ferror@plt+0x21bc>  // b.none
  404510:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404514:	add	x0, x0, #0x2f0
  404518:	ldr	x19, [x0]
  40451c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404520:	add	x0, x0, #0xc70
  404524:	bl	402340 <gettext@plt>
  404528:	mov	x1, x0
  40452c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404530:	add	x0, x0, #0x828
  404534:	ldr	x0, [x0]
  404538:	mov	x2, x0
  40453c:	mov	x0, x19
  404540:	bl	402360 <fprintf@plt>
  404544:	mov	w0, #0x1                   	// #1
  404548:	bl	4024ac <ferror@plt+0x11c>
  40454c:	bl	402cb4 <ferror@plt+0x924>
  404550:	mov	w0, #0x0                   	// #0
  404554:	bl	4024ac <ferror@plt+0x11c>
  404558:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40455c:	add	x0, x0, #0x32d
  404560:	ldrb	w0, [x0]
  404564:	eor	w0, w0, #0x1
  404568:	and	w0, w0, #0xff
  40456c:	cmp	w0, #0x0
  404570:	b.eq	404668 <ferror@plt+0x22d8>  // b.none
  404574:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404578:	add	x0, x0, #0x32e
  40457c:	ldrb	w0, [x0]
  404580:	eor	w0, w0, #0x1
  404584:	and	w0, w0, #0xff
  404588:	cmp	w0, #0x0
  40458c:	b.eq	404668 <ferror@plt+0x22d8>  // b.none
  404590:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404594:	add	x0, x0, #0x328
  404598:	ldrb	w0, [x0]
  40459c:	eor	w0, w0, #0x1
  4045a0:	and	w0, w0, #0xff
  4045a4:	cmp	w0, #0x0
  4045a8:	b.eq	404668 <ferror@plt+0x22d8>  // b.none
  4045ac:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4045b0:	add	x0, x0, #0x32f
  4045b4:	ldrb	w0, [x0]
  4045b8:	eor	w0, w0, #0x1
  4045bc:	and	w0, w0, #0xff
  4045c0:	cmp	w0, #0x0
  4045c4:	b.eq	404668 <ferror@plt+0x22d8>  // b.none
  4045c8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4045cc:	add	x0, x0, #0x32b
  4045d0:	ldrb	w0, [x0]
  4045d4:	eor	w0, w0, #0x1
  4045d8:	and	w0, w0, #0xff
  4045dc:	cmp	w0, #0x0
  4045e0:	b.eq	404668 <ferror@plt+0x22d8>  // b.none
  4045e4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4045e8:	add	x0, x0, #0x329
  4045ec:	ldrb	w0, [x0]
  4045f0:	eor	w0, w0, #0x1
  4045f4:	and	w0, w0, #0xff
  4045f8:	cmp	w0, #0x0
  4045fc:	b.eq	404668 <ferror@plt+0x22d8>  // b.none
  404600:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404604:	add	x0, x0, #0xe40
  404608:	bl	402340 <gettext@plt>
  40460c:	mov	x2, x0
  404610:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404614:	add	x1, x0, #0x338
  404618:	mov	x0, x2
  40461c:	bl	4022d0 <printf@plt>
  404620:	bl	40280c <ferror@plt+0x47c>
  404624:	cmp	w0, #0x0
  404628:	b.ne	404668 <ferror@plt+0x22d8>  // b.any
  40462c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404630:	add	x0, x0, #0x2f0
  404634:	ldr	x19, [x0]
  404638:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  40463c:	add	x0, x0, #0xe68
  404640:	bl	402340 <gettext@plt>
  404644:	mov	x1, x0
  404648:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40464c:	add	x0, x0, #0x828
  404650:	ldr	x0, [x0]
  404654:	mov	x2, x0
  404658:	mov	x0, x19
  40465c:	bl	402360 <fprintf@plt>
  404660:	mov	w0, #0x1                   	// #1
  404664:	bl	4024ac <ferror@plt+0x11c>
  404668:	ldr	x1, [sp, #96]
  40466c:	ldr	x0, [sp, #88]
  404670:	bl	403d44 <ferror@plt+0x19b4>
  404674:	bl	4039c8 <ferror@plt+0x1638>
  404678:	mov	x1, #0x0                   	// #0
  40467c:	mov	w0, #0x6                   	// #6
  404680:	bl	402380 <setlocale@plt>
  404684:	str	x0, [sp, #80]
  404688:	str	xzr, [sp, #112]
  40468c:	ldr	x0, [sp, #80]
  404690:	cmp	x0, #0x0
  404694:	b.eq	4046a4 <ferror@plt+0x2314>  // b.none
  404698:	ldr	x0, [sp, #80]
  40469c:	bl	402040 <strdup@plt>
  4046a0:	str	x0, [sp, #112]
  4046a4:	ldr	x0, [sp, #112]
  4046a8:	cmp	x0, #0x0
  4046ac:	b.eq	4046c0 <ferror@plt+0x2330>  // b.none
  4046b0:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4046b4:	add	x1, x0, #0x598
  4046b8:	mov	w0, #0x6                   	// #6
  4046bc:	bl	402380 <setlocale@plt>
  4046c0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4046c4:	add	x2, x0, #0x338
  4046c8:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4046cc:	add	x1, x0, #0xe88
  4046d0:	mov	w0, #0x6                   	// #6
  4046d4:	bl	401de0 <syslog@plt>
  4046d8:	ldr	x0, [sp, #112]
  4046dc:	cmp	x0, #0x0
  4046e0:	b.eq	4046f8 <ferror@plt+0x2368>  // b.none
  4046e4:	ldr	x1, [sp, #112]
  4046e8:	mov	w0, #0x6                   	// #6
  4046ec:	bl	402380 <setlocale@plt>
  4046f0:	ldr	x0, [sp, #112]
  4046f4:	bl	402180 <free@plt>
  4046f8:	bl	401e80 <closelog@plt>
  4046fc:	mov	w0, #0x0                   	// #0
  404700:	bl	401e00 <exit@plt>
  404704:	stp	x29, x30, [sp, #-48]!
  404708:	mov	x29, sp
  40470c:	str	x0, [sp, #24]
  404710:	mov	w1, #0x2f                  	// #47
  404714:	ldr	x0, [sp, #24]
  404718:	bl	402070 <strrchr@plt>
  40471c:	str	x0, [sp, #40]
  404720:	ldr	x0, [sp, #40]
  404724:	cmp	x0, #0x0
  404728:	b.eq	404738 <ferror@plt+0x23a8>  // b.none
  40472c:	ldr	x0, [sp, #40]
  404730:	add	x0, x0, #0x1
  404734:	b	40473c <ferror@plt+0x23ac>
  404738:	ldr	x0, [sp, #24]
  40473c:	ldp	x29, x30, [sp], #48
  404740:	ret
  404744:	stp	x29, x30, [sp, #-16]!
  404748:	mov	x29, sp
  40474c:	mov	x0, #0x80                  	// #128
  404750:	bl	4053f4 <ferror@plt+0x3064>
  404754:	mov	x1, x0
  404758:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40475c:	add	x0, x0, #0x370
  404760:	str	x1, [x0]
  404764:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404768:	add	x0, x0, #0x370
  40476c:	ldr	x0, [x0]
  404770:	str	xzr, [x0]
  404774:	nop
  404778:	ldp	x29, x30, [sp], #16
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-112]!
  404784:	mov	x29, sp
  404788:	str	x19, [sp, #16]
  40478c:	str	x0, [sp, #40]
  404790:	str	x1, [sp, #32]
  404794:	ldr	x0, [sp, #32]
  404798:	cmp	x0, #0x0
  40479c:	b.eq	404820 <ferror@plt+0x2490>  // b.none
  4047a0:	ldr	x0, [sp, #40]
  4047a4:	bl	401dc0 <strlen@plt>
  4047a8:	mov	x19, x0
  4047ac:	ldr	x0, [sp, #32]
  4047b0:	bl	401dc0 <strlen@plt>
  4047b4:	add	x0, x19, x0
  4047b8:	add	x0, x0, #0x2
  4047bc:	str	x0, [sp, #88]
  4047c0:	ldr	x0, [sp, #88]
  4047c4:	bl	4053f4 <ferror@plt+0x3064>
  4047c8:	str	x0, [sp, #104]
  4047cc:	ldr	x4, [sp, #32]
  4047d0:	ldr	x3, [sp, #40]
  4047d4:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  4047d8:	add	x2, x0, #0xfc0
  4047dc:	ldr	x1, [sp, #88]
  4047e0:	ldr	x0, [sp, #104]
  4047e4:	bl	401ed0 <snprintf@plt>
  4047e8:	str	w0, [sp, #84]
  4047ec:	ldr	x0, [sp, #88]
  4047f0:	sub	w0, w0, #0x1
  4047f4:	ldr	w1, [sp, #84]
  4047f8:	cmp	w1, w0
  4047fc:	b.eq	40482c <ferror@plt+0x249c>  // b.none
  404800:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404804:	add	x3, x0, #0x40
  404808:	mov	w2, #0x64                  	// #100
  40480c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404810:	add	x1, x0, #0xfc8
  404814:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404818:	add	x0, x0, #0xfd0
  40481c:	bl	4022e0 <__assert_fail@plt>
  404820:	ldr	x0, [sp, #40]
  404824:	bl	405484 <ferror@plt+0x30f4>
  404828:	str	x0, [sp, #104]
  40482c:	mov	w1, #0x3d                  	// #61
  404830:	ldr	x0, [sp, #104]
  404834:	bl	4021c0 <strchr@plt>
  404838:	str	x0, [sp, #72]
  40483c:	ldr	x0, [sp, #72]
  404840:	cmp	x0, #0x0
  404844:	b.ne	404854 <ferror@plt+0x24c4>  // b.any
  404848:	ldr	x0, [sp, #104]
  40484c:	bl	402180 <free@plt>
  404850:	b	404ae0 <ferror@plt+0x2750>
  404854:	ldr	x1, [sp, #72]
  404858:	ldr	x0, [sp, #104]
  40485c:	sub	x0, x1, x0
  404860:	str	x0, [sp, #64]
  404864:	str	xzr, [sp, #96]
  404868:	b	40490c <ferror@plt+0x257c>
  40486c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404870:	add	x0, x0, #0x370
  404874:	ldr	x1, [x0]
  404878:	ldr	x0, [sp, #96]
  40487c:	lsl	x0, x0, #3
  404880:	add	x0, x1, x0
  404884:	ldr	x0, [x0]
  404888:	ldr	x2, [sp, #64]
  40488c:	mov	x1, x0
  404890:	ldr	x0, [sp, #104]
  404894:	bl	401f70 <strncmp@plt>
  404898:	cmp	w0, #0x0
  40489c:	b.ne	404900 <ferror@plt+0x2570>  // b.any
  4048a0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4048a4:	add	x0, x0, #0x370
  4048a8:	ldr	x1, [x0]
  4048ac:	ldr	x0, [sp, #96]
  4048b0:	lsl	x0, x0, #3
  4048b4:	add	x0, x1, x0
  4048b8:	ldr	x1, [x0]
  4048bc:	ldr	x0, [sp, #64]
  4048c0:	add	x0, x1, x0
  4048c4:	ldrb	w0, [x0]
  4048c8:	cmp	w0, #0x3d
  4048cc:	b.eq	404924 <ferror@plt+0x2594>  // b.none
  4048d0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4048d4:	add	x0, x0, #0x370
  4048d8:	ldr	x1, [x0]
  4048dc:	ldr	x0, [sp, #96]
  4048e0:	lsl	x0, x0, #3
  4048e4:	add	x0, x1, x0
  4048e8:	ldr	x1, [x0]
  4048ec:	ldr	x0, [sp, #64]
  4048f0:	add	x0, x1, x0
  4048f4:	ldrb	w0, [x0]
  4048f8:	cmp	w0, #0x0
  4048fc:	b.eq	404924 <ferror@plt+0x2594>  // b.none
  404900:	ldr	x0, [sp, #96]
  404904:	add	x0, x0, #0x1
  404908:	str	x0, [sp, #96]
  40490c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404910:	add	x0, x0, #0x368
  404914:	ldr	x0, [x0]
  404918:	ldr	x1, [sp, #96]
  40491c:	cmp	x1, x0
  404920:	b.cc	40486c <ferror@plt+0x24dc>  // b.lo, b.ul, b.last
  404924:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404928:	add	x0, x0, #0x368
  40492c:	ldr	x0, [x0]
  404930:	ldr	x1, [sp, #96]
  404934:	cmp	x1, x0
  404938:	b.cs	404980 <ferror@plt+0x25f0>  // b.hs, b.nlast
  40493c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404940:	add	x0, x0, #0x370
  404944:	ldr	x1, [x0]
  404948:	ldr	x0, [sp, #96]
  40494c:	lsl	x0, x0, #3
  404950:	add	x0, x1, x0
  404954:	ldr	x0, [x0]
  404958:	bl	402180 <free@plt>
  40495c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404960:	add	x0, x0, #0x370
  404964:	ldr	x1, [x0]
  404968:	ldr	x0, [sp, #96]
  40496c:	lsl	x0, x0, #3
  404970:	add	x0, x1, x0
  404974:	ldr	x1, [sp, #104]
  404978:	str	x1, [x0]
  40497c:	b	404ae0 <ferror@plt+0x2750>
  404980:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404984:	add	x0, x0, #0x370
  404988:	ldr	x1, [x0]
  40498c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404990:	add	x0, x0, #0x368
  404994:	ldr	x0, [x0]
  404998:	add	x3, x0, #0x1
  40499c:	adrp	x2, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4049a0:	add	x2, x2, #0x368
  4049a4:	str	x3, [x2]
  4049a8:	lsl	x0, x0, #3
  4049ac:	add	x0, x1, x0
  4049b0:	ldr	x1, [sp, #104]
  4049b4:	str	x1, [x0]
  4049b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4049bc:	add	x0, x0, #0x368
  4049c0:	ldr	x0, [x0]
  4049c4:	and	x0, x0, #0xf
  4049c8:	cmp	x0, #0x0
  4049cc:	b.ne	404abc <ferror@plt+0x272c>  // b.any
  4049d0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4049d4:	add	x0, x0, #0x368
  4049d8:	ldr	x0, [x0]
  4049dc:	add	x0, x0, #0x10
  4049e0:	lsl	x0, x0, #3
  4049e4:	str	x0, [sp, #56]
  4049e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4049ec:	add	x0, x0, #0x370
  4049f0:	ldr	x0, [x0]
  4049f4:	ldr	x1, [sp, #56]
  4049f8:	bl	402000 <realloc@plt>
  4049fc:	str	x0, [sp, #48]
  404a00:	ldr	x0, [sp, #48]
  404a04:	cmp	x0, #0x0
  404a08:	b.eq	404a50 <ferror@plt+0x26c0>  // b.none
  404a0c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404a10:	add	x0, x0, #0x318
  404a14:	ldr	x1, [x0]
  404a18:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404a1c:	add	x0, x0, #0x370
  404a20:	ldr	x0, [x0]
  404a24:	cmp	x1, x0
  404a28:	b.ne	404a3c <ferror@plt+0x26ac>  // b.any
  404a2c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404a30:	add	x0, x0, #0x318
  404a34:	ldr	x1, [sp, #48]
  404a38:	str	x1, [x0]
  404a3c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404a40:	add	x0, x0, #0x370
  404a44:	ldr	x1, [sp, #48]
  404a48:	str	x1, [x0]
  404a4c:	b	404abc <ferror@plt+0x272c>
  404a50:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404a54:	add	x0, x0, #0xfe8
  404a58:	bl	402340 <gettext@plt>
  404a5c:	mov	x2, x0
  404a60:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404a64:	add	x0, x0, #0x2f0
  404a68:	ldr	x0, [x0]
  404a6c:	mov	x1, x0
  404a70:	mov	x0, x2
  404a74:	bl	401dd0 <fputs@plt>
  404a78:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404a7c:	add	x0, x0, #0x368
  404a80:	ldr	x0, [x0]
  404a84:	sub	x1, x0, #0x1
  404a88:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404a8c:	add	x0, x0, #0x368
  404a90:	str	x1, [x0]
  404a94:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404a98:	add	x0, x0, #0x370
  404a9c:	ldr	x1, [x0]
  404aa0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404aa4:	add	x0, x0, #0x368
  404aa8:	ldr	x0, [x0]
  404aac:	lsl	x0, x0, #3
  404ab0:	add	x0, x1, x0
  404ab4:	ldr	x0, [x0]
  404ab8:	bl	402180 <free@plt>
  404abc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404ac0:	add	x0, x0, #0x370
  404ac4:	ldr	x1, [x0]
  404ac8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404acc:	add	x0, x0, #0x368
  404ad0:	ldr	x0, [x0]
  404ad4:	lsl	x0, x0, #3
  404ad8:	add	x0, x1, x0
  404adc:	str	xzr, [x0]
  404ae0:	ldr	x19, [sp, #16]
  404ae4:	ldp	x29, x30, [sp], #112
  404ae8:	ret
  404aec:	sub	sp, sp, #0x450
  404af0:	stp	x29, x30, [sp]
  404af4:	mov	x29, sp
  404af8:	stp	x19, x20, [sp, #16]
  404afc:	str	w0, [sp, #44]
  404b00:	str	x1, [sp, #32]
  404b04:	mov	w0, #0x1                   	// #1
  404b08:	str	w0, [sp, #1100]
  404b0c:	b	404cc0 <ferror@plt+0x2930>
  404b10:	ldr	x0, [sp, #32]
  404b14:	ldr	x0, [x0]
  404b18:	bl	401dc0 <strlen@plt>
  404b1c:	cmp	x0, #0x3ff
  404b20:	b.hi	404ca4 <ferror@plt+0x2914>  // b.pmore
  404b24:	ldr	x0, [sp, #32]
  404b28:	ldr	x0, [x0]
  404b2c:	mov	w1, #0x3d                  	// #61
  404b30:	bl	4021c0 <strchr@plt>
  404b34:	str	x0, [sp, #1080]
  404b38:	ldr	x0, [sp, #1080]
  404b3c:	cmp	x0, #0x0
  404b40:	b.ne	404bb0 <ferror@plt+0x2820>  // b.any
  404b44:	add	x4, sp, #0x30
  404b48:	ldr	w3, [sp, #1100]
  404b4c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404b50:	add	x2, x0, #0x0
  404b54:	mov	x1, #0x400                 	// #1024
  404b58:	mov	x0, x4
  404b5c:	bl	401ed0 <snprintf@plt>
  404b60:	str	w0, [sp, #1076]
  404b64:	ldr	w0, [sp, #1076]
  404b68:	cmp	w0, #0x3ff
  404b6c:	b.le	404b90 <ferror@plt+0x2800>
  404b70:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404b74:	add	x3, x0, #0x48
  404b78:	mov	w2, #0xce                  	// #206
  404b7c:	adrp	x0, 40c000 <ferror@plt+0x9c70>
  404b80:	add	x1, x0, #0xfc8
  404b84:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404b88:	add	x0, x0, #0x8
  404b8c:	bl	4022e0 <__assert_fail@plt>
  404b90:	ldr	w0, [sp, #1100]
  404b94:	add	w0, w0, #0x1
  404b98:	str	w0, [sp, #1100]
  404b9c:	ldr	x0, [sp, #32]
  404ba0:	ldr	x1, [x0]
  404ba4:	add	x0, sp, #0x30
  404ba8:	bl	404780 <ferror@plt+0x23f0>
  404bac:	b	404ca8 <ferror@plt+0x2918>
  404bb0:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  404bb4:	add	x0, x0, #0x478
  404bb8:	str	x0, [sp, #1088]
  404bbc:	b	404c00 <ferror@plt+0x2870>
  404bc0:	ldr	x0, [sp, #32]
  404bc4:	ldr	x19, [x0]
  404bc8:	ldr	x0, [sp, #1088]
  404bcc:	ldr	x20, [x0]
  404bd0:	ldr	x0, [sp, #1088]
  404bd4:	ldr	x0, [x0]
  404bd8:	bl	401dc0 <strlen@plt>
  404bdc:	mov	x2, x0
  404be0:	mov	x1, x20
  404be4:	mov	x0, x19
  404be8:	bl	401f70 <strncmp@plt>
  404bec:	cmp	w0, #0x0
  404bf0:	b.eq	404c14 <ferror@plt+0x2884>  // b.none
  404bf4:	ldr	x0, [sp, #1088]
  404bf8:	add	x0, x0, #0x8
  404bfc:	str	x0, [sp, #1088]
  404c00:	ldr	x0, [sp, #1088]
  404c04:	ldr	x0, [x0]
  404c08:	cmp	x0, #0x0
  404c0c:	b.ne	404bc0 <ferror@plt+0x2830>  // b.any
  404c10:	b	404c18 <ferror@plt+0x2888>
  404c14:	nop
  404c18:	ldr	x0, [sp, #1088]
  404c1c:	ldr	x0, [x0]
  404c20:	cmp	x0, #0x0
  404c24:	b.eq	404c90 <ferror@plt+0x2900>  // b.none
  404c28:	ldr	x0, [sp, #32]
  404c2c:	ldr	x3, [x0]
  404c30:	ldr	x0, [sp, #32]
  404c34:	ldr	x0, [x0]
  404c38:	ldr	x1, [sp, #1080]
  404c3c:	sub	x0, x1, x0
  404c40:	mov	x1, x0
  404c44:	add	x0, sp, #0x30
  404c48:	mov	x2, x1
  404c4c:	mov	x1, x3
  404c50:	bl	4022a0 <strncpy@plt>
  404c54:	ldr	x0, [sp, #32]
  404c58:	ldr	x0, [x0]
  404c5c:	ldr	x1, [sp, #1080]
  404c60:	sub	x0, x1, x0
  404c64:	add	x1, sp, #0x30
  404c68:	strb	wzr, [x1, x0]
  404c6c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404c70:	add	x0, x0, #0x28
  404c74:	bl	402340 <gettext@plt>
  404c78:	mov	x2, x0
  404c7c:	add	x0, sp, #0x30
  404c80:	mov	x1, x0
  404c84:	mov	x0, x2
  404c88:	bl	4022d0 <printf@plt>
  404c8c:	b	404ca8 <ferror@plt+0x2918>
  404c90:	ldr	x0, [sp, #32]
  404c94:	ldr	x0, [x0]
  404c98:	mov	x1, #0x0                   	// #0
  404c9c:	bl	404780 <ferror@plt+0x23f0>
  404ca0:	b	404ca8 <ferror@plt+0x2918>
  404ca4:	nop
  404ca8:	ldr	w0, [sp, #44]
  404cac:	sub	w0, w0, #0x1
  404cb0:	str	w0, [sp, #44]
  404cb4:	ldr	x0, [sp, #32]
  404cb8:	add	x0, x0, #0x8
  404cbc:	str	x0, [sp, #32]
  404cc0:	ldr	w0, [sp, #44]
  404cc4:	cmp	w0, #0x0
  404cc8:	b.gt	404b10 <ferror@plt+0x2780>
  404ccc:	nop
  404cd0:	nop
  404cd4:	ldp	x19, x20, [sp, #16]
  404cd8:	ldp	x29, x30, [sp]
  404cdc:	add	sp, sp, #0x450
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-64]!
  404ce8:	mov	x29, sp
  404cec:	stp	x19, x20, [sp, #16]
  404cf0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404cf4:	add	x0, x0, #0x318
  404cf8:	ldr	x0, [x0]
  404cfc:	str	x0, [sp, #32]
  404d00:	ldr	x0, [sp, #32]
  404d04:	str	x0, [sp, #48]
  404d08:	b	404dc0 <ferror@plt+0x2a30>
  404d0c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  404d10:	add	x0, x0, #0x478
  404d14:	str	x0, [sp, #56]
  404d18:	b	404da4 <ferror@plt+0x2a14>
  404d1c:	ldr	x0, [sp, #48]
  404d20:	ldr	x19, [x0]
  404d24:	ldr	x0, [sp, #56]
  404d28:	ldr	x20, [x0]
  404d2c:	ldr	x0, [sp, #56]
  404d30:	ldr	x0, [x0]
  404d34:	bl	401dc0 <strlen@plt>
  404d38:	mov	x2, x0
  404d3c:	mov	x1, x20
  404d40:	mov	x0, x19
  404d44:	bl	401f70 <strncmp@plt>
  404d48:	cmp	w0, #0x0
  404d4c:	b.ne	404d98 <ferror@plt+0x2a08>  // b.any
  404d50:	ldr	x0, [sp, #48]
  404d54:	str	x0, [sp, #40]
  404d58:	b	404d78 <ferror@plt+0x29e8>
  404d5c:	ldr	x0, [sp, #40]
  404d60:	ldr	x1, [x0, #8]
  404d64:	ldr	x0, [sp, #40]
  404d68:	str	x1, [x0]
  404d6c:	ldr	x0, [sp, #40]
  404d70:	add	x0, x0, #0x8
  404d74:	str	x0, [sp, #40]
  404d78:	ldr	x0, [sp, #40]
  404d7c:	ldr	x0, [x0]
  404d80:	cmp	x0, #0x0
  404d84:	b.ne	404d5c <ferror@plt+0x29cc>  // b.any
  404d88:	ldr	x0, [sp, #48]
  404d8c:	sub	x0, x0, #0x8
  404d90:	str	x0, [sp, #48]
  404d94:	b	404db4 <ferror@plt+0x2a24>
  404d98:	ldr	x0, [sp, #56]
  404d9c:	add	x0, x0, #0x8
  404da0:	str	x0, [sp, #56]
  404da4:	ldr	x0, [sp, #56]
  404da8:	ldr	x0, [x0]
  404dac:	cmp	x0, #0x0
  404db0:	b.ne	404d1c <ferror@plt+0x298c>  // b.any
  404db4:	ldr	x0, [sp, #48]
  404db8:	add	x0, x0, #0x8
  404dbc:	str	x0, [sp, #48]
  404dc0:	ldr	x0, [sp, #48]
  404dc4:	ldr	x0, [x0]
  404dc8:	cmp	x0, #0x0
  404dcc:	b.ne	404d0c <ferror@plt+0x297c>  // b.any
  404dd0:	ldr	x0, [sp, #32]
  404dd4:	str	x0, [sp, #48]
  404dd8:	b	404eb4 <ferror@plt+0x2b24>
  404ddc:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  404de0:	add	x0, x0, #0x4e8
  404de4:	str	x0, [sp, #56]
  404de8:	b	404e98 <ferror@plt+0x2b08>
  404dec:	ldr	x0, [sp, #48]
  404df0:	ldr	x19, [x0]
  404df4:	ldr	x0, [sp, #56]
  404df8:	ldr	x20, [x0]
  404dfc:	ldr	x0, [sp, #56]
  404e00:	ldr	x0, [x0]
  404e04:	bl	401dc0 <strlen@plt>
  404e08:	mov	x2, x0
  404e0c:	mov	x1, x20
  404e10:	mov	x0, x19
  404e14:	bl	401f70 <strncmp@plt>
  404e18:	cmp	w0, #0x0
  404e1c:	b.ne	404e80 <ferror@plt+0x2af0>  // b.any
  404e20:	ldr	x0, [sp, #48]
  404e24:	ldr	x0, [x0]
  404e28:	mov	w1, #0x2f                  	// #47
  404e2c:	bl	4021c0 <strchr@plt>
  404e30:	cmp	x0, #0x0
  404e34:	b.eq	404e88 <ferror@plt+0x2af8>  // b.none
  404e38:	ldr	x0, [sp, #48]
  404e3c:	str	x0, [sp, #40]
  404e40:	b	404e60 <ferror@plt+0x2ad0>
  404e44:	ldr	x0, [sp, #40]
  404e48:	ldr	x1, [x0, #8]
  404e4c:	ldr	x0, [sp, #40]
  404e50:	str	x1, [x0]
  404e54:	ldr	x0, [sp, #40]
  404e58:	add	x0, x0, #0x8
  404e5c:	str	x0, [sp, #40]
  404e60:	ldr	x0, [sp, #40]
  404e64:	ldr	x0, [x0]
  404e68:	cmp	x0, #0x0
  404e6c:	b.ne	404e44 <ferror@plt+0x2ab4>  // b.any
  404e70:	ldr	x0, [sp, #48]
  404e74:	sub	x0, x0, #0x8
  404e78:	str	x0, [sp, #48]
  404e7c:	b	404ea8 <ferror@plt+0x2b18>
  404e80:	nop
  404e84:	b	404e8c <ferror@plt+0x2afc>
  404e88:	nop
  404e8c:	ldr	x0, [sp, #56]
  404e90:	add	x0, x0, #0x8
  404e94:	str	x0, [sp, #56]
  404e98:	ldr	x0, [sp, #56]
  404e9c:	ldr	x0, [x0]
  404ea0:	cmp	x0, #0x0
  404ea4:	b.ne	404dec <ferror@plt+0x2a5c>  // b.any
  404ea8:	ldr	x0, [sp, #48]
  404eac:	add	x0, x0, #0x8
  404eb0:	str	x0, [sp, #48]
  404eb4:	ldr	x0, [sp, #48]
  404eb8:	ldr	x0, [x0]
  404ebc:	cmp	x0, #0x0
  404ec0:	b.ne	404ddc <ferror@plt+0x2a4c>  // b.any
  404ec4:	nop
  404ec8:	nop
  404ecc:	ldp	x19, x20, [sp, #16]
  404ed0:	ldp	x29, x30, [sp], #64
  404ed4:	ret
  404ed8:	stp	x29, x30, [sp, #-80]!
  404edc:	mov	x29, sp
  404ee0:	str	x19, [sp, #16]
  404ee4:	str	x0, [sp, #56]
  404ee8:	str	w1, [sp, #52]
  404eec:	str	x2, [sp, #40]
  404ef0:	str	xzr, [sp, #64]
  404ef4:	str	wzr, [sp, #76]
  404ef8:	b	405024 <ferror@plt+0x2c94>
  404efc:	ldrsw	x0, [sp, #76]
  404f00:	lsl	x0, x0, #3
  404f04:	ldr	x1, [sp, #40]
  404f08:	add	x0, x1, x0
  404f0c:	ldr	x2, [x0]
  404f10:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404f14:	add	x1, x0, #0x50
  404f18:	mov	x0, x2
  404f1c:	bl	402130 <strcmp@plt>
  404f20:	cmp	w0, #0x0
  404f24:	b.eq	404f4c <ferror@plt+0x2bbc>  // b.none
  404f28:	ldrsw	x0, [sp, #76]
  404f2c:	lsl	x0, x0, #3
  404f30:	ldr	x1, [sp, #40]
  404f34:	add	x0, x1, x0
  404f38:	ldr	x0, [x0]
  404f3c:	ldr	x1, [sp, #56]
  404f40:	bl	402130 <strcmp@plt>
  404f44:	cmp	w0, #0x0
  404f48:	b.ne	405018 <ferror@plt+0x2c88>  // b.any
  404f4c:	ldr	x0, [sp, #64]
  404f50:	cmp	x0, #0x0
  404f54:	b.eq	404f94 <ferror@plt+0x2c04>  // b.none
  404f58:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404f5c:	add	x0, x0, #0x2f0
  404f60:	ldr	x19, [x0]
  404f64:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404f68:	add	x0, x0, #0x58
  404f6c:	bl	402340 <gettext@plt>
  404f70:	mov	x1, x0
  404f74:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404f78:	add	x0, x0, #0x828
  404f7c:	ldr	x0, [x0]
  404f80:	mov	x2, x0
  404f84:	mov	x0, x19
  404f88:	bl	402360 <fprintf@plt>
  404f8c:	mov	w0, #0x3                   	// #3
  404f90:	bl	401e00 <exit@plt>
  404f94:	ldr	w0, [sp, #76]
  404f98:	add	w0, w0, #0x1
  404f9c:	ldr	w1, [sp, #52]
  404fa0:	cmp	w1, w0
  404fa4:	b.ne	404ffc <ferror@plt+0x2c6c>  // b.any
  404fa8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  404fac:	add	x0, x0, #0x2f0
  404fb0:	ldr	x19, [x0]
  404fb4:	adrp	x0, 40d000 <ferror@plt+0xac70>
  404fb8:	add	x0, x0, #0x78
  404fbc:	bl	402340 <gettext@plt>
  404fc0:	mov	x4, x0
  404fc4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  404fc8:	add	x0, x0, #0x828
  404fcc:	ldr	x2, [x0]
  404fd0:	ldrsw	x0, [sp, #76]
  404fd4:	lsl	x0, x0, #3
  404fd8:	ldr	x1, [sp, #40]
  404fdc:	add	x0, x1, x0
  404fe0:	ldr	x0, [x0]
  404fe4:	mov	x3, x0
  404fe8:	mov	x1, x4
  404fec:	mov	x0, x19
  404ff0:	bl	402360 <fprintf@plt>
  404ff4:	mov	w0, #0x3                   	// #3
  404ff8:	bl	401e00 <exit@plt>
  404ffc:	ldrsw	x0, [sp, #76]
  405000:	add	x0, x0, #0x1
  405004:	lsl	x0, x0, #3
  405008:	ldr	x1, [sp, #40]
  40500c:	add	x0, x1, x0
  405010:	ldr	x0, [x0]
  405014:	str	x0, [sp, #64]
  405018:	ldr	w0, [sp, #76]
  40501c:	add	w0, w0, #0x1
  405020:	str	w0, [sp, #76]
  405024:	ldr	w1, [sp, #76]
  405028:	ldr	w0, [sp, #52]
  40502c:	cmp	w1, w0
  405030:	b.lt	404efc <ferror@plt+0x2b6c>  // b.tstop
  405034:	ldr	x0, [sp, #64]
  405038:	cmp	x0, #0x0
  40503c:	b.eq	405048 <ferror@plt+0x2cb8>  // b.none
  405040:	ldr	x0, [sp, #64]
  405044:	bl	405058 <ferror@plt+0x2cc8>
  405048:	nop
  40504c:	ldr	x19, [sp, #16]
  405050:	ldp	x29, x30, [sp], #80
  405054:	ret
  405058:	stp	x29, x30, [sp, #-64]!
  40505c:	mov	x29, sp
  405060:	stp	x19, x20, [sp, #16]
  405064:	str	x21, [sp, #32]
  405068:	str	x0, [sp, #56]
  40506c:	bl	402190 <getgid@plt>
  405070:	mov	w19, w0
  405074:	bl	402190 <getgid@plt>
  405078:	mov	w1, w0
  40507c:	mov	w0, w19
  405080:	bl	4021a0 <setregid@plt>
  405084:	cmp	w0, #0x0
  405088:	b.ne	4050ac <ferror@plt+0x2d1c>  // b.any
  40508c:	bl	401e50 <getuid@plt>
  405090:	mov	w19, w0
  405094:	bl	401e50 <getuid@plt>
  405098:	mov	w1, w0
  40509c:	mov	w0, w19
  4050a0:	bl	402160 <setreuid@plt>
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	4050fc <ferror@plt+0x2d6c>  // b.none
  4050ac:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4050b0:	add	x0, x0, #0x2f0
  4050b4:	ldr	x19, [x0]
  4050b8:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4050bc:	add	x0, x0, #0xa0
  4050c0:	bl	402340 <gettext@plt>
  4050c4:	mov	x21, x0
  4050c8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4050cc:	add	x0, x0, #0x828
  4050d0:	ldr	x20, [x0]
  4050d4:	bl	4022f0 <__errno_location@plt>
  4050d8:	ldr	w0, [x0]
  4050dc:	bl	402050 <strerror@plt>
  4050e0:	mov	x3, x0
  4050e4:	mov	x2, x20
  4050e8:	mov	x1, x21
  4050ec:	mov	x0, x19
  4050f0:	bl	402360 <fprintf@plt>
  4050f4:	mov	w0, #0x1                   	// #1
  4050f8:	bl	401e00 <exit@plt>
  4050fc:	ldr	x0, [sp, #56]
  405100:	ldrb	w0, [x0]
  405104:	cmp	w0, #0x2f
  405108:	b.eq	40514c <ferror@plt+0x2dbc>  // b.none
  40510c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  405110:	add	x0, x0, #0x2f0
  405114:	ldr	x19, [x0]
  405118:	adrp	x0, 40d000 <ferror@plt+0xac70>
  40511c:	add	x0, x0, #0xc8
  405120:	bl	402340 <gettext@plt>
  405124:	mov	x1, x0
  405128:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40512c:	add	x0, x0, #0x828
  405130:	ldr	x0, [x0]
  405134:	ldr	x3, [sp, #56]
  405138:	mov	x2, x0
  40513c:	mov	x0, x19
  405140:	bl	402360 <fprintf@plt>
  405144:	mov	w0, #0x3                   	// #3
  405148:	bl	401e00 <exit@plt>
  40514c:	mov	w1, #0x0                   	// #0
  405150:	ldr	x0, [sp, #56]
  405154:	bl	4020e0 <access@plt>
  405158:	cmp	w0, #0x0
  40515c:	b.eq	4051b4 <ferror@plt+0x2e24>  // b.none
  405160:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  405164:	add	x0, x0, #0x2f0
  405168:	ldr	x19, [x0]
  40516c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  405170:	add	x0, x0, #0xe8
  405174:	bl	402340 <gettext@plt>
  405178:	mov	x21, x0
  40517c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405180:	add	x0, x0, #0x828
  405184:	ldr	x20, [x0]
  405188:	bl	4022f0 <__errno_location@plt>
  40518c:	ldr	w0, [x0]
  405190:	bl	402050 <strerror@plt>
  405194:	mov	x4, x0
  405198:	ldr	x3, [sp, #56]
  40519c:	mov	x2, x20
  4051a0:	mov	x1, x21
  4051a4:	mov	x0, x19
  4051a8:	bl	402360 <fprintf@plt>
  4051ac:	mov	w0, #0x3                   	// #3
  4051b0:	bl	401e00 <exit@plt>
  4051b4:	ldr	x0, [sp, #56]
  4051b8:	bl	402170 <chdir@plt>
  4051bc:	cmp	w0, #0x0
  4051c0:	b.eq	405218 <ferror@plt+0x2e88>  // b.none
  4051c4:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4051c8:	add	x0, x0, #0x2f0
  4051cc:	ldr	x19, [x0]
  4051d0:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4051d4:	add	x0, x0, #0x118
  4051d8:	bl	402340 <gettext@plt>
  4051dc:	mov	x21, x0
  4051e0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4051e4:	add	x0, x0, #0x828
  4051e8:	ldr	x20, [x0]
  4051ec:	bl	4022f0 <__errno_location@plt>
  4051f0:	ldr	w0, [x0]
  4051f4:	bl	402050 <strerror@plt>
  4051f8:	mov	x4, x0
  4051fc:	ldr	x3, [sp, #56]
  405200:	mov	x2, x20
  405204:	mov	x1, x21
  405208:	mov	x0, x19
  40520c:	bl	402360 <fprintf@plt>
  405210:	mov	w0, #0x3                   	// #3
  405214:	bl	401e00 <exit@plt>
  405218:	ldr	x0, [sp, #56]
  40521c:	bl	402240 <chroot@plt>
  405220:	cmp	w0, #0x0
  405224:	b.eq	40527c <ferror@plt+0x2eec>  // b.none
  405228:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40522c:	add	x0, x0, #0x2f0
  405230:	ldr	x19, [x0]
  405234:	adrp	x0, 40d000 <ferror@plt+0xac70>
  405238:	add	x0, x0, #0x148
  40523c:	bl	402340 <gettext@plt>
  405240:	mov	x21, x0
  405244:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405248:	add	x0, x0, #0x828
  40524c:	ldr	x20, [x0]
  405250:	bl	4022f0 <__errno_location@plt>
  405254:	ldr	w0, [x0]
  405258:	bl	402050 <strerror@plt>
  40525c:	mov	x4, x0
  405260:	ldr	x3, [sp, #56]
  405264:	mov	x2, x20
  405268:	mov	x1, x21
  40526c:	mov	x0, x19
  405270:	bl	402360 <fprintf@plt>
  405274:	mov	w0, #0x3                   	// #3
  405278:	bl	401e00 <exit@plt>
  40527c:	nop
  405280:	ldp	x19, x20, [sp, #16]
  405284:	ldr	x21, [sp, #32]
  405288:	ldp	x29, x30, [sp], #64
  40528c:	ret
  405290:	stp	x29, x30, [sp, #-64]!
  405294:	mov	x29, sp
  405298:	str	x0, [sp, #24]
  40529c:	mov	w0, #0x1                   	// #1
  4052a0:	strb	w0, [sp, #63]
  4052a4:	ldr	x0, [sp, #24]
  4052a8:	str	x0, [sp, #48]
  4052ac:	ldr	x0, [sp, #24]
  4052b0:	cmp	x0, #0x0
  4052b4:	b.eq	4052c8 <ferror@plt+0x2f38>  // b.none
  4052b8:	ldr	x0, [sp, #24]
  4052bc:	ldrb	w0, [x0]
  4052c0:	cmp	w0, #0x0
  4052c4:	b.ne	4052d0 <ferror@plt+0x2f40>  // b.any
  4052c8:	mov	x0, #0xffffffffffffffff    	// #-1
  4052cc:	b	4053ec <ferror@plt+0x305c>
  4052d0:	ldr	x0, [sp, #48]
  4052d4:	ldrb	w0, [x0]
  4052d8:	cmp	w0, #0x2d
  4052dc:	b.ne	4052fc <ferror@plt+0x2f6c>  // b.any
  4052e0:	ldr	x0, [sp, #48]
  4052e4:	add	x0, x0, #0x1
  4052e8:	str	x0, [sp, #48]
  4052ec:	b	4052fc <ferror@plt+0x2f6c>
  4052f0:	ldr	x0, [sp, #48]
  4052f4:	add	x0, x0, #0x1
  4052f8:	str	x0, [sp, #48]
  4052fc:	ldr	x0, [sp, #48]
  405300:	ldrb	w0, [x0]
  405304:	cmp	w0, #0x20
  405308:	b.eq	4052f0 <ferror@plt+0x2f60>  // b.none
  40530c:	b	40534c <ferror@plt+0x2fbc>
  405310:	bl	402140 <__ctype_b_loc@plt>
  405314:	ldr	x1, [x0]
  405318:	ldr	x0, [sp, #48]
  40531c:	ldrb	w0, [x0]
  405320:	and	x0, x0, #0xff
  405324:	lsl	x0, x0, #1
  405328:	add	x0, x1, x0
  40532c:	ldrh	w0, [x0]
  405330:	and	w0, w0, #0x800
  405334:	cmp	w0, #0x0
  405338:	b.ne	405340 <ferror@plt+0x2fb0>  // b.any
  40533c:	strb	wzr, [sp, #63]
  405340:	ldr	x0, [sp, #48]
  405344:	add	x0, x0, #0x1
  405348:	str	x0, [sp, #48]
  40534c:	ldrb	w0, [sp, #63]
  405350:	cmp	w0, #0x0
  405354:	b.eq	405368 <ferror@plt+0x2fd8>  // b.none
  405358:	ldr	x0, [sp, #48]
  40535c:	ldrb	w0, [x0]
  405360:	cmp	w0, #0x0
  405364:	b.ne	405310 <ferror@plt+0x2f80>  // b.any
  405368:	ldrb	w0, [sp, #63]
  40536c:	cmp	w0, #0x0
  405370:	b.eq	40539c <ferror@plt+0x300c>  // b.none
  405374:	add	x0, sp, #0x20
  405378:	mov	x1, x0
  40537c:	ldr	x0, [sp, #24]
  405380:	bl	407e90 <ferror@plt+0x5b00>
  405384:	cmp	w0, #0x0
  405388:	b.ne	405394 <ferror@plt+0x3004>  // b.any
  40538c:	mov	x0, #0xfffffffffffffffe    	// #-2
  405390:	b	4053ec <ferror@plt+0x305c>
  405394:	ldr	x0, [sp, #32]
  405398:	b	4053ec <ferror@plt+0x305c>
  40539c:	mov	x1, #0x0                   	// #0
  4053a0:	ldr	x0, [sp, #24]
  4053a4:	bl	40766c <ferror@plt+0x52dc>
  4053a8:	str	x0, [sp, #40]
  4053ac:	ldr	x0, [sp, #40]
  4053b0:	cmn	x0, #0x1
  4053b4:	b.ne	4053c0 <ferror@plt+0x3030>  // b.any
  4053b8:	mov	x0, #0xfffffffffffffffe    	// #-2
  4053bc:	b	4053ec <ferror@plt+0x305c>
  4053c0:	ldr	x1, [sp, #40]
  4053c4:	mov	x0, #0xa8c0                	// #43200
  4053c8:	add	x0, x1, x0
  4053cc:	mov	x1, #0x2957                	// #10583
  4053d0:	movk	x1, #0xce51, lsl #16
  4053d4:	movk	x1, #0xc8a0, lsl #32
  4053d8:	movk	x1, #0x1845, lsl #48
  4053dc:	smulh	x1, x0, x1
  4053e0:	asr	x1, x1, #13
  4053e4:	asr	x0, x0, #63
  4053e8:	sub	x0, x1, x0
  4053ec:	ldp	x29, x30, [sp], #64
  4053f0:	ret
  4053f4:	stp	x29, x30, [sp, #-80]!
  4053f8:	mov	x29, sp
  4053fc:	stp	x19, x20, [sp, #16]
  405400:	str	x21, [sp, #32]
  405404:	str	x0, [sp, #56]
  405408:	ldr	x0, [sp, #56]
  40540c:	bl	401f50 <malloc@plt>
  405410:	str	x0, [sp, #72]
  405414:	ldr	x0, [sp, #72]
  405418:	cmp	x0, #0x0
  40541c:	b.ne	405470 <ferror@plt+0x30e0>  // b.any
  405420:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  405424:	add	x0, x0, #0x2f0
  405428:	ldr	x19, [x0]
  40542c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  405430:	add	x0, x0, #0x178
  405434:	bl	402340 <gettext@plt>
  405438:	mov	x21, x0
  40543c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405440:	add	x0, x0, #0x828
  405444:	ldr	x20, [x0]
  405448:	bl	4022f0 <__errno_location@plt>
  40544c:	ldr	w0, [x0]
  405450:	bl	402050 <strerror@plt>
  405454:	mov	x3, x0
  405458:	mov	x2, x20
  40545c:	mov	x1, x21
  405460:	mov	x0, x19
  405464:	bl	402360 <fprintf@plt>
  405468:	mov	w0, #0xd                   	// #13
  40546c:	bl	401e00 <exit@plt>
  405470:	ldr	x0, [sp, #72]
  405474:	ldp	x19, x20, [sp, #16]
  405478:	ldr	x21, [sp, #32]
  40547c:	ldp	x29, x30, [sp], #80
  405480:	ret
  405484:	stp	x29, x30, [sp, #-32]!
  405488:	mov	x29, sp
  40548c:	str	x0, [sp, #24]
  405490:	ldr	x0, [sp, #24]
  405494:	bl	401dc0 <strlen@plt>
  405498:	add	x0, x0, #0x1
  40549c:	bl	4053f4 <ferror@plt+0x3064>
  4054a0:	ldr	x1, [sp, #24]
  4054a4:	bl	402230 <strcpy@plt>
  4054a8:	ldp	x29, x30, [sp], #32
  4054ac:	ret
  4054b0:	sub	sp, sp, #0x20
  4054b4:	str	x0, [sp, #24]
  4054b8:	str	w1, [sp, #20]
  4054bc:	str	x2, [sp, #8]
  4054c0:	ldr	x0, [sp, #24]
  4054c4:	cmp	x0, #0x0
  4054c8:	b.ne	4054d8 <ferror@plt+0x3148>  // b.any
  4054cc:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4054d0:	add	x0, x0, #0x478
  4054d4:	str	x0, [sp, #24]
  4054d8:	nop
  4054dc:	add	sp, sp, #0x20
  4054e0:	ret
  4054e4:	sub	sp, sp, #0x540
  4054e8:	stp	x29, x30, [sp]
  4054ec:	mov	x29, sp
  4054f0:	str	wzr, [sp, #1284]
  4054f4:	str	wzr, [sp, #1280]
  4054f8:	add	x0, sp, #0x340
  4054fc:	str	x0, [sp, #1328]
  405500:	ldr	x0, [sp, #1328]
  405504:	str	x0, [sp, #1320]
  405508:	add	x0, sp, #0x20
  40550c:	str	x0, [sp, #1312]
  405510:	ldr	x0, [sp, #1312]
  405514:	str	x0, [sp, #1304]
  405518:	mov	x0, #0xc8                  	// #200
  40551c:	str	x0, [sp, #1296]
  405520:	str	wzr, [sp, #1340]
  405524:	str	wzr, [sp, #1336]
  405528:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40552c:	add	x0, x0, #0x83c
  405530:	str	wzr, [x0]
  405534:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405538:	add	x0, x0, #0x830
  40553c:	mov	w1, #0xfffffffe            	// #-2
  405540:	str	w1, [x0]
  405544:	b	405554 <ferror@plt+0x31c4>
  405548:	ldr	x0, [sp, #1320]
  40554c:	add	x0, x0, #0x2
  405550:	str	x0, [sp, #1320]
  405554:	ldr	w0, [sp, #1340]
  405558:	sxth	w1, w0
  40555c:	ldr	x0, [sp, #1320]
  405560:	strh	w1, [x0]
  405564:	ldr	x0, [sp, #1296]
  405568:	lsl	x0, x0, #1
  40556c:	sub	x0, x0, #0x2
  405570:	ldr	x1, [sp, #1328]
  405574:	add	x0, x1, x0
  405578:	ldr	x1, [sp, #1320]
  40557c:	cmp	x1, x0
  405580:	b.cc	405704 <ferror@plt+0x3374>  // b.lo, b.ul, b.last
  405584:	ldr	x1, [sp, #1320]
  405588:	ldr	x0, [sp, #1328]
  40558c:	sub	x0, x1, x0
  405590:	asr	x0, x0, #1
  405594:	add	x0, x0, #0x1
  405598:	str	x0, [sp, #1272]
  40559c:	ldr	x1, [sp, #1296]
  4055a0:	mov	x0, #0x270f                	// #9999
  4055a4:	cmp	x1, x0
  4055a8:	b.hi	406a28 <ferror@plt+0x4698>  // b.pmore
  4055ac:	ldr	x0, [sp, #1296]
  4055b0:	lsl	x0, x0, #1
  4055b4:	str	x0, [sp, #1296]
  4055b8:	ldr	x1, [sp, #1296]
  4055bc:	mov	x0, #0x2710                	// #10000
  4055c0:	cmp	x1, x0
  4055c4:	b.ls	4055d0 <ferror@plt+0x3240>  // b.plast
  4055c8:	mov	x0, #0x2710                	// #10000
  4055cc:	str	x0, [sp, #1296]
  4055d0:	ldr	x0, [sp, #1328]
  4055d4:	str	x0, [sp, #1264]
  4055d8:	ldr	x1, [sp, #1296]
  4055dc:	mov	x0, x1
  4055e0:	lsl	x0, x0, #1
  4055e4:	add	x0, x0, x1
  4055e8:	lsl	x0, x0, #1
  4055ec:	add	x0, x0, #0x3
  4055f0:	bl	401f50 <malloc@plt>
  4055f4:	str	x0, [sp, #1256]
  4055f8:	ldr	x0, [sp, #1256]
  4055fc:	cmp	x0, #0x0
  405600:	b.eq	406a30 <ferror@plt+0x46a0>  // b.none
  405604:	ldr	x2, [sp, #1256]
  405608:	ldr	x0, [sp, #1272]
  40560c:	lsl	x0, x0, #1
  405610:	ldr	x1, [sp, #1328]
  405614:	mov	x3, x2
  405618:	mov	x2, x0
  40561c:	mov	x0, x3
  405620:	bl	401da0 <memcpy@plt>
  405624:	ldr	x0, [sp, #1256]
  405628:	str	x0, [sp, #1328]
  40562c:	ldr	x0, [sp, #1296]
  405630:	lsl	x0, x0, #1
  405634:	add	x0, x0, #0x3
  405638:	str	x0, [sp, #1248]
  40563c:	ldr	x0, [sp, #1248]
  405640:	and	x0, x0, #0xfffffffffffffffc
  405644:	ldr	x1, [sp, #1256]
  405648:	add	x0, x1, x0
  40564c:	str	x0, [sp, #1256]
  405650:	ldr	x2, [sp, #1256]
  405654:	ldr	x0, [sp, #1272]
  405658:	lsl	x0, x0, #2
  40565c:	ldr	x1, [sp, #1312]
  405660:	mov	x3, x2
  405664:	mov	x2, x0
  405668:	mov	x0, x3
  40566c:	bl	401da0 <memcpy@plt>
  405670:	ldr	x0, [sp, #1256]
  405674:	str	x0, [sp, #1312]
  405678:	ldr	x0, [sp, #1296]
  40567c:	lsl	x0, x0, #2
  405680:	add	x0, x0, #0x3
  405684:	str	x0, [sp, #1240]
  405688:	ldr	x0, [sp, #1240]
  40568c:	and	x0, x0, #0xfffffffffffffffc
  405690:	ldr	x1, [sp, #1256]
  405694:	add	x0, x1, x0
  405698:	str	x0, [sp, #1256]
  40569c:	add	x0, sp, #0x340
  4056a0:	ldr	x1, [sp, #1264]
  4056a4:	cmp	x1, x0
  4056a8:	b.eq	4056b4 <ferror@plt+0x3324>  // b.none
  4056ac:	ldr	x0, [sp, #1264]
  4056b0:	bl	402180 <free@plt>
  4056b4:	ldr	x0, [sp, #1272]
  4056b8:	lsl	x0, x0, #1
  4056bc:	sub	x0, x0, #0x2
  4056c0:	ldr	x1, [sp, #1328]
  4056c4:	add	x0, x1, x0
  4056c8:	str	x0, [sp, #1320]
  4056cc:	ldr	x0, [sp, #1272]
  4056d0:	lsl	x0, x0, #2
  4056d4:	sub	x0, x0, #0x4
  4056d8:	ldr	x1, [sp, #1312]
  4056dc:	add	x0, x1, x0
  4056e0:	str	x0, [sp, #1304]
  4056e4:	ldr	x0, [sp, #1296]
  4056e8:	lsl	x0, x0, #1
  4056ec:	sub	x0, x0, #0x2
  4056f0:	ldr	x1, [sp, #1328]
  4056f4:	add	x0, x1, x0
  4056f8:	ldr	x1, [sp, #1320]
  4056fc:	cmp	x1, x0
  405700:	b.cs	406a10 <ferror@plt+0x4680>  // b.hs, b.nlast
  405704:	ldr	w0, [sp, #1340]
  405708:	cmp	w0, #0x2
  40570c:	b.eq	406a04 <ferror@plt+0x4674>  // b.none
  405710:	nop
  405714:	adrp	x0, 40d000 <ferror@plt+0xac70>
  405718:	add	x1, x0, #0x2b8
  40571c:	ldrsw	x0, [sp, #1340]
  405720:	ldrsb	w0, [x1, x0]
  405724:	str	w0, [sp, #1292]
  405728:	ldr	w0, [sp, #1292]
  40572c:	cmn	w0, #0x14
  405730:	b.eq	405890 <ferror@plt+0x3500>  // b.none
  405734:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405738:	add	x0, x0, #0x830
  40573c:	ldr	w0, [x0]
  405740:	cmn	w0, #0x2
  405744:	b.ne	40575c <ferror@plt+0x33cc>  // b.any
  405748:	bl	407178 <ferror@plt+0x4de8>
  40574c:	mov	w1, w0
  405750:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405754:	add	x0, x0, #0x830
  405758:	str	w1, [x0]
  40575c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405760:	add	x0, x0, #0x830
  405764:	ldr	w0, [x0]
  405768:	cmp	w0, #0x0
  40576c:	b.gt	405788 <ferror@plt+0x33f8>
  405770:	str	wzr, [sp, #1284]
  405774:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405778:	add	x0, x0, #0x830
  40577c:	ldr	w1, [sp, #1284]
  405780:	str	w1, [x0]
  405784:	b	4057c4 <ferror@plt+0x3434>
  405788:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40578c:	add	x0, x0, #0x830
  405790:	ldr	w0, [x0]
  405794:	cmp	w0, #0x111
  405798:	b.hi	4057bc <ferror@plt+0x342c>  // b.pmore
  40579c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4057a0:	add	x0, x0, #0x830
  4057a4:	ldr	w2, [x0]
  4057a8:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4057ac:	add	x1, x0, #0x1a0
  4057b0:	sxtw	x0, w2
  4057b4:	ldrb	w0, [x1, x0]
  4057b8:	b	4057c0 <ferror@plt+0x3430>
  4057bc:	mov	w0, #0x2                   	// #2
  4057c0:	str	w0, [sp, #1284]
  4057c4:	ldr	w1, [sp, #1292]
  4057c8:	ldr	w0, [sp, #1284]
  4057cc:	add	w0, w1, w0
  4057d0:	str	w0, [sp, #1292]
  4057d4:	ldr	w0, [sp, #1292]
  4057d8:	cmp	w0, #0x0
  4057dc:	b.lt	405898 <ferror@plt+0x3508>  // b.tstop
  4057e0:	ldr	w0, [sp, #1292]
  4057e4:	cmp	w0, #0x32
  4057e8:	b.gt	405898 <ferror@plt+0x3508>
  4057ec:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4057f0:	add	x1, x0, #0x390
  4057f4:	ldrsw	x0, [sp, #1292]
  4057f8:	ldrb	w0, [x1, x0]
  4057fc:	mov	w1, w0
  405800:	ldr	w0, [sp, #1284]
  405804:	cmp	w0, w1
  405808:	b.ne	405898 <ferror@plt+0x3508>  // b.any
  40580c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  405810:	add	x1, x0, #0x358
  405814:	ldrsw	x0, [sp, #1292]
  405818:	ldrb	w0, [x1, x0]
  40581c:	str	w0, [sp, #1292]
  405820:	ldr	w0, [sp, #1292]
  405824:	cmp	w0, #0x0
  405828:	b.gt	40583c <ferror@plt+0x34ac>
  40582c:	ldr	w0, [sp, #1292]
  405830:	neg	w0, w0
  405834:	str	w0, [sp, #1292]
  405838:	b	4058c0 <ferror@plt+0x3530>
  40583c:	ldr	w0, [sp, #1336]
  405840:	cmp	w0, #0x0
  405844:	b.eq	405854 <ferror@plt+0x34c4>  // b.none
  405848:	ldr	w0, [sp, #1336]
  40584c:	sub	w0, w0, #0x1
  405850:	str	w0, [sp, #1336]
  405854:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405858:	add	x0, x0, #0x830
  40585c:	mov	w1, #0xfffffffe            	// #-2
  405860:	str	w1, [x0]
  405864:	ldr	w0, [sp, #1292]
  405868:	str	w0, [sp, #1340]
  40586c:	ldr	x0, [sp, #1304]
  405870:	add	x0, x0, #0x4
  405874:	str	x0, [sp, #1304]
  405878:	ldr	x0, [sp, #1304]
  40587c:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405880:	add	x1, x1, #0x838
  405884:	ldr	w1, [x1]
  405888:	str	w1, [x0]
  40588c:	b	405548 <ferror@plt+0x31b8>
  405890:	nop
  405894:	b	40589c <ferror@plt+0x350c>
  405898:	nop
  40589c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4058a0:	add	x1, x0, #0x2f8
  4058a4:	ldrsw	x0, [sp, #1340]
  4058a8:	ldrb	w0, [x1, x0]
  4058ac:	str	w0, [sp, #1292]
  4058b0:	ldr	w0, [sp, #1292]
  4058b4:	cmp	w0, #0x0
  4058b8:	b.eq	406800 <ferror@plt+0x4470>  // b.none
  4058bc:	nop
  4058c0:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4058c4:	add	x1, x0, #0x440
  4058c8:	ldrsw	x0, [sp, #1292]
  4058cc:	ldrb	w0, [x1, x0]
  4058d0:	str	w0, [sp, #1280]
  4058d4:	mov	w1, #0x1                   	// #1
  4058d8:	ldr	w0, [sp, #1280]
  4058dc:	sub	w0, w1, w0
  4058e0:	sxtw	x0, w0
  4058e4:	lsl	x0, x0, #2
  4058e8:	ldr	x1, [sp, #1304]
  4058ec:	add	x0, x1, x0
  4058f0:	ldr	w0, [x0]
  4058f4:	str	w0, [sp, #24]
  4058f8:	ldr	w0, [sp, #1292]
  4058fc:	sub	w0, w0, #0x4
  405900:	cmp	w0, #0x2f
  405904:	b.hi	40670c <ferror@plt+0x437c>  // b.pmore
  405908:	adrp	x1, 40d000 <ferror@plt+0xac70>
  40590c:	add	x1, x1, #0x50c
  405910:	ldr	w0, [x1, w0, uxtw #2]
  405914:	adr	x1, 405920 <ferror@plt+0x3590>
  405918:	add	x0, x1, w0, sxtw #2
  40591c:	br	x0
  405920:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405924:	add	x0, x0, #0x394
  405928:	ldr	w0, [x0]
  40592c:	add	w1, w0, #0x1
  405930:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405934:	add	x0, x0, #0x394
  405938:	str	w1, [x0]
  40593c:	b	406710 <ferror@plt+0x4380>
  405940:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405944:	add	x0, x0, #0x398
  405948:	ldr	w0, [x0]
  40594c:	add	w1, w0, #0x1
  405950:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405954:	add	x0, x0, #0x398
  405958:	str	w1, [x0]
  40595c:	b	406710 <ferror@plt+0x4380>
  405960:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405964:	add	x0, x0, #0x388
  405968:	ldr	w0, [x0]
  40596c:	add	w1, w0, #0x1
  405970:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405974:	add	x0, x0, #0x388
  405978:	str	w1, [x0]
  40597c:	b	406710 <ferror@plt+0x4380>
  405980:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405984:	add	x0, x0, #0x38c
  405988:	ldr	w0, [x0]
  40598c:	add	w1, w0, #0x1
  405990:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405994:	add	x0, x0, #0x38c
  405998:	str	w1, [x0]
  40599c:	b	406710 <ferror@plt+0x4380>
  4059a0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4059a4:	add	x0, x0, #0x390
  4059a8:	ldr	w0, [x0]
  4059ac:	add	w1, w0, #0x1
  4059b0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4059b4:	add	x0, x0, #0x390
  4059b8:	str	w1, [x0]
  4059bc:	b	406710 <ferror@plt+0x4380>
  4059c0:	ldr	x0, [sp, #1304]
  4059c4:	sub	x0, x0, #0x4
  4059c8:	ldr	w1, [x0]
  4059cc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4059d0:	add	x0, x0, #0x3a4
  4059d4:	str	w1, [x0]
  4059d8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4059dc:	add	x0, x0, #0x3a8
  4059e0:	str	wzr, [x0]
  4059e4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4059e8:	add	x0, x0, #0x3b0
  4059ec:	str	wzr, [x0]
  4059f0:	ldr	x0, [sp, #1304]
  4059f4:	ldr	w1, [x0]
  4059f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4059fc:	add	x0, x0, #0x3b8
  405a00:	str	w1, [x0]
  405a04:	b	406710 <ferror@plt+0x4380>
  405a08:	ldr	x0, [sp, #1304]
  405a0c:	sub	x0, x0, #0xc
  405a10:	ldr	w1, [x0]
  405a14:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a18:	add	x0, x0, #0x3a4
  405a1c:	str	w1, [x0]
  405a20:	ldr	x0, [sp, #1304]
  405a24:	sub	x0, x0, #0x4
  405a28:	ldr	w1, [x0]
  405a2c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a30:	add	x0, x0, #0x3a8
  405a34:	str	w1, [x0]
  405a38:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a3c:	add	x0, x0, #0x3b0
  405a40:	str	wzr, [x0]
  405a44:	ldr	x0, [sp, #1304]
  405a48:	ldr	w1, [x0]
  405a4c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a50:	add	x0, x0, #0x3b8
  405a54:	str	w1, [x0]
  405a58:	b	406710 <ferror@plt+0x4380>
  405a5c:	ldr	x0, [sp, #1304]
  405a60:	sub	x0, x0, #0xc
  405a64:	ldr	w1, [x0]
  405a68:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a6c:	add	x0, x0, #0x3a4
  405a70:	str	w1, [x0]
  405a74:	ldr	x0, [sp, #1304]
  405a78:	sub	x0, x0, #0x4
  405a7c:	ldr	w1, [x0]
  405a80:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a84:	add	x0, x0, #0x3a8
  405a88:	str	w1, [x0]
  405a8c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405a90:	add	x0, x0, #0x3b8
  405a94:	mov	w1, #0x2                   	// #2
  405a98:	str	w1, [x0]
  405a9c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405aa0:	add	x0, x0, #0x398
  405aa4:	ldr	w0, [x0]
  405aa8:	add	w1, w0, #0x1
  405aac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405ab0:	add	x0, x0, #0x398
  405ab4:	str	w1, [x0]
  405ab8:	ldr	x0, [sp, #1304]
  405abc:	ldr	w0, [x0]
  405ac0:	cmp	w0, #0x0
  405ac4:	b.ge	405b38 <ferror@plt+0x37a8>  // b.tcont
  405ac8:	ldr	x0, [sp, #1304]
  405acc:	ldr	w0, [x0]
  405ad0:	neg	w0, w0
  405ad4:	mov	w1, #0x851f                	// #34079
  405ad8:	movk	w1, #0x51eb, lsl #16
  405adc:	smull	x1, w0, w1
  405ae0:	lsr	x1, x1, #32
  405ae4:	asr	w2, w1, #5
  405ae8:	asr	w1, w0, #31
  405aec:	sub	w1, w2, w1
  405af0:	mov	w2, #0x64                  	// #100
  405af4:	mul	w1, w1, w2
  405af8:	sub	w1, w0, w1
  405afc:	ldr	x0, [sp, #1304]
  405b00:	ldr	w0, [x0]
  405b04:	mov	w2, #0x851f                	// #34079
  405b08:	movk	w2, #0x51eb, lsl #16
  405b0c:	smull	x2, w0, w2
  405b10:	lsr	x2, x2, #32
  405b14:	asr	w2, w2, #5
  405b18:	asr	w0, w0, #31
  405b1c:	sub	w2, w0, w2
  405b20:	mov	w0, w2
  405b24:	lsl	w0, w0, #4
  405b28:	sub	w0, w0, w2
  405b2c:	lsl	w0, w0, #2
  405b30:	add	w0, w1, w0
  405b34:	b	405ba4 <ferror@plt+0x3814>
  405b38:	ldr	x0, [sp, #1304]
  405b3c:	ldr	w0, [x0]
  405b40:	mov	w1, #0x851f                	// #34079
  405b44:	movk	w1, #0x51eb, lsl #16
  405b48:	smull	x1, w0, w1
  405b4c:	lsr	x1, x1, #32
  405b50:	asr	w1, w1, #5
  405b54:	asr	w0, w0, #31
  405b58:	sub	w1, w0, w1
  405b5c:	mov	w0, w1
  405b60:	lsl	w0, w0, #4
  405b64:	sub	w0, w0, w1
  405b68:	lsl	w0, w0, #2
  405b6c:	mov	w3, w0
  405b70:	ldr	x0, [sp, #1304]
  405b74:	ldr	w1, [x0]
  405b78:	mov	w0, #0x851f                	// #34079
  405b7c:	movk	w0, #0x51eb, lsl #16
  405b80:	smull	x0, w1, w0
  405b84:	lsr	x0, x0, #32
  405b88:	asr	w2, w0, #5
  405b8c:	asr	w0, w1, #31
  405b90:	sub	w0, w2, w0
  405b94:	mov	w2, #0x64                  	// #100
  405b98:	mul	w0, w0, w2
  405b9c:	sub	w0, w1, w0
  405ba0:	sub	w0, w3, w0
  405ba4:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405ba8:	add	x1, x1, #0x39c
  405bac:	str	w0, [x1]
  405bb0:	b	406710 <ferror@plt+0x4380>
  405bb4:	ldr	x0, [sp, #1304]
  405bb8:	sub	x0, x0, #0x14
  405bbc:	ldr	w1, [x0]
  405bc0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405bc4:	add	x0, x0, #0x3a4
  405bc8:	str	w1, [x0]
  405bcc:	ldr	x0, [sp, #1304]
  405bd0:	sub	x0, x0, #0xc
  405bd4:	ldr	w1, [x0]
  405bd8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405bdc:	add	x0, x0, #0x3a8
  405be0:	str	w1, [x0]
  405be4:	ldr	x0, [sp, #1304]
  405be8:	sub	x0, x0, #0x4
  405bec:	ldr	w1, [x0]
  405bf0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405bf4:	add	x0, x0, #0x3b0
  405bf8:	str	w1, [x0]
  405bfc:	ldr	x0, [sp, #1304]
  405c00:	ldr	w1, [x0]
  405c04:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c08:	add	x0, x0, #0x3b8
  405c0c:	str	w1, [x0]
  405c10:	b	406710 <ferror@plt+0x4380>
  405c14:	ldr	x0, [sp, #1304]
  405c18:	sub	x0, x0, #0x14
  405c1c:	ldr	w1, [x0]
  405c20:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c24:	add	x0, x0, #0x3a4
  405c28:	str	w1, [x0]
  405c2c:	ldr	x0, [sp, #1304]
  405c30:	sub	x0, x0, #0xc
  405c34:	ldr	w1, [x0]
  405c38:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c3c:	add	x0, x0, #0x3a8
  405c40:	str	w1, [x0]
  405c44:	ldr	x0, [sp, #1304]
  405c48:	sub	x0, x0, #0x4
  405c4c:	ldr	w1, [x0]
  405c50:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c54:	add	x0, x0, #0x3b0
  405c58:	str	w1, [x0]
  405c5c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c60:	add	x0, x0, #0x3b8
  405c64:	mov	w1, #0x2                   	// #2
  405c68:	str	w1, [x0]
  405c6c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c70:	add	x0, x0, #0x398
  405c74:	ldr	w0, [x0]
  405c78:	add	w1, w0, #0x1
  405c7c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405c80:	add	x0, x0, #0x398
  405c84:	str	w1, [x0]
  405c88:	ldr	x0, [sp, #1304]
  405c8c:	ldr	w0, [x0]
  405c90:	cmp	w0, #0x0
  405c94:	b.ge	405d08 <ferror@plt+0x3978>  // b.tcont
  405c98:	ldr	x0, [sp, #1304]
  405c9c:	ldr	w0, [x0]
  405ca0:	neg	w0, w0
  405ca4:	mov	w1, #0x851f                	// #34079
  405ca8:	movk	w1, #0x51eb, lsl #16
  405cac:	smull	x1, w0, w1
  405cb0:	lsr	x1, x1, #32
  405cb4:	asr	w2, w1, #5
  405cb8:	asr	w1, w0, #31
  405cbc:	sub	w1, w2, w1
  405cc0:	mov	w2, #0x64                  	// #100
  405cc4:	mul	w1, w1, w2
  405cc8:	sub	w1, w0, w1
  405ccc:	ldr	x0, [sp, #1304]
  405cd0:	ldr	w0, [x0]
  405cd4:	mov	w2, #0x851f                	// #34079
  405cd8:	movk	w2, #0x51eb, lsl #16
  405cdc:	smull	x2, w0, w2
  405ce0:	lsr	x2, x2, #32
  405ce4:	asr	w2, w2, #5
  405ce8:	asr	w0, w0, #31
  405cec:	sub	w2, w0, w2
  405cf0:	mov	w0, w2
  405cf4:	lsl	w0, w0, #4
  405cf8:	sub	w0, w0, w2
  405cfc:	lsl	w0, w0, #2
  405d00:	add	w0, w1, w0
  405d04:	b	405d74 <ferror@plt+0x39e4>
  405d08:	ldr	x0, [sp, #1304]
  405d0c:	ldr	w0, [x0]
  405d10:	mov	w1, #0x851f                	// #34079
  405d14:	movk	w1, #0x51eb, lsl #16
  405d18:	smull	x1, w0, w1
  405d1c:	lsr	x1, x1, #32
  405d20:	asr	w1, w1, #5
  405d24:	asr	w0, w0, #31
  405d28:	sub	w1, w0, w1
  405d2c:	mov	w0, w1
  405d30:	lsl	w0, w0, #4
  405d34:	sub	w0, w0, w1
  405d38:	lsl	w0, w0, #2
  405d3c:	mov	w3, w0
  405d40:	ldr	x0, [sp, #1304]
  405d44:	ldr	w1, [x0]
  405d48:	mov	w0, #0x851f                	// #34079
  405d4c:	movk	w0, #0x51eb, lsl #16
  405d50:	smull	x0, w1, w0
  405d54:	lsr	x0, x0, #32
  405d58:	asr	w2, w0, #5
  405d5c:	asr	w0, w1, #31
  405d60:	sub	w0, w2, w0
  405d64:	mov	w2, #0x64                  	// #100
  405d68:	mul	w0, w0, w2
  405d6c:	sub	w0, w1, w0
  405d70:	sub	w0, w3, w0
  405d74:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405d78:	add	x1, x1, #0x39c
  405d7c:	str	w0, [x1]
  405d80:	b	406710 <ferror@plt+0x4380>
  405d84:	ldr	x0, [sp, #1304]
  405d88:	ldr	w1, [x0]
  405d8c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405d90:	add	x0, x0, #0x39c
  405d94:	str	w1, [x0]
  405d98:	b	406710 <ferror@plt+0x4380>
  405d9c:	ldr	x0, [sp, #1304]
  405da0:	ldr	w0, [x0]
  405da4:	sub	w1, w0, #0x3c
  405da8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405dac:	add	x0, x0, #0x39c
  405db0:	str	w1, [x0]
  405db4:	b	406710 <ferror@plt+0x4380>
  405db8:	ldr	x0, [sp, #1304]
  405dbc:	sub	x0, x0, #0x4
  405dc0:	ldr	w0, [x0]
  405dc4:	sub	w1, w0, #0x3c
  405dc8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405dcc:	add	x0, x0, #0x39c
  405dd0:	str	w1, [x0]
  405dd4:	b	406710 <ferror@plt+0x4380>
  405dd8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405ddc:	add	x0, x0, #0x380
  405de0:	mov	w1, #0x1                   	// #1
  405de4:	str	w1, [x0]
  405de8:	ldr	x0, [sp, #1304]
  405dec:	ldr	w1, [x0]
  405df0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405df4:	add	x0, x0, #0x384
  405df8:	str	w1, [x0]
  405dfc:	b	406710 <ferror@plt+0x4380>
  405e00:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405e04:	add	x0, x0, #0x380
  405e08:	mov	w1, #0x1                   	// #1
  405e0c:	str	w1, [x0]
  405e10:	ldr	x0, [sp, #1304]
  405e14:	sub	x0, x0, #0x4
  405e18:	ldr	w1, [x0]
  405e1c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405e20:	add	x0, x0, #0x384
  405e24:	str	w1, [x0]
  405e28:	b	406710 <ferror@plt+0x4380>
  405e2c:	ldr	x0, [sp, #1304]
  405e30:	sub	x0, x0, #0x4
  405e34:	ldr	w1, [x0]
  405e38:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405e3c:	add	x0, x0, #0x380
  405e40:	str	w1, [x0]
  405e44:	ldr	x0, [sp, #1304]
  405e48:	ldr	w1, [x0]
  405e4c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405e50:	add	x0, x0, #0x384
  405e54:	str	w1, [x0]
  405e58:	b	406710 <ferror@plt+0x4380>
  405e5c:	ldr	x0, [sp, #1304]
  405e60:	sub	x0, x0, #0x8
  405e64:	ldr	w1, [x0]
  405e68:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405e6c:	add	x0, x0, #0x3ac
  405e70:	str	w1, [x0]
  405e74:	ldr	x0, [sp, #1304]
  405e78:	ldr	w1, [x0]
  405e7c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405e80:	add	x0, x0, #0x3a0
  405e84:	str	w1, [x0]
  405e88:	b	406710 <ferror@plt+0x4380>
  405e8c:	ldr	x0, [sp, #1304]
  405e90:	sub	x0, x0, #0x10
  405e94:	ldr	w0, [x0]
  405e98:	cmp	w0, #0x3e7
  405e9c:	b.le	405ee8 <ferror@plt+0x3b58>
  405ea0:	ldr	x0, [sp, #1304]
  405ea4:	sub	x0, x0, #0x10
  405ea8:	ldr	w1, [x0]
  405eac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405eb0:	add	x0, x0, #0x3b4
  405eb4:	str	w1, [x0]
  405eb8:	ldr	x0, [sp, #1304]
  405ebc:	sub	x0, x0, #0x8
  405ec0:	ldr	w1, [x0]
  405ec4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405ec8:	add	x0, x0, #0x3ac
  405ecc:	str	w1, [x0]
  405ed0:	ldr	x0, [sp, #1304]
  405ed4:	ldr	w1, [x0]
  405ed8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405edc:	add	x0, x0, #0x3a0
  405ee0:	str	w1, [x0]
  405ee4:	b	406710 <ferror@plt+0x4380>
  405ee8:	ldr	x0, [sp, #1304]
  405eec:	sub	x0, x0, #0x10
  405ef0:	ldr	w1, [x0]
  405ef4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405ef8:	add	x0, x0, #0x3ac
  405efc:	str	w1, [x0]
  405f00:	ldr	x0, [sp, #1304]
  405f04:	sub	x0, x0, #0x8
  405f08:	ldr	w1, [x0]
  405f0c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405f10:	add	x0, x0, #0x3a0
  405f14:	str	w1, [x0]
  405f18:	ldr	x0, [sp, #1304]
  405f1c:	ldr	w1, [x0]
  405f20:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405f24:	add	x0, x0, #0x3b4
  405f28:	str	w1, [x0]
  405f2c:	b	406710 <ferror@plt+0x4380>
  405f30:	ldr	x0, [sp, #1304]
  405f34:	sub	x0, x0, #0x8
  405f38:	ldr	w1, [x0]
  405f3c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405f40:	add	x0, x0, #0x3b4
  405f44:	str	w1, [x0]
  405f48:	ldr	x0, [sp, #1304]
  405f4c:	sub	x0, x0, #0x4
  405f50:	ldr	w0, [x0]
  405f54:	neg	w1, w0
  405f58:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405f5c:	add	x0, x0, #0x3ac
  405f60:	str	w1, [x0]
  405f64:	ldr	x0, [sp, #1304]
  405f68:	ldr	w0, [x0]
  405f6c:	neg	w1, w0
  405f70:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405f74:	add	x0, x0, #0x3a0
  405f78:	str	w1, [x0]
  405f7c:	b	406710 <ferror@plt+0x4380>
  405f80:	ldr	x0, [sp, #1304]
  405f84:	sub	x0, x0, #0x8
  405f88:	ldr	w1, [x0]
  405f8c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405f90:	add	x0, x0, #0x3a0
  405f94:	str	w1, [x0]
  405f98:	ldr	x0, [sp, #1304]
  405f9c:	sub	x0, x0, #0x4
  405fa0:	ldr	w1, [x0]
  405fa4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405fa8:	add	x0, x0, #0x3ac
  405fac:	str	w1, [x0]
  405fb0:	ldr	x0, [sp, #1304]
  405fb4:	ldr	w0, [x0]
  405fb8:	neg	w1, w0
  405fbc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405fc0:	add	x0, x0, #0x3b4
  405fc4:	str	w1, [x0]
  405fc8:	b	406710 <ferror@plt+0x4380>
  405fcc:	ldr	x0, [sp, #1304]
  405fd0:	sub	x0, x0, #0x4
  405fd4:	ldr	w1, [x0]
  405fd8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405fdc:	add	x0, x0, #0x3ac
  405fe0:	str	w1, [x0]
  405fe4:	ldr	x0, [sp, #1304]
  405fe8:	ldr	w1, [x0]
  405fec:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  405ff0:	add	x0, x0, #0x3a0
  405ff4:	str	w1, [x0]
  405ff8:	b	406710 <ferror@plt+0x4380>
  405ffc:	ldr	x0, [sp, #1304]
  406000:	sub	x0, x0, #0xc
  406004:	ldr	w1, [x0]
  406008:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40600c:	add	x0, x0, #0x3ac
  406010:	str	w1, [x0]
  406014:	ldr	x0, [sp, #1304]
  406018:	sub	x0, x0, #0x8
  40601c:	ldr	w1, [x0]
  406020:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406024:	add	x0, x0, #0x3a0
  406028:	str	w1, [x0]
  40602c:	ldr	x0, [sp, #1304]
  406030:	ldr	w1, [x0]
  406034:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406038:	add	x0, x0, #0x3b4
  40603c:	str	w1, [x0]
  406040:	b	406710 <ferror@plt+0x4380>
  406044:	ldr	x0, [sp, #1304]
  406048:	ldr	w1, [x0]
  40604c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406050:	add	x0, x0, #0x3ac
  406054:	str	w1, [x0]
  406058:	ldr	x0, [sp, #1304]
  40605c:	sub	x0, x0, #0x4
  406060:	ldr	w1, [x0]
  406064:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406068:	add	x0, x0, #0x3a0
  40606c:	str	w1, [x0]
  406070:	b	406710 <ferror@plt+0x4380>
  406074:	ldr	x0, [sp, #1304]
  406078:	sub	x0, x0, #0x4
  40607c:	ldr	w1, [x0]
  406080:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406084:	add	x0, x0, #0x3ac
  406088:	str	w1, [x0]
  40608c:	ldr	x0, [sp, #1304]
  406090:	sub	x0, x0, #0x8
  406094:	ldr	w1, [x0]
  406098:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40609c:	add	x0, x0, #0x3a0
  4060a0:	str	w1, [x0]
  4060a4:	ldr	x0, [sp, #1304]
  4060a8:	ldr	w1, [x0]
  4060ac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4060b0:	add	x0, x0, #0x3b4
  4060b4:	str	w1, [x0]
  4060b8:	b	406710 <ferror@plt+0x4380>
  4060bc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4060c0:	add	x0, x0, #0x3cc
  4060c4:	ldr	w0, [x0]
  4060c8:	neg	w1, w0
  4060cc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4060d0:	add	x0, x0, #0x3cc
  4060d4:	str	w1, [x0]
  4060d8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4060dc:	add	x0, x0, #0x3c4
  4060e0:	ldr	w0, [x0]
  4060e4:	neg	w1, w0
  4060e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4060ec:	add	x0, x0, #0x3c4
  4060f0:	str	w1, [x0]
  4060f4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4060f8:	add	x0, x0, #0x3c0
  4060fc:	ldr	w0, [x0]
  406100:	neg	w1, w0
  406104:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406108:	add	x0, x0, #0x3c0
  40610c:	str	w1, [x0]
  406110:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406114:	add	x0, x0, #0x3bc
  406118:	ldr	w0, [x0]
  40611c:	neg	w1, w0
  406120:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406124:	add	x0, x0, #0x3bc
  406128:	str	w1, [x0]
  40612c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406130:	add	x0, x0, #0x3c8
  406134:	ldr	w0, [x0]
  406138:	neg	w1, w0
  40613c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406140:	add	x0, x0, #0x3c8
  406144:	str	w1, [x0]
  406148:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40614c:	add	x0, x0, #0x3d0
  406150:	ldr	w0, [x0]
  406154:	neg	w1, w0
  406158:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40615c:	add	x0, x0, #0x3d0
  406160:	str	w1, [x0]
  406164:	b	406710 <ferror@plt+0x4380>
  406168:	ldr	x0, [sp, #1304]
  40616c:	sub	x0, x0, #0x4
  406170:	ldr	w1, [x0]
  406174:	ldr	x0, [sp, #1304]
  406178:	ldr	w0, [x0]
  40617c:	mul	w1, w1, w0
  406180:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406184:	add	x0, x0, #0x3d0
  406188:	ldr	w0, [x0]
  40618c:	add	w1, w1, w0
  406190:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406194:	add	x0, x0, #0x3d0
  406198:	str	w1, [x0]
  40619c:	b	406710 <ferror@plt+0x4380>
  4061a0:	ldr	x0, [sp, #1304]
  4061a4:	sub	x0, x0, #0x4
  4061a8:	ldr	w1, [x0]
  4061ac:	ldr	x0, [sp, #1304]
  4061b0:	ldr	w0, [x0]
  4061b4:	mul	w1, w1, w0
  4061b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4061bc:	add	x0, x0, #0x3d0
  4061c0:	ldr	w0, [x0]
  4061c4:	add	w1, w1, w0
  4061c8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4061cc:	add	x0, x0, #0x3d0
  4061d0:	str	w1, [x0]
  4061d4:	b	406710 <ferror@plt+0x4380>
  4061d8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4061dc:	add	x0, x0, #0x3d0
  4061e0:	ldr	w0, [x0]
  4061e4:	add	w1, w0, #0x1
  4061e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4061ec:	add	x0, x0, #0x3d0
  4061f0:	str	w1, [x0]
  4061f4:	b	406710 <ferror@plt+0x4380>
  4061f8:	ldr	x0, [sp, #1304]
  4061fc:	sub	x0, x0, #0x4
  406200:	ldr	w1, [x0]
  406204:	ldr	x0, [sp, #1304]
  406208:	ldr	w0, [x0]
  40620c:	mul	w1, w1, w0
  406210:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406214:	add	x0, x0, #0x3c8
  406218:	ldr	w0, [x0]
  40621c:	add	w1, w1, w0
  406220:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406224:	add	x0, x0, #0x3c8
  406228:	str	w1, [x0]
  40622c:	b	406710 <ferror@plt+0x4380>
  406230:	ldr	x0, [sp, #1304]
  406234:	sub	x0, x0, #0x4
  406238:	ldr	w1, [x0]
  40623c:	ldr	x0, [sp, #1304]
  406240:	ldr	w0, [x0]
  406244:	mul	w1, w1, w0
  406248:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40624c:	add	x0, x0, #0x3c8
  406250:	ldr	w0, [x0]
  406254:	add	w1, w1, w0
  406258:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40625c:	add	x0, x0, #0x3c8
  406260:	str	w1, [x0]
  406264:	b	406710 <ferror@plt+0x4380>
  406268:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40626c:	add	x0, x0, #0x3c8
  406270:	ldr	w0, [x0]
  406274:	add	w1, w0, #0x1
  406278:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40627c:	add	x0, x0, #0x3c8
  406280:	str	w1, [x0]
  406284:	b	406710 <ferror@plt+0x4380>
  406288:	ldr	x0, [sp, #1304]
  40628c:	sub	x0, x0, #0x4
  406290:	ldr	w1, [x0]
  406294:	ldr	x0, [sp, #1304]
  406298:	ldr	w0, [x0]
  40629c:	mul	w1, w1, w0
  4062a0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4062a4:	add	x0, x0, #0x3bc
  4062a8:	ldr	w0, [x0]
  4062ac:	add	w1, w1, w0
  4062b0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4062b4:	add	x0, x0, #0x3bc
  4062b8:	str	w1, [x0]
  4062bc:	b	406710 <ferror@plt+0x4380>
  4062c0:	ldr	x0, [sp, #1304]
  4062c4:	sub	x0, x0, #0x4
  4062c8:	ldr	w1, [x0]
  4062cc:	ldr	x0, [sp, #1304]
  4062d0:	ldr	w0, [x0]
  4062d4:	mul	w1, w1, w0
  4062d8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4062dc:	add	x0, x0, #0x3bc
  4062e0:	ldr	w0, [x0]
  4062e4:	add	w1, w1, w0
  4062e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4062ec:	add	x0, x0, #0x3bc
  4062f0:	str	w1, [x0]
  4062f4:	b	406710 <ferror@plt+0x4380>
  4062f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4062fc:	add	x0, x0, #0x3bc
  406300:	ldr	w0, [x0]
  406304:	add	w1, w0, #0x1
  406308:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40630c:	add	x0, x0, #0x3bc
  406310:	str	w1, [x0]
  406314:	b	406710 <ferror@plt+0x4380>
  406318:	ldr	x0, [sp, #1304]
  40631c:	sub	x0, x0, #0x4
  406320:	ldr	w1, [x0]
  406324:	ldr	x0, [sp, #1304]
  406328:	ldr	w0, [x0]
  40632c:	mul	w1, w1, w0
  406330:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406334:	add	x0, x0, #0x3c0
  406338:	ldr	w0, [x0]
  40633c:	add	w1, w1, w0
  406340:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406344:	add	x0, x0, #0x3c0
  406348:	str	w1, [x0]
  40634c:	b	406710 <ferror@plt+0x4380>
  406350:	ldr	x0, [sp, #1304]
  406354:	sub	x0, x0, #0x4
  406358:	ldr	w1, [x0]
  40635c:	ldr	x0, [sp, #1304]
  406360:	ldr	w0, [x0]
  406364:	mul	w1, w1, w0
  406368:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40636c:	add	x0, x0, #0x3c0
  406370:	ldr	w0, [x0]
  406374:	add	w1, w1, w0
  406378:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40637c:	add	x0, x0, #0x3c0
  406380:	str	w1, [x0]
  406384:	b	406710 <ferror@plt+0x4380>
  406388:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40638c:	add	x0, x0, #0x3c0
  406390:	ldr	w0, [x0]
  406394:	add	w1, w0, #0x1
  406398:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40639c:	add	x0, x0, #0x3c0
  4063a0:	str	w1, [x0]
  4063a4:	b	406710 <ferror@plt+0x4380>
  4063a8:	ldr	x0, [sp, #1304]
  4063ac:	sub	x0, x0, #0x4
  4063b0:	ldr	w1, [x0]
  4063b4:	ldr	x0, [sp, #1304]
  4063b8:	ldr	w0, [x0]
  4063bc:	mul	w1, w1, w0
  4063c0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4063c4:	add	x0, x0, #0x3c4
  4063c8:	ldr	w0, [x0]
  4063cc:	add	w1, w1, w0
  4063d0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4063d4:	add	x0, x0, #0x3c4
  4063d8:	str	w1, [x0]
  4063dc:	b	406710 <ferror@plt+0x4380>
  4063e0:	ldr	x0, [sp, #1304]
  4063e4:	sub	x0, x0, #0x4
  4063e8:	ldr	w1, [x0]
  4063ec:	ldr	x0, [sp, #1304]
  4063f0:	ldr	w0, [x0]
  4063f4:	mul	w1, w1, w0
  4063f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4063fc:	add	x0, x0, #0x3c4
  406400:	ldr	w0, [x0]
  406404:	add	w1, w1, w0
  406408:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40640c:	add	x0, x0, #0x3c4
  406410:	str	w1, [x0]
  406414:	b	406710 <ferror@plt+0x4380>
  406418:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40641c:	add	x0, x0, #0x3c4
  406420:	ldr	w0, [x0]
  406424:	add	w1, w0, #0x1
  406428:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40642c:	add	x0, x0, #0x3c4
  406430:	str	w1, [x0]
  406434:	b	406710 <ferror@plt+0x4380>
  406438:	ldr	x0, [sp, #1304]
  40643c:	sub	x0, x0, #0x4
  406440:	ldr	w1, [x0]
  406444:	ldr	x0, [sp, #1304]
  406448:	ldr	w0, [x0]
  40644c:	mul	w1, w1, w0
  406450:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406454:	add	x0, x0, #0x3cc
  406458:	ldr	w0, [x0]
  40645c:	add	w1, w1, w0
  406460:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406464:	add	x0, x0, #0x3cc
  406468:	str	w1, [x0]
  40646c:	b	406710 <ferror@plt+0x4380>
  406470:	ldr	x0, [sp, #1304]
  406474:	sub	x0, x0, #0x4
  406478:	ldr	w1, [x0]
  40647c:	ldr	x0, [sp, #1304]
  406480:	ldr	w0, [x0]
  406484:	mul	w1, w1, w0
  406488:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40648c:	add	x0, x0, #0x3cc
  406490:	ldr	w0, [x0]
  406494:	add	w1, w1, w0
  406498:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40649c:	add	x0, x0, #0x3cc
  4064a0:	str	w1, [x0]
  4064a4:	b	406710 <ferror@plt+0x4380>
  4064a8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4064ac:	add	x0, x0, #0x3cc
  4064b0:	ldr	w0, [x0]
  4064b4:	add	w1, w0, #0x1
  4064b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4064bc:	add	x0, x0, #0x3cc
  4064c0:	str	w1, [x0]
  4064c4:	b	406710 <ferror@plt+0x4380>
  4064c8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4064cc:	add	x0, x0, #0x394
  4064d0:	ldr	w0, [x0]
  4064d4:	cmp	w0, #0x0
  4064d8:	b.eq	40651c <ferror@plt+0x418c>  // b.none
  4064dc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4064e0:	add	x0, x0, #0x388
  4064e4:	ldr	w0, [x0]
  4064e8:	cmp	w0, #0x0
  4064ec:	b.eq	40651c <ferror@plt+0x418c>  // b.none
  4064f0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4064f4:	add	x0, x0, #0x390
  4064f8:	ldr	w0, [x0]
  4064fc:	cmp	w0, #0x0
  406500:	b.ne	40651c <ferror@plt+0x418c>  // b.any
  406504:	ldr	x0, [sp, #1304]
  406508:	ldr	w1, [x0]
  40650c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406510:	add	x0, x0, #0x3b4
  406514:	str	w1, [x0]
  406518:	b	406710 <ferror@plt+0x4380>
  40651c:	ldr	x0, [sp, #1304]
  406520:	ldr	w1, [x0]
  406524:	mov	w0, #0x2710                	// #10000
  406528:	cmp	w1, w0
  40652c:	b.le	406614 <ferror@plt+0x4284>
  406530:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406534:	add	x0, x0, #0x388
  406538:	ldr	w0, [x0]
  40653c:	add	w1, w0, #0x1
  406540:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406544:	add	x0, x0, #0x388
  406548:	str	w1, [x0]
  40654c:	ldr	x0, [sp, #1304]
  406550:	ldr	w1, [x0]
  406554:	mov	w0, #0x851f                	// #34079
  406558:	movk	w0, #0x51eb, lsl #16
  40655c:	smull	x0, w1, w0
  406560:	lsr	x0, x0, #32
  406564:	asr	w2, w0, #5
  406568:	asr	w0, w1, #31
  40656c:	sub	w0, w2, w0
  406570:	mov	w2, #0x64                  	// #100
  406574:	mul	w0, w0, w2
  406578:	sub	w0, w1, w0
  40657c:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406580:	add	x1, x1, #0x3a0
  406584:	str	w0, [x1]
  406588:	ldr	x0, [sp, #1304]
  40658c:	ldr	w0, [x0]
  406590:	mov	w1, #0x851f                	// #34079
  406594:	movk	w1, #0x51eb, lsl #16
  406598:	smull	x1, w0, w1
  40659c:	lsr	x1, x1, #32
  4065a0:	asr	w1, w1, #5
  4065a4:	asr	w0, w0, #31
  4065a8:	sub	w1, w1, w0
  4065ac:	mov	w0, #0x851f                	// #34079
  4065b0:	movk	w0, #0x51eb, lsl #16
  4065b4:	smull	x0, w1, w0
  4065b8:	lsr	x0, x0, #32
  4065bc:	asr	w2, w0, #5
  4065c0:	asr	w0, w1, #31
  4065c4:	sub	w0, w2, w0
  4065c8:	mov	w2, #0x64                  	// #100
  4065cc:	mul	w0, w0, w2
  4065d0:	sub	w0, w1, w0
  4065d4:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4065d8:	add	x1, x1, #0x3ac
  4065dc:	str	w0, [x1]
  4065e0:	ldr	x0, [sp, #1304]
  4065e4:	ldr	w0, [x0]
  4065e8:	mov	w1, #0x8bad                	// #35757
  4065ec:	movk	w1, #0x68db, lsl #16
  4065f0:	smull	x1, w0, w1
  4065f4:	lsr	x1, x1, #32
  4065f8:	asr	w1, w1, #12
  4065fc:	asr	w0, w0, #31
  406600:	sub	w1, w1, w0
  406604:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406608:	add	x0, x0, #0x3b4
  40660c:	str	w1, [x0]
  406610:	b	406710 <ferror@plt+0x4380>
  406614:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406618:	add	x0, x0, #0x394
  40661c:	ldr	w0, [x0]
  406620:	add	w1, w0, #0x1
  406624:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406628:	add	x0, x0, #0x394
  40662c:	str	w1, [x0]
  406630:	ldr	x0, [sp, #1304]
  406634:	ldr	w0, [x0]
  406638:	cmp	w0, #0x63
  40663c:	b.gt	406664 <ferror@plt+0x42d4>
  406640:	ldr	x0, [sp, #1304]
  406644:	ldr	w1, [x0]
  406648:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40664c:	add	x0, x0, #0x3a4
  406650:	str	w1, [x0]
  406654:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406658:	add	x0, x0, #0x3a8
  40665c:	str	wzr, [x0]
  406660:	b	4066d0 <ferror@plt+0x4340>
  406664:	ldr	x0, [sp, #1304]
  406668:	ldr	w0, [x0]
  40666c:	mov	w1, #0x851f                	// #34079
  406670:	movk	w1, #0x51eb, lsl #16
  406674:	smull	x1, w0, w1
  406678:	lsr	x1, x1, #32
  40667c:	asr	w1, w1, #5
  406680:	asr	w0, w0, #31
  406684:	sub	w1, w1, w0
  406688:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40668c:	add	x0, x0, #0x3a4
  406690:	str	w1, [x0]
  406694:	ldr	x0, [sp, #1304]
  406698:	ldr	w1, [x0]
  40669c:	mov	w0, #0x851f                	// #34079
  4066a0:	movk	w0, #0x51eb, lsl #16
  4066a4:	smull	x0, w1, w0
  4066a8:	lsr	x0, x0, #32
  4066ac:	asr	w2, w0, #5
  4066b0:	asr	w0, w1, #31
  4066b4:	sub	w0, w2, w0
  4066b8:	mov	w2, #0x64                  	// #100
  4066bc:	mul	w0, w0, w2
  4066c0:	sub	w0, w1, w0
  4066c4:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4066c8:	add	x1, x1, #0x3a8
  4066cc:	str	w0, [x1]
  4066d0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4066d4:	add	x0, x0, #0x3b0
  4066d8:	str	wzr, [x0]
  4066dc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4066e0:	add	x0, x0, #0x3b8
  4066e4:	mov	w1, #0x2                   	// #2
  4066e8:	str	w1, [x0]
  4066ec:	b	406710 <ferror@plt+0x4380>
  4066f0:	mov	w0, #0x2                   	// #2
  4066f4:	str	w0, [sp, #24]
  4066f8:	b	406710 <ferror@plt+0x4380>
  4066fc:	ldr	x0, [sp, #1304]
  406700:	ldr	w0, [x0]
  406704:	str	w0, [sp, #24]
  406708:	b	406710 <ferror@plt+0x4380>
  40670c:	nop
  406710:	ldrsw	x0, [sp, #1280]
  406714:	lsl	x0, x0, #2
  406718:	neg	x0, x0
  40671c:	ldr	x1, [sp, #1304]
  406720:	add	x0, x1, x0
  406724:	str	x0, [sp, #1304]
  406728:	ldrsw	x0, [sp, #1280]
  40672c:	lsl	x0, x0, #1
  406730:	neg	x0, x0
  406734:	ldr	x1, [sp, #1320]
  406738:	add	x0, x1, x0
  40673c:	str	x0, [sp, #1320]
  406740:	str	wzr, [sp, #1280]
  406744:	ldr	x0, [sp, #1304]
  406748:	add	x0, x0, #0x4
  40674c:	str	x0, [sp, #1304]
  406750:	ldr	x0, [sp, #1304]
  406754:	ldr	w1, [sp, #24]
  406758:	str	w1, [x0]
  40675c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406760:	add	x1, x0, #0x408
  406764:	ldrsw	x0, [sp, #1292]
  406768:	ldrb	w0, [x1, x0]
  40676c:	sub	w0, w0, #0x16
  406770:	str	w0, [sp, #1236]
  406774:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406778:	add	x1, x0, #0x338
  40677c:	ldrsw	x0, [sp, #1236]
  406780:	ldrsb	w0, [x1, x0]
  406784:	mov	w1, w0
  406788:	ldr	x0, [sp, #1320]
  40678c:	ldrsh	w0, [x0]
  406790:	add	w0, w1, w0
  406794:	str	w0, [sp, #1232]
  406798:	ldr	w0, [sp, #1232]
  40679c:	cmp	w0, #0x0
  4067a0:	b.lt	4067e8 <ferror@plt+0x4458>  // b.tstop
  4067a4:	ldr	w0, [sp, #1232]
  4067a8:	cmp	w0, #0x32
  4067ac:	b.gt	4067e8 <ferror@plt+0x4458>
  4067b0:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4067b4:	add	x1, x0, #0x390
  4067b8:	ldrsw	x0, [sp, #1232]
  4067bc:	ldrb	w0, [x1, x0]
  4067c0:	mov	w1, w0
  4067c4:	ldr	x0, [sp, #1320]
  4067c8:	ldrsh	w0, [x0]
  4067cc:	cmp	w1, w0
  4067d0:	b.ne	4067e8 <ferror@plt+0x4458>  // b.any
  4067d4:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4067d8:	add	x1, x0, #0x358
  4067dc:	ldrsw	x0, [sp, #1232]
  4067e0:	ldrb	w0, [x1, x0]
  4067e4:	b	4067f8 <ferror@plt+0x4468>
  4067e8:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4067ec:	add	x1, x0, #0x348
  4067f0:	ldrsw	x0, [sp, #1236]
  4067f4:	ldrsb	w0, [x1, x0]
  4067f8:	str	w0, [sp, #1340]
  4067fc:	b	405548 <ferror@plt+0x31b8>
  406800:	nop
  406804:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406808:	add	x0, x0, #0x830
  40680c:	ldr	w0, [x0]
  406810:	cmn	w0, #0x2
  406814:	b.eq	406854 <ferror@plt+0x44c4>  // b.none
  406818:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40681c:	add	x0, x0, #0x830
  406820:	ldr	w0, [x0]
  406824:	cmp	w0, #0x111
  406828:	b.hi	40684c <ferror@plt+0x44bc>  // b.pmore
  40682c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406830:	add	x0, x0, #0x830
  406834:	ldr	w2, [x0]
  406838:	adrp	x0, 40d000 <ferror@plt+0xac70>
  40683c:	add	x1, x0, #0x1a0
  406840:	sxtw	x0, w2
  406844:	ldrb	w0, [x1, x0]
  406848:	b	406858 <ferror@plt+0x44c8>
  40684c:	mov	w0, #0x2                   	// #2
  406850:	b	406858 <ferror@plt+0x44c8>
  406854:	mov	w0, #0xfffffffe            	// #-2
  406858:	str	w0, [sp, #1284]
  40685c:	ldr	w0, [sp, #1336]
  406860:	cmp	w0, #0x0
  406864:	b.ne	406890 <ferror@plt+0x4500>  // b.any
  406868:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40686c:	add	x0, x0, #0x83c
  406870:	ldr	w0, [x0]
  406874:	add	w1, w0, #0x1
  406878:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40687c:	add	x0, x0, #0x83c
  406880:	str	w1, [x0]
  406884:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406888:	add	x0, x0, #0x488
  40688c:	bl	406b64 <ferror@plt+0x47d4>
  406890:	ldr	w0, [sp, #1336]
  406894:	cmp	w0, #0x3
  406898:	b.ne	4068f0 <ferror@plt+0x4560>  // b.any
  40689c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4068a0:	add	x0, x0, #0x830
  4068a4:	ldr	w0, [x0]
  4068a8:	cmp	w0, #0x0
  4068ac:	b.gt	4068c8 <ferror@plt+0x4538>
  4068b0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4068b4:	add	x0, x0, #0x830
  4068b8:	ldr	w0, [x0]
  4068bc:	cmp	w0, #0x0
  4068c0:	b.ne	4068f0 <ferror@plt+0x4560>  // b.any
  4068c4:	b	406a1c <ferror@plt+0x468c>
  4068c8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4068cc:	add	x2, x0, #0x838
  4068d0:	ldr	w1, [sp, #1284]
  4068d4:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4068d8:	add	x0, x0, #0x498
  4068dc:	bl	4054b0 <ferror@plt+0x3120>
  4068e0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4068e4:	add	x0, x0, #0x830
  4068e8:	mov	w1, #0xfffffffe            	// #-2
  4068ec:	str	w1, [x0]
  4068f0:	nop
  4068f4:	mov	w0, #0x3                   	// #3
  4068f8:	str	w0, [sp, #1336]
  4068fc:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406900:	add	x1, x0, #0x2b8
  406904:	ldrsw	x0, [sp, #1340]
  406908:	ldrsb	w0, [x1, x0]
  40690c:	str	w0, [sp, #1292]
  406910:	ldr	w0, [sp, #1292]
  406914:	cmn	w0, #0x14
  406918:	b.eq	406978 <ferror@plt+0x45e8>  // b.none
  40691c:	ldr	w0, [sp, #1292]
  406920:	add	w0, w0, #0x1
  406924:	str	w0, [sp, #1292]
  406928:	ldr	w0, [sp, #1292]
  40692c:	cmp	w0, #0x0
  406930:	b.lt	406978 <ferror@plt+0x45e8>  // b.tstop
  406934:	ldr	w0, [sp, #1292]
  406938:	cmp	w0, #0x32
  40693c:	b.gt	406978 <ferror@plt+0x45e8>
  406940:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406944:	add	x1, x0, #0x390
  406948:	ldrsw	x0, [sp, #1292]
  40694c:	ldrb	w0, [x1, x0]
  406950:	cmp	w0, #0x1
  406954:	b.ne	406978 <ferror@plt+0x45e8>  // b.any
  406958:	adrp	x0, 40d000 <ferror@plt+0xac70>
  40695c:	add	x1, x0, #0x358
  406960:	ldrsw	x0, [sp, #1292]
  406964:	ldrb	w0, [x1, x0]
  406968:	str	w0, [sp, #1292]
  40696c:	ldr	w0, [sp, #1292]
  406970:	cmp	w0, #0x0
  406974:	b.gt	4069d4 <ferror@plt+0x4644>
  406978:	ldr	x1, [sp, #1320]
  40697c:	ldr	x0, [sp, #1328]
  406980:	cmp	x1, x0
  406984:	b.eq	406a18 <ferror@plt+0x4688>  // b.none
  406988:	adrp	x0, 40d000 <ferror@plt+0xac70>
  40698c:	add	x1, x0, #0x3c8
  406990:	ldrsw	x0, [sp, #1340]
  406994:	ldrb	w0, [x1, x0]
  406998:	ldr	x2, [sp, #1304]
  40699c:	mov	w1, w0
  4069a0:	adrp	x0, 40d000 <ferror@plt+0xac70>
  4069a4:	add	x0, x0, #0x4b0
  4069a8:	bl	4054b0 <ferror@plt+0x3120>
  4069ac:	ldr	x0, [sp, #1304]
  4069b0:	sub	x0, x0, #0x4
  4069b4:	str	x0, [sp, #1304]
  4069b8:	ldr	x0, [sp, #1320]
  4069bc:	sub	x0, x0, #0x2
  4069c0:	str	x0, [sp, #1320]
  4069c4:	ldr	x0, [sp, #1320]
  4069c8:	ldrsh	w0, [x0]
  4069cc:	str	w0, [sp, #1340]
  4069d0:	b	4068fc <ferror@plt+0x456c>
  4069d4:	nop
  4069d8:	ldr	x0, [sp, #1304]
  4069dc:	add	x0, x0, #0x4
  4069e0:	str	x0, [sp, #1304]
  4069e4:	ldr	x0, [sp, #1304]
  4069e8:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4069ec:	add	x1, x1, #0x838
  4069f0:	ldr	w1, [x1]
  4069f4:	str	w1, [x0]
  4069f8:	ldr	w0, [sp, #1292]
  4069fc:	str	w0, [sp, #1340]
  406a00:	b	405548 <ferror@plt+0x31b8>
  406a04:	nop
  406a08:	str	wzr, [sp, #1288]
  406a0c:	b	406a48 <ferror@plt+0x46b8>
  406a10:	nop
  406a14:	b	406a1c <ferror@plt+0x468c>
  406a18:	nop
  406a1c:	mov	w0, #0x1                   	// #1
  406a20:	str	w0, [sp, #1288]
  406a24:	b	406a48 <ferror@plt+0x46b8>
  406a28:	nop
  406a2c:	b	406a34 <ferror@plt+0x46a4>
  406a30:	nop
  406a34:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406a38:	add	x0, x0, #0x4c0
  406a3c:	bl	406b64 <ferror@plt+0x47d4>
  406a40:	mov	w0, #0x2                   	// #2
  406a44:	str	w0, [sp, #1288]
  406a48:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406a4c:	add	x0, x0, #0x830
  406a50:	ldr	w0, [x0]
  406a54:	cmn	w0, #0x2
  406a58:	b.eq	406ab0 <ferror@plt+0x4720>  // b.none
  406a5c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406a60:	add	x0, x0, #0x830
  406a64:	ldr	w0, [x0]
  406a68:	cmp	w0, #0x111
  406a6c:	b.hi	406a90 <ferror@plt+0x4700>  // b.pmore
  406a70:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406a74:	add	x0, x0, #0x830
  406a78:	ldr	w2, [x0]
  406a7c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406a80:	add	x1, x0, #0x1a0
  406a84:	sxtw	x0, w2
  406a88:	ldrb	w0, [x1, x0]
  406a8c:	b	406a94 <ferror@plt+0x4704>
  406a90:	mov	w0, #0x2                   	// #2
  406a94:	str	w0, [sp, #1284]
  406a98:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406a9c:	add	x2, x0, #0x838
  406aa0:	ldr	w1, [sp, #1284]
  406aa4:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406aa8:	add	x0, x0, #0x4d8
  406aac:	bl	4054b0 <ferror@plt+0x3120>
  406ab0:	ldrsw	x0, [sp, #1280]
  406ab4:	lsl	x0, x0, #2
  406ab8:	neg	x0, x0
  406abc:	ldr	x1, [sp, #1304]
  406ac0:	add	x0, x1, x0
  406ac4:	str	x0, [sp, #1304]
  406ac8:	ldrsw	x0, [sp, #1280]
  406acc:	lsl	x0, x0, #1
  406ad0:	neg	x0, x0
  406ad4:	ldr	x1, [sp, #1320]
  406ad8:	add	x0, x1, x0
  406adc:	str	x0, [sp, #1320]
  406ae0:	b	406b2c <ferror@plt+0x479c>
  406ae4:	ldr	x0, [sp, #1320]
  406ae8:	ldrsh	w0, [x0]
  406aec:	mov	w2, w0
  406af0:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406af4:	add	x1, x0, #0x3c8
  406af8:	sxtw	x0, w2
  406afc:	ldrb	w0, [x1, x0]
  406b00:	ldr	x2, [sp, #1304]
  406b04:	mov	w1, w0
  406b08:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406b0c:	add	x0, x0, #0x4f8
  406b10:	bl	4054b0 <ferror@plt+0x3120>
  406b14:	ldr	x0, [sp, #1304]
  406b18:	sub	x0, x0, #0x4
  406b1c:	str	x0, [sp, #1304]
  406b20:	ldr	x0, [sp, #1320]
  406b24:	sub	x0, x0, #0x2
  406b28:	str	x0, [sp, #1320]
  406b2c:	ldr	x1, [sp, #1320]
  406b30:	ldr	x0, [sp, #1328]
  406b34:	cmp	x1, x0
  406b38:	b.ne	406ae4 <ferror@plt+0x4754>  // b.any
  406b3c:	add	x0, sp, #0x340
  406b40:	ldr	x1, [sp, #1328]
  406b44:	cmp	x1, x0
  406b48:	b.eq	406b54 <ferror@plt+0x47c4>  // b.none
  406b4c:	ldr	x0, [sp, #1328]
  406b50:	bl	402180 <free@plt>
  406b54:	ldr	w0, [sp, #1288]
  406b58:	ldp	x29, x30, [sp]
  406b5c:	add	sp, sp, #0x540
  406b60:	ret
  406b64:	sub	sp, sp, #0x10
  406b68:	str	x0, [sp, #8]
  406b6c:	mov	w0, #0x0                   	// #0
  406b70:	add	sp, sp, #0x10
  406b74:	ret
  406b78:	stp	x29, x30, [sp, #-32]!
  406b7c:	mov	x29, sp
  406b80:	str	w0, [sp, #28]
  406b84:	str	w1, [sp, #24]
  406b88:	ldr	w0, [sp, #24]
  406b8c:	cmp	w0, #0x2
  406b90:	b.eq	406bbc <ferror@plt+0x482c>  // b.none
  406b94:	ldr	w0, [sp, #24]
  406b98:	cmp	w0, #0x2
  406b9c:	b.hi	406c58 <ferror@plt+0x48c8>  // b.pmore
  406ba0:	ldr	w0, [sp, #24]
  406ba4:	cmp	w0, #0x0
  406ba8:	b.eq	406be4 <ferror@plt+0x4854>  // b.none
  406bac:	ldr	w0, [sp, #24]
  406bb0:	cmp	w0, #0x1
  406bb4:	b.eq	406c1c <ferror@plt+0x488c>  // b.none
  406bb8:	b	406c58 <ferror@plt+0x48c8>
  406bbc:	ldr	w0, [sp, #28]
  406bc0:	cmp	w0, #0x0
  406bc4:	b.lt	406bd4 <ferror@plt+0x4844>  // b.tstop
  406bc8:	ldr	w0, [sp, #28]
  406bcc:	cmp	w0, #0x17
  406bd0:	b.le	406bdc <ferror@plt+0x484c>
  406bd4:	mov	w0, #0xffffffff            	// #-1
  406bd8:	b	406c5c <ferror@plt+0x48cc>
  406bdc:	ldr	w0, [sp, #28]
  406be0:	b	406c5c <ferror@plt+0x48cc>
  406be4:	ldr	w0, [sp, #28]
  406be8:	cmp	w0, #0x0
  406bec:	b.le	406bfc <ferror@plt+0x486c>
  406bf0:	ldr	w0, [sp, #28]
  406bf4:	cmp	w0, #0xc
  406bf8:	b.le	406c04 <ferror@plt+0x4874>
  406bfc:	mov	w0, #0xffffffff            	// #-1
  406c00:	b	406c5c <ferror@plt+0x48cc>
  406c04:	ldr	w0, [sp, #28]
  406c08:	cmp	w0, #0xc
  406c0c:	b.ne	406c14 <ferror@plt+0x4884>  // b.any
  406c10:	str	wzr, [sp, #28]
  406c14:	ldr	w0, [sp, #28]
  406c18:	b	406c5c <ferror@plt+0x48cc>
  406c1c:	ldr	w0, [sp, #28]
  406c20:	cmp	w0, #0x0
  406c24:	b.le	406c34 <ferror@plt+0x48a4>
  406c28:	ldr	w0, [sp, #28]
  406c2c:	cmp	w0, #0xc
  406c30:	b.le	406c3c <ferror@plt+0x48ac>
  406c34:	mov	w0, #0xffffffff            	// #-1
  406c38:	b	406c5c <ferror@plt+0x48cc>
  406c3c:	ldr	w0, [sp, #28]
  406c40:	cmp	w0, #0xc
  406c44:	b.ne	406c4c <ferror@plt+0x48bc>  // b.any
  406c48:	str	wzr, [sp, #28]
  406c4c:	ldr	w0, [sp, #28]
  406c50:	add	w0, w0, #0xc
  406c54:	b	406c5c <ferror@plt+0x48cc>
  406c58:	bl	4020c0 <abort@plt>
  406c5c:	ldp	x29, x30, [sp], #32
  406c60:	ret
  406c64:	sub	sp, sp, #0x10
  406c68:	str	w0, [sp, #12]
  406c6c:	ldr	w0, [sp, #12]
  406c70:	cmp	w0, #0x0
  406c74:	b.ge	406c84 <ferror@plt+0x48f4>  // b.tcont
  406c78:	ldr	w0, [sp, #12]
  406c7c:	neg	w0, w0
  406c80:	str	w0, [sp, #12]
  406c84:	ldr	w0, [sp, #12]
  406c88:	cmp	w0, #0x44
  406c8c:	b.gt	406ca0 <ferror@plt+0x4910>
  406c90:	ldr	w0, [sp, #12]
  406c94:	add	w0, w0, #0x7d0
  406c98:	str	w0, [sp, #12]
  406c9c:	b	406cb8 <ferror@plt+0x4928>
  406ca0:	ldr	w0, [sp, #12]
  406ca4:	cmp	w0, #0x63
  406ca8:	b.gt	406cb8 <ferror@plt+0x4928>
  406cac:	ldr	w0, [sp, #12]
  406cb0:	add	w0, w0, #0x76c
  406cb4:	str	w0, [sp, #12]
  406cb8:	ldr	w0, [sp, #12]
  406cbc:	add	sp, sp, #0x10
  406cc0:	ret
  406cc4:	stp	x29, x30, [sp, #-64]!
  406cc8:	mov	x29, sp
  406ccc:	stp	x19, x20, [sp, #16]
  406cd0:	str	x0, [sp, #40]
  406cd4:	ldr	x19, [sp, #40]
  406cd8:	b	406d18 <ferror@plt+0x4988>
  406cdc:	bl	402140 <__ctype_b_loc@plt>
  406ce0:	ldr	x1, [x0]
  406ce4:	ldrb	w0, [x19]
  406ce8:	and	x0, x0, #0xff
  406cec:	lsl	x0, x0, #1
  406cf0:	add	x0, x1, x0
  406cf4:	ldrh	w0, [x0]
  406cf8:	and	w0, w0, #0x100
  406cfc:	cmp	w0, #0x0
  406d00:	b.eq	406d14 <ferror@plt+0x4984>  // b.none
  406d04:	ldrb	w0, [x19]
  406d08:	bl	402300 <tolower@plt>
  406d0c:	and	w0, w0, #0xff
  406d10:	strb	w0, [x19]
  406d14:	add	x19, x19, #0x1
  406d18:	ldrb	w0, [x19]
  406d1c:	cmp	w0, #0x0
  406d20:	b.ne	406cdc <ferror@plt+0x494c>  // b.any
  406d24:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  406d28:	add	x1, x0, #0x278
  406d2c:	ldr	x0, [sp, #40]
  406d30:	bl	402130 <strcmp@plt>
  406d34:	cmp	w0, #0x0
  406d38:	b.eq	406d54 <ferror@plt+0x49c4>  // b.none
  406d3c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  406d40:	add	x1, x0, #0x280
  406d44:	ldr	x0, [sp, #40]
  406d48:	bl	402130 <strcmp@plt>
  406d4c:	cmp	w0, #0x0
  406d50:	b.ne	406d68 <ferror@plt+0x49d8>  // b.any
  406d54:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406d58:	add	x0, x0, #0x838
  406d5c:	str	wzr, [x0]
  406d60:	mov	w0, #0x109                 	// #265
  406d64:	b	40716c <ferror@plt+0x4ddc>
  406d68:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  406d6c:	add	x1, x0, #0x288
  406d70:	ldr	x0, [sp, #40]
  406d74:	bl	402130 <strcmp@plt>
  406d78:	cmp	w0, #0x0
  406d7c:	b.eq	406d98 <ferror@plt+0x4a08>  // b.none
  406d80:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  406d84:	add	x1, x0, #0x290
  406d88:	ldr	x0, [sp, #40]
  406d8c:	bl	402130 <strcmp@plt>
  406d90:	cmp	w0, #0x0
  406d94:	b.ne	406db0 <ferror@plt+0x4a20>  // b.any
  406d98:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406d9c:	add	x0, x0, #0x838
  406da0:	mov	w1, #0x1                   	// #1
  406da4:	str	w1, [x0]
  406da8:	mov	w0, #0x109                 	// #265
  406dac:	b	40716c <ferror@plt+0x4ddc>
  406db0:	ldr	x0, [sp, #40]
  406db4:	bl	401dc0 <strlen@plt>
  406db8:	cmp	x0, #0x3
  406dbc:	b.ne	406dcc <ferror@plt+0x4a3c>  // b.any
  406dc0:	mov	w0, #0x1                   	// #1
  406dc4:	strb	w0, [sp, #59]
  406dc8:	b	406e0c <ferror@plt+0x4a7c>
  406dcc:	ldr	x0, [sp, #40]
  406dd0:	bl	401dc0 <strlen@plt>
  406dd4:	cmp	x0, #0x4
  406dd8:	b.ne	406e08 <ferror@plt+0x4a78>  // b.any
  406ddc:	ldr	x0, [sp, #40]
  406de0:	add	x0, x0, #0x3
  406de4:	ldrb	w0, [x0]
  406de8:	cmp	w0, #0x2e
  406dec:	b.ne	406e08 <ferror@plt+0x4a78>  // b.any
  406df0:	mov	w0, #0x1                   	// #1
  406df4:	strb	w0, [sp, #59]
  406df8:	ldr	x0, [sp, #40]
  406dfc:	add	x0, x0, #0x3
  406e00:	strb	wzr, [x0]
  406e04:	b	406e0c <ferror@plt+0x4a7c>
  406e08:	strb	wzr, [sp, #59]
  406e0c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406e10:	add	x19, x0, #0x6c8
  406e14:	b	406e8c <ferror@plt+0x4afc>
  406e18:	ldrb	w0, [sp, #59]
  406e1c:	cmp	w0, #0x0
  406e20:	b.eq	406e58 <ferror@plt+0x4ac8>  // b.none
  406e24:	ldr	x0, [x19]
  406e28:	mov	x2, #0x3                   	// #3
  406e2c:	mov	x1, x0
  406e30:	ldr	x0, [sp, #40]
  406e34:	bl	401f70 <strncmp@plt>
  406e38:	cmp	w0, #0x0
  406e3c:	b.ne	406e88 <ferror@plt+0x4af8>  // b.any
  406e40:	ldr	w1, [x19, #12]
  406e44:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406e48:	add	x0, x0, #0x838
  406e4c:	str	w1, [x0]
  406e50:	ldr	w0, [x19, #8]
  406e54:	b	40716c <ferror@plt+0x4ddc>
  406e58:	ldr	x0, [x19]
  406e5c:	mov	x1, x0
  406e60:	ldr	x0, [sp, #40]
  406e64:	bl	402130 <strcmp@plt>
  406e68:	cmp	w0, #0x0
  406e6c:	b.ne	406e88 <ferror@plt+0x4af8>  // b.any
  406e70:	ldr	w1, [x19, #12]
  406e74:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406e78:	add	x0, x0, #0x838
  406e7c:	str	w1, [x0]
  406e80:	ldr	w0, [x19, #8]
  406e84:	b	40716c <ferror@plt+0x4ddc>
  406e88:	add	x19, x19, #0x10
  406e8c:	ldr	x0, [x19]
  406e90:	cmp	x0, #0x0
  406e94:	b.ne	406e18 <ferror@plt+0x4a88>  // b.any
  406e98:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406e9c:	add	x19, x0, #0xce0
  406ea0:	b	406ed8 <ferror@plt+0x4b48>
  406ea4:	ldr	x0, [x19]
  406ea8:	mov	x1, x0
  406eac:	ldr	x0, [sp, #40]
  406eb0:	bl	402130 <strcmp@plt>
  406eb4:	cmp	w0, #0x0
  406eb8:	b.ne	406ed4 <ferror@plt+0x4b44>  // b.any
  406ebc:	ldr	w1, [x19, #12]
  406ec0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406ec4:	add	x0, x0, #0x838
  406ec8:	str	w1, [x0]
  406ecc:	ldr	w0, [x19, #8]
  406ed0:	b	40716c <ferror@plt+0x4ddc>
  406ed4:	add	x19, x19, #0x10
  406ed8:	ldr	x0, [x19]
  406edc:	cmp	x0, #0x0
  406ee0:	b.ne	406ea4 <ferror@plt+0x4b14>  // b.any
  406ee4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  406ee8:	add	x1, x0, #0x298
  406eec:	ldr	x0, [sp, #40]
  406ef0:	bl	402130 <strcmp@plt>
  406ef4:	cmp	w0, #0x0
  406ef8:	b.ne	406f04 <ferror@plt+0x4b74>  // b.any
  406efc:	mov	w0, #0x106                 	// #262
  406f00:	b	40716c <ferror@plt+0x4ddc>
  406f04:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406f08:	add	x19, x0, #0x8b0
  406f0c:	b	406f44 <ferror@plt+0x4bb4>
  406f10:	ldr	x0, [x19]
  406f14:	mov	x1, x0
  406f18:	ldr	x0, [sp, #40]
  406f1c:	bl	402130 <strcmp@plt>
  406f20:	cmp	w0, #0x0
  406f24:	b.ne	406f40 <ferror@plt+0x4bb0>  // b.any
  406f28:	ldr	w1, [x19, #12]
  406f2c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406f30:	add	x0, x0, #0x838
  406f34:	str	w1, [x0]
  406f38:	ldr	w0, [x19, #8]
  406f3c:	b	40716c <ferror@plt+0x4ddc>
  406f40:	add	x19, x19, #0x10
  406f44:	ldr	x0, [x19]
  406f48:	cmp	x0, #0x0
  406f4c:	b.ne	406f10 <ferror@plt+0x4b80>  // b.any
  406f50:	ldr	x0, [sp, #40]
  406f54:	bl	401dc0 <strlen@plt>
  406f58:	sub	w0, w0, #0x1
  406f5c:	str	w0, [sp, #60]
  406f60:	ldrsw	x0, [sp, #60]
  406f64:	ldr	x1, [sp, #40]
  406f68:	add	x0, x1, x0
  406f6c:	ldrb	w0, [x0]
  406f70:	cmp	w0, #0x73
  406f74:	b.ne	406fe8 <ferror@plt+0x4c58>  // b.any
  406f78:	ldrsw	x0, [sp, #60]
  406f7c:	ldr	x1, [sp, #40]
  406f80:	add	x0, x1, x0
  406f84:	strb	wzr, [x0]
  406f88:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406f8c:	add	x19, x0, #0x8b0
  406f90:	b	406fc8 <ferror@plt+0x4c38>
  406f94:	ldr	x0, [x19]
  406f98:	mov	x1, x0
  406f9c:	ldr	x0, [sp, #40]
  406fa0:	bl	402130 <strcmp@plt>
  406fa4:	cmp	w0, #0x0
  406fa8:	b.ne	406fc4 <ferror@plt+0x4c34>  // b.any
  406fac:	ldr	w1, [x19, #12]
  406fb0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  406fb4:	add	x0, x0, #0x838
  406fb8:	str	w1, [x0]
  406fbc:	ldr	w0, [x19, #8]
  406fc0:	b	40716c <ferror@plt+0x4ddc>
  406fc4:	add	x19, x19, #0x10
  406fc8:	ldr	x0, [x19]
  406fcc:	cmp	x0, #0x0
  406fd0:	b.ne	406f94 <ferror@plt+0x4c04>  // b.any
  406fd4:	ldrsw	x0, [sp, #60]
  406fd8:	ldr	x1, [sp, #40]
  406fdc:	add	x0, x1, x0
  406fe0:	mov	w1, #0x73                  	// #115
  406fe4:	strb	w1, [x0]
  406fe8:	adrp	x0, 40d000 <ferror@plt+0xac70>
  406fec:	add	x19, x0, #0xa10
  406ff0:	b	407028 <ferror@plt+0x4c98>
  406ff4:	ldr	x0, [x19]
  406ff8:	mov	x1, x0
  406ffc:	ldr	x0, [sp, #40]
  407000:	bl	402130 <strcmp@plt>
  407004:	cmp	w0, #0x0
  407008:	b.ne	407024 <ferror@plt+0x4c94>  // b.any
  40700c:	ldr	w1, [x19, #12]
  407010:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407014:	add	x0, x0, #0x838
  407018:	str	w1, [x0]
  40701c:	ldr	w0, [x19, #8]
  407020:	b	40716c <ferror@plt+0x4ddc>
  407024:	add	x19, x19, #0x10
  407028:	ldr	x0, [x19]
  40702c:	cmp	x0, #0x0
  407030:	b.ne	406ff4 <ferror@plt+0x4c64>  // b.any
  407034:	ldr	x0, [sp, #40]
  407038:	add	x0, x0, #0x1
  40703c:	ldrb	w0, [x0]
  407040:	cmp	w0, #0x0
  407044:	b.ne	4070c0 <ferror@plt+0x4d30>  // b.any
  407048:	bl	402140 <__ctype_b_loc@plt>
  40704c:	ldr	x1, [x0]
  407050:	ldr	x0, [sp, #40]
  407054:	ldrb	w0, [x0]
  407058:	and	x0, x0, #0xff
  40705c:	lsl	x0, x0, #1
  407060:	add	x0, x1, x0
  407064:	ldrh	w0, [x0]
  407068:	and	w0, w0, #0x400
  40706c:	cmp	w0, #0x0
  407070:	b.eq	4070c0 <ferror@plt+0x4d30>  // b.none
  407074:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  407078:	add	x19, x0, #0xd8
  40707c:	b	4070b4 <ferror@plt+0x4d24>
  407080:	ldr	x0, [x19]
  407084:	mov	x1, x0
  407088:	ldr	x0, [sp, #40]
  40708c:	bl	402130 <strcmp@plt>
  407090:	cmp	w0, #0x0
  407094:	b.ne	4070b0 <ferror@plt+0x4d20>  // b.any
  407098:	ldr	w1, [x19, #12]
  40709c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4070a0:	add	x0, x0, #0x838
  4070a4:	str	w1, [x0]
  4070a8:	ldr	w0, [x19, #8]
  4070ac:	b	40716c <ferror@plt+0x4ddc>
  4070b0:	add	x19, x19, #0x10
  4070b4:	ldr	x0, [x19]
  4070b8:	cmp	x0, #0x0
  4070bc:	b.ne	407080 <ferror@plt+0x4cf0>  // b.any
  4070c0:	str	wzr, [sp, #60]
  4070c4:	ldr	x20, [sp, #40]
  4070c8:	mov	x19, x20
  4070cc:	b	407100 <ferror@plt+0x4d70>
  4070d0:	ldrb	w0, [x20]
  4070d4:	cmp	w0, #0x2e
  4070d8:	b.eq	4070f0 <ferror@plt+0x4d60>  // b.none
  4070dc:	mov	x0, x19
  4070e0:	add	x19, x0, #0x1
  4070e4:	ldrb	w1, [x20]
  4070e8:	strb	w1, [x0]
  4070ec:	b	4070fc <ferror@plt+0x4d6c>
  4070f0:	ldr	w0, [sp, #60]
  4070f4:	add	w0, w0, #0x1
  4070f8:	str	w0, [sp, #60]
  4070fc:	add	x20, x20, #0x1
  407100:	ldrb	w0, [x20]
  407104:	cmp	w0, #0x0
  407108:	b.ne	4070d0 <ferror@plt+0x4d40>  // b.any
  40710c:	strb	wzr, [x19]
  407110:	ldr	w0, [sp, #60]
  407114:	cmp	w0, #0x0
  407118:	b.eq	407168 <ferror@plt+0x4dd8>  // b.none
  40711c:	adrp	x0, 40d000 <ferror@plt+0xac70>
  407120:	add	x19, x0, #0xce0
  407124:	b	40715c <ferror@plt+0x4dcc>
  407128:	ldr	x0, [x19]
  40712c:	mov	x1, x0
  407130:	ldr	x0, [sp, #40]
  407134:	bl	402130 <strcmp@plt>
  407138:	cmp	w0, #0x0
  40713c:	b.ne	407158 <ferror@plt+0x4dc8>  // b.any
  407140:	ldr	w1, [x19, #12]
  407144:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407148:	add	x0, x0, #0x838
  40714c:	str	w1, [x0]
  407150:	ldr	w0, [x19, #8]
  407154:	b	40716c <ferror@plt+0x4ddc>
  407158:	add	x19, x19, #0x10
  40715c:	ldr	x0, [x19]
  407160:	cmp	x0, #0x0
  407164:	b.ne	407128 <ferror@plt+0x4d98>  // b.any
  407168:	mov	w0, #0x108                 	// #264
  40716c:	ldp	x19, x20, [sp, #16]
  407170:	ldp	x29, x30, [sp], #64
  407174:	ret
  407178:	stp	x29, x30, [sp, #-64]!
  40717c:	mov	x29, sp
  407180:	stp	x19, x20, [sp, #16]
  407184:	b	4071a4 <ferror@plt+0x4e14>
  407188:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40718c:	add	x0, x0, #0x378
  407190:	ldr	x0, [x0]
  407194:	add	x1, x0, #0x1
  407198:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40719c:	add	x0, x0, #0x378
  4071a0:	str	x1, [x0]
  4071a4:	bl	402140 <__ctype_b_loc@plt>
  4071a8:	ldr	x1, [x0]
  4071ac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4071b0:	add	x0, x0, #0x378
  4071b4:	ldr	x0, [x0]
  4071b8:	ldrb	w0, [x0]
  4071bc:	and	x0, x0, #0xff
  4071c0:	lsl	x0, x0, #1
  4071c4:	add	x0, x1, x0
  4071c8:	ldrh	w0, [x0]
  4071cc:	and	w0, w0, #0x2000
  4071d0:	cmp	w0, #0x0
  4071d4:	b.ne	407188 <ferror@plt+0x4df8>  // b.any
  4071d8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4071dc:	add	x0, x0, #0x378
  4071e0:	ldr	x0, [x0]
  4071e4:	ldrb	w19, [x0]
  4071e8:	mov	w0, w19
  4071ec:	sub	w0, w0, #0x30
  4071f0:	cmp	w0, #0x9
  4071f4:	b.ls	407208 <ferror@plt+0x4e78>  // b.plast
  4071f8:	cmp	w19, #0x2d
  4071fc:	b.eq	407208 <ferror@plt+0x4e78>  // b.none
  407200:	cmp	w19, #0x2b
  407204:	b.ne	407348 <ferror@plt+0x4fb8>  // b.any
  407208:	cmp	w19, #0x2d
  40720c:	b.eq	407218 <ferror@plt+0x4e88>  // b.none
  407210:	cmp	w19, #0x2b
  407214:	b.ne	40726c <ferror@plt+0x4edc>  // b.any
  407218:	cmp	w19, #0x2d
  40721c:	b.ne	407228 <ferror@plt+0x4e98>  // b.any
  407220:	mov	w0, #0xffffffff            	// #-1
  407224:	b	40722c <ferror@plt+0x4e9c>
  407228:	mov	w0, #0x1                   	// #1
  40722c:	str	w0, [sp, #56]
  407230:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407234:	add	x0, x0, #0x378
  407238:	ldr	x0, [x0]
  40723c:	add	x1, x0, #0x1
  407240:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407244:	add	x0, x0, #0x378
  407248:	str	x1, [x0]
  40724c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407250:	add	x0, x0, #0x378
  407254:	ldr	x0, [x0]
  407258:	ldrb	w0, [x0]
  40725c:	sub	w0, w0, #0x30
  407260:	cmp	w0, #0x9
  407264:	b.ls	407270 <ferror@plt+0x4ee0>  // b.plast
  407268:	b	4074ac <ferror@plt+0x511c>
  40726c:	str	wzr, [sp, #56]
  407270:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407274:	add	x0, x0, #0x838
  407278:	str	wzr, [x0]
  40727c:	b	4072b8 <ferror@plt+0x4f28>
  407280:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407284:	add	x0, x0, #0x838
  407288:	ldr	w1, [x0]
  40728c:	mov	w0, w1
  407290:	lsl	w0, w0, #2
  407294:	add	w0, w0, w1
  407298:	lsl	w0, w0, #1
  40729c:	mov	w1, w0
  4072a0:	mov	w0, w19
  4072a4:	add	w0, w1, w0
  4072a8:	sub	w1, w0, #0x30
  4072ac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4072b0:	add	x0, x0, #0x838
  4072b4:	str	w1, [x0]
  4072b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4072bc:	add	x0, x0, #0x378
  4072c0:	ldr	x0, [x0]
  4072c4:	add	x2, x0, #0x1
  4072c8:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4072cc:	add	x1, x1, #0x378
  4072d0:	str	x2, [x1]
  4072d4:	ldrb	w19, [x0]
  4072d8:	mov	w0, w19
  4072dc:	sub	w0, w0, #0x30
  4072e0:	cmp	w0, #0x9
  4072e4:	b.ls	407280 <ferror@plt+0x4ef0>  // b.plast
  4072e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4072ec:	add	x0, x0, #0x378
  4072f0:	ldr	x0, [x0]
  4072f4:	sub	x1, x0, #0x1
  4072f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4072fc:	add	x0, x0, #0x378
  407300:	str	x1, [x0]
  407304:	ldr	w0, [sp, #56]
  407308:	cmp	w0, #0x0
  40730c:	b.ge	40732c <ferror@plt+0x4f9c>  // b.tcont
  407310:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407314:	add	x0, x0, #0x838
  407318:	ldr	w0, [x0]
  40731c:	neg	w1, w0
  407320:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407324:	add	x0, x0, #0x838
  407328:	str	w1, [x0]
  40732c:	ldr	w0, [sp, #56]
  407330:	cmp	w0, #0x0
  407334:	b.eq	407340 <ferror@plt+0x4fb0>  // b.none
  407338:	mov	w0, #0x10e                 	// #270
  40733c:	b	4074b0 <ferror@plt+0x5120>
  407340:	mov	w0, #0x10f                 	// #271
  407344:	b	4074b0 <ferror@plt+0x5120>
  407348:	bl	402140 <__ctype_b_loc@plt>
  40734c:	ldr	x1, [x0]
  407350:	and	x0, x19, #0xff
  407354:	lsl	x0, x0, #1
  407358:	add	x0, x1, x0
  40735c:	ldrh	w0, [x0]
  407360:	and	w0, w0, #0x400
  407364:	cmp	w0, #0x0
  407368:	b.eq	407414 <ferror@plt+0x5084>  // b.none
  40736c:	add	x20, sp, #0x20
  407370:	b	407394 <ferror@plt+0x5004>
  407374:	add	x0, sp, #0x20
  407378:	add	x0, x0, #0x13
  40737c:	cmp	x20, x0
  407380:	b.cs	407394 <ferror@plt+0x5004>  // b.hs, b.nlast
  407384:	mov	x0, x20
  407388:	add	x20, x0, #0x1
  40738c:	mov	w1, w19
  407390:	strb	w1, [x0]
  407394:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407398:	add	x0, x0, #0x378
  40739c:	ldr	x0, [x0]
  4073a0:	add	x2, x0, #0x1
  4073a4:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4073a8:	add	x1, x1, #0x378
  4073ac:	str	x2, [x1]
  4073b0:	ldrb	w19, [x0]
  4073b4:	bl	402140 <__ctype_b_loc@plt>
  4073b8:	ldr	x1, [x0]
  4073bc:	and	x0, x19, #0xff
  4073c0:	lsl	x0, x0, #1
  4073c4:	add	x0, x1, x0
  4073c8:	ldrh	w0, [x0]
  4073cc:	asr	w0, w0, #10
  4073d0:	and	w0, w0, #0x1
  4073d4:	and	w0, w0, #0xff
  4073d8:	cmp	w0, #0x0
  4073dc:	b.ne	407374 <ferror@plt+0x4fe4>  // b.any
  4073e0:	cmp	w19, #0x2e
  4073e4:	b.eq	407374 <ferror@plt+0x4fe4>  // b.none
  4073e8:	strb	wzr, [x20]
  4073ec:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4073f0:	add	x0, x0, #0x378
  4073f4:	ldr	x0, [x0]
  4073f8:	sub	x1, x0, #0x1
  4073fc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407400:	add	x0, x0, #0x378
  407404:	str	x1, [x0]
  407408:	add	x0, sp, #0x20
  40740c:	bl	406cc4 <ferror@plt+0x4934>
  407410:	b	4074b0 <ferror@plt+0x5120>
  407414:	cmp	w19, #0x28
  407418:	b.eq	407440 <ferror@plt+0x50b0>  // b.none
  40741c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407420:	add	x0, x0, #0x378
  407424:	ldr	x0, [x0]
  407428:	add	x2, x0, #0x1
  40742c:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407430:	add	x1, x1, #0x378
  407434:	str	x2, [x1]
  407438:	ldrb	w0, [x0]
  40743c:	b	4074b0 <ferror@plt+0x5120>
  407440:	str	wzr, [sp, #60]
  407444:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407448:	add	x0, x0, #0x378
  40744c:	ldr	x0, [x0]
  407450:	add	x2, x0, #0x1
  407454:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407458:	add	x1, x1, #0x378
  40745c:	str	x2, [x1]
  407460:	ldrb	w19, [x0]
  407464:	cmp	w19, #0x0
  407468:	b.ne	407474 <ferror@plt+0x50e4>  // b.any
  40746c:	mov	w0, w19
  407470:	b	4074b0 <ferror@plt+0x5120>
  407474:	cmp	w19, #0x28
  407478:	b.ne	40748c <ferror@plt+0x50fc>  // b.any
  40747c:	ldr	w0, [sp, #60]
  407480:	add	w0, w0, #0x1
  407484:	str	w0, [sp, #60]
  407488:	b	4074a0 <ferror@plt+0x5110>
  40748c:	cmp	w19, #0x29
  407490:	b.ne	4074a0 <ferror@plt+0x5110>  // b.any
  407494:	ldr	w0, [sp, #60]
  407498:	sub	w0, w0, #0x1
  40749c:	str	w0, [sp, #60]
  4074a0:	ldr	w0, [sp, #60]
  4074a4:	cmp	w0, #0x0
  4074a8:	b.gt	407444 <ferror@plt+0x50b4>
  4074ac:	b	4071a4 <ferror@plt+0x4e14>
  4074b0:	ldp	x19, x20, [sp, #16]
  4074b4:	ldp	x29, x30, [sp], #64
  4074b8:	ret
  4074bc:	sub	sp, sp, #0x20
  4074c0:	str	x0, [sp, #8]
  4074c4:	str	x1, [sp]
  4074c8:	ldr	x0, [sp, #8]
  4074cc:	ldr	w0, [x0, #20]
  4074d0:	add	w0, w0, #0x76b
  4074d4:	str	w0, [sp, #28]
  4074d8:	ldr	x0, [sp]
  4074dc:	ldr	w0, [x0, #20]
  4074e0:	add	w0, w0, #0x76b
  4074e4:	str	w0, [sp, #24]
  4074e8:	ldr	x0, [sp, #8]
  4074ec:	ldr	w1, [x0, #28]
  4074f0:	ldr	x0, [sp]
  4074f4:	ldr	w0, [x0, #28]
  4074f8:	sub	w1, w1, w0
  4074fc:	ldr	w0, [sp, #28]
  407500:	asr	w2, w0, #2
  407504:	ldr	w0, [sp, #24]
  407508:	asr	w0, w0, #2
  40750c:	sub	w0, w2, w0
  407510:	add	w1, w1, w0
  407514:	ldr	w0, [sp, #28]
  407518:	mov	w2, #0x851f                	// #34079
  40751c:	movk	w2, #0x51eb, lsl #16
  407520:	smull	x2, w0, w2
  407524:	lsr	x2, x2, #32
  407528:	asr	w2, w2, #5
  40752c:	asr	w0, w0, #31
  407530:	sub	w2, w2, w0
  407534:	ldr	w0, [sp, #24]
  407538:	mov	w3, #0x851f                	// #34079
  40753c:	movk	w3, #0x51eb, lsl #16
  407540:	smull	x3, w0, w3
  407544:	lsr	x3, x3, #32
  407548:	asr	w3, w3, #5
  40754c:	asr	w0, w0, #31
  407550:	sub	w0, w0, w3
  407554:	add	w0, w2, w0
  407558:	sub	w1, w1, w0
  40755c:	ldr	w0, [sp, #28]
  407560:	mov	w2, #0x851f                	// #34079
  407564:	movk	w2, #0x51eb, lsl #16
  407568:	smull	x2, w0, w2
  40756c:	lsr	x2, x2, #32
  407570:	asr	w2, w2, #5
  407574:	asr	w0, w0, #31
  407578:	sub	w0, w2, w0
  40757c:	asr	w2, w0, #2
  407580:	ldr	w0, [sp, #24]
  407584:	mov	w3, #0x851f                	// #34079
  407588:	movk	w3, #0x51eb, lsl #16
  40758c:	smull	x3, w0, w3
  407590:	lsr	x3, x3, #32
  407594:	asr	w3, w3, #5
  407598:	asr	w0, w0, #31
  40759c:	sub	w0, w3, w0
  4075a0:	asr	w0, w0, #2
  4075a4:	sub	w0, w2, w0
  4075a8:	add	w0, w1, w0
  4075ac:	sxtw	x1, w0
  4075b0:	ldr	w2, [sp, #28]
  4075b4:	ldr	w0, [sp, #24]
  4075b8:	sub	w0, w2, w0
  4075bc:	sxtw	x2, w0
  4075c0:	mov	x0, #0x16d                 	// #365
  4075c4:	mul	x0, x2, x0
  4075c8:	add	x0, x1, x0
  4075cc:	str	x0, [sp, #16]
  4075d0:	ldr	x1, [sp, #16]
  4075d4:	mov	x0, x1
  4075d8:	lsl	x0, x0, #1
  4075dc:	add	x0, x0, x1
  4075e0:	lsl	x0, x0, #3
  4075e4:	mov	x2, x0
  4075e8:	ldr	x0, [sp, #8]
  4075ec:	ldr	w1, [x0, #8]
  4075f0:	ldr	x0, [sp]
  4075f4:	ldr	w0, [x0, #8]
  4075f8:	sub	w0, w1, w0
  4075fc:	sxtw	x0, w0
  407600:	add	x1, x2, x0
  407604:	mov	x0, x1
  407608:	lsl	x0, x0, #4
  40760c:	sub	x0, x0, x1
  407610:	lsl	x0, x0, #2
  407614:	mov	x2, x0
  407618:	ldr	x0, [sp, #8]
  40761c:	ldr	w1, [x0, #4]
  407620:	ldr	x0, [sp]
  407624:	ldr	w0, [x0, #4]
  407628:	sub	w0, w1, w0
  40762c:	sxtw	x0, w0
  407630:	add	x1, x2, x0
  407634:	mov	x0, x1
  407638:	lsl	x0, x0, #4
  40763c:	sub	x0, x0, x1
  407640:	lsl	x0, x0, #2
  407644:	mov	x2, x0
  407648:	ldr	x0, [sp, #8]
  40764c:	ldr	w1, [x0]
  407650:	ldr	x0, [sp]
  407654:	ldr	w0, [x0]
  407658:	sub	w0, w1, w0
  40765c:	sxtw	x0, w0
  407660:	add	x0, x2, x0
  407664:	add	sp, sp, #0x20
  407668:	ret
  40766c:	stp	x29, x30, [sp, #-192]!
  407670:	mov	x29, sp
  407674:	str	x19, [sp, #16]
  407678:	str	x0, [sp, #40]
  40767c:	str	x1, [sp, #32]
  407680:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407684:	add	x0, x0, #0x378
  407688:	ldr	x1, [sp, #40]
  40768c:	str	x1, [x0]
  407690:	ldr	x0, [sp, #32]
  407694:	cmp	x0, #0x0
  407698:	b.eq	4076a8 <ferror@plt+0x5318>  // b.none
  40769c:	ldr	x0, [sp, #32]
  4076a0:	ldr	x0, [x0]
  4076a4:	b	4076b0 <ferror@plt+0x5320>
  4076a8:	mov	x0, #0x0                   	// #0
  4076ac:	bl	401f40 <time@plt>
  4076b0:	str	x0, [sp, #56]
  4076b4:	add	x0, sp, #0x38
  4076b8:	bl	401ef0 <localtime@plt>
  4076bc:	str	x0, [sp, #184]
  4076c0:	ldr	x0, [sp, #184]
  4076c4:	ldr	w0, [x0, #20]
  4076c8:	add	w1, w0, #0x76c
  4076cc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4076d0:	add	x0, x0, #0x3b4
  4076d4:	str	w1, [x0]
  4076d8:	ldr	x0, [sp, #184]
  4076dc:	ldr	w0, [x0, #16]
  4076e0:	add	w1, w0, #0x1
  4076e4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4076e8:	add	x0, x0, #0x3ac
  4076ec:	str	w1, [x0]
  4076f0:	ldr	x0, [sp, #184]
  4076f4:	ldr	w1, [x0, #12]
  4076f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4076fc:	add	x0, x0, #0x3a0
  407700:	str	w1, [x0]
  407704:	ldr	x0, [sp, #184]
  407708:	ldr	w1, [x0, #8]
  40770c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407710:	add	x0, x0, #0x3a4
  407714:	str	w1, [x0]
  407718:	ldr	x0, [sp, #184]
  40771c:	ldr	w1, [x0, #4]
  407720:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407724:	add	x0, x0, #0x3a8
  407728:	str	w1, [x0]
  40772c:	ldr	x0, [sp, #184]
  407730:	ldr	w1, [x0]
  407734:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407738:	add	x0, x0, #0x3b0
  40773c:	str	w1, [x0]
  407740:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407744:	add	x0, x0, #0x3b8
  407748:	mov	w1, #0x2                   	// #2
  40774c:	str	w1, [x0]
  407750:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407754:	add	x0, x0, #0x3cc
  407758:	str	wzr, [x0]
  40775c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407760:	add	x0, x0, #0x3c4
  407764:	str	wzr, [x0]
  407768:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40776c:	add	x0, x0, #0x3c0
  407770:	str	wzr, [x0]
  407774:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407778:	add	x0, x0, #0x3bc
  40777c:	str	wzr, [x0]
  407780:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407784:	add	x0, x0, #0x3c8
  407788:	str	wzr, [x0]
  40778c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407790:	add	x0, x0, #0x3d0
  407794:	str	wzr, [x0]
  407798:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40779c:	add	x0, x0, #0x388
  4077a0:	str	wzr, [x0]
  4077a4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4077a8:	add	x0, x0, #0x38c
  4077ac:	str	wzr, [x0]
  4077b0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4077b4:	add	x0, x0, #0x390
  4077b8:	str	wzr, [x0]
  4077bc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4077c0:	add	x0, x0, #0x394
  4077c4:	str	wzr, [x0]
  4077c8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4077cc:	add	x0, x0, #0x398
  4077d0:	str	wzr, [x0]
  4077d4:	bl	4054e4 <ferror@plt+0x3154>
  4077d8:	cmp	w0, #0x0
  4077dc:	b.ne	407830 <ferror@plt+0x54a0>  // b.any
  4077e0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4077e4:	add	x0, x0, #0x394
  4077e8:	ldr	w0, [x0]
  4077ec:	cmp	w0, #0x1
  4077f0:	b.gt	407830 <ferror@plt+0x54a0>
  4077f4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4077f8:	add	x0, x0, #0x398
  4077fc:	ldr	w0, [x0]
  407800:	cmp	w0, #0x1
  407804:	b.gt	407830 <ferror@plt+0x54a0>
  407808:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40780c:	add	x0, x0, #0x388
  407810:	ldr	w0, [x0]
  407814:	cmp	w0, #0x1
  407818:	b.gt	407830 <ferror@plt+0x54a0>
  40781c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407820:	add	x0, x0, #0x38c
  407824:	ldr	w0, [x0]
  407828:	cmp	w0, #0x1
  40782c:	b.le	407838 <ferror@plt+0x54a8>
  407830:	mov	x0, #0xffffffffffffffff    	// #-1
  407834:	b	407bf0 <ferror@plt+0x5860>
  407838:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40783c:	add	x0, x0, #0x3b4
  407840:	ldr	w0, [x0]
  407844:	bl	406c64 <ferror@plt+0x48d4>
  407848:	sub	w1, w0, #0x76c
  40784c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407850:	add	x0, x0, #0x3d0
  407854:	ldr	w0, [x0]
  407858:	add	w0, w1, w0
  40785c:	str	w0, [sp, #140]
  407860:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407864:	add	x0, x0, #0x3ac
  407868:	ldr	w0, [x0]
  40786c:	sub	w1, w0, #0x1
  407870:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407874:	add	x0, x0, #0x3c8
  407878:	ldr	w0, [x0]
  40787c:	add	w0, w1, w0
  407880:	str	w0, [sp, #136]
  407884:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407888:	add	x0, x0, #0x3a0
  40788c:	ldr	w1, [x0]
  407890:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407894:	add	x0, x0, #0x3bc
  407898:	ldr	w0, [x0]
  40789c:	add	w0, w1, w0
  4078a0:	str	w0, [sp, #132]
  4078a4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4078a8:	add	x0, x0, #0x394
  4078ac:	ldr	w0, [x0]
  4078b0:	cmp	w0, #0x0
  4078b4:	b.ne	4078f4 <ferror@plt+0x5564>  // b.any
  4078b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4078bc:	add	x0, x0, #0x390
  4078c0:	ldr	w0, [x0]
  4078c4:	cmp	w0, #0x0
  4078c8:	b.eq	407954 <ferror@plt+0x55c4>  // b.none
  4078cc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4078d0:	add	x0, x0, #0x388
  4078d4:	ldr	w0, [x0]
  4078d8:	cmp	w0, #0x0
  4078dc:	b.ne	407954 <ferror@plt+0x55c4>  // b.any
  4078e0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4078e4:	add	x0, x0, #0x38c
  4078e8:	ldr	w0, [x0]
  4078ec:	cmp	w0, #0x0
  4078f0:	b.ne	407954 <ferror@plt+0x55c4>  // b.any
  4078f4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4078f8:	add	x0, x0, #0x3a4
  4078fc:	ldr	w2, [x0]
  407900:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407904:	add	x0, x0, #0x3b8
  407908:	ldr	w0, [x0]
  40790c:	mov	w1, w0
  407910:	mov	w0, w2
  407914:	bl	406b78 <ferror@plt+0x47e8>
  407918:	str	w0, [sp, #128]
  40791c:	ldr	w0, [sp, #128]
  407920:	cmp	w0, #0x0
  407924:	b.ge	407930 <ferror@plt+0x55a0>  // b.tcont
  407928:	mov	x0, #0xffffffffffffffff    	// #-1
  40792c:	b	407bf0 <ferror@plt+0x5860>
  407930:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407934:	add	x0, x0, #0x3a8
  407938:	ldr	w0, [x0]
  40793c:	str	w0, [sp, #124]
  407940:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407944:	add	x0, x0, #0x3b0
  407948:	ldr	w0, [x0]
  40794c:	str	w0, [sp, #120]
  407950:	b	407968 <ferror@plt+0x55d8>
  407954:	str	wzr, [sp, #120]
  407958:	ldr	w0, [sp, #120]
  40795c:	str	w0, [sp, #124]
  407960:	ldr	w0, [sp, #124]
  407964:	str	w0, [sp, #128]
  407968:	ldr	w1, [sp, #128]
  40796c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407970:	add	x0, x0, #0x3c0
  407974:	ldr	w0, [x0]
  407978:	add	w0, w1, w0
  40797c:	str	w0, [sp, #128]
  407980:	ldr	w1, [sp, #124]
  407984:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407988:	add	x0, x0, #0x3c4
  40798c:	ldr	w0, [x0]
  407990:	add	w0, w1, w0
  407994:	str	w0, [sp, #124]
  407998:	ldr	w1, [sp, #120]
  40799c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4079a0:	add	x0, x0, #0x3cc
  4079a4:	ldr	w0, [x0]
  4079a8:	add	w0, w1, w0
  4079ac:	str	w0, [sp, #120]
  4079b0:	mov	w0, #0xffffffff            	// #-1
  4079b4:	str	w0, [sp, #152]
  4079b8:	add	x0, sp, #0x40
  4079bc:	add	x1, sp, #0x78
  4079c0:	ldp	x2, x3, [x1]
  4079c4:	stp	x2, x3, [x0]
  4079c8:	ldp	x2, x3, [x1, #16]
  4079cc:	stp	x2, x3, [x0, #16]
  4079d0:	ldp	x2, x3, [x1, #32]
  4079d4:	stp	x2, x3, [x0, #32]
  4079d8:	ldr	x1, [x1, #48]
  4079dc:	str	x1, [x0, #48]
  4079e0:	add	x0, sp, #0x78
  4079e4:	bl	402090 <mktime@plt>
  4079e8:	str	x0, [sp, #56]
  4079ec:	ldr	x0, [sp, #56]
  4079f0:	cmn	x0, #0x1
  4079f4:	b.ne	407ab4 <ferror@plt+0x5724>  // b.any
  4079f8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4079fc:	add	x0, x0, #0x398
  407a00:	ldr	w0, [x0]
  407a04:	cmp	w0, #0x0
  407a08:	b.eq	407aa0 <ferror@plt+0x5710>  // b.none
  407a0c:	add	x0, sp, #0x78
  407a10:	add	x1, sp, #0x40
  407a14:	ldp	x2, x3, [x1]
  407a18:	stp	x2, x3, [x0]
  407a1c:	ldp	x2, x3, [x1, #16]
  407a20:	stp	x2, x3, [x0, #16]
  407a24:	ldp	x2, x3, [x1, #32]
  407a28:	stp	x2, x3, [x0, #32]
  407a2c:	ldr	x1, [x1, #48]
  407a30:	str	x1, [x0, #48]
  407a34:	ldr	w0, [sp, #140]
  407a38:	cmp	w0, #0x46
  407a3c:	b.gt	407a6c <ferror@plt+0x56dc>
  407a40:	ldr	w0, [sp, #132]
  407a44:	add	w0, w0, #0x1
  407a48:	str	w0, [sp, #132]
  407a4c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407a50:	add	x0, x0, #0x39c
  407a54:	ldr	w0, [x0]
  407a58:	sub	w1, w0, #0x5a0
  407a5c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407a60:	add	x0, x0, #0x39c
  407a64:	str	w1, [x0]
  407a68:	b	407a94 <ferror@plt+0x5704>
  407a6c:	ldr	w0, [sp, #132]
  407a70:	sub	w0, w0, #0x1
  407a74:	str	w0, [sp, #132]
  407a78:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407a7c:	add	x0, x0, #0x39c
  407a80:	ldr	w0, [x0]
  407a84:	add	w1, w0, #0x5a0
  407a88:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407a8c:	add	x0, x0, #0x39c
  407a90:	str	w1, [x0]
  407a94:	add	x0, sp, #0x78
  407a98:	bl	402090 <mktime@plt>
  407a9c:	str	x0, [sp, #56]
  407aa0:	ldr	x0, [sp, #56]
  407aa4:	cmn	x0, #0x1
  407aa8:	b.ne	407ab4 <ferror@plt+0x5724>  // b.any
  407aac:	ldr	x0, [sp, #56]
  407ab0:	b	407bf0 <ferror@plt+0x5860>
  407ab4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407ab8:	add	x0, x0, #0x38c
  407abc:	ldr	w0, [x0]
  407ac0:	cmp	w0, #0x0
  407ac4:	b.eq	407b88 <ferror@plt+0x57f8>  // b.none
  407ac8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407acc:	add	x0, x0, #0x388
  407ad0:	ldr	w0, [x0]
  407ad4:	cmp	w0, #0x0
  407ad8:	b.ne	407b88 <ferror@plt+0x57f8>  // b.any
  407adc:	ldr	w3, [sp, #132]
  407ae0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407ae4:	add	x0, x0, #0x384
  407ae8:	ldr	w1, [x0]
  407aec:	ldr	w0, [sp, #144]
  407af0:	sub	w0, w1, w0
  407af4:	add	w0, w0, #0x7
  407af8:	mov	w1, #0x2493                	// #9363
  407afc:	movk	w1, #0x9249, lsl #16
  407b00:	smull	x1, w0, w1
  407b04:	lsr	x1, x1, #32
  407b08:	add	w1, w0, w1
  407b0c:	asr	w2, w1, #2
  407b10:	asr	w1, w0, #31
  407b14:	sub	w2, w2, w1
  407b18:	mov	w1, w2
  407b1c:	lsl	w1, w1, #3
  407b20:	sub	w1, w1, w2
  407b24:	sub	w2, w0, w1
  407b28:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407b2c:	add	x0, x0, #0x380
  407b30:	ldr	w0, [x0]
  407b34:	adrp	x1, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407b38:	add	x1, x1, #0x380
  407b3c:	ldr	w1, [x1]
  407b40:	cmp	w1, #0x0
  407b44:	cset	w1, gt
  407b48:	and	w1, w1, #0xff
  407b4c:	sub	w1, w0, w1
  407b50:	mov	w0, w1
  407b54:	lsl	w0, w0, #3
  407b58:	sub	w0, w0, w1
  407b5c:	add	w0, w2, w0
  407b60:	add	w0, w3, w0
  407b64:	str	w0, [sp, #132]
  407b68:	add	x0, sp, #0x78
  407b6c:	bl	402090 <mktime@plt>
  407b70:	str	x0, [sp, #56]
  407b74:	ldr	x0, [sp, #56]
  407b78:	cmn	x0, #0x1
  407b7c:	b.ne	407b88 <ferror@plt+0x57f8>  // b.any
  407b80:	ldr	x0, [sp, #56]
  407b84:	b	407bf0 <ferror@plt+0x5860>
  407b88:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407b8c:	add	x0, x0, #0x398
  407b90:	ldr	w0, [x0]
  407b94:	cmp	w0, #0x0
  407b98:	b.eq	407bec <ferror@plt+0x585c>  // b.none
  407b9c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  407ba0:	add	x0, x0, #0x39c
  407ba4:	ldr	w0, [x0]
  407ba8:	sxtw	x1, w0
  407bac:	mov	x0, x1
  407bb0:	lsl	x0, x0, #4
  407bb4:	sub	x0, x0, x1
  407bb8:	lsl	x0, x0, #2
  407bbc:	mov	x19, x0
  407bc0:	add	x0, sp, #0x38
  407bc4:	bl	401ff0 <gmtime@plt>
  407bc8:	mov	x1, x0
  407bcc:	add	x0, sp, #0x78
  407bd0:	bl	4074bc <ferror@plt+0x512c>
  407bd4:	add	x0, x19, x0
  407bd8:	str	x0, [sp, #176]
  407bdc:	ldr	x1, [sp, #56]
  407be0:	ldr	x0, [sp, #176]
  407be4:	add	x0, x1, x0
  407be8:	str	x0, [sp, #56]
  407bec:	ldr	x0, [sp, #56]
  407bf0:	ldr	x19, [sp, #16]
  407bf4:	ldp	x29, x30, [sp], #192
  407bf8:	ret
  407bfc:	stp	x29, x30, [sp, #-48]!
  407c00:	mov	x29, sp
  407c04:	str	x0, [sp, #24]
  407c08:	str	x1, [sp, #16]
  407c0c:	str	wzr, [sp, #36]
  407c10:	ldr	x0, [sp, #24]
  407c14:	cmp	x0, #0x0
  407c18:	b.ne	407c24 <ferror@plt+0x5894>  // b.any
  407c1c:	mov	w0, #0xffffffff            	// #-1
  407c20:	b	407ce4 <ferror@plt+0x5954>
  407c24:	ldr	x0, [sp, #24]
  407c28:	str	x0, [sp, #40]
  407c2c:	b	407c64 <ferror@plt+0x58d4>
  407c30:	ldr	x0, [sp, #40]
  407c34:	ldrb	w0, [x0]
  407c38:	mov	w1, w0
  407c3c:	ldr	x0, [sp, #16]
  407c40:	bl	4021c0 <strchr@plt>
  407c44:	cmp	x0, #0x0
  407c48:	b.eq	407c58 <ferror@plt+0x58c8>  // b.none
  407c4c:	mov	w0, #0xffffffff            	// #-1
  407c50:	str	w0, [sp, #36]
  407c54:	b	407c74 <ferror@plt+0x58e4>
  407c58:	ldr	x0, [sp, #40]
  407c5c:	add	x0, x0, #0x1
  407c60:	str	x0, [sp, #40]
  407c64:	ldr	x0, [sp, #40]
  407c68:	ldrb	w0, [x0]
  407c6c:	cmp	w0, #0x0
  407c70:	b.ne	407c30 <ferror@plt+0x58a0>  // b.any
  407c74:	ldr	w0, [sp, #36]
  407c78:	cmp	w0, #0x0
  407c7c:	b.ne	407ce0 <ferror@plt+0x5950>  // b.any
  407c80:	ldr	x0, [sp, #24]
  407c84:	str	x0, [sp, #40]
  407c88:	b	407cd0 <ferror@plt+0x5940>
  407c8c:	bl	402140 <__ctype_b_loc@plt>
  407c90:	ldr	x1, [x0]
  407c94:	ldr	x0, [sp, #40]
  407c98:	ldrb	w0, [x0]
  407c9c:	and	x0, x0, #0xff
  407ca0:	lsl	x0, x0, #1
  407ca4:	add	x0, x1, x0
  407ca8:	ldrh	w0, [x0]
  407cac:	and	w0, w0, #0x4000
  407cb0:	cmp	w0, #0x0
  407cb4:	b.ne	407cc4 <ferror@plt+0x5934>  // b.any
  407cb8:	mov	w0, #0x1                   	// #1
  407cbc:	str	w0, [sp, #36]
  407cc0:	b	407ce0 <ferror@plt+0x5950>
  407cc4:	ldr	x0, [sp, #40]
  407cc8:	add	x0, x0, #0x1
  407ccc:	str	x0, [sp, #40]
  407cd0:	ldr	x0, [sp, #40]
  407cd4:	ldrb	w0, [x0]
  407cd8:	cmp	w0, #0x0
  407cdc:	b.ne	407c8c <ferror@plt+0x58fc>  // b.any
  407ce0:	ldr	w0, [sp, #36]
  407ce4:	ldp	x29, x30, [sp], #48
  407ce8:	ret
  407cec:	stp	x29, x30, [sp, #-256]!
  407cf0:	mov	x29, sp
  407cf4:	str	x0, [sp, #40]
  407cf8:	str	x1, [sp, #32]
  407cfc:	str	x2, [sp, #24]
  407d00:	ldr	x0, [sp, #32]
  407d04:	cmp	x0, #0xc8
  407d08:	b.ls	407d14 <ferror@plt+0x5984>  // b.plast
  407d0c:	mov	x0, #0xc8                  	// #200
  407d10:	str	x0, [sp, #32]
  407d14:	ldr	x2, [sp, #40]
  407d18:	ldr	x1, [sp, #24]
  407d1c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  407d20:	add	x0, x0, #0x2a0
  407d24:	bl	4022d0 <printf@plt>
  407d28:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  407d2c:	add	x0, x0, #0x308
  407d30:	ldr	x0, [x0]
  407d34:	bl	402220 <fflush@plt>
  407d38:	ldr	x0, [sp, #32]
  407d3c:	mov	w3, w0
  407d40:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  407d44:	add	x0, x0, #0x310
  407d48:	ldr	x1, [x0]
  407d4c:	add	x0, sp, #0x30
  407d50:	mov	x2, x1
  407d54:	mov	w1, w3
  407d58:	bl	402370 <fgets@plt>
  407d5c:	mov	x1, x0
  407d60:	add	x0, sp, #0x30
  407d64:	cmp	x1, x0
  407d68:	b.ne	407e7c <ferror@plt+0x5aec>  // b.any
  407d6c:	add	x0, sp, #0x30
  407d70:	mov	w1, #0xa                   	// #10
  407d74:	bl	4021c0 <strchr@plt>
  407d78:	str	x0, [sp, #248]
  407d7c:	ldr	x0, [sp, #248]
  407d80:	cmp	x0, #0x0
  407d84:	b.eq	407e84 <ferror@plt+0x5af4>  // b.none
  407d88:	ldr	x0, [sp, #248]
  407d8c:	strb	wzr, [x0]
  407d90:	ldrb	w0, [sp, #48]
  407d94:	cmp	w0, #0x0
  407d98:	b.eq	407e88 <ferror@plt+0x5af8>  // b.none
  407d9c:	ldr	x0, [sp, #248]
  407da0:	sub	x0, x0, #0x1
  407da4:	str	x0, [sp, #248]
  407da8:	add	x0, sp, #0x30
  407dac:	ldr	x1, [sp, #248]
  407db0:	cmp	x1, x0
  407db4:	b.cc	407de4 <ferror@plt+0x5a54>  // b.lo, b.ul, b.last
  407db8:	bl	402140 <__ctype_b_loc@plt>
  407dbc:	ldr	x1, [x0]
  407dc0:	ldr	x0, [sp, #248]
  407dc4:	ldrb	w0, [x0]
  407dc8:	and	x0, x0, #0xff
  407dcc:	lsl	x0, x0, #1
  407dd0:	add	x0, x1, x0
  407dd4:	ldrh	w0, [x0]
  407dd8:	and	w0, w0, #0x2000
  407ddc:	cmp	w0, #0x0
  407de0:	b.ne	407d9c <ferror@plt+0x5a0c>  // b.any
  407de4:	ldr	x0, [sp, #248]
  407de8:	add	x0, x0, #0x1
  407dec:	str	x0, [sp, #248]
  407df0:	ldr	x0, [sp, #248]
  407df4:	strb	wzr, [x0]
  407df8:	add	x0, sp, #0x30
  407dfc:	str	x0, [sp, #248]
  407e00:	b	407e10 <ferror@plt+0x5a80>
  407e04:	ldr	x0, [sp, #248]
  407e08:	add	x0, x0, #0x1
  407e0c:	str	x0, [sp, #248]
  407e10:	ldr	x0, [sp, #248]
  407e14:	ldrb	w0, [x0]
  407e18:	cmp	w0, #0x0
  407e1c:	b.eq	407e4c <ferror@plt+0x5abc>  // b.none
  407e20:	bl	402140 <__ctype_b_loc@plt>
  407e24:	ldr	x1, [x0]
  407e28:	ldr	x0, [sp, #248]
  407e2c:	ldrb	w0, [x0]
  407e30:	and	x0, x0, #0xff
  407e34:	lsl	x0, x0, #1
  407e38:	add	x0, x1, x0
  407e3c:	ldrh	w0, [x0]
  407e40:	and	w0, w0, #0x2000
  407e44:	cmp	w0, #0x0
  407e48:	b.ne	407e04 <ferror@plt+0x5a74>  // b.any
  407e4c:	ldr	x0, [sp, #32]
  407e50:	sub	x0, x0, #0x1
  407e54:	mov	x2, x0
  407e58:	ldr	x1, [sp, #248]
  407e5c:	ldr	x0, [sp, #40]
  407e60:	bl	4022a0 <strncpy@plt>
  407e64:	ldr	x0, [sp, #32]
  407e68:	sub	x0, x0, #0x1
  407e6c:	ldr	x1, [sp, #40]
  407e70:	add	x0, x1, x0
  407e74:	strb	wzr, [x0]
  407e78:	b	407e88 <ferror@plt+0x5af8>
  407e7c:	nop
  407e80:	b	407e88 <ferror@plt+0x5af8>
  407e84:	nop
  407e88:	ldp	x29, x30, [sp], #256
  407e8c:	ret
  407e90:	stp	x29, x30, [sp, #-48]!
  407e94:	mov	x29, sp
  407e98:	str	x0, [sp, #24]
  407e9c:	str	x1, [sp, #16]
  407ea0:	bl	4022f0 <__errno_location@plt>
  407ea4:	str	wzr, [x0]
  407ea8:	add	x0, sp, #0x20
  407eac:	mov	w2, #0x0                   	// #0
  407eb0:	mov	x1, x0
  407eb4:	ldr	x0, [sp, #24]
  407eb8:	bl	402150 <strtol@plt>
  407ebc:	str	x0, [sp, #40]
  407ec0:	ldr	x0, [sp, #24]
  407ec4:	ldrb	w0, [x0]
  407ec8:	cmp	w0, #0x0
  407ecc:	b.eq	407ef0 <ferror@plt+0x5b60>  // b.none
  407ed0:	ldr	x0, [sp, #32]
  407ed4:	ldrb	w0, [x0]
  407ed8:	cmp	w0, #0x0
  407edc:	b.ne	407ef0 <ferror@plt+0x5b60>  // b.any
  407ee0:	bl	4022f0 <__errno_location@plt>
  407ee4:	ldr	w0, [x0]
  407ee8:	cmp	w0, #0x22
  407eec:	b.ne	407ef8 <ferror@plt+0x5b68>  // b.any
  407ef0:	mov	w0, #0x0                   	// #0
  407ef4:	b	407f08 <ferror@plt+0x5b78>
  407ef8:	ldr	x0, [sp, #16]
  407efc:	ldr	x1, [sp, #40]
  407f00:	str	x1, [x0]
  407f04:	mov	w0, #0x1                   	// #1
  407f08:	ldp	x29, x30, [sp], #48
  407f0c:	ret
  407f10:	stp	x29, x30, [sp, #-48]!
  407f14:	mov	x29, sp
  407f18:	str	x0, [sp, #24]
  407f1c:	ldr	x0, [sp, #24]
  407f20:	str	x0, [sp, #40]
  407f24:	ldr	x0, [sp, #40]
  407f28:	bl	408350 <ferror@plt+0x5fc0>
  407f2c:	ldp	x29, x30, [sp], #48
  407f30:	ret
  407f34:	stp	x29, x30, [sp, #-48]!
  407f38:	mov	x29, sp
  407f3c:	str	x0, [sp, #24]
  407f40:	ldr	x0, [sp, #24]
  407f44:	str	x0, [sp, #40]
  407f48:	ldr	x0, [sp, #40]
  407f4c:	bl	4084d0 <ferror@plt+0x6140>
  407f50:	nop
  407f54:	ldp	x29, x30, [sp], #48
  407f58:	ret
  407f5c:	sub	sp, sp, #0x20
  407f60:	str	x0, [sp, #8]
  407f64:	ldr	x0, [sp, #8]
  407f68:	str	x0, [sp, #24]
  407f6c:	ldr	x0, [sp, #24]
  407f70:	ldr	x0, [x0]
  407f74:	add	sp, sp, #0x20
  407f78:	ret
  407f7c:	stp	x29, x30, [sp, #-32]!
  407f80:	mov	x29, sp
  407f84:	str	x0, [sp, #24]
  407f88:	ldr	x0, [sp, #24]
  407f8c:	bl	408568 <ferror@plt+0x61d8>
  407f90:	ldp	x29, x30, [sp], #32
  407f94:	ret
  407f98:	stp	x29, x30, [sp, #-48]!
  407f9c:	mov	x29, sp
  407fa0:	str	x0, [sp, #24]
  407fa4:	str	x1, [sp, #16]
  407fa8:	ldr	x0, [sp, #24]
  407fac:	str	x0, [sp, #40]
  407fb0:	ldr	x0, [sp, #40]
  407fb4:	cmp	x0, #0x0
  407fb8:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  407fbc:	ldr	x0, [sp, #40]
  407fc0:	ldr	x2, [x0]
  407fc4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  407fc8:	add	x1, x0, #0x2b0
  407fcc:	mov	x0, x2
  407fd0:	bl	407bfc <ferror@plt+0x586c>
  407fd4:	cmn	w0, #0x1
  407fd8:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  407fdc:	ldr	x0, [sp, #40]
  407fe0:	ldr	x2, [x0, #8]
  407fe4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  407fe8:	add	x1, x0, #0x2b0
  407fec:	mov	x0, x2
  407ff0:	bl	407bfc <ferror@plt+0x586c>
  407ff4:	cmn	w0, #0x1
  407ff8:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  407ffc:	ldr	x0, [sp, #40]
  408000:	ldr	w0, [x0, #16]
  408004:	cmn	w0, #0x1
  408008:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  40800c:	ldr	x0, [sp, #40]
  408010:	ldr	w0, [x0, #20]
  408014:	cmn	w0, #0x1
  408018:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  40801c:	ldr	x0, [sp, #40]
  408020:	ldr	x2, [x0, #24]
  408024:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408028:	add	x1, x0, #0x2b0
  40802c:	mov	x0, x2
  408030:	bl	407bfc <ferror@plt+0x586c>
  408034:	cmn	w0, #0x1
  408038:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  40803c:	ldr	x0, [sp, #40]
  408040:	ldr	x2, [x0, #32]
  408044:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408048:	add	x1, x0, #0x2b0
  40804c:	mov	x0, x2
  408050:	bl	407bfc <ferror@plt+0x586c>
  408054:	cmn	w0, #0x1
  408058:	b.eq	40807c <ferror@plt+0x5cec>  // b.none
  40805c:	ldr	x0, [sp, #40]
  408060:	ldr	x2, [x0, #40]
  408064:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408068:	add	x1, x0, #0x2b0
  40806c:	mov	x0, x2
  408070:	bl	407bfc <ferror@plt+0x586c>
  408074:	cmn	w0, #0x1
  408078:	b.ne	408084 <ferror@plt+0x5cf4>  // b.any
  40807c:	mov	w0, #0xffffffff            	// #-1
  408080:	b	4080a4 <ferror@plt+0x5d14>
  408084:	ldr	x1, [sp, #16]
  408088:	ldr	x0, [sp, #40]
  40808c:	bl	401df0 <putpwent@plt>
  408090:	cmn	w0, #0x1
  408094:	b.ne	4080a0 <ferror@plt+0x5d10>  // b.any
  408098:	mov	w0, #0xffffffff            	// #-1
  40809c:	b	4080a4 <ferror@plt+0x5d14>
  4080a0:	mov	w0, #0x0                   	// #0
  4080a4:	ldp	x29, x30, [sp], #48
  4080a8:	ret
  4080ac:	stp	x29, x30, [sp, #-32]!
  4080b0:	mov	x29, sp
  4080b4:	str	x0, [sp, #24]
  4080b8:	ldr	x1, [sp, #24]
  4080bc:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4080c0:	add	x0, x0, #0x550
  4080c4:	bl	40949c <ferror@plt+0x710c>
  4080c8:	ldp	x29, x30, [sp], #32
  4080cc:	ret
  4080d0:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4080d4:	add	x0, x0, #0x550
  4080d8:	ret
  4080dc:	stp	x29, x30, [sp, #-16]!
  4080e0:	mov	x29, sp
  4080e4:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4080e8:	add	x0, x0, #0x550
  4080ec:	bl	409680 <ferror@plt+0x72f0>
  4080f0:	ldp	x29, x30, [sp], #16
  4080f4:	ret
  4080f8:	stp	x29, x30, [sp, #-32]!
  4080fc:	mov	x29, sp
  408100:	str	w0, [sp, #28]
  408104:	ldr	w1, [sp, #28]
  408108:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40810c:	add	x0, x0, #0x550
  408110:	bl	409afc <ferror@plt+0x776c>
  408114:	ldp	x29, x30, [sp], #32
  408118:	ret
  40811c:	stp	x29, x30, [sp, #-32]!
  408120:	mov	x29, sp
  408124:	str	x0, [sp, #24]
  408128:	ldr	x1, [sp, #24]
  40812c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408130:	add	x0, x0, #0x550
  408134:	bl	40afa4 <ferror@plt+0x8c14>
  408138:	ldp	x29, x30, [sp], #32
  40813c:	ret
  408140:	stp	x29, x30, [sp, #-48]!
  408144:	mov	x29, sp
  408148:	str	w0, [sp, #28]
  40814c:	bl	4081d0 <ferror@plt+0x5e40>
  408150:	nop
  408154:	bl	4081ec <ferror@plt+0x5e5c>
  408158:	str	x0, [sp, #40]
  40815c:	ldr	x0, [sp, #40]
  408160:	cmp	x0, #0x0
  408164:	b.eq	40817c <ferror@plt+0x5dec>  // b.none
  408168:	ldr	x0, [sp, #40]
  40816c:	ldr	w0, [x0, #16]
  408170:	ldr	w1, [sp, #28]
  408174:	cmp	w1, w0
  408178:	b.ne	408154 <ferror@plt+0x5dc4>  // b.any
  40817c:	ldr	x0, [sp, #40]
  408180:	ldp	x29, x30, [sp], #48
  408184:	ret
  408188:	stp	x29, x30, [sp, #-32]!
  40818c:	mov	x29, sp
  408190:	str	x0, [sp, #24]
  408194:	ldr	x1, [sp, #24]
  408198:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40819c:	add	x0, x0, #0x550
  4081a0:	bl	40aa14 <ferror@plt+0x8684>
  4081a4:	ldp	x29, x30, [sp], #32
  4081a8:	ret
  4081ac:	stp	x29, x30, [sp, #-32]!
  4081b0:	mov	x29, sp
  4081b4:	str	x0, [sp, #24]
  4081b8:	ldr	x1, [sp, #24]
  4081bc:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4081c0:	add	x0, x0, #0x550
  4081c4:	bl	40ae54 <ferror@plt+0x8ac4>
  4081c8:	ldp	x29, x30, [sp], #32
  4081cc:	ret
  4081d0:	stp	x29, x30, [sp, #-16]!
  4081d4:	mov	x29, sp
  4081d8:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4081dc:	add	x0, x0, #0x550
  4081e0:	bl	40b03c <ferror@plt+0x8cac>
  4081e4:	ldp	x29, x30, [sp], #16
  4081e8:	ret
  4081ec:	stp	x29, x30, [sp, #-16]!
  4081f0:	mov	x29, sp
  4081f4:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4081f8:	add	x0, x0, #0x550
  4081fc:	bl	40b094 <ferror@plt+0x8d04>
  408200:	ldp	x29, x30, [sp], #16
  408204:	ret
  408208:	stp	x29, x30, [sp, #-16]!
  40820c:	mov	x29, sp
  408210:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408214:	add	x0, x0, #0x550
  408218:	bl	40a5f4 <ferror@plt+0x8264>
  40821c:	ldp	x29, x30, [sp], #16
  408220:	ret
  408224:	stp	x29, x30, [sp, #-16]!
  408228:	mov	x29, sp
  40822c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408230:	add	x0, x0, #0x550
  408234:	bl	40987c <ferror@plt+0x74ec>
  408238:	ldp	x29, x30, [sp], #16
  40823c:	ret
  408240:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408244:	add	x0, x0, #0x550
  408248:	ldr	x0, [x0, #1056]
  40824c:	ret
  408250:	stp	x29, x30, [sp, #-32]!
  408254:	mov	x29, sp
  408258:	str	x0, [sp, #24]
  40825c:	ldr	x1, [sp, #24]
  408260:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408264:	add	x0, x0, #0x550
  408268:	bl	40ad98 <ferror@plt+0x8a08>
  40826c:	nop
  408270:	ldp	x29, x30, [sp], #32
  408274:	ret
  408278:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40827c:	add	x0, x0, #0x550
  408280:	ret
  408284:	sub	sp, sp, #0x20
  408288:	str	x0, [sp, #8]
  40828c:	str	x1, [sp]
  408290:	ldr	x0, [sp, #8]
  408294:	ldr	x0, [x0]
  408298:	ldr	x0, [x0, #8]
  40829c:	cmp	x0, #0x0
  4082a0:	b.ne	4082ac <ferror@plt+0x5f1c>  // b.any
  4082a4:	mov	w0, #0x1                   	// #1
  4082a8:	b	408324 <ferror@plt+0x5f94>
  4082ac:	ldr	x0, [sp]
  4082b0:	ldr	x0, [x0]
  4082b4:	ldr	x0, [x0, #8]
  4082b8:	cmp	x0, #0x0
  4082bc:	b.ne	4082c8 <ferror@plt+0x5f38>  // b.any
  4082c0:	mov	w0, #0xffffffff            	// #-1
  4082c4:	b	408324 <ferror@plt+0x5f94>
  4082c8:	ldr	x0, [sp, #8]
  4082cc:	ldr	x0, [x0]
  4082d0:	ldr	x0, [x0, #8]
  4082d4:	ldr	w0, [x0, #16]
  4082d8:	str	w0, [sp, #28]
  4082dc:	ldr	x0, [sp]
  4082e0:	ldr	x0, [x0]
  4082e4:	ldr	x0, [x0, #8]
  4082e8:	ldr	w0, [x0, #16]
  4082ec:	str	w0, [sp, #24]
  4082f0:	ldr	w1, [sp, #28]
  4082f4:	ldr	w0, [sp, #24]
  4082f8:	cmp	w1, w0
  4082fc:	b.cs	408308 <ferror@plt+0x5f78>  // b.hs, b.nlast
  408300:	mov	w0, #0xffffffff            	// #-1
  408304:	b	408324 <ferror@plt+0x5f94>
  408308:	ldr	w1, [sp, #28]
  40830c:	ldr	w0, [sp, #24]
  408310:	cmp	w1, w0
  408314:	b.ls	408320 <ferror@plt+0x5f90>  // b.plast
  408318:	mov	w0, #0x1                   	// #1
  40831c:	b	408324 <ferror@plt+0x5f94>
  408320:	mov	w0, #0x0                   	// #0
  408324:	add	sp, sp, #0x20
  408328:	ret
  40832c:	stp	x29, x30, [sp, #-16]!
  408330:	mov	x29, sp
  408334:	adrp	x0, 408000 <ferror@plt+0x5c70>
  408338:	add	x1, x0, #0x284
  40833c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408340:	add	x0, x0, #0x550
  408344:	bl	40a068 <ferror@plt+0x7cd8>
  408348:	ldp	x29, x30, [sp], #16
  40834c:	ret
  408350:	stp	x29, x30, [sp, #-48]!
  408354:	mov	x29, sp
  408358:	str	x0, [sp, #24]
  40835c:	mov	x0, #0x30                  	// #48
  408360:	bl	401f50 <malloc@plt>
  408364:	str	x0, [sp, #40]
  408368:	ldr	x0, [sp, #40]
  40836c:	cmp	x0, #0x0
  408370:	b.ne	40837c <ferror@plt+0x5fec>  // b.any
  408374:	mov	x0, #0x0                   	// #0
  408378:	b	4084c8 <ferror@plt+0x6138>
  40837c:	mov	x2, #0x30                  	// #48
  408380:	mov	w1, #0x0                   	// #0
  408384:	ldr	x0, [sp, #40]
  408388:	bl	401fa0 <memset@plt>
  40838c:	ldr	x0, [sp, #24]
  408390:	ldr	w1, [x0, #16]
  408394:	ldr	x0, [sp, #40]
  408398:	str	w1, [x0, #16]
  40839c:	ldr	x0, [sp, #24]
  4083a0:	ldr	w1, [x0, #20]
  4083a4:	ldr	x0, [sp, #40]
  4083a8:	str	w1, [x0, #20]
  4083ac:	ldr	x0, [sp, #24]
  4083b0:	ldr	x0, [x0]
  4083b4:	bl	402040 <strdup@plt>
  4083b8:	mov	x1, x0
  4083bc:	ldr	x0, [sp, #40]
  4083c0:	str	x1, [x0]
  4083c4:	ldr	x0, [sp, #40]
  4083c8:	ldr	x0, [x0]
  4083cc:	cmp	x0, #0x0
  4083d0:	b.ne	4083e4 <ferror@plt+0x6054>  // b.any
  4083d4:	ldr	x0, [sp, #40]
  4083d8:	bl	4084d0 <ferror@plt+0x6140>
  4083dc:	mov	x0, #0x0                   	// #0
  4083e0:	b	4084c8 <ferror@plt+0x6138>
  4083e4:	ldr	x0, [sp, #24]
  4083e8:	ldr	x0, [x0, #8]
  4083ec:	bl	402040 <strdup@plt>
  4083f0:	mov	x1, x0
  4083f4:	ldr	x0, [sp, #40]
  4083f8:	str	x1, [x0, #8]
  4083fc:	ldr	x0, [sp, #40]
  408400:	ldr	x0, [x0, #8]
  408404:	cmp	x0, #0x0
  408408:	b.ne	40841c <ferror@plt+0x608c>  // b.any
  40840c:	ldr	x0, [sp, #40]
  408410:	bl	4084d0 <ferror@plt+0x6140>
  408414:	mov	x0, #0x0                   	// #0
  408418:	b	4084c8 <ferror@plt+0x6138>
  40841c:	ldr	x0, [sp, #24]
  408420:	ldr	x0, [x0, #24]
  408424:	bl	402040 <strdup@plt>
  408428:	mov	x1, x0
  40842c:	ldr	x0, [sp, #40]
  408430:	str	x1, [x0, #24]
  408434:	ldr	x0, [sp, #40]
  408438:	ldr	x0, [x0, #24]
  40843c:	cmp	x0, #0x0
  408440:	b.ne	408454 <ferror@plt+0x60c4>  // b.any
  408444:	ldr	x0, [sp, #40]
  408448:	bl	4084d0 <ferror@plt+0x6140>
  40844c:	mov	x0, #0x0                   	// #0
  408450:	b	4084c8 <ferror@plt+0x6138>
  408454:	ldr	x0, [sp, #24]
  408458:	ldr	x0, [x0, #32]
  40845c:	bl	402040 <strdup@plt>
  408460:	mov	x1, x0
  408464:	ldr	x0, [sp, #40]
  408468:	str	x1, [x0, #32]
  40846c:	ldr	x0, [sp, #40]
  408470:	ldr	x0, [x0, #32]
  408474:	cmp	x0, #0x0
  408478:	b.ne	40848c <ferror@plt+0x60fc>  // b.any
  40847c:	ldr	x0, [sp, #40]
  408480:	bl	4084d0 <ferror@plt+0x6140>
  408484:	mov	x0, #0x0                   	// #0
  408488:	b	4084c8 <ferror@plt+0x6138>
  40848c:	ldr	x0, [sp, #24]
  408490:	ldr	x0, [x0, #40]
  408494:	bl	402040 <strdup@plt>
  408498:	mov	x1, x0
  40849c:	ldr	x0, [sp, #40]
  4084a0:	str	x1, [x0, #40]
  4084a4:	ldr	x0, [sp, #40]
  4084a8:	ldr	x0, [x0, #40]
  4084ac:	cmp	x0, #0x0
  4084b0:	b.ne	4084c4 <ferror@plt+0x6134>  // b.any
  4084b4:	ldr	x0, [sp, #40]
  4084b8:	bl	4084d0 <ferror@plt+0x6140>
  4084bc:	mov	x0, #0x0                   	// #0
  4084c0:	b	4084c8 <ferror@plt+0x6138>
  4084c4:	ldr	x0, [sp, #40]
  4084c8:	ldp	x29, x30, [sp], #48
  4084cc:	ret
  4084d0:	stp	x29, x30, [sp, #-48]!
  4084d4:	mov	x29, sp
  4084d8:	str	x19, [sp, #16]
  4084dc:	str	x0, [sp, #40]
  4084e0:	ldr	x0, [sp, #40]
  4084e4:	ldr	x0, [x0]
  4084e8:	bl	402180 <free@plt>
  4084ec:	ldr	x0, [sp, #40]
  4084f0:	ldr	x0, [x0, #8]
  4084f4:	cmp	x0, #0x0
  4084f8:	b.eq	40852c <ferror@plt+0x619c>  // b.none
  4084fc:	ldr	x0, [sp, #40]
  408500:	ldr	x19, [x0, #8]
  408504:	ldr	x0, [sp, #40]
  408508:	ldr	x0, [x0, #8]
  40850c:	bl	401dc0 <strlen@plt>
  408510:	mov	x2, x0
  408514:	mov	w1, #0x0                   	// #0
  408518:	mov	x0, x19
  40851c:	bl	401fa0 <memset@plt>
  408520:	ldr	x0, [sp, #40]
  408524:	ldr	x0, [x0, #8]
  408528:	bl	402180 <free@plt>
  40852c:	ldr	x0, [sp, #40]
  408530:	ldr	x0, [x0, #24]
  408534:	bl	402180 <free@plt>
  408538:	ldr	x0, [sp, #40]
  40853c:	ldr	x0, [x0, #32]
  408540:	bl	402180 <free@plt>
  408544:	ldr	x0, [sp, #40]
  408548:	ldr	x0, [x0, #40]
  40854c:	bl	402180 <free@plt>
  408550:	ldr	x0, [sp, #40]
  408554:	bl	402180 <free@plt>
  408558:	nop
  40855c:	ldr	x19, [sp, #16]
  408560:	ldp	x29, x30, [sp], #48
  408564:	ret
  408568:	stp	x29, x30, [sp, #-112]!
  40856c:	mov	x29, sp
  408570:	stp	x19, x20, [sp, #16]
  408574:	str	x0, [sp, #40]
  408578:	ldr	x0, [sp, #40]
  40857c:	bl	401dc0 <strlen@plt>
  408580:	cmp	x0, #0x3ff
  408584:	b.ls	408590 <ferror@plt+0x6200>  // b.plast
  408588:	mov	x0, #0x0                   	// #0
  40858c:	b	4086f0 <ferror@plt+0x6360>
  408590:	ldr	x1, [sp, #40]
  408594:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408598:	add	x0, x0, #0x3d8
  40859c:	bl	402230 <strcpy@plt>
  4085a0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4085a4:	add	x19, x0, #0x3d8
  4085a8:	mov	w20, #0x0                   	// #0
  4085ac:	b	408600 <ferror@plt+0x6270>
  4085b0:	sxtw	x0, w20
  4085b4:	lsl	x0, x0, #3
  4085b8:	add	x1, sp, #0x38
  4085bc:	str	x19, [x1, x0]
  4085c0:	b	4085c8 <ferror@plt+0x6238>
  4085c4:	add	x19, x19, #0x1
  4085c8:	ldrb	w0, [x19]
  4085cc:	cmp	w0, #0x0
  4085d0:	b.eq	4085e0 <ferror@plt+0x6250>  // b.none
  4085d4:	ldrb	w0, [x19]
  4085d8:	cmp	w0, #0x3a
  4085dc:	b.ne	4085c4 <ferror@plt+0x6234>  // b.any
  4085e0:	ldrb	w0, [x19]
  4085e4:	cmp	w0, #0x0
  4085e8:	b.eq	4085f8 <ferror@plt+0x6268>  // b.none
  4085ec:	strb	wzr, [x19]
  4085f0:	add	x19, x19, #0x1
  4085f4:	b	4085fc <ferror@plt+0x626c>
  4085f8:	mov	x19, #0x0                   	// #0
  4085fc:	add	w20, w20, #0x1
  408600:	cmp	w20, #0x6
  408604:	b.gt	408610 <ferror@plt+0x6280>
  408608:	cmp	x19, #0x0
  40860c:	b.ne	4085b0 <ferror@plt+0x6220>  // b.any
  408610:	cmp	x19, #0x0
  408614:	b.eq	408620 <ferror@plt+0x6290>  // b.none
  408618:	mov	x0, #0x0                   	// #0
  40861c:	b	4086f0 <ferror@plt+0x6360>
  408620:	cmp	w20, #0x7
  408624:	b.ne	408648 <ferror@plt+0x62b8>  // b.any
  408628:	ldr	x0, [sp, #72]
  40862c:	ldrb	w0, [x0]
  408630:	cmp	w0, #0x0
  408634:	b.eq	408648 <ferror@plt+0x62b8>  // b.none
  408638:	ldr	x0, [sp, #80]
  40863c:	ldrb	w0, [x0]
  408640:	cmp	w0, #0x0
  408644:	b.ne	408650 <ferror@plt+0x62c0>  // b.any
  408648:	mov	x0, #0x0                   	// #0
  40864c:	b	4086f0 <ferror@plt+0x6360>
  408650:	ldr	x1, [sp, #56]
  408654:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408658:	add	x0, x0, #0x7d8
  40865c:	str	x1, [x0]
  408660:	ldr	x1, [sp, #64]
  408664:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408668:	add	x0, x0, #0x7d8
  40866c:	str	x1, [x0, #8]
  408670:	ldr	x2, [sp, #72]
  408674:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408678:	add	x1, x0, #0x7e8
  40867c:	mov	x0, x2
  408680:	bl	40bcec <ferror@plt+0x995c>
  408684:	cmp	w0, #0x0
  408688:	b.ne	408694 <ferror@plt+0x6304>  // b.any
  40868c:	mov	x0, #0x0                   	// #0
  408690:	b	4086f0 <ferror@plt+0x6360>
  408694:	ldr	x2, [sp, #80]
  408698:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40869c:	add	x1, x0, #0x7ec
  4086a0:	mov	x0, x2
  4086a4:	bl	40bbbc <ferror@plt+0x982c>
  4086a8:	cmp	w0, #0x0
  4086ac:	b.ne	4086b8 <ferror@plt+0x6328>  // b.any
  4086b0:	mov	x0, #0x0                   	// #0
  4086b4:	b	4086f0 <ferror@plt+0x6360>
  4086b8:	ldr	x1, [sp, #88]
  4086bc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4086c0:	add	x0, x0, #0x7d8
  4086c4:	str	x1, [x0, #24]
  4086c8:	ldr	x1, [sp, #96]
  4086cc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4086d0:	add	x0, x0, #0x7d8
  4086d4:	str	x1, [x0, #32]
  4086d8:	ldr	x1, [sp, #104]
  4086dc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4086e0:	add	x0, x0, #0x7d8
  4086e4:	str	x1, [x0, #40]
  4086e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4086ec:	add	x0, x0, #0x7d8
  4086f0:	ldp	x19, x20, [sp, #16]
  4086f4:	ldp	x29, x30, [sp], #112
  4086f8:	ret
  4086fc:	stp	x29, x30, [sp, #-48]!
  408700:	mov	x29, sp
  408704:	str	x0, [sp, #24]
  408708:	ldr	x0, [sp, #24]
  40870c:	str	x0, [sp, #40]
  408710:	ldr	x0, [sp, #40]
  408714:	bl	408a18 <ferror@plt+0x6688>
  408718:	ldp	x29, x30, [sp], #48
  40871c:	ret
  408720:	stp	x29, x30, [sp, #-48]!
  408724:	mov	x29, sp
  408728:	str	x0, [sp, #24]
  40872c:	ldr	x0, [sp, #24]
  408730:	str	x0, [sp, #40]
  408734:	ldr	x0, [sp, #40]
  408738:	bl	408b4c <ferror@plt+0x67bc>
  40873c:	nop
  408740:	ldp	x29, x30, [sp], #48
  408744:	ret
  408748:	sub	sp, sp, #0x20
  40874c:	str	x0, [sp, #8]
  408750:	ldr	x0, [sp, #8]
  408754:	str	x0, [sp, #24]
  408758:	ldr	x0, [sp, #24]
  40875c:	ldr	x0, [x0]
  408760:	add	sp, sp, #0x20
  408764:	ret
  408768:	stp	x29, x30, [sp, #-32]!
  40876c:	mov	x29, sp
  408770:	str	x0, [sp, #24]
  408774:	ldr	x0, [sp, #24]
  408778:	bl	402200 <sgetspent@plt>
  40877c:	ldp	x29, x30, [sp], #32
  408780:	ret
  408784:	stp	x29, x30, [sp, #-48]!
  408788:	mov	x29, sp
  40878c:	str	x0, [sp, #24]
  408790:	str	x1, [sp, #16]
  408794:	ldr	x0, [sp, #24]
  408798:	str	x0, [sp, #40]
  40879c:	ldr	x0, [sp, #40]
  4087a0:	cmp	x0, #0x0
  4087a4:	b.eq	4087e8 <ferror@plt+0x6458>  // b.none
  4087a8:	ldr	x0, [sp, #40]
  4087ac:	ldr	x2, [x0]
  4087b0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4087b4:	add	x1, x0, #0x2b8
  4087b8:	mov	x0, x2
  4087bc:	bl	407bfc <ferror@plt+0x586c>
  4087c0:	cmn	w0, #0x1
  4087c4:	b.eq	4087e8 <ferror@plt+0x6458>  // b.none
  4087c8:	ldr	x0, [sp, #40]
  4087cc:	ldr	x2, [x0, #8]
  4087d0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4087d4:	add	x1, x0, #0x2b8
  4087d8:	mov	x0, x2
  4087dc:	bl	407bfc <ferror@plt+0x586c>
  4087e0:	cmn	w0, #0x1
  4087e4:	b.ne	4087f0 <ferror@plt+0x6460>  // b.any
  4087e8:	mov	w0, #0xffffffff            	// #-1
  4087ec:	b	408810 <ferror@plt+0x6480>
  4087f0:	ldr	x1, [sp, #16]
  4087f4:	ldr	x0, [sp, #40]
  4087f8:	bl	402010 <putspent@plt>
  4087fc:	cmn	w0, #0x1
  408800:	b.ne	40880c <ferror@plt+0x647c>  // b.any
  408804:	mov	w0, #0xffffffff            	// #-1
  408808:	b	408810 <ferror@plt+0x6480>
  40880c:	mov	w0, #0x0                   	// #0
  408810:	ldp	x29, x30, [sp], #48
  408814:	ret
  408818:	stp	x29, x30, [sp, #-32]!
  40881c:	mov	x29, sp
  408820:	str	x0, [sp, #24]
  408824:	ldr	x1, [sp, #24]
  408828:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40882c:	add	x0, x0, #0x9d8
  408830:	bl	40949c <ferror@plt+0x710c>
  408834:	ldp	x29, x30, [sp], #32
  408838:	ret
  40883c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408840:	add	x0, x0, #0x9d8
  408844:	ret
  408848:	stp	x29, x30, [sp, #-16]!
  40884c:	mov	x29, sp
  408850:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408854:	add	x0, x0, #0x2c0
  408858:	bl	40b1c4 <ferror@plt+0x8e34>
  40885c:	and	w0, w0, #0xff
  408860:	cmp	w0, #0x0
  408864:	b.eq	408870 <ferror@plt+0x64e0>  // b.none
  408868:	mov	w0, #0x1                   	// #1
  40886c:	b	408880 <ferror@plt+0x64f0>
  408870:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408874:	add	x0, x0, #0x9d8
  408878:	bl	4094e4 <ferror@plt+0x7154>
  40887c:	and	w0, w0, #0xff
  408880:	ldp	x29, x30, [sp], #16
  408884:	ret
  408888:	stp	x29, x30, [sp, #-16]!
  40888c:	mov	x29, sp
  408890:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408894:	add	x0, x0, #0x9d8
  408898:	bl	409680 <ferror@plt+0x72f0>
  40889c:	ldp	x29, x30, [sp], #16
  4088a0:	ret
  4088a4:	stp	x29, x30, [sp, #-48]!
  4088a8:	mov	x29, sp
  4088ac:	str	w0, [sp, #28]
  4088b0:	str	wzr, [sp, #44]
  4088b4:	ldr	w1, [sp, #28]
  4088b8:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4088bc:	add	x0, x0, #0x9d8
  4088c0:	bl	409afc <ferror@plt+0x776c>
  4088c4:	str	w0, [sp, #44]
  4088c8:	ldr	w0, [sp, #44]
  4088cc:	ldp	x29, x30, [sp], #48
  4088d0:	ret
  4088d4:	stp	x29, x30, [sp, #-32]!
  4088d8:	mov	x29, sp
  4088dc:	str	x0, [sp, #24]
  4088e0:	ldr	x1, [sp, #24]
  4088e4:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4088e8:	add	x0, x0, #0x9d8
  4088ec:	bl	40afa4 <ferror@plt+0x8c14>
  4088f0:	ldp	x29, x30, [sp], #32
  4088f4:	ret
  4088f8:	stp	x29, x30, [sp, #-32]!
  4088fc:	mov	x29, sp
  408900:	str	x0, [sp, #24]
  408904:	ldr	x1, [sp, #24]
  408908:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40890c:	add	x0, x0, #0x9d8
  408910:	bl	40aa14 <ferror@plt+0x8684>
  408914:	ldp	x29, x30, [sp], #32
  408918:	ret
  40891c:	stp	x29, x30, [sp, #-32]!
  408920:	mov	x29, sp
  408924:	str	x0, [sp, #24]
  408928:	ldr	x1, [sp, #24]
  40892c:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408930:	add	x0, x0, #0x9d8
  408934:	bl	40ae54 <ferror@plt+0x8ac4>
  408938:	ldp	x29, x30, [sp], #32
  40893c:	ret
  408940:	stp	x29, x30, [sp, #-16]!
  408944:	mov	x29, sp
  408948:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40894c:	add	x0, x0, #0x9d8
  408950:	bl	40b03c <ferror@plt+0x8cac>
  408954:	ldp	x29, x30, [sp], #16
  408958:	ret
  40895c:	stp	x29, x30, [sp, #-16]!
  408960:	mov	x29, sp
  408964:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408968:	add	x0, x0, #0x9d8
  40896c:	bl	40b094 <ferror@plt+0x8d04>
  408970:	ldp	x29, x30, [sp], #16
  408974:	ret
  408978:	stp	x29, x30, [sp, #-32]!
  40897c:	mov	x29, sp
  408980:	str	wzr, [sp, #28]
  408984:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408988:	add	x0, x0, #0x9d8
  40898c:	bl	40a5f4 <ferror@plt+0x8264>
  408990:	str	w0, [sp, #28]
  408994:	ldr	w0, [sp, #28]
  408998:	ldp	x29, x30, [sp], #32
  40899c:	ret
  4089a0:	stp	x29, x30, [sp, #-16]!
  4089a4:	mov	x29, sp
  4089a8:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4089ac:	add	x0, x0, #0x9d8
  4089b0:	bl	40987c <ferror@plt+0x74ec>
  4089b4:	ldp	x29, x30, [sp], #16
  4089b8:	ret
  4089bc:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4089c0:	add	x0, x0, #0x9d8
  4089c4:	ldr	x0, [x0, #1056]
  4089c8:	ret
  4089cc:	stp	x29, x30, [sp, #-32]!
  4089d0:	mov	x29, sp
  4089d4:	str	x0, [sp, #24]
  4089d8:	ldr	x1, [sp, #24]
  4089dc:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  4089e0:	add	x0, x0, #0x9d8
  4089e4:	bl	40ad98 <ferror@plt+0x8a08>
  4089e8:	nop
  4089ec:	ldp	x29, x30, [sp], #32
  4089f0:	ret
  4089f4:	stp	x29, x30, [sp, #-16]!
  4089f8:	mov	x29, sp
  4089fc:	bl	408278 <ferror@plt+0x5ee8>
  408a00:	mov	x1, x0
  408a04:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  408a08:	add	x0, x0, #0x9d8
  408a0c:	bl	40a2fc <ferror@plt+0x7f6c>
  408a10:	ldp	x29, x30, [sp], #16
  408a14:	ret
  408a18:	stp	x29, x30, [sp, #-48]!
  408a1c:	mov	x29, sp
  408a20:	str	x0, [sp, #24]
  408a24:	mov	x0, #0x48                  	// #72
  408a28:	bl	401f50 <malloc@plt>
  408a2c:	str	x0, [sp, #40]
  408a30:	ldr	x0, [sp, #40]
  408a34:	cmp	x0, #0x0
  408a38:	b.ne	408a44 <ferror@plt+0x66b4>  // b.any
  408a3c:	mov	x0, #0x0                   	// #0
  408a40:	b	408b44 <ferror@plt+0x67b4>
  408a44:	mov	x2, #0x48                  	// #72
  408a48:	mov	w1, #0x0                   	// #0
  408a4c:	ldr	x0, [sp, #40]
  408a50:	bl	401fa0 <memset@plt>
  408a54:	ldr	x0, [sp, #24]
  408a58:	ldr	x1, [x0, #16]
  408a5c:	ldr	x0, [sp, #40]
  408a60:	str	x1, [x0, #16]
  408a64:	ldr	x0, [sp, #24]
  408a68:	ldr	x1, [x0, #24]
  408a6c:	ldr	x0, [sp, #40]
  408a70:	str	x1, [x0, #24]
  408a74:	ldr	x0, [sp, #24]
  408a78:	ldr	x1, [x0, #32]
  408a7c:	ldr	x0, [sp, #40]
  408a80:	str	x1, [x0, #32]
  408a84:	ldr	x0, [sp, #24]
  408a88:	ldr	x1, [x0, #40]
  408a8c:	ldr	x0, [sp, #40]
  408a90:	str	x1, [x0, #40]
  408a94:	ldr	x0, [sp, #24]
  408a98:	ldr	x1, [x0, #48]
  408a9c:	ldr	x0, [sp, #40]
  408aa0:	str	x1, [x0, #48]
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	ldr	x1, [x0, #56]
  408aac:	ldr	x0, [sp, #40]
  408ab0:	str	x1, [x0, #56]
  408ab4:	ldr	x0, [sp, #24]
  408ab8:	ldr	x1, [x0, #64]
  408abc:	ldr	x0, [sp, #40]
  408ac0:	str	x1, [x0, #64]
  408ac4:	ldr	x0, [sp, #24]
  408ac8:	ldr	x0, [x0]
  408acc:	bl	402040 <strdup@plt>
  408ad0:	mov	x1, x0
  408ad4:	ldr	x0, [sp, #40]
  408ad8:	str	x1, [x0]
  408adc:	ldr	x0, [sp, #40]
  408ae0:	ldr	x0, [x0]
  408ae4:	cmp	x0, #0x0
  408ae8:	b.ne	408afc <ferror@plt+0x676c>  // b.any
  408aec:	ldr	x0, [sp, #40]
  408af0:	bl	402180 <free@plt>
  408af4:	mov	x0, #0x0                   	// #0
  408af8:	b	408b44 <ferror@plt+0x67b4>
  408afc:	ldr	x0, [sp, #24]
  408b00:	ldr	x0, [x0, #8]
  408b04:	bl	402040 <strdup@plt>
  408b08:	mov	x1, x0
  408b0c:	ldr	x0, [sp, #40]
  408b10:	str	x1, [x0, #8]
  408b14:	ldr	x0, [sp, #40]
  408b18:	ldr	x0, [x0, #8]
  408b1c:	cmp	x0, #0x0
  408b20:	b.ne	408b40 <ferror@plt+0x67b0>  // b.any
  408b24:	ldr	x0, [sp, #40]
  408b28:	ldr	x0, [x0]
  408b2c:	bl	402180 <free@plt>
  408b30:	ldr	x0, [sp, #40]
  408b34:	bl	402180 <free@plt>
  408b38:	mov	x0, #0x0                   	// #0
  408b3c:	b	408b44 <ferror@plt+0x67b4>
  408b40:	ldr	x0, [sp, #40]
  408b44:	ldp	x29, x30, [sp], #48
  408b48:	ret
  408b4c:	stp	x29, x30, [sp, #-48]!
  408b50:	mov	x29, sp
  408b54:	str	x19, [sp, #16]
  408b58:	str	x0, [sp, #40]
  408b5c:	ldr	x0, [sp, #40]
  408b60:	ldr	x0, [x0]
  408b64:	bl	402180 <free@plt>
  408b68:	ldr	x0, [sp, #40]
  408b6c:	ldr	x0, [x0, #8]
  408b70:	cmp	x0, #0x0
  408b74:	b.eq	408ba8 <ferror@plt+0x6818>  // b.none
  408b78:	ldr	x0, [sp, #40]
  408b7c:	ldr	x19, [x0, #8]
  408b80:	ldr	x0, [sp, #40]
  408b84:	ldr	x0, [x0, #8]
  408b88:	bl	401dc0 <strlen@plt>
  408b8c:	mov	x2, x0
  408b90:	mov	w1, #0x0                   	// #0
  408b94:	mov	x0, x19
  408b98:	bl	401fa0 <memset@plt>
  408b9c:	ldr	x0, [sp, #40]
  408ba0:	ldr	x0, [x0, #8]
  408ba4:	bl	402180 <free@plt>
  408ba8:	ldr	x0, [sp, #40]
  408bac:	bl	402180 <free@plt>
  408bb0:	nop
  408bb4:	ldr	x19, [sp, #16]
  408bb8:	ldp	x29, x30, [sp], #48
  408bbc:	ret
  408bc0:	stp	x29, x30, [sp, #-176]!
  408bc4:	mov	x29, sp
  408bc8:	str	x0, [sp, #24]
  408bcc:	str	x1, [sp, #16]
  408bd0:	str	xzr, [sp, #168]
  408bd4:	add	x0, sp, #0x20
  408bd8:	mov	x1, x0
  408bdc:	ldr	x0, [sp, #16]
  408be0:	bl	40c540 <ferror@plt+0xa1b0>
  408be4:	cmp	w0, #0x0
  408be8:	b.ne	408c30 <ferror@plt+0x68a0>  // b.any
  408bec:	ldr	w0, [sp, #48]
  408bf0:	and	w0, w0, #0xf000
  408bf4:	cmp	w0, #0xa, lsl #12
  408bf8:	b.ne	408c30 <ferror@plt+0x68a0>  // b.any
  408bfc:	mov	x1, #0x0                   	// #0
  408c00:	ldr	x0, [sp, #16]
  408c04:	bl	402290 <realpath@plt>
  408c08:	str	x0, [sp, #168]
  408c0c:	ldr	x0, [sp, #168]
  408c10:	cmp	x0, #0x0
  408c14:	b.ne	408c28 <ferror@plt+0x6898>  // b.any
  408c18:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408c1c:	add	x0, x0, #0x2d0
  408c20:	bl	401e10 <perror@plt>
  408c24:	b	408c30 <ferror@plt+0x68a0>
  408c28:	ldr	x0, [sp, #168]
  408c2c:	str	x0, [sp, #16]
  408c30:	ldr	x1, [sp, #16]
  408c34:	ldr	x0, [sp, #24]
  408c38:	bl	4021e0 <rename@plt>
  408c3c:	str	w0, [sp, #164]
  408c40:	ldr	x0, [sp, #168]
  408c44:	cmp	x0, #0x0
  408c48:	b.eq	408c54 <ferror@plt+0x68c4>  // b.none
  408c4c:	ldr	x0, [sp, #168]
  408c50:	bl	402180 <free@plt>
  408c54:	ldr	w0, [sp, #164]
  408c58:	ldp	x29, x30, [sp], #176
  408c5c:	ret
  408c60:	stp	x29, x30, [sp, #-160]!
  408c64:	mov	x29, sp
  408c68:	str	x0, [sp, #24]
  408c6c:	add	x0, sp, #0x20
  408c70:	mov	x1, x0
  408c74:	ldr	x0, [sp, #24]
  408c78:	bl	40c520 <ferror@plt+0xa190>
  408c7c:	cmp	w0, #0x0
  408c80:	b.eq	408c8c <ferror@plt+0x68fc>  // b.none
  408c84:	mov	w0, #0x0                   	// #0
  408c88:	b	408ca4 <ferror@plt+0x6914>
  408c8c:	ldr	w0, [sp, #52]
  408c90:	cmp	w0, #0x2
  408c94:	b.eq	408ca0 <ferror@plt+0x6910>  // b.none
  408c98:	mov	w0, #0x0                   	// #0
  408c9c:	b	408ca4 <ferror@plt+0x6914>
  408ca0:	mov	w0, #0x1                   	// #1
  408ca4:	ldp	x29, x30, [sp], #160
  408ca8:	ret
  408cac:	stp	x29, x30, [sp, #-128]!
  408cb0:	mov	x29, sp
  408cb4:	stp	x19, x20, [sp, #16]
  408cb8:	str	x0, [sp, #56]
  408cbc:	str	x1, [sp, #48]
  408cc0:	strb	w2, [sp, #47]
  408cc4:	mov	w2, #0x180                 	// #384
  408cc8:	mov	w1, #0x241                 	// #577
  408ccc:	ldr	x0, [sp, #56]
  408cd0:	bl	401f60 <open@plt>
  408cd4:	str	w0, [sp, #120]
  408cd8:	ldr	w0, [sp, #120]
  408cdc:	cmn	w0, #0x1
  408ce0:	b.ne	408d38 <ferror@plt+0x69a8>  // b.any
  408ce4:	ldrb	w0, [sp, #47]
  408ce8:	cmp	w0, #0x0
  408cec:	b.eq	408d30 <ferror@plt+0x69a0>  // b.none
  408cf0:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  408cf4:	add	x0, x0, #0x2f0
  408cf8:	ldr	x19, [x0]
  408cfc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408d00:	add	x0, x0, #0x828
  408d04:	ldr	x20, [x0]
  408d08:	bl	4022f0 <__errno_location@plt>
  408d0c:	ldr	w0, [x0]
  408d10:	bl	402050 <strerror@plt>
  408d14:	mov	x4, x0
  408d18:	ldr	x3, [sp, #56]
  408d1c:	mov	x2, x20
  408d20:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408d24:	add	x1, x0, #0x2e8
  408d28:	mov	x0, x19
  408d2c:	bl	402360 <fprintf@plt>
  408d30:	mov	w0, #0x0                   	// #0
  408d34:	b	4091c4 <ferror@plt+0x6e34>
  408d38:	bl	401f20 <getpid@plt>
  408d3c:	str	w0, [sp, #108]
  408d40:	ldr	w0, [sp, #108]
  408d44:	sxtw	x0, w0
  408d48:	add	x4, sp, #0x48
  408d4c:	mov	x3, x0
  408d50:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408d54:	add	x2, x0, #0x2f8
  408d58:	mov	x1, #0x20                  	// #32
  408d5c:	mov	x0, x4
  408d60:	bl	401ed0 <snprintf@plt>
  408d64:	add	x0, sp, #0x48
  408d68:	bl	401dc0 <strlen@plt>
  408d6c:	add	x0, x0, #0x1
  408d70:	str	x0, [sp, #112]
  408d74:	ldr	x1, [sp, #112]
  408d78:	add	x0, sp, #0x48
  408d7c:	mov	x2, x1
  408d80:	mov	x1, x0
  408d84:	ldr	w0, [sp, #120]
  408d88:	bl	4020a0 <write@plt>
  408d8c:	mov	x1, x0
  408d90:	ldr	x0, [sp, #112]
  408d94:	cmp	x0, x1
  408d98:	b.eq	408e00 <ferror@plt+0x6a70>  // b.none
  408d9c:	ldrb	w0, [sp, #47]
  408da0:	cmp	w0, #0x0
  408da4:	b.eq	408de8 <ferror@plt+0x6a58>  // b.none
  408da8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  408dac:	add	x0, x0, #0x2f0
  408db0:	ldr	x19, [x0]
  408db4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408db8:	add	x0, x0, #0x828
  408dbc:	ldr	x20, [x0]
  408dc0:	bl	4022f0 <__errno_location@plt>
  408dc4:	ldr	w0, [x0]
  408dc8:	bl	402050 <strerror@plt>
  408dcc:	mov	x4, x0
  408dd0:	ldr	x3, [sp, #56]
  408dd4:	mov	x2, x20
  408dd8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408ddc:	add	x1, x0, #0x2e8
  408de0:	mov	x0, x19
  408de4:	bl	402360 <fprintf@plt>
  408de8:	ldr	w0, [sp, #120]
  408dec:	bl	402060 <close@plt>
  408df0:	ldr	x0, [sp, #56]
  408df4:	bl	402330 <unlink@plt>
  408df8:	mov	w0, #0x0                   	// #0
  408dfc:	b	4091c4 <ferror@plt+0x6e34>
  408e00:	ldr	w0, [sp, #120]
  408e04:	bl	402060 <close@plt>
  408e08:	ldr	x1, [sp, #48]
  408e0c:	ldr	x0, [sp, #56]
  408e10:	bl	402280 <link@plt>
  408e14:	cmp	w0, #0x0
  408e18:	b.ne	408e80 <ferror@plt+0x6af0>  // b.any
  408e1c:	ldr	x0, [sp, #56]
  408e20:	bl	408c60 <ferror@plt+0x68d0>
  408e24:	str	w0, [sp, #124]
  408e28:	ldr	w0, [sp, #124]
  408e2c:	cmp	w0, #0x0
  408e30:	b.ne	408e70 <ferror@plt+0x6ae0>  // b.any
  408e34:	ldrb	w0, [sp, #47]
  408e38:	cmp	w0, #0x0
  408e3c:	b.eq	408e70 <ferror@plt+0x6ae0>  // b.none
  408e40:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  408e44:	add	x0, x0, #0x2f0
  408e48:	ldr	x4, [x0]
  408e4c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408e50:	add	x0, x0, #0x828
  408e54:	ldr	x0, [x0]
  408e58:	ldr	x3, [sp, #56]
  408e5c:	mov	x2, x0
  408e60:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408e64:	add	x1, x0, #0x300
  408e68:	mov	x0, x4
  408e6c:	bl	402360 <fprintf@plt>
  408e70:	ldr	x0, [sp, #56]
  408e74:	bl	402330 <unlink@plt>
  408e78:	ldr	w0, [sp, #124]
  408e7c:	b	4091c4 <ferror@plt+0x6e34>
  408e80:	mov	w1, #0x2                   	// #2
  408e84:	ldr	x0, [sp, #48]
  408e88:	bl	401f60 <open@plt>
  408e8c:	str	w0, [sp, #120]
  408e90:	ldr	w0, [sp, #120]
  408e94:	cmn	w0, #0x1
  408e98:	b.ne	408f08 <ferror@plt+0x6b78>  // b.any
  408e9c:	ldrb	w0, [sp, #47]
  408ea0:	cmp	w0, #0x0
  408ea4:	b.eq	408ee8 <ferror@plt+0x6b58>  // b.none
  408ea8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  408eac:	add	x0, x0, #0x2f0
  408eb0:	ldr	x19, [x0]
  408eb4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408eb8:	add	x0, x0, #0x828
  408ebc:	ldr	x20, [x0]
  408ec0:	bl	4022f0 <__errno_location@plt>
  408ec4:	ldr	w0, [x0]
  408ec8:	bl	402050 <strerror@plt>
  408ecc:	mov	x4, x0
  408ed0:	ldr	x3, [sp, #48]
  408ed4:	mov	x2, x20
  408ed8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408edc:	add	x1, x0, #0x2e8
  408ee0:	mov	x0, x19
  408ee4:	bl	402360 <fprintf@plt>
  408ee8:	ldr	x0, [sp, #56]
  408eec:	bl	402330 <unlink@plt>
  408ef0:	bl	4022f0 <__errno_location@plt>
  408ef4:	mov	x1, x0
  408ef8:	mov	w0, #0x16                  	// #22
  408efc:	str	w0, [x1]
  408f00:	mov	w0, #0x0                   	// #0
  408f04:	b	4091c4 <ferror@plt+0x6e34>
  408f08:	add	x0, sp, #0x48
  408f0c:	mov	x2, #0x1f                  	// #31
  408f10:	mov	x1, x0
  408f14:	ldr	w0, [sp, #120]
  408f18:	bl	402260 <read@plt>
  408f1c:	str	x0, [sp, #112]
  408f20:	ldr	w0, [sp, #120]
  408f24:	bl	402060 <close@plt>
  408f28:	ldr	x0, [sp, #112]
  408f2c:	cmp	x0, #0x0
  408f30:	b.gt	408f90 <ferror@plt+0x6c00>
  408f34:	ldrb	w0, [sp, #47]
  408f38:	cmp	w0, #0x0
  408f3c:	b.eq	408f70 <ferror@plt+0x6be0>  // b.none
  408f40:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  408f44:	add	x0, x0, #0x2f0
  408f48:	ldr	x4, [x0]
  408f4c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408f50:	add	x0, x0, #0x828
  408f54:	ldr	x0, [x0]
  408f58:	ldr	x3, [sp, #48]
  408f5c:	mov	x2, x0
  408f60:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408f64:	add	x1, x0, #0x320
  408f68:	mov	x0, x4
  408f6c:	bl	402360 <fprintf@plt>
  408f70:	ldr	x0, [sp, #56]
  408f74:	bl	402330 <unlink@plt>
  408f78:	bl	4022f0 <__errno_location@plt>
  408f7c:	mov	x1, x0
  408f80:	mov	w0, #0x16                  	// #22
  408f84:	str	w0, [x1]
  408f88:	mov	w0, #0x0                   	// #0
  408f8c:	b	4091c4 <ferror@plt+0x6e34>
  408f90:	ldr	x0, [sp, #112]
  408f94:	add	x1, sp, #0x48
  408f98:	strb	wzr, [x1, x0]
  408f9c:	add	x1, sp, #0x6c
  408fa0:	add	x0, sp, #0x48
  408fa4:	bl	40bc54 <ferror@plt+0x98c4>
  408fa8:	cmp	w0, #0x0
  408fac:	b.ne	409014 <ferror@plt+0x6c84>  // b.any
  408fb0:	ldrb	w0, [sp, #47]
  408fb4:	cmp	w0, #0x0
  408fb8:	b.eq	408ff4 <ferror@plt+0x6c64>  // b.none
  408fbc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  408fc0:	add	x0, x0, #0x2f0
  408fc4:	ldr	x5, [x0]
  408fc8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  408fcc:	add	x0, x0, #0x828
  408fd0:	ldr	x0, [x0]
  408fd4:	add	x1, sp, #0x48
  408fd8:	mov	x4, x1
  408fdc:	ldr	x3, [sp, #48]
  408fe0:	mov	x2, x0
  408fe4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  408fe8:	add	x1, x0, #0x350
  408fec:	mov	x0, x5
  408ff0:	bl	402360 <fprintf@plt>
  408ff4:	ldr	x0, [sp, #56]
  408ff8:	bl	402330 <unlink@plt>
  408ffc:	bl	4022f0 <__errno_location@plt>
  409000:	mov	x1, x0
  409004:	mov	w0, #0x16                  	// #22
  409008:	str	w0, [x1]
  40900c:	mov	w0, #0x0                   	// #0
  409010:	b	4091c4 <ferror@plt+0x6e34>
  409014:	ldr	w0, [sp, #108]
  409018:	mov	w1, #0x0                   	// #0
  40901c:	bl	401eb0 <kill@plt>
  409020:	cmp	w0, #0x0
  409024:	b.ne	409090 <ferror@plt+0x6d00>  // b.any
  409028:	ldrb	w0, [sp, #47]
  40902c:	cmp	w0, #0x0
  409030:	b.eq	409070 <ferror@plt+0x6ce0>  // b.none
  409034:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  409038:	add	x0, x0, #0x2f0
  40903c:	ldr	x5, [x0]
  409040:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409044:	add	x0, x0, #0x828
  409048:	ldr	x0, [x0]
  40904c:	ldr	w1, [sp, #108]
  409050:	sxtw	x1, w1
  409054:	mov	x4, x1
  409058:	ldr	x3, [sp, #48]
  40905c:	mov	x2, x0
  409060:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  409064:	add	x1, x0, #0x388
  409068:	mov	x0, x5
  40906c:	bl	402360 <fprintf@plt>
  409070:	ldr	x0, [sp, #56]
  409074:	bl	402330 <unlink@plt>
  409078:	bl	4022f0 <__errno_location@plt>
  40907c:	mov	x1, x0
  409080:	mov	w0, #0x11                  	// #17
  409084:	str	w0, [x1]
  409088:	mov	w0, #0x0                   	// #0
  40908c:	b	4091c4 <ferror@plt+0x6e34>
  409090:	ldr	x0, [sp, #48]
  409094:	bl	402330 <unlink@plt>
  409098:	cmp	w0, #0x0
  40909c:	b.eq	4090fc <ferror@plt+0x6d6c>  // b.none
  4090a0:	ldrb	w0, [sp, #47]
  4090a4:	cmp	w0, #0x0
  4090a8:	b.eq	4090ec <ferror@plt+0x6d5c>  // b.none
  4090ac:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4090b0:	add	x0, x0, #0x2f0
  4090b4:	ldr	x19, [x0]
  4090b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4090bc:	add	x0, x0, #0x828
  4090c0:	ldr	x20, [x0]
  4090c4:	bl	4022f0 <__errno_location@plt>
  4090c8:	ldr	w0, [x0]
  4090cc:	bl	402050 <strerror@plt>
  4090d0:	mov	x4, x0
  4090d4:	ldr	x3, [sp, #48]
  4090d8:	mov	x2, x20
  4090dc:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4090e0:	add	x1, x0, #0x3b0
  4090e4:	mov	x0, x19
  4090e8:	bl	402360 <fprintf@plt>
  4090ec:	ldr	x0, [sp, #56]
  4090f0:	bl	402330 <unlink@plt>
  4090f4:	mov	w0, #0x0                   	// #0
  4090f8:	b	4091c4 <ferror@plt+0x6e34>
  4090fc:	str	wzr, [sp, #124]
  409100:	ldr	x1, [sp, #48]
  409104:	ldr	x0, [sp, #56]
  409108:	bl	402280 <link@plt>
  40910c:	cmp	w0, #0x0
  409110:	b.ne	40916c <ferror@plt+0x6ddc>  // b.any
  409114:	ldr	x0, [sp, #56]
  409118:	bl	408c60 <ferror@plt+0x68d0>
  40911c:	str	w0, [sp, #124]
  409120:	ldr	w0, [sp, #124]
  409124:	cmp	w0, #0x0
  409128:	b.ne	4091b8 <ferror@plt+0x6e28>  // b.any
  40912c:	ldrb	w0, [sp, #47]
  409130:	cmp	w0, #0x0
  409134:	b.eq	4091b8 <ferror@plt+0x6e28>  // b.none
  409138:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40913c:	add	x0, x0, #0x2f0
  409140:	ldr	x4, [x0]
  409144:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409148:	add	x0, x0, #0x828
  40914c:	ldr	x0, [x0]
  409150:	ldr	x3, [sp, #56]
  409154:	mov	x2, x0
  409158:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40915c:	add	x1, x0, #0x300
  409160:	mov	x0, x4
  409164:	bl	402360 <fprintf@plt>
  409168:	b	4091b8 <ferror@plt+0x6e28>
  40916c:	ldrb	w0, [sp, #47]
  409170:	cmp	w0, #0x0
  409174:	b.eq	4091b8 <ferror@plt+0x6e28>  // b.none
  409178:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40917c:	add	x0, x0, #0x2f0
  409180:	ldr	x19, [x0]
  409184:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409188:	add	x0, x0, #0x828
  40918c:	ldr	x20, [x0]
  409190:	bl	4022f0 <__errno_location@plt>
  409194:	ldr	w0, [x0]
  409198:	bl	402050 <strerror@plt>
  40919c:	mov	x4, x0
  4091a0:	ldr	x3, [sp, #48]
  4091a4:	mov	x2, x20
  4091a8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4091ac:	add	x1, x0, #0x3b0
  4091b0:	mov	x0, x19
  4091b4:	bl	402360 <fprintf@plt>
  4091b8:	ldr	x0, [sp, #56]
  4091bc:	bl	402330 <unlink@plt>
  4091c0:	ldr	w0, [sp, #124]
  4091c4:	ldp	x19, x20, [sp, #16]
  4091c8:	ldp	x29, x30, [sp], #128
  4091cc:	ret
  4091d0:	stp	x29, x30, [sp, #-64]!
  4091d4:	mov	x29, sp
  4091d8:	str	x0, [sp, #40]
  4091dc:	str	x1, [sp, #32]
  4091e0:	str	x2, [sp, #24]
  4091e4:	mov	w0, #0x1ff                 	// #511
  4091e8:	bl	4022b0 <umask@plt>
  4091ec:	str	w0, [sp, #60]
  4091f0:	ldr	x1, [sp, #32]
  4091f4:	ldr	x0, [sp, #40]
  4091f8:	bl	401f30 <fopen@plt>
  4091fc:	str	x0, [sp, #48]
  409200:	ldr	w0, [sp, #60]
  409204:	bl	4022b0 <umask@plt>
  409208:	ldr	x0, [sp, #48]
  40920c:	cmp	x0, #0x0
  409210:	b.ne	40921c <ferror@plt+0x6e8c>  // b.any
  409214:	mov	x0, #0x0                   	// #0
  409218:	b	4092a4 <ferror@plt+0x6f14>
  40921c:	ldr	x0, [sp, #48]
  409220:	bl	401ee0 <fileno@plt>
  409224:	mov	w3, w0
  409228:	ldr	x0, [sp, #24]
  40922c:	ldr	w1, [x0, #24]
  409230:	ldr	x0, [sp, #24]
  409234:	ldr	w0, [x0, #28]
  409238:	mov	w2, w0
  40923c:	mov	w0, w3
  409240:	bl	402350 <fchown@plt>
  409244:	cmp	w0, #0x0
  409248:	b.ne	409284 <ferror@plt+0x6ef4>  // b.any
  40924c:	ldr	x0, [sp, #48]
  409250:	bl	401ee0 <fileno@plt>
  409254:	mov	w2, w0
  409258:	ldr	x0, [sp, #24]
  40925c:	ldr	w1, [x0, #16]
  409260:	mov	w0, #0x1b4                 	// #436
  409264:	and	w0, w1, w0
  409268:	mov	w1, w0
  40926c:	mov	w0, w2
  409270:	bl	401fd0 <fchmod@plt>
  409274:	cmp	w0, #0x0
  409278:	b.ne	40928c <ferror@plt+0x6efc>  // b.any
  40927c:	ldr	x0, [sp, #48]
  409280:	b	4092a4 <ferror@plt+0x6f14>
  409284:	nop
  409288:	b	409290 <ferror@plt+0x6f00>
  40928c:	nop
  409290:	ldr	x0, [sp, #48]
  409294:	bl	401f00 <fclose@plt>
  409298:	ldr	x0, [sp, #40]
  40929c:	bl	402330 <unlink@plt>
  4092a0:	mov	x0, #0x0                   	// #0
  4092a4:	ldp	x29, x30, [sp], #64
  4092a8:	ret
  4092ac:	stp	x29, x30, [sp, #-192]!
  4092b0:	mov	x29, sp
  4092b4:	str	x0, [sp, #24]
  4092b8:	str	x1, [sp, #16]
  4092bc:	ldr	x0, [sp, #16]
  4092c0:	bl	401ee0 <fileno@plt>
  4092c4:	mov	w2, w0
  4092c8:	add	x0, sp, #0x30
  4092cc:	mov	x1, x0
  4092d0:	mov	w0, w2
  4092d4:	bl	40c530 <ferror@plt+0xa1a0>
  4092d8:	cmp	w0, #0x0
  4092dc:	b.eq	4092e8 <ferror@plt+0x6f58>  // b.none
  4092e0:	mov	w0, #0xffffffff            	// #-1
  4092e4:	b	4093f8 <ferror@plt+0x7068>
  4092e8:	add	x0, sp, #0x30
  4092ec:	mov	x2, x0
  4092f0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4092f4:	add	x1, x0, #0x3d0
  4092f8:	ldr	x0, [sp, #24]
  4092fc:	bl	4091d0 <ferror@plt+0x6e40>
  409300:	str	x0, [sp, #176]
  409304:	ldr	x0, [sp, #176]
  409308:	cmp	x0, #0x0
  40930c:	b.ne	409318 <ferror@plt+0x6f88>  // b.any
  409310:	mov	w0, #0xffffffff            	// #-1
  409314:	b	4093f8 <ferror@plt+0x7068>
  409318:	str	wzr, [sp, #188]
  40931c:	mov	w2, #0x0                   	// #0
  409320:	mov	x1, #0x0                   	// #0
  409324:	ldr	x0, [sp, #16]
  409328:	bl	4020b0 <fseek@plt>
  40932c:	cmp	w0, #0x0
  409330:	b.ne	40936c <ferror@plt+0x6fdc>  // b.any
  409334:	b	40934c <ferror@plt+0x6fbc>
  409338:	ldr	x1, [sp, #176]
  40933c:	ldr	w0, [sp, #188]
  409340:	bl	401e60 <putc@plt>
  409344:	cmn	w0, #0x1
  409348:	b.eq	409368 <ferror@plt+0x6fd8>  // b.none
  40934c:	ldr	x0, [sp, #16]
  409350:	bl	402020 <getc@plt>
  409354:	str	w0, [sp, #188]
  409358:	ldr	w0, [sp, #188]
  40935c:	cmn	w0, #0x1
  409360:	b.ne	409338 <ferror@plt+0x6fa8>  // b.any
  409364:	b	40936c <ferror@plt+0x6fdc>
  409368:	nop
  40936c:	ldr	w0, [sp, #188]
  409370:	cmn	w0, #0x1
  409374:	b.ne	409398 <ferror@plt+0x7008>  // b.any
  409378:	ldr	x0, [sp, #16]
  40937c:	bl	402390 <ferror@plt>
  409380:	cmp	w0, #0x0
  409384:	b.ne	409398 <ferror@plt+0x7008>  // b.any
  409388:	ldr	x0, [sp, #176]
  40938c:	bl	402220 <fflush@plt>
  409390:	cmp	w0, #0x0
  409394:	b.eq	4093a8 <ferror@plt+0x7018>  // b.none
  409398:	ldr	x0, [sp, #176]
  40939c:	bl	401f00 <fclose@plt>
  4093a0:	mov	w0, #0xffffffff            	// #-1
  4093a4:	b	4093f8 <ferror@plt+0x7068>
  4093a8:	ldr	x0, [sp, #176]
  4093ac:	bl	401ee0 <fileno@plt>
  4093b0:	bl	401f10 <fsync@plt>
  4093b4:	cmp	w0, #0x0
  4093b8:	b.ne	4093cc <ferror@plt+0x703c>  // b.any
  4093bc:	ldr	x0, [sp, #176]
  4093c0:	bl	401f00 <fclose@plt>
  4093c4:	cmp	w0, #0x0
  4093c8:	b.eq	4093d4 <ferror@plt+0x7044>  // b.none
  4093cc:	mov	w0, #0xffffffff            	// #-1
  4093d0:	b	4093f8 <ferror@plt+0x7068>
  4093d4:	ldr	x0, [sp, #120]
  4093d8:	str	x0, [sp, #32]
  4093dc:	ldr	x0, [sp, #136]
  4093e0:	str	x0, [sp, #40]
  4093e4:	add	x0, sp, #0x20
  4093e8:	mov	x1, x0
  4093ec:	ldr	x0, [sp, #24]
  4093f0:	bl	4021f0 <utime@plt>
  4093f4:	mov	w0, #0x0                   	// #0
  4093f8:	ldp	x29, x30, [sp], #192
  4093fc:	ret
  409400:	stp	x29, x30, [sp, #-48]!
  409404:	mov	x29, sp
  409408:	str	x0, [sp, #24]
  40940c:	b	409478 <ferror@plt+0x70e8>
  409410:	ldr	x0, [sp, #24]
  409414:	ldr	x0, [x0, #1056]
  409418:	str	x0, [sp, #40]
  40941c:	ldr	x0, [sp, #40]
  409420:	ldr	x1, [x0, #24]
  409424:	ldr	x0, [sp, #24]
  409428:	str	x1, [x0, #1056]
  40942c:	ldr	x0, [sp, #40]
  409430:	ldr	x0, [x0]
  409434:	cmp	x0, #0x0
  409438:	b.eq	409448 <ferror@plt+0x70b8>  // b.none
  40943c:	ldr	x0, [sp, #40]
  409440:	ldr	x0, [x0]
  409444:	bl	402180 <free@plt>
  409448:	ldr	x0, [sp, #40]
  40944c:	ldr	x0, [x0, #8]
  409450:	cmp	x0, #0x0
  409454:	b.eq	409470 <ferror@plt+0x70e0>  // b.none
  409458:	ldr	x0, [sp, #24]
  40945c:	ldr	x0, [x0, #1024]
  409460:	ldr	x1, [x0, #8]
  409464:	ldr	x0, [sp, #40]
  409468:	ldr	x0, [x0, #8]
  40946c:	blr	x1
  409470:	ldr	x0, [sp, #40]
  409474:	bl	402180 <free@plt>
  409478:	ldr	x0, [sp, #24]
  40947c:	ldr	x0, [x0, #1056]
  409480:	cmp	x0, #0x0
  409484:	b.ne	409410 <ferror@plt+0x7080>  // b.any
  409488:	ldr	x0, [sp, #24]
  40948c:	str	xzr, [x0, #1064]
  409490:	nop
  409494:	ldp	x29, x30, [sp], #48
  409498:	ret
  40949c:	stp	x29, x30, [sp, #-32]!
  4094a0:	mov	x29, sp
  4094a4:	str	x0, [sp, #24]
  4094a8:	str	x1, [sp, #16]
  4094ac:	ldr	x4, [sp, #24]
  4094b0:	ldr	x3, [sp, #16]
  4094b4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4094b8:	add	x2, x0, #0x3d8
  4094bc:	mov	x1, #0x400                 	// #1024
  4094c0:	mov	x0, x4
  4094c4:	bl	401ed0 <snprintf@plt>
  4094c8:	ldr	x0, [sp, #24]
  4094cc:	ldrb	w1, [x0, #1080]
  4094d0:	orr	w1, w1, #0x10
  4094d4:	strb	w1, [x0, #1080]
  4094d8:	mov	w0, #0x1                   	// #1
  4094dc:	ldp	x29, x30, [sp], #32
  4094e0:	ret
  4094e4:	stp	x29, x30, [sp, #-32]!
  4094e8:	mov	x29, sp
  4094ec:	str	x0, [sp, #24]
  4094f0:	ldr	x0, [sp, #24]
  4094f4:	mov	w1, #0x0                   	// #0
  4094f8:	bl	4020e0 <access@plt>
  4094fc:	cmp	w0, #0x0
  409500:	cset	w0, eq  // eq = none
  409504:	and	w0, w0, #0xff
  409508:	ldp	x29, x30, [sp], #32
  40950c:	ret
  409510:	stp	x29, x30, [sp, #-96]!
  409514:	mov	x29, sp
  409518:	str	x19, [sp, #16]
  40951c:	str	x0, [sp, #40]
  409520:	strb	w1, [sp, #39]
  409524:	str	xzr, [sp, #72]
  409528:	str	xzr, [sp, #88]
  40952c:	str	wzr, [sp, #84]
  409530:	ldr	x0, [sp, #40]
  409534:	ldrb	w0, [x0, #1080]
  409538:	and	w0, w0, #0x4
  40953c:	and	w0, w0, #0xff
  409540:	cmp	w0, #0x0
  409544:	b.eq	409550 <ferror@plt+0x71c0>  // b.none
  409548:	mov	w0, #0x1                   	// #1
  40954c:	b	409674 <ferror@plt+0x72e4>
  409550:	ldr	x0, [sp, #40]
  409554:	bl	401dc0 <strlen@plt>
  409558:	add	x0, x0, #0xb
  40955c:	str	x0, [sp, #64]
  409560:	ldr	x0, [sp, #40]
  409564:	bl	401dc0 <strlen@plt>
  409568:	add	x0, x0, #0x6
  40956c:	str	x0, [sp, #56]
  409570:	ldr	x0, [sp, #64]
  409574:	bl	401f50 <malloc@plt>
  409578:	str	x0, [sp, #72]
  40957c:	ldr	x0, [sp, #72]
  409580:	cmp	x0, #0x0
  409584:	b.eq	409634 <ferror@plt+0x72a4>  // b.none
  409588:	ldr	x0, [sp, #56]
  40958c:	bl	401f50 <malloc@plt>
  409590:	str	x0, [sp, #88]
  409594:	ldr	x0, [sp, #88]
  409598:	cmp	x0, #0x0
  40959c:	b.eq	40963c <ferror@plt+0x72ac>  // b.none
  4095a0:	ldr	x19, [sp, #40]
  4095a4:	bl	401f20 <getpid@plt>
  4095a8:	sxtw	x0, w0
  4095ac:	mov	x4, x0
  4095b0:	mov	x3, x19
  4095b4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4095b8:	add	x2, x0, #0x3e0
  4095bc:	ldr	x1, [sp, #64]
  4095c0:	ldr	x0, [sp, #72]
  4095c4:	bl	401ed0 <snprintf@plt>
  4095c8:	ldr	x0, [sp, #40]
  4095cc:	mov	x3, x0
  4095d0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4095d4:	add	x2, x0, #0x3e8
  4095d8:	ldr	x1, [sp, #56]
  4095dc:	ldr	x0, [sp, #88]
  4095e0:	bl	401ed0 <snprintf@plt>
  4095e4:	ldrb	w2, [sp, #39]
  4095e8:	ldr	x1, [sp, #88]
  4095ec:	ldr	x0, [sp, #72]
  4095f0:	bl	408cac <ferror@plt+0x691c>
  4095f4:	cmp	w0, #0x0
  4095f8:	b.eq	409644 <ferror@plt+0x72b4>  // b.none
  4095fc:	ldr	x0, [sp, #40]
  409600:	ldrb	w1, [x0, #1080]
  409604:	orr	w1, w1, #0x4
  409608:	strb	w1, [x0, #1080]
  40960c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409610:	add	x0, x0, #0x808
  409614:	ldr	w0, [x0]
  409618:	add	w1, w0, #0x1
  40961c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409620:	add	x0, x0, #0x808
  409624:	str	w1, [x0]
  409628:	mov	w0, #0x1                   	// #1
  40962c:	str	w0, [sp, #84]
  409630:	b	409648 <ferror@plt+0x72b8>
  409634:	nop
  409638:	b	409648 <ferror@plt+0x72b8>
  40963c:	nop
  409640:	b	409648 <ferror@plt+0x72b8>
  409644:	nop
  409648:	ldr	x0, [sp, #72]
  40964c:	cmp	x0, #0x0
  409650:	b.eq	40965c <ferror@plt+0x72cc>  // b.none
  409654:	ldr	x0, [sp, #72]
  409658:	bl	402180 <free@plt>
  40965c:	ldr	x0, [sp, #88]
  409660:	cmp	x0, #0x0
  409664:	b.eq	409670 <ferror@plt+0x72e0>  // b.none
  409668:	ldr	x0, [sp, #88]
  40966c:	bl	402180 <free@plt>
  409670:	ldr	w0, [sp, #84]
  409674:	ldr	x19, [sp, #16]
  409678:	ldp	x29, x30, [sp], #96
  40967c:	ret
  409680:	stp	x29, x30, [sp, #-48]!
  409684:	mov	x29, sp
  409688:	str	x0, [sp, #24]
  40968c:	ldr	x0, [sp, #24]
  409690:	ldrb	w0, [x0, #1080]
  409694:	ubfx	x0, x0, #4, #1
  409698:	and	w0, w0, #0xff
  40969c:	eor	w0, w0, #0x1
  4096a0:	and	w0, w0, #0xff
  4096a4:	cmp	w0, #0x0
  4096a8:	b.eq	409734 <ferror@plt+0x73a4>  // b.none
  4096ac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4096b0:	add	x0, x0, #0x808
  4096b4:	ldr	w0, [x0]
  4096b8:	cmp	w0, #0x0
  4096bc:	b.ne	40970c <ferror@plt+0x737c>  // b.any
  4096c0:	bl	402030 <lckpwdf@plt>
  4096c4:	cmn	w0, #0x1
  4096c8:	b.ne	40970c <ferror@plt+0x737c>  // b.any
  4096cc:	bl	401e40 <geteuid@plt>
  4096d0:	cmp	w0, #0x0
  4096d4:	b.eq	409704 <ferror@plt+0x7374>  // b.none
  4096d8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  4096dc:	add	x0, x0, #0x2f0
  4096e0:	ldr	x3, [x0]
  4096e4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4096e8:	add	x0, x0, #0x828
  4096ec:	ldr	x0, [x0]
  4096f0:	mov	x2, x0
  4096f4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4096f8:	add	x1, x0, #0x3f0
  4096fc:	mov	x0, x3
  409700:	bl	402360 <fprintf@plt>
  409704:	mov	w0, #0x0                   	// #0
  409708:	b	4097d8 <ferror@plt+0x7448>
  40970c:	mov	w1, #0x1                   	// #1
  409710:	ldr	x0, [sp, #24]
  409714:	bl	409510 <ferror@plt+0x7180>
  409718:	cmp	w0, #0x0
  40971c:	b.eq	409728 <ferror@plt+0x7398>  // b.none
  409720:	mov	w0, #0x1                   	// #1
  409724:	b	4097d8 <ferror@plt+0x7448>
  409728:	bl	401e20 <ulckpwdf@plt>
  40972c:	mov	w0, #0x0                   	// #0
  409730:	b	4097d8 <ferror@plt+0x7448>
  409734:	str	wzr, [sp, #44]
  409738:	b	4097c8 <ferror@plt+0x7438>
  40973c:	ldr	w0, [sp, #44]
  409740:	cmp	w0, #0x0
  409744:	b.le	409750 <ferror@plt+0x73c0>
  409748:	mov	w0, #0x1                   	// #1
  40974c:	bl	401fc0 <sleep@plt>
  409750:	ldr	w0, [sp, #44]
  409754:	cmp	w0, #0xe
  409758:	cset	w0, eq  // eq = none
  40975c:	and	w0, w0, #0xff
  409760:	mov	w1, w0
  409764:	ldr	x0, [sp, #24]
  409768:	bl	409510 <ferror@plt+0x7180>
  40976c:	cmp	w0, #0x0
  409770:	b.eq	40977c <ferror@plt+0x73ec>  // b.none
  409774:	mov	w0, #0x1                   	// #1
  409778:	b	4097d8 <ferror@plt+0x7448>
  40977c:	bl	401e40 <geteuid@plt>
  409780:	cmp	w0, #0x0
  409784:	b.eq	4097bc <ferror@plt+0x742c>  // b.none
  409788:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40978c:	add	x0, x0, #0x2f0
  409790:	ldr	x3, [x0]
  409794:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409798:	add	x0, x0, #0x828
  40979c:	ldr	x0, [x0]
  4097a0:	mov	x2, x0
  4097a4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  4097a8:	add	x1, x0, #0x3f0
  4097ac:	mov	x0, x3
  4097b0:	bl	402360 <fprintf@plt>
  4097b4:	mov	w0, #0x0                   	// #0
  4097b8:	b	4097d8 <ferror@plt+0x7448>
  4097bc:	ldr	w0, [sp, #44]
  4097c0:	add	w0, w0, #0x1
  4097c4:	str	w0, [sp, #44]
  4097c8:	ldr	w0, [sp, #44]
  4097cc:	cmp	w0, #0xe
  4097d0:	b.le	40973c <ferror@plt+0x73ac>
  4097d4:	mov	w0, #0x0                   	// #0
  4097d8:	ldp	x29, x30, [sp], #48
  4097dc:	ret
  4097e0:	stp	x29, x30, [sp, #-16]!
  4097e4:	mov	x29, sp
  4097e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  4097ec:	add	x0, x0, #0x808
  4097f0:	ldr	w0, [x0]
  4097f4:	cmp	w0, #0x0
  4097f8:	b.le	409870 <ferror@plt+0x74e0>
  4097fc:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409800:	add	x0, x0, #0x808
  409804:	ldr	w0, [x0]
  409808:	sub	w1, w0, #0x1
  40980c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409810:	add	x0, x0, #0x808
  409814:	str	w1, [x0]
  409818:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40981c:	add	x0, x0, #0x808
  409820:	ldr	w0, [x0]
  409824:	cmp	w0, #0x0
  409828:	b.ne	409870 <ferror@plt+0x74e0>  // b.any
  40982c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409830:	add	x0, x0, #0x80c
  409834:	ldrb	w0, [x0]
  409838:	cmp	w0, #0x0
  40983c:	b.eq	40986c <ferror@plt+0x74dc>  // b.none
  409840:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  409844:	add	x0, x0, #0x408
  409848:	bl	40be04 <ferror@plt+0x9a74>
  40984c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  409850:	add	x0, x0, #0x410
  409854:	bl	40be04 <ferror@plt+0x9a74>
  409858:	mov	w0, #0x3                   	// #3
  40985c:	bl	40bfe0 <ferror@plt+0x9c50>
  409860:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  409864:	add	x0, x0, #0x80c
  409868:	strb	wzr, [x0]
  40986c:	bl	401e20 <ulckpwdf@plt>
  409870:	nop
  409874:	ldp	x29, x30, [sp], #16
  409878:	ret
  40987c:	sub	sp, sp, #0x420
  409880:	stp	x29, x30, [sp]
  409884:	mov	x29, sp
  409888:	str	x0, [sp, #24]
  40988c:	ldr	x0, [sp, #24]
  409890:	ldrb	w0, [x0, #1080]
  409894:	and	w0, w0, #0x2
  409898:	and	w0, w0, #0xff
  40989c:	cmp	w0, #0x0
  4098a0:	b.eq	4098e8 <ferror@plt+0x7558>  // b.none
  4098a4:	ldr	x0, [sp, #24]
  4098a8:	ldrb	w1, [x0, #1080]
  4098ac:	orr	w1, w1, #0x8
  4098b0:	strb	w1, [x0, #1080]
  4098b4:	ldr	x0, [sp, #24]
  4098b8:	bl	40a5f4 <ferror@plt+0x8264>
  4098bc:	cmp	w0, #0x0
  4098c0:	b.ne	4098e8 <ferror@plt+0x7558>  // b.any
  4098c4:	ldr	x0, [sp, #24]
  4098c8:	ldrb	w0, [x0, #1080]
  4098cc:	and	w0, w0, #0x4
  4098d0:	and	w0, w0, #0xff
  4098d4:	cmp	w0, #0x0
  4098d8:	b.eq	4098e0 <ferror@plt+0x7550>  // b.none
  4098dc:	bl	4097e0 <ferror@plt+0x7450>
  4098e0:	mov	w0, #0x0                   	// #0
  4098e4:	b	409948 <ferror@plt+0x75b8>
  4098e8:	ldr	x0, [sp, #24]
  4098ec:	ldrb	w0, [x0, #1080]
  4098f0:	and	w0, w0, #0x4
  4098f4:	and	w0, w0, #0xff
  4098f8:	cmp	w0, #0x0
  4098fc:	b.eq	409944 <ferror@plt+0x75b4>  // b.none
  409900:	ldr	x0, [sp, #24]
  409904:	ldrb	w1, [x0, #1080]
  409908:	and	w1, w1, #0xfffffffb
  40990c:	strb	w1, [x0, #1080]
  409910:	ldr	x0, [sp, #24]
  409914:	add	x4, sp, #0x20
  409918:	mov	x3, x0
  40991c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  409920:	add	x2, x0, #0x3e8
  409924:	mov	x1, #0x400                 	// #1024
  409928:	mov	x0, x4
  40992c:	bl	401ed0 <snprintf@plt>
  409930:	add	x0, sp, #0x20
  409934:	bl	402330 <unlink@plt>
  409938:	bl	4097e0 <ferror@plt+0x7450>
  40993c:	mov	w0, #0x1                   	// #1
  409940:	b	409948 <ferror@plt+0x75b8>
  409944:	mov	w0, #0x0                   	// #0
  409948:	ldp	x29, x30, [sp]
  40994c:	add	sp, sp, #0x420
  409950:	ret
  409954:	sub	sp, sp, #0x10
  409958:	str	x0, [sp, #8]
  40995c:	str	x1, [sp]
  409960:	ldr	x0, [sp]
  409964:	str	xzr, [x0, #24]
  409968:	ldr	x0, [sp, #8]
  40996c:	ldr	x1, [x0, #1064]
  409970:	ldr	x0, [sp]
  409974:	str	x1, [x0, #16]
  409978:	ldr	x0, [sp, #8]
  40997c:	ldr	x0, [x0, #1056]
  409980:	cmp	x0, #0x0
  409984:	b.ne	409994 <ferror@plt+0x7604>  // b.any
  409988:	ldr	x0, [sp, #8]
  40998c:	ldr	x1, [sp]
  409990:	str	x1, [x0, #1056]
  409994:	ldr	x0, [sp, #8]
  409998:	ldr	x0, [x0, #1064]
  40999c:	cmp	x0, #0x0
  4099a0:	b.eq	4099b4 <ferror@plt+0x7624>  // b.none
  4099a4:	ldr	x0, [sp, #8]
  4099a8:	ldr	x0, [x0, #1064]
  4099ac:	ldr	x1, [sp]
  4099b0:	str	x1, [x0, #24]
  4099b4:	ldr	x0, [sp, #8]
  4099b8:	ldr	x1, [sp]
  4099bc:	str	x1, [x0, #1064]
  4099c0:	nop
  4099c4:	add	sp, sp, #0x10
  4099c8:	ret
  4099cc:	sub	sp, sp, #0x10
  4099d0:	str	x0, [sp, #8]
  4099d4:	ldr	x0, [sp, #8]
  4099d8:	ldrb	w0, [x0]
  4099dc:	cmp	w0, #0x2b
  4099e0:	b.eq	4099f4 <ferror@plt+0x7664>  // b.none
  4099e4:	ldr	x0, [sp, #8]
  4099e8:	ldrb	w0, [x0]
  4099ec:	cmp	w0, #0x2d
  4099f0:	b.ne	4099fc <ferror@plt+0x766c>  // b.any
  4099f4:	mov	w0, #0x1                   	// #1
  4099f8:	b	409a00 <ferror@plt+0x7670>
  4099fc:	mov	w0, #0x0                   	// #0
  409a00:	and	w0, w0, #0x1
  409a04:	and	w0, w0, #0xff
  409a08:	add	sp, sp, #0x10
  409a0c:	ret
  409a10:	stp	x29, x30, [sp, #-48]!
  409a14:	mov	x29, sp
  409a18:	str	x0, [sp, #24]
  409a1c:	str	x1, [sp, #16]
  409a20:	ldr	x0, [sp, #24]
  409a24:	ldr	x0, [x0, #1056]
  409a28:	str	x0, [sp, #40]
  409a2c:	b	409adc <ferror@plt+0x774c>
  409a30:	ldr	x0, [sp, #40]
  409a34:	ldr	x0, [x0, #8]
  409a38:	cmp	x0, #0x0
  409a3c:	b.eq	409a5c <ferror@plt+0x76cc>  // b.none
  409a40:	ldr	x0, [sp, #24]
  409a44:	ldr	x0, [x0, #1024]
  409a48:	ldr	x1, [x0, #16]
  409a4c:	ldr	x0, [sp, #40]
  409a50:	ldr	x0, [x0, #8]
  409a54:	blr	x1
  409a58:	b	409a64 <ferror@plt+0x76d4>
  409a5c:	ldr	x0, [sp, #40]
  409a60:	ldr	x0, [x0]
  409a64:	bl	4099cc <ferror@plt+0x763c>
  409a68:	and	w0, w0, #0xff
  409a6c:	cmp	w0, #0x0
  409a70:	b.eq	409ad0 <ferror@plt+0x7740>  // b.none
  409a74:	ldr	x0, [sp, #16]
  409a78:	ldr	x1, [sp, #40]
  409a7c:	str	x1, [x0, #24]
  409a80:	ldr	x0, [sp, #40]
  409a84:	ldr	x1, [x0, #16]
  409a88:	ldr	x0, [sp, #16]
  409a8c:	str	x1, [x0, #16]
  409a90:	ldr	x0, [sp, #40]
  409a94:	ldr	x0, [x0, #16]
  409a98:	cmp	x0, #0x0
  409a9c:	b.eq	409ab4 <ferror@plt+0x7724>  // b.none
  409aa0:	ldr	x0, [sp, #40]
  409aa4:	ldr	x0, [x0, #16]
  409aa8:	ldr	x1, [sp, #16]
  409aac:	str	x1, [x0, #24]
  409ab0:	b	409ac0 <ferror@plt+0x7730>
  409ab4:	ldr	x0, [sp, #24]
  409ab8:	ldr	x1, [sp, #16]
  409abc:	str	x1, [x0, #1056]
  409ac0:	ldr	x0, [sp, #40]
  409ac4:	ldr	x1, [sp, #16]
  409ac8:	str	x1, [x0, #16]
  409acc:	b	409af4 <ferror@plt+0x7764>
  409ad0:	ldr	x0, [sp, #40]
  409ad4:	ldr	x0, [x0, #24]
  409ad8:	str	x0, [sp, #40]
  409adc:	ldr	x0, [sp, #40]
  409ae0:	cmp	x0, #0x0
  409ae4:	b.ne	409a30 <ferror@plt+0x76a0>  // b.any
  409ae8:	ldr	x1, [sp, #16]
  409aec:	ldr	x0, [sp, #24]
  409af0:	bl	409954 <ferror@plt+0x75c4>
  409af4:	ldp	x29, x30, [sp], #48
  409af8:	ret
  409afc:	stp	x29, x30, [sp, #-112]!
  409b00:	mov	x29, sp
  409b04:	str	x0, [sp, #24]
  409b08:	str	w1, [sp, #20]
  409b0c:	str	xzr, [sp, #96]
  409b10:	ldr	w0, [sp, #20]
  409b14:	str	w0, [sp, #80]
  409b18:	ldr	w0, [sp, #20]
  409b1c:	and	w0, w0, #0xffffffbf
  409b20:	str	w0, [sp, #20]
  409b24:	ldr	x0, [sp, #24]
  409b28:	ldrb	w0, [x0, #1080]
  409b2c:	and	w0, w0, #0x2
  409b30:	and	w0, w0, #0xff
  409b34:	cmp	w0, #0x0
  409b38:	b.ne	409b54 <ferror@plt+0x77c4>  // b.any
  409b3c:	ldr	w0, [sp, #20]
  409b40:	cmp	w0, #0x0
  409b44:	b.eq	409b6c <ferror@plt+0x77dc>  // b.none
  409b48:	ldr	w0, [sp, #20]
  409b4c:	cmp	w0, #0x2
  409b50:	b.eq	409b6c <ferror@plt+0x77dc>  // b.none
  409b54:	bl	4022f0 <__errno_location@plt>
  409b58:	mov	x1, x0
  409b5c:	mov	w0, #0x16                  	// #22
  409b60:	str	w0, [x1]
  409b64:	mov	w0, #0x0                   	// #0
  409b68:	b	40a060 <ferror@plt+0x7cd0>
  409b6c:	ldr	w0, [sp, #20]
  409b70:	cmp	w0, #0x0
  409b74:	cset	w0, eq  // eq = none
  409b78:	and	w2, w0, #0xff
  409b7c:	ldr	x1, [sp, #24]
  409b80:	ldrb	w0, [x1, #1080]
  409b84:	bfi	w0, w2, #3, #1
  409b88:	strb	w0, [x1, #1080]
  409b8c:	ldr	x0, [sp, #24]
  409b90:	ldrb	w0, [x0, #1080]
  409b94:	ubfx	x0, x0, #3, #1
  409b98:	and	w0, w0, #0xff
  409b9c:	eor	w0, w0, #0x1
  409ba0:	and	w0, w0, #0xff
  409ba4:	cmp	w0, #0x0
  409ba8:	b.eq	409be4 <ferror@plt+0x7854>  // b.none
  409bac:	ldr	x0, [sp, #24]
  409bb0:	ldrb	w0, [x0, #1080]
  409bb4:	ubfx	x0, x0, #2, #1
  409bb8:	and	w0, w0, #0xff
  409bbc:	eor	w0, w0, #0x1
  409bc0:	and	w0, w0, #0xff
  409bc4:	cmp	w0, #0x0
  409bc8:	b.eq	409be4 <ferror@plt+0x7854>  // b.none
  409bcc:	bl	4022f0 <__errno_location@plt>
  409bd0:	mov	x1, x0
  409bd4:	mov	w0, #0xd                   	// #13
  409bd8:	str	w0, [x1]
  409bdc:	mov	w0, #0x0                   	// #0
  409be0:	b	40a060 <ferror@plt+0x7cd0>
  409be4:	ldr	x0, [sp, #24]
  409be8:	str	xzr, [x0, #1056]
  409bec:	ldr	x0, [sp, #24]
  409bf0:	str	xzr, [x0, #1064]
  409bf4:	ldr	x0, [sp, #24]
  409bf8:	str	xzr, [x0, #1072]
  409bfc:	ldr	x0, [sp, #24]
  409c00:	ldrb	w1, [x0, #1080]
  409c04:	and	w1, w1, #0xfffffffe
  409c08:	strb	w1, [x0, #1080]
  409c0c:	ldr	x2, [sp, #24]
  409c10:	ldr	x0, [sp, #24]
  409c14:	ldrb	w0, [x0, #1080]
  409c18:	and	w0, w0, #0x8
  409c1c:	and	w0, w0, #0xff
  409c20:	cmp	w0, #0x0
  409c24:	b.eq	409c30 <ferror@plt+0x78a0>  // b.none
  409c28:	mov	w0, #0x8900                	// #35072
  409c2c:	b	409c34 <ferror@plt+0x78a4>
  409c30:	mov	w0, #0x8902                	// #35074
  409c34:	mov	w1, w0
  409c38:	mov	x0, x2
  409c3c:	bl	401f60 <open@plt>
  409c40:	str	w0, [sp, #76]
  409c44:	bl	4022f0 <__errno_location@plt>
  409c48:	ldr	w0, [x0]
  409c4c:	str	w0, [sp, #84]
  409c50:	ldr	x0, [sp, #24]
  409c54:	str	xzr, [x0, #1032]
  409c58:	ldr	w0, [sp, #76]
  409c5c:	cmp	w0, #0x0
  409c60:	b.lt	409ccc <ferror@plt+0x793c>  // b.tstop
  409c64:	ldr	x0, [sp, #24]
  409c68:	ldrb	w0, [x0, #1080]
  409c6c:	and	w0, w0, #0x8
  409c70:	and	w0, w0, #0xff
  409c74:	cmp	w0, #0x0
  409c78:	b.eq	409c88 <ferror@plt+0x78f8>  // b.none
  409c7c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  409c80:	add	x0, x0, #0x418
  409c84:	b	409c90 <ferror@plt+0x7900>
  409c88:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  409c8c:	add	x0, x0, #0x420
  409c90:	mov	x1, x0
  409c94:	ldr	w0, [sp, #76]
  409c98:	bl	401fb0 <fdopen@plt>
  409c9c:	mov	x1, x0
  409ca0:	ldr	x0, [sp, #24]
  409ca4:	str	x1, [x0, #1032]
  409ca8:	bl	4022f0 <__errno_location@plt>
  409cac:	ldr	w0, [x0]
  409cb0:	str	w0, [sp, #84]
  409cb4:	ldr	x0, [sp, #24]
  409cb8:	ldr	x0, [x0, #1032]
  409cbc:	cmp	x0, #0x0
  409cc0:	b.ne	409ccc <ferror@plt+0x793c>  // b.any
  409cc4:	ldr	w0, [sp, #76]
  409cc8:	bl	402060 <close@plt>
  409ccc:	bl	4022f0 <__errno_location@plt>
  409cd0:	mov	x1, x0
  409cd4:	ldr	w0, [sp, #84]
  409cd8:	str	w0, [x1]
  409cdc:	ldr	x0, [sp, #24]
  409ce0:	ldr	x0, [x0, #1032]
  409ce4:	cmp	x0, #0x0
  409ce8:	b.ne	409d2c <ferror@plt+0x799c>  // b.any
  409cec:	ldr	w0, [sp, #80]
  409cf0:	and	w0, w0, #0x40
  409cf4:	cmp	w0, #0x0
  409cf8:	b.eq	409d24 <ferror@plt+0x7994>  // b.none
  409cfc:	bl	4022f0 <__errno_location@plt>
  409d00:	ldr	w0, [x0]
  409d04:	cmp	w0, #0x2
  409d08:	b.ne	409d24 <ferror@plt+0x7994>  // b.any
  409d0c:	ldr	x0, [sp, #24]
  409d10:	ldrb	w1, [x0, #1080]
  409d14:	orr	w1, w1, #0x2
  409d18:	strb	w1, [x0, #1080]
  409d1c:	mov	w0, #0x1                   	// #1
  409d20:	b	40a060 <ferror@plt+0x7cd0>
  409d24:	mov	w0, #0x0                   	// #0
  409d28:	b	40a060 <ferror@plt+0x7cd0>
  409d2c:	ldr	x0, [sp, #24]
  409d30:	ldr	x0, [x0, #1032]
  409d34:	bl	401ee0 <fileno@plt>
  409d38:	mov	w2, #0x1                   	// #1
  409d3c:	mov	w1, #0x2                   	// #2
  409d40:	bl	402210 <fcntl@plt>
  409d44:	mov	x0, #0x1000                	// #4096
  409d48:	str	x0, [sp, #88]
  409d4c:	ldr	x0, [sp, #88]
  409d50:	bl	401f50 <malloc@plt>
  409d54:	str	x0, [sp, #104]
  409d58:	ldr	x0, [sp, #104]
  409d5c:	cmp	x0, #0x0
  409d60:	b.eq	40a000 <ferror@plt+0x7c70>  // b.none
  409d64:	b	409f08 <ferror@plt+0x7b78>
  409d68:	ldr	x0, [sp, #88]
  409d6c:	add	x0, x0, #0x1, lsl #12
  409d70:	str	x0, [sp, #88]
  409d74:	ldr	x1, [sp, #88]
  409d78:	ldr	x0, [sp, #104]
  409d7c:	bl	402000 <realloc@plt>
  409d80:	str	x0, [sp, #64]
  409d84:	ldr	x0, [sp, #64]
  409d88:	cmp	x0, #0x0
  409d8c:	b.eq	409fe0 <ferror@plt+0x7c50>  // b.none
  409d90:	ldr	x0, [sp, #64]
  409d94:	str	x0, [sp, #104]
  409d98:	ldr	x0, [sp, #104]
  409d9c:	bl	401dc0 <strlen@plt>
  409da0:	str	x0, [sp, #56]
  409da4:	ldr	x0, [sp, #24]
  409da8:	ldr	x0, [x0, #1024]
  409dac:	ldr	x3, [x0, #40]
  409db0:	ldr	x1, [sp, #104]
  409db4:	ldr	x0, [sp, #56]
  409db8:	add	x4, x1, x0
  409dbc:	ldr	x0, [sp, #88]
  409dc0:	mov	w1, w0
  409dc4:	ldr	x0, [sp, #56]
  409dc8:	sub	w0, w1, w0
  409dcc:	mov	w1, w0
  409dd0:	ldr	x0, [sp, #24]
  409dd4:	ldr	x0, [x0, #1032]
  409dd8:	mov	x2, x0
  409ddc:	mov	x0, x4
  409de0:	blr	x3
  409de4:	cmp	x0, #0x0
  409de8:	b.eq	409fe8 <ferror@plt+0x7c58>  // b.none
  409dec:	mov	w1, #0xa                   	// #10
  409df0:	ldr	x0, [sp, #104]
  409df4:	bl	402070 <strrchr@plt>
  409df8:	str	x0, [sp, #64]
  409dfc:	ldr	x0, [sp, #64]
  409e00:	cmp	x0, #0x0
  409e04:	b.ne	409e1c <ferror@plt+0x7a8c>  // b.any
  409e08:	ldr	x0, [sp, #24]
  409e0c:	ldr	x0, [x0, #1032]
  409e10:	bl	4020f0 <feof@plt>
  409e14:	cmp	w0, #0x0
  409e18:	b.eq	409d68 <ferror@plt+0x79d8>  // b.none
  409e1c:	mov	w1, #0xa                   	// #10
  409e20:	ldr	x0, [sp, #104]
  409e24:	bl	402070 <strrchr@plt>
  409e28:	str	x0, [sp, #64]
  409e2c:	ldr	x0, [sp, #64]
  409e30:	cmp	x0, #0x0
  409e34:	b.eq	409e40 <ferror@plt+0x7ab0>  // b.none
  409e38:	ldr	x0, [sp, #64]
  409e3c:	strb	wzr, [x0]
  409e40:	ldr	x0, [sp, #104]
  409e44:	bl	402040 <strdup@plt>
  409e48:	str	x0, [sp, #48]
  409e4c:	ldr	x0, [sp, #48]
  409e50:	cmp	x0, #0x0
  409e54:	b.eq	409ff0 <ferror@plt+0x7c60>  // b.none
  409e58:	ldr	x0, [sp, #48]
  409e5c:	bl	4099cc <ferror@plt+0x763c>
  409e60:	and	w0, w0, #0xff
  409e64:	cmp	w0, #0x0
  409e68:	b.eq	409e74 <ferror@plt+0x7ae4>  // b.none
  409e6c:	str	xzr, [sp, #96]
  409e70:	b	409ebc <ferror@plt+0x7b2c>
  409e74:	ldr	x0, [sp, #24]
  409e78:	ldr	x0, [x0, #1024]
  409e7c:	ldr	x1, [x0, #24]
  409e80:	ldr	x0, [sp, #48]
  409e84:	blr	x1
  409e88:	str	x0, [sp, #96]
  409e8c:	ldr	x0, [sp, #96]
  409e90:	cmp	x0, #0x0
  409e94:	b.eq	409ebc <ferror@plt+0x7b2c>  // b.none
  409e98:	ldr	x0, [sp, #24]
  409e9c:	ldr	x0, [x0, #1024]
  409ea0:	ldr	x1, [x0]
  409ea4:	ldr	x0, [sp, #96]
  409ea8:	blr	x1
  409eac:	str	x0, [sp, #96]
  409eb0:	ldr	x0, [sp, #96]
  409eb4:	cmp	x0, #0x0
  409eb8:	b.eq	409fc8 <ferror@plt+0x7c38>  // b.none
  409ebc:	mov	x0, #0x28                  	// #40
  409ec0:	bl	401f50 <malloc@plt>
  409ec4:	str	x0, [sp, #40]
  409ec8:	ldr	x0, [sp, #40]
  409ecc:	cmp	x0, #0x0
  409ed0:	b.eq	409fa0 <ferror@plt+0x7c10>  // b.none
  409ed4:	ldr	x0, [sp, #40]
  409ed8:	ldr	x1, [sp, #96]
  409edc:	str	x1, [x0, #8]
  409ee0:	ldr	x0, [sp, #40]
  409ee4:	ldr	x1, [sp, #48]
  409ee8:	str	x1, [x0]
  409eec:	ldr	x0, [sp, #40]
  409ef0:	ldrb	w1, [x0, #32]
  409ef4:	and	w1, w1, #0xfffffffe
  409ef8:	strb	w1, [x0, #32]
  409efc:	ldr	x1, [sp, #40]
  409f00:	ldr	x0, [sp, #24]
  409f04:	bl	409954 <ferror@plt+0x75c4>
  409f08:	ldr	x0, [sp, #24]
  409f0c:	ldr	x0, [x0, #1024]
  409f10:	ldr	x3, [x0, #40]
  409f14:	ldr	x0, [sp, #88]
  409f18:	mov	w1, w0
  409f1c:	ldr	x0, [sp, #24]
  409f20:	ldr	x0, [x0, #1032]
  409f24:	mov	x2, x0
  409f28:	ldr	x0, [sp, #104]
  409f2c:	blr	x3
  409f30:	mov	x1, x0
  409f34:	ldr	x0, [sp, #104]
  409f38:	cmp	x0, x1
  409f3c:	b.eq	409dec <ferror@plt+0x7a5c>  // b.none
  409f40:	ldr	x0, [sp, #104]
  409f44:	bl	402180 <free@plt>
  409f48:	ldr	x0, [sp, #24]
  409f4c:	ldr	x0, [x0, #1032]
  409f50:	bl	402390 <ferror@plt>
  409f54:	cmp	w0, #0x0
  409f58:	b.ne	40a018 <ferror@plt+0x7c88>  // b.any
  409f5c:	ldr	x0, [sp, #24]
  409f60:	ldr	x0, [x0, #1024]
  409f64:	ldr	x0, [x0, #56]
  409f68:	cmp	x0, #0x0
  409f6c:	b.eq	409f88 <ferror@plt+0x7bf8>  // b.none
  409f70:	ldr	x0, [sp, #24]
  409f74:	ldr	x0, [x0, #1024]
  409f78:	ldr	x0, [x0, #56]
  409f7c:	blr	x0
  409f80:	cmp	w0, #0x0
  409f84:	b.eq	40a020 <ferror@plt+0x7c90>  // b.none
  409f88:	ldr	x0, [sp, #24]
  409f8c:	ldrb	w1, [x0, #1080]
  409f90:	orr	w1, w1, #0x2
  409f94:	strb	w1, [x0, #1080]
  409f98:	mov	w0, #0x1                   	// #1
  409f9c:	b	40a060 <ferror@plt+0x7cd0>
  409fa0:	nop
  409fa4:	ldr	x0, [sp, #96]
  409fa8:	cmp	x0, #0x0
  409fac:	b.eq	409fd0 <ferror@plt+0x7c40>  // b.none
  409fb0:	ldr	x0, [sp, #24]
  409fb4:	ldr	x0, [x0, #1024]
  409fb8:	ldr	x1, [x0, #8]
  409fbc:	ldr	x0, [sp, #96]
  409fc0:	blr	x1
  409fc4:	b	409fd4 <ferror@plt+0x7c44>
  409fc8:	nop
  409fcc:	b	409fd4 <ferror@plt+0x7c44>
  409fd0:	nop
  409fd4:	ldr	x0, [sp, #48]
  409fd8:	bl	402180 <free@plt>
  409fdc:	b	409ff4 <ferror@plt+0x7c64>
  409fe0:	nop
  409fe4:	b	409ff4 <ferror@plt+0x7c64>
  409fe8:	nop
  409fec:	b	409ff4 <ferror@plt+0x7c64>
  409ff0:	nop
  409ff4:	ldr	x0, [sp, #104]
  409ff8:	bl	402180 <free@plt>
  409ffc:	b	40a004 <ferror@plt+0x7c74>
  40a000:	nop
  40a004:	bl	4022f0 <__errno_location@plt>
  40a008:	mov	x1, x0
  40a00c:	mov	w0, #0xc                   	// #12
  40a010:	str	w0, [x1]
  40a014:	b	40a024 <ferror@plt+0x7c94>
  40a018:	nop
  40a01c:	b	40a024 <ferror@plt+0x7c94>
  40a020:	nop
  40a024:	bl	4022f0 <__errno_location@plt>
  40a028:	ldr	w0, [x0]
  40a02c:	str	w0, [sp, #84]
  40a030:	ldr	x0, [sp, #24]
  40a034:	bl	409400 <ferror@plt+0x7070>
  40a038:	ldr	x0, [sp, #24]
  40a03c:	ldr	x0, [x0, #1032]
  40a040:	bl	401f00 <fclose@plt>
  40a044:	ldr	x0, [sp, #24]
  40a048:	str	xzr, [x0, #1032]
  40a04c:	bl	4022f0 <__errno_location@plt>
  40a050:	mov	x1, x0
  40a054:	ldr	w0, [sp, #84]
  40a058:	str	w0, [x1]
  40a05c:	mov	w0, #0x0                   	// #0
  40a060:	ldp	x29, x30, [sp], #112
  40a064:	ret
  40a068:	stp	x29, x30, [sp, #-80]!
  40a06c:	mov	x29, sp
  40a070:	str	x0, [sp, #24]
  40a074:	str	x1, [sp, #16]
  40a078:	str	xzr, [sp, #64]
  40a07c:	str	xzr, [sp, #48]
  40a080:	ldr	x0, [sp, #24]
  40a084:	ldr	x0, [x0, #1056]
  40a088:	str	x0, [sp, #72]
  40a08c:	b	40a0a8 <ferror@plt+0x7d18>
  40a090:	ldr	x0, [sp, #64]
  40a094:	add	x0, x0, #0x1
  40a098:	str	x0, [sp, #64]
  40a09c:	ldr	x0, [sp, #72]
  40a0a0:	ldr	x0, [x0, #24]
  40a0a4:	str	x0, [sp, #72]
  40a0a8:	ldr	x0, [sp, #72]
  40a0ac:	cmp	x0, #0x0
  40a0b0:	b.eq	40a0ec <ferror@plt+0x7d5c>  // b.none
  40a0b4:	ldr	x0, [sp, #72]
  40a0b8:	ldr	x0, [x0]
  40a0bc:	cmp	x0, #0x0
  40a0c0:	b.eq	40a090 <ferror@plt+0x7d00>  // b.none
  40a0c4:	ldr	x0, [sp, #72]
  40a0c8:	ldr	x0, [x0]
  40a0cc:	ldrb	w0, [x0]
  40a0d0:	cmp	w0, #0x2b
  40a0d4:	b.eq	40a0ec <ferror@plt+0x7d5c>  // b.none
  40a0d8:	ldr	x0, [sp, #72]
  40a0dc:	ldr	x0, [x0]
  40a0e0:	ldrb	w0, [x0]
  40a0e4:	cmp	w0, #0x2d
  40a0e8:	b.ne	40a090 <ferror@plt+0x7d00>  // b.any
  40a0ec:	ldr	x0, [sp, #72]
  40a0f0:	cmp	x0, #0x0
  40a0f4:	b.eq	40a100 <ferror@plt+0x7d70>  // b.none
  40a0f8:	ldr	x0, [sp, #72]
  40a0fc:	str	x0, [sp, #48]
  40a100:	ldr	x0, [sp, #64]
  40a104:	cmp	x0, #0x1
  40a108:	b.hi	40a114 <ferror@plt+0x7d84>  // b.pmore
  40a10c:	mov	w0, #0x0                   	// #0
  40a110:	b	40a2f4 <ferror@plt+0x7f64>
  40a114:	ldr	x0, [sp, #64]
  40a118:	lsl	x0, x0, #3
  40a11c:	bl	401f50 <malloc@plt>
  40a120:	str	x0, [sp, #40]
  40a124:	ldr	x0, [sp, #40]
  40a128:	cmp	x0, #0x0
  40a12c:	b.ne	40a138 <ferror@plt+0x7da8>  // b.any
  40a130:	mov	w0, #0xffffffff            	// #-1
  40a134:	b	40a2f4 <ferror@plt+0x7f64>
  40a138:	str	xzr, [sp, #64]
  40a13c:	ldr	x0, [sp, #24]
  40a140:	ldr	x0, [x0, #1056]
  40a144:	str	x0, [sp, #72]
  40a148:	b	40a17c <ferror@plt+0x7dec>
  40a14c:	ldr	x0, [sp, #64]
  40a150:	lsl	x0, x0, #3
  40a154:	ldr	x1, [sp, #40]
  40a158:	add	x0, x1, x0
  40a15c:	ldr	x1, [sp, #72]
  40a160:	str	x1, [x0]
  40a164:	ldr	x0, [sp, #64]
  40a168:	add	x0, x0, #0x1
  40a16c:	str	x0, [sp, #64]
  40a170:	ldr	x0, [sp, #72]
  40a174:	ldr	x0, [x0, #24]
  40a178:	str	x0, [sp, #72]
  40a17c:	ldr	x1, [sp, #48]
  40a180:	ldr	x0, [sp, #72]
  40a184:	cmp	x1, x0
  40a188:	b.ne	40a14c <ferror@plt+0x7dbc>  // b.any
  40a18c:	ldr	x3, [sp, #16]
  40a190:	mov	x2, #0x8                   	// #8
  40a194:	ldr	x1, [sp, #64]
  40a198:	ldr	x0, [sp, #40]
  40a19c:	bl	401ea0 <qsort@plt>
  40a1a0:	ldr	x0, [sp, #40]
  40a1a4:	ldr	x1, [x0]
  40a1a8:	ldr	x0, [sp, #24]
  40a1ac:	str	x1, [x0, #1056]
  40a1b0:	ldr	x0, [sp, #64]
  40a1b4:	sub	x0, x0, #0x1
  40a1b8:	str	x0, [sp, #64]
  40a1bc:	ldr	x0, [sp, #48]
  40a1c0:	cmp	x0, #0x0
  40a1c4:	b.ne	40a1e4 <ferror@plt+0x7e54>  // b.any
  40a1c8:	ldr	x0, [sp, #64]
  40a1cc:	lsl	x0, x0, #3
  40a1d0:	ldr	x1, [sp, #40]
  40a1d4:	add	x0, x1, x0
  40a1d8:	ldr	x1, [x0]
  40a1dc:	ldr	x0, [sp, #24]
  40a1e0:	str	x1, [x0, #1064]
  40a1e4:	ldr	x0, [sp, #24]
  40a1e8:	ldr	x0, [x0, #1056]
  40a1ec:	str	xzr, [x0, #16]
  40a1f0:	ldr	x0, [sp, #24]
  40a1f4:	ldr	x0, [x0, #1056]
  40a1f8:	ldr	x1, [sp, #40]
  40a1fc:	ldr	x1, [x1, #8]
  40a200:	str	x1, [x0, #24]
  40a204:	ldr	x0, [sp, #64]
  40a208:	lsl	x0, x0, #3
  40a20c:	sub	x0, x0, #0x8
  40a210:	ldr	x1, [sp, #40]
  40a214:	add	x1, x1, x0
  40a218:	ldr	x0, [sp, #64]
  40a21c:	lsl	x0, x0, #3
  40a220:	ldr	x2, [sp, #40]
  40a224:	add	x0, x2, x0
  40a228:	ldr	x0, [x0]
  40a22c:	ldr	x1, [x1]
  40a230:	str	x1, [x0, #16]
  40a234:	ldr	x0, [sp, #64]
  40a238:	lsl	x0, x0, #3
  40a23c:	ldr	x1, [sp, #40]
  40a240:	add	x0, x1, x0
  40a244:	ldr	x0, [x0]
  40a248:	ldr	x1, [sp, #48]
  40a24c:	str	x1, [x0, #24]
  40a250:	mov	x0, #0x1                   	// #1
  40a254:	str	x0, [sp, #56]
  40a258:	b	40a2c8 <ferror@plt+0x7f38>
  40a25c:	ldr	x0, [sp, #56]
  40a260:	lsl	x0, x0, #3
  40a264:	sub	x0, x0, #0x8
  40a268:	ldr	x1, [sp, #40]
  40a26c:	add	x1, x1, x0
  40a270:	ldr	x0, [sp, #56]
  40a274:	lsl	x0, x0, #3
  40a278:	ldr	x2, [sp, #40]
  40a27c:	add	x0, x2, x0
  40a280:	ldr	x0, [x0]
  40a284:	ldr	x1, [x1]
  40a288:	str	x1, [x0, #16]
  40a28c:	ldr	x0, [sp, #56]
  40a290:	add	x0, x0, #0x1
  40a294:	lsl	x0, x0, #3
  40a298:	ldr	x1, [sp, #40]
  40a29c:	add	x1, x1, x0
  40a2a0:	ldr	x0, [sp, #56]
  40a2a4:	lsl	x0, x0, #3
  40a2a8:	ldr	x2, [sp, #40]
  40a2ac:	add	x0, x2, x0
  40a2b0:	ldr	x0, [x0]
  40a2b4:	ldr	x1, [x1]
  40a2b8:	str	x1, [x0, #24]
  40a2bc:	ldr	x0, [sp, #56]
  40a2c0:	add	x0, x0, #0x1
  40a2c4:	str	x0, [sp, #56]
  40a2c8:	ldr	x1, [sp, #56]
  40a2cc:	ldr	x0, [sp, #64]
  40a2d0:	cmp	x1, x0
  40a2d4:	b.cc	40a25c <ferror@plt+0x7ecc>  // b.lo, b.ul, b.last
  40a2d8:	ldr	x0, [sp, #40]
  40a2dc:	bl	402180 <free@plt>
  40a2e0:	ldr	x0, [sp, #24]
  40a2e4:	ldrb	w1, [x0, #1080]
  40a2e8:	orr	w1, w1, #0x1
  40a2ec:	strb	w1, [x0, #1080]
  40a2f0:	mov	w0, #0x0                   	// #0
  40a2f4:	ldp	x29, x30, [sp], #80
  40a2f8:	ret
  40a2fc:	stp	x29, x30, [sp, #-64]!
  40a300:	mov	x29, sp
  40a304:	str	x0, [sp, #24]
  40a308:	str	x1, [sp, #16]
  40a30c:	str	xzr, [sp, #56]
  40a310:	ldr	x0, [sp, #24]
  40a314:	cmp	x0, #0x0
  40a318:	b.eq	40a32c <ferror@plt+0x7f9c>  // b.none
  40a31c:	ldr	x0, [sp, #24]
  40a320:	ldr	x0, [x0, #1056]
  40a324:	cmp	x0, #0x0
  40a328:	b.ne	40a334 <ferror@plt+0x7fa4>  // b.any
  40a32c:	mov	w0, #0x0                   	// #0
  40a330:	b	40a4c0 <ferror@plt+0x8130>
  40a334:	ldr	x0, [sp, #16]
  40a338:	ldr	x0, [x0, #1056]
  40a33c:	str	x0, [sp, #48]
  40a340:	b	40a42c <ferror@plt+0x809c>
  40a344:	ldr	x0, [sp, #48]
  40a348:	ldr	x0, [x0, #8]
  40a34c:	cmp	x0, #0x0
  40a350:	b.eq	40a414 <ferror@plt+0x8084>  // b.none
  40a354:	ldr	x0, [sp, #16]
  40a358:	ldr	x0, [x0, #1024]
  40a35c:	ldr	x1, [x0, #16]
  40a360:	ldr	x0, [sp, #48]
  40a364:	ldr	x0, [x0, #8]
  40a368:	blr	x1
  40a36c:	str	x0, [sp, #32]
  40a370:	ldr	x0, [sp, #24]
  40a374:	ldr	x0, [x0, #1056]
  40a378:	str	x0, [sp, #40]
  40a37c:	b	40a3d0 <ferror@plt+0x8040>
  40a380:	ldr	x0, [sp, #40]
  40a384:	ldr	x0, [x0, #8]
  40a388:	cmp	x0, #0x0
  40a38c:	b.eq	40a3c0 <ferror@plt+0x8030>  // b.none
  40a390:	ldr	x0, [sp, #24]
  40a394:	ldr	x0, [x0, #1024]
  40a398:	ldr	x1, [x0, #16]
  40a39c:	ldr	x0, [sp, #40]
  40a3a0:	ldr	x0, [x0, #8]
  40a3a4:	blr	x1
  40a3a8:	mov	x1, x0
  40a3ac:	ldr	x0, [sp, #32]
  40a3b0:	bl	402130 <strcmp@plt>
  40a3b4:	cmp	w0, #0x0
  40a3b8:	b.eq	40a3e0 <ferror@plt+0x8050>  // b.none
  40a3bc:	b	40a3c4 <ferror@plt+0x8034>
  40a3c0:	nop
  40a3c4:	ldr	x0, [sp, #40]
  40a3c8:	ldr	x0, [x0, #24]
  40a3cc:	str	x0, [sp, #40]
  40a3d0:	ldr	x0, [sp, #40]
  40a3d4:	cmp	x0, #0x0
  40a3d8:	b.ne	40a380 <ferror@plt+0x7ff0>  // b.any
  40a3dc:	b	40a3e4 <ferror@plt+0x8054>
  40a3e0:	nop
  40a3e4:	ldr	x0, [sp, #40]
  40a3e8:	cmp	x0, #0x0
  40a3ec:	b.eq	40a41c <ferror@plt+0x808c>  // b.none
  40a3f0:	ldr	x1, [sp, #40]
  40a3f4:	ldr	x0, [sp, #24]
  40a3f8:	bl	40ad98 <ferror@plt+0x8a08>
  40a3fc:	ldr	x0, [sp, #40]
  40a400:	ldr	x1, [sp, #56]
  40a404:	str	x1, [x0, #24]
  40a408:	ldr	x0, [sp, #40]
  40a40c:	str	x0, [sp, #56]
  40a410:	b	40a420 <ferror@plt+0x8090>
  40a414:	nop
  40a418:	b	40a420 <ferror@plt+0x8090>
  40a41c:	nop
  40a420:	ldr	x0, [sp, #48]
  40a424:	ldr	x0, [x0, #24]
  40a428:	str	x0, [sp, #48]
  40a42c:	ldr	x0, [sp, #48]
  40a430:	cmp	x0, #0x0
  40a434:	b.ne	40a344 <ferror@plt+0x7fb4>  // b.any
  40a438:	ldr	x0, [sp, #56]
  40a43c:	str	x0, [sp, #40]
  40a440:	b	40a494 <ferror@plt+0x8104>
  40a444:	ldr	x0, [sp, #56]
  40a448:	ldr	x0, [x0, #24]
  40a44c:	str	x0, [sp, #56]
  40a450:	ldr	x0, [sp, #24]
  40a454:	ldr	x0, [x0, #1056]
  40a458:	cmp	x0, #0x0
  40a45c:	b.eq	40a470 <ferror@plt+0x80e0>  // b.none
  40a460:	ldr	x0, [sp, #24]
  40a464:	ldr	x0, [x0, #1056]
  40a468:	ldr	x1, [sp, #40]
  40a46c:	str	x1, [x0, #16]
  40a470:	ldr	x0, [sp, #24]
  40a474:	ldr	x1, [x0, #1056]
  40a478:	ldr	x0, [sp, #40]
  40a47c:	str	x1, [x0, #24]
  40a480:	ldr	x0, [sp, #24]
  40a484:	ldr	x1, [sp, #40]
  40a488:	str	x1, [x0, #1056]
  40a48c:	ldr	x0, [sp, #56]
  40a490:	str	x0, [sp, #40]
  40a494:	ldr	x0, [sp, #40]
  40a498:	cmp	x0, #0x0
  40a49c:	b.ne	40a444 <ferror@plt+0x80b4>  // b.any
  40a4a0:	ldr	x0, [sp, #24]
  40a4a4:	ldr	x0, [x0, #1056]
  40a4a8:	str	xzr, [x0, #16]
  40a4ac:	ldr	x0, [sp, #24]
  40a4b0:	ldrb	w1, [x0, #1080]
  40a4b4:	orr	w1, w1, #0x1
  40a4b8:	strb	w1, [x0, #1080]
  40a4bc:	mov	w0, #0x0                   	// #0
  40a4c0:	ldp	x29, x30, [sp], #64
  40a4c4:	ret
  40a4c8:	stp	x29, x30, [sp, #-48]!
  40a4cc:	mov	x29, sp
  40a4d0:	str	x0, [sp, #24]
  40a4d4:	ldr	x0, [sp, #24]
  40a4d8:	ldr	x0, [x0, #1056]
  40a4dc:	str	x0, [sp, #40]
  40a4e0:	b	40a5dc <ferror@plt+0x824c>
  40a4e4:	ldr	x0, [sp, #40]
  40a4e8:	ldrb	w0, [x0, #32]
  40a4ec:	and	w0, w0, #0x1
  40a4f0:	and	w0, w0, #0xff
  40a4f4:	cmp	w0, #0x0
  40a4f8:	b.eq	40a564 <ferror@plt+0x81d4>  // b.none
  40a4fc:	ldr	x0, [sp, #40]
  40a500:	ldr	x0, [x0, #8]
  40a504:	str	x0, [sp, #32]
  40a508:	ldr	x0, [sp, #32]
  40a50c:	cmp	x0, #0x0
  40a510:	b.ne	40a534 <ferror@plt+0x81a4>  // b.any
  40a514:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40a518:	add	x3, x0, #0x4a0
  40a51c:	mov	w2, #0x390                 	// #912
  40a520:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40a524:	add	x1, x0, #0x428
  40a528:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40a52c:	add	x0, x0, #0x438
  40a530:	bl	4022e0 <__assert_fail@plt>
  40a534:	ldr	x0, [sp, #24]
  40a538:	ldr	x0, [x0, #1024]
  40a53c:	ldr	x2, [x0, #32]
  40a540:	ldr	x0, [sp, #24]
  40a544:	ldr	x0, [x0, #1032]
  40a548:	mov	x1, x0
  40a54c:	ldr	x0, [sp, #32]
  40a550:	blr	x2
  40a554:	cmp	w0, #0x0
  40a558:	b.eq	40a5d0 <ferror@plt+0x8240>  // b.none
  40a55c:	mov	w0, #0xffffffff            	// #-1
  40a560:	b	40a5ec <ferror@plt+0x825c>
  40a564:	ldr	x0, [sp, #40]
  40a568:	ldr	x0, [x0]
  40a56c:	cmp	x0, #0x0
  40a570:	b.eq	40a5d0 <ferror@plt+0x8240>  // b.none
  40a574:	ldr	x0, [sp, #24]
  40a578:	ldr	x0, [x0, #1024]
  40a57c:	ldr	x2, [x0, #48]
  40a580:	ldr	x0, [sp, #40]
  40a584:	ldr	x3, [x0]
  40a588:	ldr	x0, [sp, #24]
  40a58c:	ldr	x0, [x0, #1032]
  40a590:	mov	x1, x0
  40a594:	mov	x0, x3
  40a598:	blr	x2
  40a59c:	cmn	w0, #0x1
  40a5a0:	b.ne	40a5ac <ferror@plt+0x821c>  // b.any
  40a5a4:	mov	w0, #0xffffffff            	// #-1
  40a5a8:	b	40a5ec <ferror@plt+0x825c>
  40a5ac:	ldr	x0, [sp, #24]
  40a5b0:	ldr	x0, [x0, #1032]
  40a5b4:	mov	x1, x0
  40a5b8:	mov	w0, #0xa                   	// #10
  40a5bc:	bl	401e60 <putc@plt>
  40a5c0:	cmn	w0, #0x1
  40a5c4:	b.ne	40a5d0 <ferror@plt+0x8240>  // b.any
  40a5c8:	mov	w0, #0xffffffff            	// #-1
  40a5cc:	b	40a5ec <ferror@plt+0x825c>
  40a5d0:	ldr	x0, [sp, #40]
  40a5d4:	ldr	x0, [x0, #24]
  40a5d8:	str	x0, [sp, #40]
  40a5dc:	ldr	x0, [sp, #40]
  40a5e0:	cmp	x0, #0x0
  40a5e4:	b.ne	40a4e4 <ferror@plt+0x8154>  // b.any
  40a5e8:	mov	w0, #0x0                   	// #0
  40a5ec:	ldp	x29, x30, [sp], #48
  40a5f0:	ret
  40a5f4:	sub	sp, sp, #0x4b0
  40a5f8:	stp	x29, x30, [sp]
  40a5fc:	mov	x29, sp
  40a600:	str	x0, [sp, #24]
  40a604:	str	wzr, [sp, #1196]
  40a608:	ldr	x0, [sp, #24]
  40a60c:	ldrb	w0, [x0, #1080]
  40a610:	ubfx	x0, x0, #1, #1
  40a614:	and	w0, w0, #0xff
  40a618:	eor	w0, w0, #0x1
  40a61c:	and	w0, w0, #0xff
  40a620:	cmp	w0, #0x0
  40a624:	b.eq	40a640 <ferror@plt+0x82b0>  // b.none
  40a628:	bl	4022f0 <__errno_location@plt>
  40a62c:	mov	x1, x0
  40a630:	mov	w0, #0x16                  	// #22
  40a634:	str	w0, [x1]
  40a638:	mov	w0, #0x0                   	// #0
  40a63c:	b	40a93c <ferror@plt+0x85ac>
  40a640:	ldr	x0, [sp, #24]
  40a644:	ldrb	w1, [x0, #1080]
  40a648:	and	w1, w1, #0xfffffffd
  40a64c:	strb	w1, [x0, #1080]
  40a650:	ldr	x0, [sp, #24]
  40a654:	ldrb	w0, [x0, #1080]
  40a658:	ubfx	x0, x0, #0, #1
  40a65c:	and	w0, w0, #0xff
  40a660:	eor	w0, w0, #0x1
  40a664:	and	w0, w0, #0xff
  40a668:	cmp	w0, #0x0
  40a66c:	b.ne	40a688 <ferror@plt+0x82f8>  // b.any
  40a670:	ldr	x0, [sp, #24]
  40a674:	ldrb	w0, [x0, #1080]
  40a678:	and	w0, w0, #0x8
  40a67c:	and	w0, w0, #0xff
  40a680:	cmp	w0, #0x0
  40a684:	b.eq	40a6b0 <ferror@plt+0x8320>  // b.none
  40a688:	ldr	x0, [sp, #24]
  40a68c:	ldr	x0, [x0, #1032]
  40a690:	cmp	x0, #0x0
  40a694:	b.eq	40a920 <ferror@plt+0x8590>  // b.none
  40a698:	ldr	x0, [sp, #24]
  40a69c:	ldr	x0, [x0, #1032]
  40a6a0:	bl	401f00 <fclose@plt>
  40a6a4:	ldr	x0, [sp, #24]
  40a6a8:	str	xzr, [x0, #1032]
  40a6ac:	b	40a920 <ferror@plt+0x8590>
  40a6b0:	ldr	x0, [sp, #24]
  40a6b4:	ldr	x0, [x0, #1024]
  40a6b8:	ldr	x0, [x0, #64]
  40a6bc:	cmp	x0, #0x0
  40a6c0:	b.eq	40a6dc <ferror@plt+0x834c>  // b.none
  40a6c4:	ldr	x0, [sp, #24]
  40a6c8:	ldr	x0, [x0, #1024]
  40a6cc:	ldr	x0, [x0, #64]
  40a6d0:	blr	x0
  40a6d4:	cmp	w0, #0x0
  40a6d8:	b.eq	40a8fc <ferror@plt+0x856c>  // b.none
  40a6dc:	add	x0, sp, #0x28
  40a6e0:	mov	x2, #0x80                  	// #128
  40a6e4:	mov	w1, #0x0                   	// #0
  40a6e8:	bl	401fa0 <memset@plt>
  40a6ec:	ldr	x0, [sp, #24]
  40a6f0:	ldr	x0, [x0, #1032]
  40a6f4:	cmp	x0, #0x0
  40a6f8:	b.eq	40a7b8 <ferror@plt+0x8428>  // b.none
  40a6fc:	ldr	x0, [sp, #24]
  40a700:	ldr	x0, [x0, #1032]
  40a704:	bl	401ee0 <fileno@plt>
  40a708:	mov	w2, w0
  40a70c:	add	x0, sp, #0x28
  40a710:	mov	x1, x0
  40a714:	mov	w0, w2
  40a718:	bl	40c530 <ferror@plt+0xa1a0>
  40a71c:	cmp	w0, #0x0
  40a720:	b.eq	40a73c <ferror@plt+0x83ac>  // b.none
  40a724:	ldr	x0, [sp, #24]
  40a728:	ldr	x0, [x0, #1032]
  40a72c:	bl	401f00 <fclose@plt>
  40a730:	ldr	x0, [sp, #24]
  40a734:	str	xzr, [x0, #1032]
  40a738:	b	40a910 <ferror@plt+0x8580>
  40a73c:	ldr	x0, [sp, #24]
  40a740:	add	x4, sp, #0xa8
  40a744:	mov	x3, x0
  40a748:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40a74c:	add	x2, x0, #0x448
  40a750:	mov	x1, #0x400                 	// #1024
  40a754:	mov	x0, x4
  40a758:	bl	401ed0 <snprintf@plt>
  40a75c:	ldr	x0, [sp, #24]
  40a760:	ldr	x1, [x0, #1032]
  40a764:	add	x0, sp, #0xa8
  40a768:	bl	4092ac <ferror@plt+0x6f1c>
  40a76c:	cmp	w0, #0x0
  40a770:	b.eq	40a780 <ferror@plt+0x83f0>  // b.none
  40a774:	ldr	w0, [sp, #1196]
  40a778:	add	w0, w0, #0x1
  40a77c:	str	w0, [sp, #1196]
  40a780:	ldr	x0, [sp, #24]
  40a784:	ldr	x0, [x0, #1032]
  40a788:	bl	401f00 <fclose@plt>
  40a78c:	cmp	w0, #0x0
  40a790:	b.eq	40a7a0 <ferror@plt+0x8410>  // b.none
  40a794:	ldr	w0, [sp, #1196]
  40a798:	add	w0, w0, #0x1
  40a79c:	str	w0, [sp, #1196]
  40a7a0:	ldr	w0, [sp, #1196]
  40a7a4:	cmp	w0, #0x0
  40a7a8:	b.eq	40a7dc <ferror@plt+0x844c>  // b.none
  40a7ac:	ldr	x0, [sp, #24]
  40a7b0:	str	xzr, [x0, #1032]
  40a7b4:	b	40a910 <ferror@plt+0x8580>
  40a7b8:	ldr	x0, [sp, #24]
  40a7bc:	ldr	w0, [x0, #1040]
  40a7c0:	str	w0, [sp, #56]
  40a7c4:	ldr	x0, [sp, #24]
  40a7c8:	ldr	w0, [x0, #1044]
  40a7cc:	str	w0, [sp, #64]
  40a7d0:	ldr	x0, [sp, #24]
  40a7d4:	ldr	w0, [x0, #1048]
  40a7d8:	str	w0, [sp, #68]
  40a7dc:	ldr	x0, [sp, #24]
  40a7e0:	add	x4, sp, #0xa8
  40a7e4:	mov	x3, x0
  40a7e8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40a7ec:	add	x2, x0, #0x450
  40a7f0:	mov	x1, #0x400                 	// #1024
  40a7f4:	mov	x0, x4
  40a7f8:	bl	401ed0 <snprintf@plt>
  40a7fc:	add	x0, sp, #0x28
  40a800:	add	x3, sp, #0xa8
  40a804:	mov	x2, x0
  40a808:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40a80c:	add	x1, x0, #0x3d0
  40a810:	mov	x0, x3
  40a814:	bl	4091d0 <ferror@plt+0x6e40>
  40a818:	mov	x1, x0
  40a81c:	ldr	x0, [sp, #24]
  40a820:	str	x1, [x0, #1032]
  40a824:	ldr	x0, [sp, #24]
  40a828:	ldr	x0, [x0, #1032]
  40a82c:	cmp	x0, #0x0
  40a830:	b.eq	40a904 <ferror@plt+0x8574>  // b.none
  40a834:	ldr	x0, [sp, #24]
  40a838:	bl	40a4c8 <ferror@plt+0x8138>
  40a83c:	cmp	w0, #0x0
  40a840:	b.eq	40a850 <ferror@plt+0x84c0>  // b.none
  40a844:	ldr	w0, [sp, #1196]
  40a848:	add	w0, w0, #0x1
  40a84c:	str	w0, [sp, #1196]
  40a850:	ldr	x0, [sp, #24]
  40a854:	ldr	x0, [x0, #1032]
  40a858:	bl	402220 <fflush@plt>
  40a85c:	cmp	w0, #0x0
  40a860:	b.eq	40a870 <ferror@plt+0x84e0>  // b.none
  40a864:	ldr	w0, [sp, #1196]
  40a868:	add	w0, w0, #0x1
  40a86c:	str	w0, [sp, #1196]
  40a870:	ldr	x0, [sp, #24]
  40a874:	ldr	x0, [x0, #1032]
  40a878:	bl	401ee0 <fileno@plt>
  40a87c:	bl	401f10 <fsync@plt>
  40a880:	cmp	w0, #0x0
  40a884:	b.eq	40a894 <ferror@plt+0x8504>  // b.none
  40a888:	ldr	w0, [sp, #1196]
  40a88c:	add	w0, w0, #0x1
  40a890:	str	w0, [sp, #1196]
  40a894:	ldr	x0, [sp, #24]
  40a898:	ldr	x0, [x0, #1032]
  40a89c:	bl	401f00 <fclose@plt>
  40a8a0:	cmp	w0, #0x0
  40a8a4:	b.eq	40a8b4 <ferror@plt+0x8524>  // b.none
  40a8a8:	ldr	w0, [sp, #1196]
  40a8ac:	add	w0, w0, #0x1
  40a8b0:	str	w0, [sp, #1196]
  40a8b4:	ldr	x0, [sp, #24]
  40a8b8:	str	xzr, [x0, #1032]
  40a8bc:	ldr	w0, [sp, #1196]
  40a8c0:	cmp	w0, #0x0
  40a8c4:	b.eq	40a8d4 <ferror@plt+0x8544>  // b.none
  40a8c8:	add	x0, sp, #0xa8
  40a8cc:	bl	402330 <unlink@plt>
  40a8d0:	b	40a910 <ferror@plt+0x8580>
  40a8d4:	ldr	x1, [sp, #24]
  40a8d8:	add	x0, sp, #0xa8
  40a8dc:	bl	408bc0 <ferror@plt+0x6830>
  40a8e0:	cmp	w0, #0x0
  40a8e4:	b.ne	40a90c <ferror@plt+0x857c>  // b.any
  40a8e8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40a8ec:	add	x0, x0, #0x80c
  40a8f0:	mov	w1, #0x1                   	// #1
  40a8f4:	strb	w1, [x0]
  40a8f8:	b	40a924 <ferror@plt+0x8594>
  40a8fc:	nop
  40a900:	b	40a910 <ferror@plt+0x8580>
  40a904:	nop
  40a908:	b	40a910 <ferror@plt+0x8580>
  40a90c:	nop
  40a910:	ldr	w0, [sp, #1196]
  40a914:	add	w0, w0, #0x1
  40a918:	str	w0, [sp, #1196]
  40a91c:	b	40a924 <ferror@plt+0x8594>
  40a920:	nop
  40a924:	ldr	x0, [sp, #24]
  40a928:	bl	409400 <ferror@plt+0x7070>
  40a92c:	ldr	w0, [sp, #1196]
  40a930:	cmp	w0, #0x0
  40a934:	cset	w0, eq  // eq = none
  40a938:	and	w0, w0, #0xff
  40a93c:	ldp	x29, x30, [sp]
  40a940:	add	sp, sp, #0x4b0
  40a944:	ret
  40a948:	stp	x29, x30, [sp, #-64]!
  40a94c:	mov	x29, sp
  40a950:	str	x0, [sp, #40]
  40a954:	str	x1, [sp, #32]
  40a958:	str	x2, [sp, #24]
  40a95c:	ldr	x0, [sp, #32]
  40a960:	cmp	x0, #0x0
  40a964:	b.ne	40a970 <ferror@plt+0x85e0>  // b.any
  40a968:	mov	x0, #0x0                   	// #0
  40a96c:	b	40a9dc <ferror@plt+0x864c>
  40a970:	ldr	x0, [sp, #32]
  40a974:	str	x0, [sp, #56]
  40a978:	b	40a9c4 <ferror@plt+0x8634>
  40a97c:	ldr	x0, [sp, #56]
  40a980:	ldr	x0, [x0, #8]
  40a984:	str	x0, [sp, #48]
  40a988:	ldr	x0, [sp, #48]
  40a98c:	cmp	x0, #0x0
  40a990:	b.eq	40a9b8 <ferror@plt+0x8628>  // b.none
  40a994:	ldr	x0, [sp, #40]
  40a998:	ldr	x0, [x0, #1024]
  40a99c:	ldr	x1, [x0, #16]
  40a9a0:	ldr	x0, [sp, #48]
  40a9a4:	blr	x1
  40a9a8:	ldr	x1, [sp, #24]
  40a9ac:	bl	402130 <strcmp@plt>
  40a9b0:	cmp	w0, #0x0
  40a9b4:	b.eq	40a9d4 <ferror@plt+0x8644>  // b.none
  40a9b8:	ldr	x0, [sp, #56]
  40a9bc:	ldr	x0, [x0, #24]
  40a9c0:	str	x0, [sp, #56]
  40a9c4:	ldr	x0, [sp, #56]
  40a9c8:	cmp	x0, #0x0
  40a9cc:	b.ne	40a97c <ferror@plt+0x85ec>  // b.any
  40a9d0:	b	40a9d8 <ferror@plt+0x8648>
  40a9d4:	nop
  40a9d8:	ldr	x0, [sp, #56]
  40a9dc:	ldp	x29, x30, [sp], #64
  40a9e0:	ret
  40a9e4:	stp	x29, x30, [sp, #-32]!
  40a9e8:	mov	x29, sp
  40a9ec:	str	x0, [sp, #24]
  40a9f0:	str	x1, [sp, #16]
  40a9f4:	ldr	x0, [sp, #24]
  40a9f8:	ldr	x0, [x0, #1056]
  40a9fc:	ldr	x2, [sp, #16]
  40aa00:	mov	x1, x0
  40aa04:	ldr	x0, [sp, #24]
  40aa08:	bl	40a948 <ferror@plt+0x85b8>
  40aa0c:	ldp	x29, x30, [sp], #32
  40aa10:	ret
  40aa14:	stp	x29, x30, [sp, #-64]!
  40aa18:	mov	x29, sp
  40aa1c:	stp	x19, x20, [sp, #16]
  40aa20:	str	x0, [sp, #40]
  40aa24:	str	x1, [sp, #32]
  40aa28:	ldr	x0, [sp, #40]
  40aa2c:	ldrb	w0, [x0, #1080]
  40aa30:	ubfx	x0, x0, #1, #1
  40aa34:	and	w0, w0, #0xff
  40aa38:	eor	w0, w0, #0x1
  40aa3c:	and	w0, w0, #0xff
  40aa40:	cmp	w0, #0x0
  40aa44:	b.ne	40aa60 <ferror@plt+0x86d0>  // b.any
  40aa48:	ldr	x0, [sp, #40]
  40aa4c:	ldrb	w0, [x0, #1080]
  40aa50:	and	w0, w0, #0x8
  40aa54:	and	w0, w0, #0xff
  40aa58:	cmp	w0, #0x0
  40aa5c:	b.eq	40aa78 <ferror@plt+0x86e8>  // b.none
  40aa60:	bl	4022f0 <__errno_location@plt>
  40aa64:	mov	x1, x0
  40aa68:	mov	w0, #0x16                  	// #22
  40aa6c:	str	w0, [x1]
  40aa70:	mov	w0, #0x0                   	// #0
  40aa74:	b	40ac60 <ferror@plt+0x88d0>
  40aa78:	ldr	x0, [sp, #40]
  40aa7c:	ldr	x0, [x0, #1024]
  40aa80:	ldr	x1, [x0]
  40aa84:	ldr	x0, [sp, #32]
  40aa88:	blr	x1
  40aa8c:	str	x0, [sp, #56]
  40aa90:	ldr	x0, [sp, #56]
  40aa94:	cmp	x0, #0x0
  40aa98:	b.ne	40aab4 <ferror@plt+0x8724>  // b.any
  40aa9c:	bl	4022f0 <__errno_location@plt>
  40aaa0:	mov	x1, x0
  40aaa4:	mov	w0, #0xc                   	// #12
  40aaa8:	str	w0, [x1]
  40aaac:	mov	w0, #0x0                   	// #0
  40aab0:	b	40ac60 <ferror@plt+0x88d0>
  40aab4:	ldr	x0, [sp, #40]
  40aab8:	ldr	x0, [x0, #1024]
  40aabc:	ldr	x1, [x0, #16]
  40aac0:	ldr	x0, [sp, #32]
  40aac4:	blr	x1
  40aac8:	mov	x1, x0
  40aacc:	ldr	x0, [sp, #40]
  40aad0:	bl	40a9e4 <ferror@plt+0x8654>
  40aad4:	str	x0, [sp, #48]
  40aad8:	ldr	x0, [sp, #48]
  40aadc:	cmp	x0, #0x0
  40aae0:	b.eq	40abd8 <ferror@plt+0x8848>  // b.none
  40aae4:	ldr	x0, [sp, #48]
  40aae8:	ldr	x19, [x0, #24]
  40aaec:	ldr	x0, [sp, #40]
  40aaf0:	ldr	x0, [x0, #1024]
  40aaf4:	ldr	x1, [x0, #16]
  40aaf8:	ldr	x0, [sp, #32]
  40aafc:	blr	x1
  40ab00:	mov	x2, x0
  40ab04:	mov	x1, x19
  40ab08:	ldr	x0, [sp, #40]
  40ab0c:	bl	40a948 <ferror@plt+0x85b8>
  40ab10:	cmp	x0, #0x0
  40ab14:	b.eq	40ab80 <ferror@plt+0x87f0>  // b.none
  40ab18:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40ab1c:	add	x0, x0, #0x2f0
  40ab20:	ldr	x19, [x0]
  40ab24:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40ab28:	add	x0, x0, #0x458
  40ab2c:	bl	402340 <gettext@plt>
  40ab30:	mov	x20, x0
  40ab34:	ldr	x0, [sp, #40]
  40ab38:	ldr	x0, [x0, #1024]
  40ab3c:	ldr	x1, [x0, #16]
  40ab40:	ldr	x0, [sp, #32]
  40ab44:	blr	x1
  40ab48:	mov	x1, x0
  40ab4c:	ldr	x0, [sp, #40]
  40ab50:	mov	x3, x0
  40ab54:	mov	x2, x1
  40ab58:	mov	x1, x20
  40ab5c:	mov	x0, x19
  40ab60:	bl	402360 <fprintf@plt>
  40ab64:	ldr	x0, [sp, #40]
  40ab68:	ldr	x0, [x0, #1024]
  40ab6c:	ldr	x1, [x0, #8]
  40ab70:	ldr	x0, [sp, #56]
  40ab74:	blr	x1
  40ab78:	mov	w0, #0x0                   	// #0
  40ab7c:	b	40ac60 <ferror@plt+0x88d0>
  40ab80:	ldr	x0, [sp, #40]
  40ab84:	ldr	x0, [x0, #1024]
  40ab88:	ldr	x1, [x0, #8]
  40ab8c:	ldr	x0, [sp, #48]
  40ab90:	ldr	x0, [x0, #8]
  40ab94:	blr	x1
  40ab98:	ldr	x0, [sp, #48]
  40ab9c:	ldr	x1, [sp, #56]
  40aba0:	str	x1, [x0, #8]
  40aba4:	ldr	x0, [sp, #48]
  40aba8:	ldrb	w1, [x0, #32]
  40abac:	orr	w1, w1, #0x1
  40abb0:	strb	w1, [x0, #32]
  40abb4:	ldr	x0, [sp, #40]
  40abb8:	ldr	x1, [sp, #48]
  40abbc:	str	x1, [x0, #1072]
  40abc0:	ldr	x0, [sp, #40]
  40abc4:	ldrb	w1, [x0, #1080]
  40abc8:	orr	w1, w1, #0x1
  40abcc:	strb	w1, [x0, #1080]
  40abd0:	mov	w0, #0x1                   	// #1
  40abd4:	b	40ac60 <ferror@plt+0x88d0>
  40abd8:	mov	x0, #0x28                  	// #40
  40abdc:	bl	401f50 <malloc@plt>
  40abe0:	str	x0, [sp, #48]
  40abe4:	ldr	x0, [sp, #48]
  40abe8:	cmp	x0, #0x0
  40abec:	b.ne	40ac1c <ferror@plt+0x888c>  // b.any
  40abf0:	ldr	x0, [sp, #40]
  40abf4:	ldr	x0, [x0, #1024]
  40abf8:	ldr	x1, [x0, #8]
  40abfc:	ldr	x0, [sp, #56]
  40ac00:	blr	x1
  40ac04:	bl	4022f0 <__errno_location@plt>
  40ac08:	mov	x1, x0
  40ac0c:	mov	w0, #0xc                   	// #12
  40ac10:	str	w0, [x1]
  40ac14:	mov	w0, #0x0                   	// #0
  40ac18:	b	40ac60 <ferror@plt+0x88d0>
  40ac1c:	ldr	x0, [sp, #48]
  40ac20:	ldr	x1, [sp, #56]
  40ac24:	str	x1, [x0, #8]
  40ac28:	ldr	x0, [sp, #48]
  40ac2c:	str	xzr, [x0]
  40ac30:	ldr	x0, [sp, #48]
  40ac34:	ldrb	w1, [x0, #32]
  40ac38:	orr	w1, w1, #0x1
  40ac3c:	strb	w1, [x0, #32]
  40ac40:	ldr	x1, [sp, #48]
  40ac44:	ldr	x0, [sp, #40]
  40ac48:	bl	409a10 <ferror@plt+0x7680>
  40ac4c:	ldr	x0, [sp, #40]
  40ac50:	ldrb	w1, [x0, #1080]
  40ac54:	orr	w1, w1, #0x1
  40ac58:	strb	w1, [x0, #1080]
  40ac5c:	mov	w0, #0x1                   	// #1
  40ac60:	ldp	x19, x20, [sp, #16]
  40ac64:	ldp	x29, x30, [sp], #64
  40ac68:	ret
  40ac6c:	stp	x29, x30, [sp, #-48]!
  40ac70:	mov	x29, sp
  40ac74:	str	x0, [sp, #24]
  40ac78:	str	x1, [sp, #16]
  40ac7c:	ldr	x0, [sp, #24]
  40ac80:	ldrb	w0, [x0, #1080]
  40ac84:	ubfx	x0, x0, #1, #1
  40ac88:	and	w0, w0, #0xff
  40ac8c:	eor	w0, w0, #0x1
  40ac90:	and	w0, w0, #0xff
  40ac94:	cmp	w0, #0x0
  40ac98:	b.ne	40acb4 <ferror@plt+0x8924>  // b.any
  40ac9c:	ldr	x0, [sp, #24]
  40aca0:	ldrb	w0, [x0, #1080]
  40aca4:	and	w0, w0, #0x8
  40aca8:	and	w0, w0, #0xff
  40acac:	cmp	w0, #0x0
  40acb0:	b.eq	40accc <ferror@plt+0x893c>  // b.none
  40acb4:	bl	4022f0 <__errno_location@plt>
  40acb8:	mov	x1, x0
  40acbc:	mov	w0, #0x16                  	// #22
  40acc0:	str	w0, [x1]
  40acc4:	mov	w0, #0x0                   	// #0
  40acc8:	b	40ad90 <ferror@plt+0x8a00>
  40accc:	ldr	x0, [sp, #24]
  40acd0:	ldr	x0, [x0, #1024]
  40acd4:	ldr	x1, [x0]
  40acd8:	ldr	x0, [sp, #16]
  40acdc:	blr	x1
  40ace0:	str	x0, [sp, #40]
  40ace4:	ldr	x0, [sp, #40]
  40ace8:	cmp	x0, #0x0
  40acec:	b.ne	40ad08 <ferror@plt+0x8978>  // b.any
  40acf0:	bl	4022f0 <__errno_location@plt>
  40acf4:	mov	x1, x0
  40acf8:	mov	w0, #0xc                   	// #12
  40acfc:	str	w0, [x1]
  40ad00:	mov	w0, #0x0                   	// #0
  40ad04:	b	40ad90 <ferror@plt+0x8a00>
  40ad08:	mov	x0, #0x28                  	// #40
  40ad0c:	bl	401f50 <malloc@plt>
  40ad10:	str	x0, [sp, #32]
  40ad14:	ldr	x0, [sp, #32]
  40ad18:	cmp	x0, #0x0
  40ad1c:	b.ne	40ad4c <ferror@plt+0x89bc>  // b.any
  40ad20:	ldr	x0, [sp, #24]
  40ad24:	ldr	x0, [x0, #1024]
  40ad28:	ldr	x1, [x0, #8]
  40ad2c:	ldr	x0, [sp, #40]
  40ad30:	blr	x1
  40ad34:	bl	4022f0 <__errno_location@plt>
  40ad38:	mov	x1, x0
  40ad3c:	mov	w0, #0xc                   	// #12
  40ad40:	str	w0, [x1]
  40ad44:	mov	w0, #0x0                   	// #0
  40ad48:	b	40ad90 <ferror@plt+0x8a00>
  40ad4c:	ldr	x0, [sp, #32]
  40ad50:	ldr	x1, [sp, #40]
  40ad54:	str	x1, [x0, #8]
  40ad58:	ldr	x0, [sp, #32]
  40ad5c:	str	xzr, [x0]
  40ad60:	ldr	x0, [sp, #32]
  40ad64:	ldrb	w1, [x0, #32]
  40ad68:	orr	w1, w1, #0x1
  40ad6c:	strb	w1, [x0, #32]
  40ad70:	ldr	x1, [sp, #32]
  40ad74:	ldr	x0, [sp, #24]
  40ad78:	bl	409954 <ferror@plt+0x75c4>
  40ad7c:	ldr	x0, [sp, #24]
  40ad80:	ldrb	w1, [x0, #1080]
  40ad84:	orr	w1, w1, #0x1
  40ad88:	strb	w1, [x0, #1080]
  40ad8c:	mov	w0, #0x1                   	// #1
  40ad90:	ldp	x29, x30, [sp], #48
  40ad94:	ret
  40ad98:	sub	sp, sp, #0x10
  40ad9c:	str	x0, [sp, #8]
  40ada0:	str	x1, [sp]
  40ada4:	ldr	x0, [sp, #8]
  40ada8:	ldr	x0, [x0, #1072]
  40adac:	ldr	x1, [sp]
  40adb0:	cmp	x1, x0
  40adb4:	b.ne	40adc8 <ferror@plt+0x8a38>  // b.any
  40adb8:	ldr	x0, [sp]
  40adbc:	ldr	x1, [x0, #24]
  40adc0:	ldr	x0, [sp, #8]
  40adc4:	str	x1, [x0, #1072]
  40adc8:	ldr	x0, [sp]
  40adcc:	ldr	x0, [x0, #16]
  40add0:	cmp	x0, #0x0
  40add4:	b.eq	40adf0 <ferror@plt+0x8a60>  // b.none
  40add8:	ldr	x0, [sp]
  40addc:	ldr	x0, [x0, #16]
  40ade0:	ldr	x1, [sp]
  40ade4:	ldr	x1, [x1, #24]
  40ade8:	str	x1, [x0, #24]
  40adec:	b	40ae00 <ferror@plt+0x8a70>
  40adf0:	ldr	x0, [sp]
  40adf4:	ldr	x1, [x0, #24]
  40adf8:	ldr	x0, [sp, #8]
  40adfc:	str	x1, [x0, #1056]
  40ae00:	ldr	x0, [sp]
  40ae04:	ldr	x0, [x0, #24]
  40ae08:	cmp	x0, #0x0
  40ae0c:	b.eq	40ae28 <ferror@plt+0x8a98>  // b.none
  40ae10:	ldr	x0, [sp]
  40ae14:	ldr	x0, [x0, #24]
  40ae18:	ldr	x1, [sp]
  40ae1c:	ldr	x1, [x1, #16]
  40ae20:	str	x1, [x0, #16]
  40ae24:	b	40ae38 <ferror@plt+0x8aa8>
  40ae28:	ldr	x0, [sp]
  40ae2c:	ldr	x1, [x0, #16]
  40ae30:	ldr	x0, [sp, #8]
  40ae34:	str	x1, [x0, #1064]
  40ae38:	ldr	x0, [sp, #8]
  40ae3c:	ldrb	w1, [x0, #1080]
  40ae40:	orr	w1, w1, #0x1
  40ae44:	strb	w1, [x0, #1080]
  40ae48:	nop
  40ae4c:	add	sp, sp, #0x10
  40ae50:	ret
  40ae54:	stp	x29, x30, [sp, #-64]!
  40ae58:	mov	x29, sp
  40ae5c:	str	x19, [sp, #16]
  40ae60:	str	x0, [sp, #40]
  40ae64:	str	x1, [sp, #32]
  40ae68:	ldr	x0, [sp, #40]
  40ae6c:	ldrb	w0, [x0, #1080]
  40ae70:	ubfx	x0, x0, #1, #1
  40ae74:	and	w0, w0, #0xff
  40ae78:	eor	w0, w0, #0x1
  40ae7c:	and	w0, w0, #0xff
  40ae80:	cmp	w0, #0x0
  40ae84:	b.ne	40aea0 <ferror@plt+0x8b10>  // b.any
  40ae88:	ldr	x0, [sp, #40]
  40ae8c:	ldrb	w0, [x0, #1080]
  40ae90:	and	w0, w0, #0x8
  40ae94:	and	w0, w0, #0xff
  40ae98:	cmp	w0, #0x0
  40ae9c:	b.eq	40aeb8 <ferror@plt+0x8b28>  // b.none
  40aea0:	bl	4022f0 <__errno_location@plt>
  40aea4:	mov	x1, x0
  40aea8:	mov	w0, #0x16                  	// #22
  40aeac:	str	w0, [x1]
  40aeb0:	mov	w0, #0x0                   	// #0
  40aeb4:	b	40af98 <ferror@plt+0x8c08>
  40aeb8:	ldr	x1, [sp, #32]
  40aebc:	ldr	x0, [sp, #40]
  40aec0:	bl	40a9e4 <ferror@plt+0x8654>
  40aec4:	str	x0, [sp, #56]
  40aec8:	ldr	x0, [sp, #56]
  40aecc:	cmp	x0, #0x0
  40aed0:	b.ne	40aeec <ferror@plt+0x8b5c>  // b.any
  40aed4:	bl	4022f0 <__errno_location@plt>
  40aed8:	mov	x1, x0
  40aedc:	mov	w0, #0x2                   	// #2
  40aee0:	str	w0, [x1]
  40aee4:	mov	w0, #0x0                   	// #0
  40aee8:	b	40af98 <ferror@plt+0x8c08>
  40aeec:	ldr	x0, [sp, #56]
  40aef0:	ldr	x0, [x0, #24]
  40aef4:	ldr	x2, [sp, #32]
  40aef8:	mov	x1, x0
  40aefc:	ldr	x0, [sp, #40]
  40af00:	bl	40a948 <ferror@plt+0x85b8>
  40af04:	cmp	x0, #0x0
  40af08:	b.eq	40af44 <ferror@plt+0x8bb4>  // b.none
  40af0c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40af10:	add	x0, x0, #0x2f0
  40af14:	ldr	x19, [x0]
  40af18:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40af1c:	add	x0, x0, #0x458
  40af20:	bl	402340 <gettext@plt>
  40af24:	mov	x1, x0
  40af28:	ldr	x0, [sp, #40]
  40af2c:	mov	x3, x0
  40af30:	ldr	x2, [sp, #32]
  40af34:	mov	x0, x19
  40af38:	bl	402360 <fprintf@plt>
  40af3c:	mov	w0, #0x0                   	// #0
  40af40:	b	40af98 <ferror@plt+0x8c08>
  40af44:	ldr	x1, [sp, #56]
  40af48:	ldr	x0, [sp, #40]
  40af4c:	bl	40ad98 <ferror@plt+0x8a08>
  40af50:	ldr	x0, [sp, #56]
  40af54:	ldr	x0, [x0]
  40af58:	cmp	x0, #0x0
  40af5c:	b.eq	40af6c <ferror@plt+0x8bdc>  // b.none
  40af60:	ldr	x0, [sp, #56]
  40af64:	ldr	x0, [x0]
  40af68:	bl	402180 <free@plt>
  40af6c:	ldr	x0, [sp, #56]
  40af70:	ldr	x0, [x0, #8]
  40af74:	cmp	x0, #0x0
  40af78:	b.eq	40af94 <ferror@plt+0x8c04>  // b.none
  40af7c:	ldr	x0, [sp, #40]
  40af80:	ldr	x0, [x0, #1024]
  40af84:	ldr	x1, [x0, #8]
  40af88:	ldr	x0, [sp, #56]
  40af8c:	ldr	x0, [x0, #8]
  40af90:	blr	x1
  40af94:	mov	w0, #0x1                   	// #1
  40af98:	ldr	x19, [sp, #16]
  40af9c:	ldp	x29, x30, [sp], #64
  40afa0:	ret
  40afa4:	stp	x29, x30, [sp, #-48]!
  40afa8:	mov	x29, sp
  40afac:	str	x0, [sp, #24]
  40afb0:	str	x1, [sp, #16]
  40afb4:	ldr	x0, [sp, #24]
  40afb8:	ldrb	w0, [x0, #1080]
  40afbc:	ubfx	x0, x0, #1, #1
  40afc0:	and	w0, w0, #0xff
  40afc4:	eor	w0, w0, #0x1
  40afc8:	and	w0, w0, #0xff
  40afcc:	cmp	w0, #0x0
  40afd0:	b.eq	40afec <ferror@plt+0x8c5c>  // b.none
  40afd4:	bl	4022f0 <__errno_location@plt>
  40afd8:	mov	x1, x0
  40afdc:	mov	w0, #0x16                  	// #22
  40afe0:	str	w0, [x1]
  40afe4:	mov	x0, #0x0                   	// #0
  40afe8:	b	40b034 <ferror@plt+0x8ca4>
  40afec:	ldr	x1, [sp, #16]
  40aff0:	ldr	x0, [sp, #24]
  40aff4:	bl	40a9e4 <ferror@plt+0x8654>
  40aff8:	str	x0, [sp, #40]
  40affc:	ldr	x0, [sp, #40]
  40b000:	cmp	x0, #0x0
  40b004:	b.ne	40b020 <ferror@plt+0x8c90>  // b.any
  40b008:	bl	4022f0 <__errno_location@plt>
  40b00c:	mov	x1, x0
  40b010:	mov	w0, #0x2                   	// #2
  40b014:	str	w0, [x1]
  40b018:	mov	x0, #0x0                   	// #0
  40b01c:	b	40b034 <ferror@plt+0x8ca4>
  40b020:	ldr	x0, [sp, #24]
  40b024:	ldr	x1, [sp, #40]
  40b028:	str	x1, [x0, #1072]
  40b02c:	ldr	x0, [sp, #40]
  40b030:	ldr	x0, [x0, #8]
  40b034:	ldp	x29, x30, [sp], #48
  40b038:	ret
  40b03c:	stp	x29, x30, [sp, #-32]!
  40b040:	mov	x29, sp
  40b044:	str	x0, [sp, #24]
  40b048:	ldr	x0, [sp, #24]
  40b04c:	ldrb	w0, [x0, #1080]
  40b050:	ubfx	x0, x0, #1, #1
  40b054:	and	w0, w0, #0xff
  40b058:	eor	w0, w0, #0x1
  40b05c:	and	w0, w0, #0xff
  40b060:	cmp	w0, #0x0
  40b064:	b.eq	40b080 <ferror@plt+0x8cf0>  // b.none
  40b068:	bl	4022f0 <__errno_location@plt>
  40b06c:	mov	x1, x0
  40b070:	mov	w0, #0x16                  	// #22
  40b074:	str	w0, [x1]
  40b078:	mov	w0, #0x0                   	// #0
  40b07c:	b	40b08c <ferror@plt+0x8cfc>
  40b080:	ldr	x0, [sp, #24]
  40b084:	str	xzr, [x0, #1072]
  40b088:	mov	w0, #0x1                   	// #1
  40b08c:	ldp	x29, x30, [sp], #32
  40b090:	ret
  40b094:	stp	x29, x30, [sp, #-48]!
  40b098:	mov	x29, sp
  40b09c:	str	x0, [sp, #24]
  40b0a0:	ldr	x0, [sp, #24]
  40b0a4:	ldrb	w0, [x0, #1080]
  40b0a8:	ubfx	x0, x0, #1, #1
  40b0ac:	and	w0, w0, #0xff
  40b0b0:	eor	w0, w0, #0x1
  40b0b4:	and	w0, w0, #0xff
  40b0b8:	cmp	w0, #0x0
  40b0bc:	b.eq	40b0d8 <ferror@plt+0x8d48>  // b.none
  40b0c0:	bl	4022f0 <__errno_location@plt>
  40b0c4:	mov	x1, x0
  40b0c8:	mov	w0, #0x16                  	// #22
  40b0cc:	str	w0, [x1]
  40b0d0:	mov	x0, #0x0                   	// #0
  40b0d4:	b	40b160 <ferror@plt+0x8dd0>
  40b0d8:	ldr	x0, [sp, #24]
  40b0dc:	ldr	x0, [x0, #1072]
  40b0e0:	cmp	x0, #0x0
  40b0e4:	b.ne	40b0fc <ferror@plt+0x8d6c>  // b.any
  40b0e8:	ldr	x0, [sp, #24]
  40b0ec:	ldr	x1, [x0, #1056]
  40b0f0:	ldr	x0, [sp, #24]
  40b0f4:	str	x1, [x0, #1072]
  40b0f8:	b	40b14c <ferror@plt+0x8dbc>
  40b0fc:	ldr	x0, [sp, #24]
  40b100:	ldr	x0, [x0, #1072]
  40b104:	ldr	x1, [x0, #24]
  40b108:	ldr	x0, [sp, #24]
  40b10c:	str	x1, [x0, #1072]
  40b110:	b	40b14c <ferror@plt+0x8dbc>
  40b114:	ldr	x0, [sp, #24]
  40b118:	ldr	x0, [x0, #1072]
  40b11c:	ldr	x0, [x0, #8]
  40b120:	str	x0, [sp, #40]
  40b124:	ldr	x0, [sp, #40]
  40b128:	cmp	x0, #0x0
  40b12c:	b.eq	40b138 <ferror@plt+0x8da8>  // b.none
  40b130:	ldr	x0, [sp, #40]
  40b134:	b	40b160 <ferror@plt+0x8dd0>
  40b138:	ldr	x0, [sp, #24]
  40b13c:	ldr	x0, [x0, #1072]
  40b140:	ldr	x1, [x0, #24]
  40b144:	ldr	x0, [sp, #24]
  40b148:	str	x1, [x0, #1072]
  40b14c:	ldr	x0, [sp, #24]
  40b150:	ldr	x0, [x0, #1072]
  40b154:	cmp	x0, #0x0
  40b158:	b.ne	40b114 <ferror@plt+0x8d84>  // b.any
  40b15c:	mov	x0, #0x0                   	// #0
  40b160:	ldp	x29, x30, [sp], #48
  40b164:	ret
  40b168:	stp	x29, x30, [sp, #-48]!
  40b16c:	mov	x29, sp
  40b170:	str	x0, [sp, #24]
  40b174:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b178:	add	x0, x0, #0x820
  40b17c:	ldrb	w0, [x0]
  40b180:	eor	w0, w0, #0x1
  40b184:	and	w0, w0, #0xff
  40b188:	cmp	w0, #0x0
  40b18c:	b.eq	40b194 <ferror@plt+0x8e04>  // b.none
  40b190:	bl	40b874 <ferror@plt+0x94e4>
  40b194:	ldr	x0, [sp, #24]
  40b198:	bl	40b6ec <ferror@plt+0x935c>
  40b19c:	str	x0, [sp, #40]
  40b1a0:	ldr	x0, [sp, #40]
  40b1a4:	cmp	x0, #0x0
  40b1a8:	b.eq	40b1b8 <ferror@plt+0x8e28>  // b.none
  40b1ac:	ldr	x0, [sp, #40]
  40b1b0:	ldr	x0, [x0, #8]
  40b1b4:	b	40b1bc <ferror@plt+0x8e2c>
  40b1b8:	mov	x0, #0x0                   	// #0
  40b1bc:	ldp	x29, x30, [sp], #48
  40b1c0:	ret
  40b1c4:	stp	x29, x30, [sp, #-48]!
  40b1c8:	mov	x29, sp
  40b1cc:	str	x0, [sp, #24]
  40b1d0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b1d4:	add	x0, x0, #0x820
  40b1d8:	ldrb	w0, [x0]
  40b1dc:	eor	w0, w0, #0x1
  40b1e0:	and	w0, w0, #0xff
  40b1e4:	cmp	w0, #0x0
  40b1e8:	b.eq	40b1f0 <ferror@plt+0x8e60>  // b.none
  40b1ec:	bl	40b874 <ferror@plt+0x94e4>
  40b1f0:	ldr	x0, [sp, #24]
  40b1f4:	bl	40b6ec <ferror@plt+0x935c>
  40b1f8:	str	x0, [sp, #40]
  40b1fc:	ldr	x0, [sp, #40]
  40b200:	cmp	x0, #0x0
  40b204:	b.eq	40b218 <ferror@plt+0x8e88>  // b.none
  40b208:	ldr	x0, [sp, #40]
  40b20c:	ldr	x0, [x0, #8]
  40b210:	cmp	x0, #0x0
  40b214:	b.ne	40b220 <ferror@plt+0x8e90>  // b.any
  40b218:	mov	w0, #0x0                   	// #0
  40b21c:	b	40b244 <ferror@plt+0x8eb4>
  40b220:	ldr	x0, [sp, #40]
  40b224:	ldr	x2, [x0, #8]
  40b228:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b22c:	add	x1, x0, #0x970
  40b230:	mov	x0, x2
  40b234:	bl	401fe0 <strcasecmp@plt>
  40b238:	cmp	w0, #0x0
  40b23c:	cset	w0, eq  // eq = none
  40b240:	and	w0, w0, #0xff
  40b244:	ldp	x29, x30, [sp], #48
  40b248:	ret
  40b24c:	stp	x29, x30, [sp, #-64]!
  40b250:	mov	x29, sp
  40b254:	str	x19, [sp, #16]
  40b258:	str	x0, [sp, #40]
  40b25c:	str	w1, [sp, #36]
  40b260:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b264:	add	x0, x0, #0x820
  40b268:	ldrb	w0, [x0]
  40b26c:	eor	w0, w0, #0x1
  40b270:	and	w0, w0, #0xff
  40b274:	cmp	w0, #0x0
  40b278:	b.eq	40b280 <ferror@plt+0x8ef0>  // b.none
  40b27c:	bl	40b874 <ferror@plt+0x94e4>
  40b280:	ldr	x0, [sp, #40]
  40b284:	bl	40b6ec <ferror@plt+0x935c>
  40b288:	str	x0, [sp, #56]
  40b28c:	ldr	x0, [sp, #56]
  40b290:	cmp	x0, #0x0
  40b294:	b.eq	40b2a8 <ferror@plt+0x8f18>  // b.none
  40b298:	ldr	x0, [sp, #56]
  40b29c:	ldr	x0, [x0, #8]
  40b2a0:	cmp	x0, #0x0
  40b2a4:	b.ne	40b2b0 <ferror@plt+0x8f20>  // b.any
  40b2a8:	ldr	w0, [sp, #36]
  40b2ac:	b	40b328 <ferror@plt+0x8f98>
  40b2b0:	ldr	x0, [sp, #56]
  40b2b4:	ldr	x0, [x0, #8]
  40b2b8:	add	x1, sp, #0x30
  40b2bc:	bl	407e90 <ferror@plt+0x5b00>
  40b2c0:	cmp	w0, #0x0
  40b2c4:	b.eq	40b2e8 <ferror@plt+0x8f58>  // b.none
  40b2c8:	ldr	x1, [sp, #48]
  40b2cc:	mov	x0, #0x7fffffff            	// #2147483647
  40b2d0:	cmp	x1, x0
  40b2d4:	b.gt	40b2e8 <ferror@plt+0x8f58>
  40b2d8:	ldr	x1, [sp, #48]
  40b2dc:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40b2e0:	cmp	x1, x0
  40b2e4:	b.ge	40b324 <ferror@plt+0x8f94>  // b.tcont
  40b2e8:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b2ec:	add	x0, x0, #0x2f0
  40b2f0:	ldr	x19, [x0]
  40b2f4:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b2f8:	add	x0, x0, #0x978
  40b2fc:	bl	402340 <gettext@plt>
  40b300:	mov	x1, x0
  40b304:	ldr	x0, [sp, #56]
  40b308:	ldr	x0, [x0, #8]
  40b30c:	mov	x3, x0
  40b310:	ldr	x2, [sp, #40]
  40b314:	mov	x0, x19
  40b318:	bl	402360 <fprintf@plt>
  40b31c:	ldr	w0, [sp, #36]
  40b320:	b	40b328 <ferror@plt+0x8f98>
  40b324:	ldr	x0, [sp, #48]
  40b328:	ldr	x19, [sp, #16]
  40b32c:	ldp	x29, x30, [sp], #64
  40b330:	ret
  40b334:	stp	x29, x30, [sp, #-64]!
  40b338:	mov	x29, sp
  40b33c:	str	x19, [sp, #16]
  40b340:	str	x0, [sp, #40]
  40b344:	str	w1, [sp, #36]
  40b348:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b34c:	add	x0, x0, #0x820
  40b350:	ldrb	w0, [x0]
  40b354:	eor	w0, w0, #0x1
  40b358:	and	w0, w0, #0xff
  40b35c:	cmp	w0, #0x0
  40b360:	b.eq	40b368 <ferror@plt+0x8fd8>  // b.none
  40b364:	bl	40b874 <ferror@plt+0x94e4>
  40b368:	ldr	x0, [sp, #40]
  40b36c:	bl	40b6ec <ferror@plt+0x935c>
  40b370:	str	x0, [sp, #56]
  40b374:	ldr	x0, [sp, #56]
  40b378:	cmp	x0, #0x0
  40b37c:	b.eq	40b390 <ferror@plt+0x9000>  // b.none
  40b380:	ldr	x0, [sp, #56]
  40b384:	ldr	x0, [x0, #8]
  40b388:	cmp	x0, #0x0
  40b38c:	b.ne	40b398 <ferror@plt+0x9008>  // b.any
  40b390:	ldr	w0, [sp, #36]
  40b394:	b	40b40c <ferror@plt+0x907c>
  40b398:	ldr	x0, [sp, #56]
  40b39c:	ldr	x0, [x0, #8]
  40b3a0:	add	x1, sp, #0x30
  40b3a4:	bl	407e90 <ferror@plt+0x5b00>
  40b3a8:	cmp	w0, #0x0
  40b3ac:	b.eq	40b3cc <ferror@plt+0x903c>  // b.none
  40b3b0:	ldr	x0, [sp, #48]
  40b3b4:	cmp	x0, #0x0
  40b3b8:	b.lt	40b3cc <ferror@plt+0x903c>  // b.tstop
  40b3bc:	ldr	x1, [sp, #48]
  40b3c0:	mov	x0, #0x7fffffff            	// #2147483647
  40b3c4:	cmp	x1, x0
  40b3c8:	b.le	40b408 <ferror@plt+0x9078>
  40b3cc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b3d0:	add	x0, x0, #0x2f0
  40b3d4:	ldr	x19, [x0]
  40b3d8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b3dc:	add	x0, x0, #0x978
  40b3e0:	bl	402340 <gettext@plt>
  40b3e4:	mov	x1, x0
  40b3e8:	ldr	x0, [sp, #56]
  40b3ec:	ldr	x0, [x0, #8]
  40b3f0:	mov	x3, x0
  40b3f4:	ldr	x2, [sp, #40]
  40b3f8:	mov	x0, x19
  40b3fc:	bl	402360 <fprintf@plt>
  40b400:	ldr	w0, [sp, #36]
  40b404:	b	40b40c <ferror@plt+0x907c>
  40b408:	ldr	x0, [sp, #48]
  40b40c:	ldr	x19, [sp, #16]
  40b410:	ldp	x29, x30, [sp], #64
  40b414:	ret
  40b418:	stp	x29, x30, [sp, #-64]!
  40b41c:	mov	x29, sp
  40b420:	str	x19, [sp, #16]
  40b424:	str	x0, [sp, #40]
  40b428:	str	x1, [sp, #32]
  40b42c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b430:	add	x0, x0, #0x820
  40b434:	ldrb	w0, [x0]
  40b438:	eor	w0, w0, #0x1
  40b43c:	and	w0, w0, #0xff
  40b440:	cmp	w0, #0x0
  40b444:	b.eq	40b44c <ferror@plt+0x90bc>  // b.none
  40b448:	bl	40b874 <ferror@plt+0x94e4>
  40b44c:	ldr	x0, [sp, #40]
  40b450:	bl	40b6ec <ferror@plt+0x935c>
  40b454:	str	x0, [sp, #56]
  40b458:	ldr	x0, [sp, #56]
  40b45c:	cmp	x0, #0x0
  40b460:	b.eq	40b474 <ferror@plt+0x90e4>  // b.none
  40b464:	ldr	x0, [sp, #56]
  40b468:	ldr	x0, [x0, #8]
  40b46c:	cmp	x0, #0x0
  40b470:	b.ne	40b47c <ferror@plt+0x90ec>  // b.any
  40b474:	ldr	x0, [sp, #32]
  40b478:	b	40b4d4 <ferror@plt+0x9144>
  40b47c:	ldr	x0, [sp, #56]
  40b480:	ldr	x0, [x0, #8]
  40b484:	add	x1, sp, #0x30
  40b488:	bl	407e90 <ferror@plt+0x5b00>
  40b48c:	cmp	w0, #0x0
  40b490:	b.ne	40b4d0 <ferror@plt+0x9140>  // b.any
  40b494:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b498:	add	x0, x0, #0x2f0
  40b49c:	ldr	x19, [x0]
  40b4a0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b4a4:	add	x0, x0, #0x978
  40b4a8:	bl	402340 <gettext@plt>
  40b4ac:	mov	x1, x0
  40b4b0:	ldr	x0, [sp, #56]
  40b4b4:	ldr	x0, [x0, #8]
  40b4b8:	mov	x3, x0
  40b4bc:	ldr	x2, [sp, #40]
  40b4c0:	mov	x0, x19
  40b4c4:	bl	402360 <fprintf@plt>
  40b4c8:	ldr	x0, [sp, #32]
  40b4cc:	b	40b4d4 <ferror@plt+0x9144>
  40b4d0:	ldr	x0, [sp, #48]
  40b4d4:	ldr	x19, [sp, #16]
  40b4d8:	ldp	x29, x30, [sp], #64
  40b4dc:	ret
  40b4e0:	stp	x29, x30, [sp, #-64]!
  40b4e4:	mov	x29, sp
  40b4e8:	str	x19, [sp, #16]
  40b4ec:	str	x0, [sp, #40]
  40b4f0:	str	x1, [sp, #32]
  40b4f4:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b4f8:	add	x0, x0, #0x820
  40b4fc:	ldrb	w0, [x0]
  40b500:	eor	w0, w0, #0x1
  40b504:	and	w0, w0, #0xff
  40b508:	cmp	w0, #0x0
  40b50c:	b.eq	40b514 <ferror@plt+0x9184>  // b.none
  40b510:	bl	40b874 <ferror@plt+0x94e4>
  40b514:	ldr	x0, [sp, #40]
  40b518:	bl	40b6ec <ferror@plt+0x935c>
  40b51c:	str	x0, [sp, #56]
  40b520:	ldr	x0, [sp, #56]
  40b524:	cmp	x0, #0x0
  40b528:	b.eq	40b53c <ferror@plt+0x91ac>  // b.none
  40b52c:	ldr	x0, [sp, #56]
  40b530:	ldr	x0, [x0, #8]
  40b534:	cmp	x0, #0x0
  40b538:	b.ne	40b544 <ferror@plt+0x91b4>  // b.any
  40b53c:	ldr	x0, [sp, #32]
  40b540:	b	40b59c <ferror@plt+0x920c>
  40b544:	ldr	x0, [sp, #56]
  40b548:	ldr	x0, [x0, #8]
  40b54c:	add	x1, sp, #0x30
  40b550:	bl	40bd84 <ferror@plt+0x99f4>
  40b554:	cmp	w0, #0x0
  40b558:	b.ne	40b598 <ferror@plt+0x9208>  // b.any
  40b55c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b560:	add	x0, x0, #0x2f0
  40b564:	ldr	x19, [x0]
  40b568:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b56c:	add	x0, x0, #0x978
  40b570:	bl	402340 <gettext@plt>
  40b574:	mov	x1, x0
  40b578:	ldr	x0, [sp, #56]
  40b57c:	ldr	x0, [x0, #8]
  40b580:	mov	x3, x0
  40b584:	ldr	x2, [sp, #40]
  40b588:	mov	x0, x19
  40b58c:	bl	402360 <fprintf@plt>
  40b590:	ldr	x0, [sp, #32]
  40b594:	b	40b59c <ferror@plt+0x920c>
  40b598:	ldr	x0, [sp, #48]
  40b59c:	ldr	x19, [sp, #16]
  40b5a0:	ldp	x29, x30, [sp], #64
  40b5a4:	ret
  40b5a8:	stp	x29, x30, [sp, #-64]!
  40b5ac:	mov	x29, sp
  40b5b0:	str	x0, [sp, #24]
  40b5b4:	str	x1, [sp, #16]
  40b5b8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b5bc:	add	x0, x0, #0x820
  40b5c0:	ldrb	w0, [x0]
  40b5c4:	eor	w0, w0, #0x1
  40b5c8:	and	w0, w0, #0xff
  40b5cc:	cmp	w0, #0x0
  40b5d0:	b.eq	40b5d8 <ferror@plt+0x9248>  // b.none
  40b5d4:	bl	40b874 <ferror@plt+0x94e4>
  40b5d8:	ldr	x0, [sp, #24]
  40b5dc:	bl	40b6ec <ferror@plt+0x935c>
  40b5e0:	str	x0, [sp, #48]
  40b5e4:	ldr	x0, [sp, #48]
  40b5e8:	cmp	x0, #0x0
  40b5ec:	b.ne	40b5f8 <ferror@plt+0x9268>  // b.any
  40b5f0:	mov	w0, #0xffffffff            	// #-1
  40b5f4:	b	40b6e4 <ferror@plt+0x9354>
  40b5f8:	ldr	x0, [sp, #16]
  40b5fc:	bl	402040 <strdup@plt>
  40b600:	str	x0, [sp, #40]
  40b604:	ldr	x0, [sp, #40]
  40b608:	cmp	x0, #0x0
  40b60c:	b.ne	40b6b8 <ferror@plt+0x9328>  // b.any
  40b610:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b614:	add	x0, x0, #0x9b0
  40b618:	bl	402340 <gettext@plt>
  40b61c:	mov	x2, x0
  40b620:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b624:	add	x0, x0, #0x2f0
  40b628:	ldr	x0, [x0]
  40b62c:	mov	x1, x0
  40b630:	mov	x0, x2
  40b634:	bl	401dd0 <fputs@plt>
  40b638:	mov	x1, #0x0                   	// #0
  40b63c:	mov	w0, #0x6                   	// #6
  40b640:	bl	402380 <setlocale@plt>
  40b644:	str	x0, [sp, #32]
  40b648:	str	xzr, [sp, #56]
  40b64c:	ldr	x0, [sp, #32]
  40b650:	cmp	x0, #0x0
  40b654:	b.eq	40b664 <ferror@plt+0x92d4>  // b.none
  40b658:	ldr	x0, [sp, #32]
  40b65c:	bl	402040 <strdup@plt>
  40b660:	str	x0, [sp, #56]
  40b664:	ldr	x0, [sp, #56]
  40b668:	cmp	x0, #0x0
  40b66c:	b.eq	40b680 <ferror@plt+0x92f0>  // b.none
  40b670:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b674:	add	x1, x0, #0x9e0
  40b678:	mov	w0, #0x6                   	// #6
  40b67c:	bl	402380 <setlocale@plt>
  40b680:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b684:	add	x1, x0, #0x9e8
  40b688:	mov	w0, #0x3                   	// #3
  40b68c:	bl	401de0 <syslog@plt>
  40b690:	ldr	x0, [sp, #56]
  40b694:	cmp	x0, #0x0
  40b698:	b.eq	40b6b0 <ferror@plt+0x9320>  // b.none
  40b69c:	ldr	x1, [sp, #56]
  40b6a0:	mov	w0, #0x6                   	// #6
  40b6a4:	bl	402380 <setlocale@plt>
  40b6a8:	ldr	x0, [sp, #56]
  40b6ac:	bl	402180 <free@plt>
  40b6b0:	mov	w0, #0xffffffff            	// #-1
  40b6b4:	b	40b6e4 <ferror@plt+0x9354>
  40b6b8:	ldr	x0, [sp, #48]
  40b6bc:	ldr	x0, [x0, #8]
  40b6c0:	cmp	x0, #0x0
  40b6c4:	b.eq	40b6d4 <ferror@plt+0x9344>  // b.none
  40b6c8:	ldr	x0, [sp, #48]
  40b6cc:	ldr	x0, [x0, #8]
  40b6d0:	bl	402180 <free@plt>
  40b6d4:	ldr	x0, [sp, #48]
  40b6d8:	ldr	x1, [sp, #40]
  40b6dc:	str	x1, [x0, #8]
  40b6e0:	mov	w0, #0x0                   	// #0
  40b6e4:	ldp	x29, x30, [sp], #64
  40b6e8:	ret
  40b6ec:	stp	x29, x30, [sp, #-80]!
  40b6f0:	mov	x29, sp
  40b6f4:	str	x19, [sp, #16]
  40b6f8:	str	x0, [sp, #40]
  40b6fc:	adrp	x0, 421000 <ferror@plt+0x1ec70>
  40b700:	add	x0, x0, #0xe18
  40b704:	str	x0, [sp, #72]
  40b708:	b	40b738 <ferror@plt+0x93a8>
  40b70c:	ldr	x0, [sp, #72]
  40b710:	ldr	x0, [x0]
  40b714:	ldr	x1, [sp, #40]
  40b718:	bl	402130 <strcmp@plt>
  40b71c:	cmp	w0, #0x0
  40b720:	b.ne	40b72c <ferror@plt+0x939c>  // b.any
  40b724:	ldr	x0, [sp, #72]
  40b728:	b	40b844 <ferror@plt+0x94b4>
  40b72c:	ldr	x0, [sp, #72]
  40b730:	add	x0, x0, #0x10
  40b734:	str	x0, [sp, #72]
  40b738:	ldr	x0, [sp, #72]
  40b73c:	ldr	x0, [x0]
  40b740:	cmp	x0, #0x0
  40b744:	b.ne	40b70c <ferror@plt+0x937c>  // b.any
  40b748:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b74c:	add	x0, x0, #0x810
  40b750:	str	x0, [sp, #72]
  40b754:	b	40b77c <ferror@plt+0x93ec>
  40b758:	ldr	x0, [sp, #72]
  40b75c:	ldr	x0, [x0]
  40b760:	ldr	x1, [sp, #40]
  40b764:	bl	402130 <strcmp@plt>
  40b768:	cmp	w0, #0x0
  40b76c:	b.eq	40b834 <ferror@plt+0x94a4>  // b.none
  40b770:	ldr	x0, [sp, #72]
  40b774:	add	x0, x0, #0x10
  40b778:	str	x0, [sp, #72]
  40b77c:	ldr	x0, [sp, #72]
  40b780:	ldr	x0, [x0]
  40b784:	cmp	x0, #0x0
  40b788:	b.ne	40b758 <ferror@plt+0x93c8>  // b.any
  40b78c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b790:	add	x0, x0, #0x2f0
  40b794:	ldr	x19, [x0]
  40b798:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b79c:	add	x0, x0, #0xa18
  40b7a0:	bl	402340 <gettext@plt>
  40b7a4:	ldr	x2, [sp, #40]
  40b7a8:	mov	x1, x0
  40b7ac:	mov	x0, x19
  40b7b0:	bl	402360 <fprintf@plt>
  40b7b4:	mov	x1, #0x0                   	// #0
  40b7b8:	mov	w0, #0x6                   	// #6
  40b7bc:	bl	402380 <setlocale@plt>
  40b7c0:	str	x0, [sp, #56]
  40b7c4:	str	xzr, [sp, #64]
  40b7c8:	ldr	x0, [sp, #56]
  40b7cc:	cmp	x0, #0x0
  40b7d0:	b.eq	40b7e0 <ferror@plt+0x9450>  // b.none
  40b7d4:	ldr	x0, [sp, #56]
  40b7d8:	bl	402040 <strdup@plt>
  40b7dc:	str	x0, [sp, #64]
  40b7e0:	ldr	x0, [sp, #64]
  40b7e4:	cmp	x0, #0x0
  40b7e8:	b.eq	40b7fc <ferror@plt+0x946c>  // b.none
  40b7ec:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b7f0:	add	x1, x0, #0x9e0
  40b7f4:	mov	w0, #0x6                   	// #6
  40b7f8:	bl	402380 <setlocale@plt>
  40b7fc:	ldr	x2, [sp, #40]
  40b800:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b804:	add	x1, x0, #0xa58
  40b808:	mov	w0, #0x2                   	// #2
  40b80c:	bl	401de0 <syslog@plt>
  40b810:	ldr	x0, [sp, #64]
  40b814:	cmp	x0, #0x0
  40b818:	b.eq	40b83c <ferror@plt+0x94ac>  // b.none
  40b81c:	ldr	x1, [sp, #64]
  40b820:	mov	w0, #0x6                   	// #6
  40b824:	bl	402380 <setlocale@plt>
  40b828:	ldr	x0, [sp, #64]
  40b82c:	bl	402180 <free@plt>
  40b830:	b	40b840 <ferror@plt+0x94b0>
  40b834:	nop
  40b838:	b	40b840 <ferror@plt+0x94b0>
  40b83c:	nop
  40b840:	mov	x0, #0x0                   	// #0
  40b844:	ldr	x19, [sp, #16]
  40b848:	ldp	x29, x30, [sp], #80
  40b84c:	ret
  40b850:	sub	sp, sp, #0x10
  40b854:	str	x0, [sp, #8]
  40b858:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b85c:	add	x0, x0, #0x2e8
  40b860:	ldr	x1, [sp, #8]
  40b864:	str	x1, [x0]
  40b868:	nop
  40b86c:	add	sp, sp, #0x10
  40b870:	ret
  40b874:	sub	sp, sp, #0x480
  40b878:	stp	x29, x30, [sp]
  40b87c:	mov	x29, sp
  40b880:	str	x19, [sp, #16]
  40b884:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40b888:	add	x0, x0, #0x820
  40b88c:	mov	w1, #0x1                   	// #1
  40b890:	strb	w1, [x0]
  40b894:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b898:	add	x0, x0, #0x2e8
  40b89c:	ldr	x2, [x0]
  40b8a0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b8a4:	add	x1, x0, #0xa78
  40b8a8:	mov	x0, x2
  40b8ac:	bl	401f30 <fopen@plt>
  40b8b0:	str	x0, [sp, #1120]
  40b8b4:	ldr	x0, [sp, #1120]
  40b8b8:	cmp	x0, #0x0
  40b8bc:	b.ne	40bacc <ferror@plt+0x973c>  // b.any
  40b8c0:	bl	4022f0 <__errno_location@plt>
  40b8c4:	ldr	w0, [x0]
  40b8c8:	cmp	w0, #0x2
  40b8cc:	b.eq	40bba8 <ferror@plt+0x9818>  // b.none
  40b8d0:	bl	4022f0 <__errno_location@plt>
  40b8d4:	ldr	w0, [x0]
  40b8d8:	str	w0, [sp, #1076]
  40b8dc:	mov	x1, #0x0                   	// #0
  40b8e0:	mov	w0, #0x6                   	// #6
  40b8e4:	bl	402380 <setlocale@plt>
  40b8e8:	str	x0, [sp, #1064]
  40b8ec:	str	xzr, [sp, #1136]
  40b8f0:	ldr	x0, [sp, #1064]
  40b8f4:	cmp	x0, #0x0
  40b8f8:	b.eq	40b908 <ferror@plt+0x9578>  // b.none
  40b8fc:	ldr	x0, [sp, #1064]
  40b900:	bl	402040 <strdup@plt>
  40b904:	str	x0, [sp, #1136]
  40b908:	ldr	x0, [sp, #1136]
  40b90c:	cmp	x0, #0x0
  40b910:	b.eq	40b924 <ferror@plt+0x9594>  // b.none
  40b914:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b918:	add	x1, x0, #0x9e0
  40b91c:	mov	w0, #0x6                   	// #6
  40b920:	bl	402380 <setlocale@plt>
  40b924:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40b928:	add	x0, x0, #0x2e8
  40b92c:	ldr	x19, [x0]
  40b930:	ldr	w0, [sp, #1076]
  40b934:	bl	402050 <strerror@plt>
  40b938:	mov	x3, x0
  40b93c:	mov	x2, x19
  40b940:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b944:	add	x1, x0, #0xa80
  40b948:	mov	w0, #0x2                   	// #2
  40b94c:	bl	401de0 <syslog@plt>
  40b950:	ldr	x0, [sp, #1136]
  40b954:	cmp	x0, #0x0
  40b958:	b.eq	40b970 <ferror@plt+0x95e0>  // b.none
  40b95c:	ldr	x1, [sp, #1136]
  40b960:	mov	w0, #0x6                   	// #6
  40b964:	bl	402380 <setlocale@plt>
  40b968:	ldr	x0, [sp, #1136]
  40b96c:	bl	402180 <free@plt>
  40b970:	mov	w0, #0x1                   	// #1
  40b974:	bl	401e00 <exit@plt>
  40b978:	add	x0, sp, #0x28
  40b97c:	bl	401dc0 <strlen@plt>
  40b980:	sub	w0, w0, #0x1
  40b984:	str	w0, [sp, #1148]
  40b988:	b	40b9c8 <ferror@plt+0x9638>
  40b98c:	bl	402140 <__ctype_b_loc@plt>
  40b990:	ldr	x1, [x0]
  40b994:	ldrsw	x0, [sp, #1148]
  40b998:	add	x2, sp, #0x28
  40b99c:	ldrb	w0, [x2, x0]
  40b9a0:	and	x0, x0, #0xff
  40b9a4:	lsl	x0, x0, #1
  40b9a8:	add	x0, x1, x0
  40b9ac:	ldrh	w0, [x0]
  40b9b0:	and	w0, w0, #0x2000
  40b9b4:	cmp	w0, #0x0
  40b9b8:	b.eq	40b9d8 <ferror@plt+0x9648>  // b.none
  40b9bc:	ldr	w0, [sp, #1148]
  40b9c0:	sub	w0, w0, #0x1
  40b9c4:	str	w0, [sp, #1148]
  40b9c8:	ldr	w0, [sp, #1148]
  40b9cc:	cmp	w0, #0x0
  40b9d0:	b.ge	40b98c <ferror@plt+0x95fc>  // b.tcont
  40b9d4:	b	40b9dc <ferror@plt+0x964c>
  40b9d8:	nop
  40b9dc:	ldr	w0, [sp, #1148]
  40b9e0:	add	w0, w0, #0x1
  40b9e4:	str	w0, [sp, #1148]
  40b9e8:	ldrsw	x0, [sp, #1148]
  40b9ec:	add	x1, sp, #0x28
  40b9f0:	strb	wzr, [x1, x0]
  40b9f4:	add	x2, sp, #0x28
  40b9f8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40b9fc:	add	x1, x0, #0xaa8
  40ba00:	mov	x0, x2
  40ba04:	bl	4021b0 <strspn@plt>
  40ba08:	mov	x1, x0
  40ba0c:	add	x0, sp, #0x28
  40ba10:	add	x0, x0, x1
  40ba14:	str	x0, [sp, #1096]
  40ba18:	ldr	x0, [sp, #1096]
  40ba1c:	ldrb	w0, [x0]
  40ba20:	cmp	w0, #0x0
  40ba24:	b.eq	40bacc <ferror@plt+0x973c>  // b.none
  40ba28:	ldr	x0, [sp, #1096]
  40ba2c:	ldrb	w0, [x0]
  40ba30:	cmp	w0, #0x23
  40ba34:	b.ne	40ba3c <ferror@plt+0x96ac>  // b.any
  40ba38:	b	40bacc <ferror@plt+0x973c>
  40ba3c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40ba40:	add	x1, x0, #0xaa8
  40ba44:	ldr	x0, [sp, #1096]
  40ba48:	bl	4022c0 <strcspn@plt>
  40ba4c:	mov	x1, x0
  40ba50:	ldr	x0, [sp, #1096]
  40ba54:	add	x0, x0, x1
  40ba58:	str	x0, [sp, #1088]
  40ba5c:	ldr	x0, [sp, #1088]
  40ba60:	ldrb	w0, [x0]
  40ba64:	cmp	w0, #0x0
  40ba68:	b.ne	40ba70 <ferror@plt+0x96e0>  // b.any
  40ba6c:	b	40bacc <ferror@plt+0x973c>
  40ba70:	ldr	x0, [sp, #1088]
  40ba74:	add	x1, x0, #0x1
  40ba78:	str	x1, [sp, #1088]
  40ba7c:	strb	wzr, [x0]
  40ba80:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40ba84:	add	x1, x0, #0xab0
  40ba88:	ldr	x0, [sp, #1088]
  40ba8c:	bl	4021b0 <strspn@plt>
  40ba90:	mov	x1, x0
  40ba94:	ldr	x0, [sp, #1088]
  40ba98:	add	x0, x0, x1
  40ba9c:	str	x0, [sp, #1080]
  40baa0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40baa4:	add	x1, x0, #0xab8
  40baa8:	ldr	x0, [sp, #1080]
  40baac:	bl	4022c0 <strcspn@plt>
  40bab0:	mov	x1, x0
  40bab4:	ldr	x0, [sp, #1080]
  40bab8:	add	x0, x0, x1
  40babc:	strb	wzr, [x0]
  40bac0:	ldr	x1, [sp, #1080]
  40bac4:	ldr	x0, [sp, #1096]
  40bac8:	bl	40b5a8 <ferror@plt+0x9218>
  40bacc:	add	x0, sp, #0x28
  40bad0:	ldr	x2, [sp, #1120]
  40bad4:	mov	w1, #0x400                 	// #1024
  40bad8:	bl	402370 <fgets@plt>
  40badc:	cmp	x0, #0x0
  40bae0:	b.ne	40b978 <ferror@plt+0x95e8>  // b.any
  40bae4:	ldr	x0, [sp, #1120]
  40bae8:	bl	402390 <ferror@plt>
  40baec:	cmp	w0, #0x0
  40baf0:	b.eq	40bb9c <ferror@plt+0x980c>  // b.none
  40baf4:	bl	4022f0 <__errno_location@plt>
  40baf8:	ldr	w0, [x0]
  40bafc:	str	w0, [sp, #1116]
  40bb00:	mov	x1, #0x0                   	// #0
  40bb04:	mov	w0, #0x6                   	// #6
  40bb08:	bl	402380 <setlocale@plt>
  40bb0c:	str	x0, [sp, #1104]
  40bb10:	str	xzr, [sp, #1128]
  40bb14:	ldr	x0, [sp, #1104]
  40bb18:	cmp	x0, #0x0
  40bb1c:	b.eq	40bb2c <ferror@plt+0x979c>  // b.none
  40bb20:	ldr	x0, [sp, #1104]
  40bb24:	bl	402040 <strdup@plt>
  40bb28:	str	x0, [sp, #1128]
  40bb2c:	ldr	x0, [sp, #1128]
  40bb30:	cmp	x0, #0x0
  40bb34:	b.eq	40bb48 <ferror@plt+0x97b8>  // b.none
  40bb38:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40bb3c:	add	x1, x0, #0x9e0
  40bb40:	mov	w0, #0x6                   	// #6
  40bb44:	bl	402380 <setlocale@plt>
  40bb48:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40bb4c:	add	x0, x0, #0x2e8
  40bb50:	ldr	x19, [x0]
  40bb54:	ldr	w0, [sp, #1116]
  40bb58:	bl	402050 <strerror@plt>
  40bb5c:	mov	x3, x0
  40bb60:	mov	x2, x19
  40bb64:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40bb68:	add	x1, x0, #0xac0
  40bb6c:	mov	w0, #0x2                   	// #2
  40bb70:	bl	401de0 <syslog@plt>
  40bb74:	ldr	x0, [sp, #1128]
  40bb78:	cmp	x0, #0x0
  40bb7c:	b.eq	40bb94 <ferror@plt+0x9804>  // b.none
  40bb80:	ldr	x1, [sp, #1128]
  40bb84:	mov	w0, #0x6                   	// #6
  40bb88:	bl	402380 <setlocale@plt>
  40bb8c:	ldr	x0, [sp, #1128]
  40bb90:	bl	402180 <free@plt>
  40bb94:	mov	w0, #0x1                   	// #1
  40bb98:	bl	401e00 <exit@plt>
  40bb9c:	ldr	x0, [sp, #1120]
  40bba0:	bl	401f00 <fclose@plt>
  40bba4:	b	40bbac <ferror@plt+0x981c>
  40bba8:	nop
  40bbac:	ldr	x19, [sp, #16]
  40bbb0:	ldp	x29, x30, [sp]
  40bbb4:	add	sp, sp, #0x480
  40bbb8:	ret
  40bbbc:	stp	x29, x30, [sp, #-48]!
  40bbc0:	mov	x29, sp
  40bbc4:	str	x0, [sp, #24]
  40bbc8:	str	x1, [sp, #16]
  40bbcc:	bl	4022f0 <__errno_location@plt>
  40bbd0:	str	wzr, [x0]
  40bbd4:	add	x0, sp, #0x20
  40bbd8:	mov	w2, #0xa                   	// #10
  40bbdc:	mov	x1, x0
  40bbe0:	ldr	x0, [sp, #24]
  40bbe4:	bl	401e30 <strtoll@plt>
  40bbe8:	str	x0, [sp, #40]
  40bbec:	ldr	x0, [sp, #24]
  40bbf0:	ldrb	w0, [x0]
  40bbf4:	cmp	w0, #0x0
  40bbf8:	b.eq	40bc30 <ferror@plt+0x98a0>  // b.none
  40bbfc:	ldr	x0, [sp, #32]
  40bc00:	ldrb	w0, [x0]
  40bc04:	cmp	w0, #0x0
  40bc08:	b.ne	40bc30 <ferror@plt+0x98a0>  // b.any
  40bc0c:	bl	4022f0 <__errno_location@plt>
  40bc10:	ldr	w0, [x0]
  40bc14:	cmp	w0, #0x22
  40bc18:	b.eq	40bc30 <ferror@plt+0x98a0>  // b.none
  40bc1c:	ldr	x0, [sp, #40]
  40bc20:	mov	w0, w0
  40bc24:	ldr	x1, [sp, #40]
  40bc28:	cmp	x1, x0
  40bc2c:	b.eq	40bc38 <ferror@plt+0x98a8>  // b.none
  40bc30:	mov	w0, #0x0                   	// #0
  40bc34:	b	40bc4c <ferror@plt+0x98bc>
  40bc38:	ldr	x0, [sp, #40]
  40bc3c:	mov	w1, w0
  40bc40:	ldr	x0, [sp, #16]
  40bc44:	str	w1, [x0]
  40bc48:	mov	w0, #0x1                   	// #1
  40bc4c:	ldp	x29, x30, [sp], #48
  40bc50:	ret
  40bc54:	stp	x29, x30, [sp, #-48]!
  40bc58:	mov	x29, sp
  40bc5c:	str	x0, [sp, #24]
  40bc60:	str	x1, [sp, #16]
  40bc64:	bl	4022f0 <__errno_location@plt>
  40bc68:	str	wzr, [x0]
  40bc6c:	add	x0, sp, #0x20
  40bc70:	mov	w2, #0xa                   	// #10
  40bc74:	mov	x1, x0
  40bc78:	ldr	x0, [sp, #24]
  40bc7c:	bl	401e30 <strtoll@plt>
  40bc80:	str	x0, [sp, #40]
  40bc84:	ldr	x0, [sp, #24]
  40bc88:	ldrb	w0, [x0]
  40bc8c:	cmp	w0, #0x0
  40bc90:	b.eq	40bcc8 <ferror@plt+0x9938>  // b.none
  40bc94:	ldr	x0, [sp, #32]
  40bc98:	ldrb	w0, [x0]
  40bc9c:	cmp	w0, #0x0
  40bca0:	b.ne	40bcc8 <ferror@plt+0x9938>  // b.any
  40bca4:	bl	4022f0 <__errno_location@plt>
  40bca8:	ldr	w0, [x0]
  40bcac:	cmp	w0, #0x22
  40bcb0:	b.eq	40bcc8 <ferror@plt+0x9938>  // b.none
  40bcb4:	ldr	x0, [sp, #40]
  40bcb8:	sxtw	x0, w0
  40bcbc:	ldr	x1, [sp, #40]
  40bcc0:	cmp	x1, x0
  40bcc4:	b.eq	40bcd0 <ferror@plt+0x9940>  // b.none
  40bcc8:	mov	w0, #0x0                   	// #0
  40bccc:	b	40bce4 <ferror@plt+0x9954>
  40bcd0:	ldr	x0, [sp, #40]
  40bcd4:	mov	w1, w0
  40bcd8:	ldr	x0, [sp, #16]
  40bcdc:	str	w1, [x0]
  40bce0:	mov	w0, #0x1                   	// #1
  40bce4:	ldp	x29, x30, [sp], #48
  40bce8:	ret
  40bcec:	stp	x29, x30, [sp, #-48]!
  40bcf0:	mov	x29, sp
  40bcf4:	str	x0, [sp, #24]
  40bcf8:	str	x1, [sp, #16]
  40bcfc:	bl	4022f0 <__errno_location@plt>
  40bd00:	str	wzr, [x0]
  40bd04:	add	x0, sp, #0x20
  40bd08:	mov	w2, #0xa                   	// #10
  40bd0c:	mov	x1, x0
  40bd10:	ldr	x0, [sp, #24]
  40bd14:	bl	401e30 <strtoll@plt>
  40bd18:	str	x0, [sp, #40]
  40bd1c:	ldr	x0, [sp, #24]
  40bd20:	ldrb	w0, [x0]
  40bd24:	cmp	w0, #0x0
  40bd28:	b.eq	40bd60 <ferror@plt+0x99d0>  // b.none
  40bd2c:	ldr	x0, [sp, #32]
  40bd30:	ldrb	w0, [x0]
  40bd34:	cmp	w0, #0x0
  40bd38:	b.ne	40bd60 <ferror@plt+0x99d0>  // b.any
  40bd3c:	bl	4022f0 <__errno_location@plt>
  40bd40:	ldr	w0, [x0]
  40bd44:	cmp	w0, #0x22
  40bd48:	b.eq	40bd60 <ferror@plt+0x99d0>  // b.none
  40bd4c:	ldr	x0, [sp, #40]
  40bd50:	mov	w0, w0
  40bd54:	ldr	x1, [sp, #40]
  40bd58:	cmp	x1, x0
  40bd5c:	b.eq	40bd68 <ferror@plt+0x99d8>  // b.none
  40bd60:	mov	w0, #0x0                   	// #0
  40bd64:	b	40bd7c <ferror@plt+0x99ec>
  40bd68:	ldr	x0, [sp, #40]
  40bd6c:	mov	w1, w0
  40bd70:	ldr	x0, [sp, #16]
  40bd74:	str	w1, [x0]
  40bd78:	mov	w0, #0x1                   	// #1
  40bd7c:	ldp	x29, x30, [sp], #48
  40bd80:	ret
  40bd84:	stp	x29, x30, [sp, #-48]!
  40bd88:	mov	x29, sp
  40bd8c:	str	x0, [sp, #24]
  40bd90:	str	x1, [sp, #16]
  40bd94:	bl	4022f0 <__errno_location@plt>
  40bd98:	str	wzr, [x0]
  40bd9c:	add	x0, sp, #0x20
  40bda0:	mov	w2, #0x0                   	// #0
  40bda4:	mov	x1, x0
  40bda8:	ldr	x0, [sp, #24]
  40bdac:	bl	401db0 <strtoul@plt>
  40bdb0:	str	x0, [sp, #40]
  40bdb4:	ldr	x0, [sp, #24]
  40bdb8:	ldrb	w0, [x0]
  40bdbc:	cmp	w0, #0x0
  40bdc0:	b.eq	40bde4 <ferror@plt+0x9a54>  // b.none
  40bdc4:	ldr	x0, [sp, #32]
  40bdc8:	ldrb	w0, [x0]
  40bdcc:	cmp	w0, #0x0
  40bdd0:	b.ne	40bde4 <ferror@plt+0x9a54>  // b.any
  40bdd4:	bl	4022f0 <__errno_location@plt>
  40bdd8:	ldr	w0, [x0]
  40bddc:	cmp	w0, #0x22
  40bde0:	b.ne	40bdec <ferror@plt+0x9a5c>  // b.any
  40bde4:	mov	w0, #0x0                   	// #0
  40bde8:	b	40bdfc <ferror@plt+0x9a6c>
  40bdec:	ldr	x0, [sp, #16]
  40bdf0:	ldr	x1, [sp, #40]
  40bdf4:	str	x1, [x0]
  40bdf8:	mov	w0, #0x1                   	// #1
  40bdfc:	ldp	x29, x30, [sp], #48
  40be00:	ret
  40be04:	stp	x29, x30, [sp, #-112]!
  40be08:	mov	x29, sp
  40be0c:	str	x19, [sp, #16]
  40be10:	str	x0, [sp, #40]
  40be14:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40be18:	add	x0, x0, #0xae8
  40be1c:	str	x0, [sp, #104]
  40be20:	add	x0, sp, #0x40
  40be24:	adrp	x1, 40e000 <ferror@plt+0xbc70>
  40be28:	add	x1, x1, #0xaf8
  40be2c:	str	x1, [x0]
  40be30:	add	x0, sp, #0x40
  40be34:	adrp	x1, 40e000 <ferror@plt+0xbc70>
  40be38:	add	x1, x1, #0xb00
  40be3c:	str	x1, [x0, #8]
  40be40:	add	x0, sp, #0x40
  40be44:	ldr	x1, [sp, #40]
  40be48:	str	x1, [x0, #16]
  40be4c:	add	x0, sp, #0x40
  40be50:	str	xzr, [x0, #24]
  40be54:	str	xzr, [sp, #56]
  40be58:	add	x2, sp, #0x60
  40be5c:	add	x1, sp, #0x38
  40be60:	add	x0, sp, #0x40
  40be64:	mov	x3, x2
  40be68:	mov	x2, x1
  40be6c:	mov	x1, x0
  40be70:	ldr	x0, [sp, #104]
  40be74:	bl	40c280 <ferror@plt+0x9ef0>
  40be78:	cmp	w0, #0x0
  40be7c:	b.eq	40bebc <ferror@plt+0x9b2c>  // b.none
  40be80:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40be84:	add	x0, x0, #0x2f0
  40be88:	ldr	x19, [x0]
  40be8c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40be90:	add	x0, x0, #0xb08
  40be94:	bl	402340 <gettext@plt>
  40be98:	mov	x1, x0
  40be9c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40bea0:	add	x0, x0, #0x828
  40bea4:	ldr	x0, [x0]
  40bea8:	mov	x2, x0
  40beac:	mov	x0, x19
  40beb0:	bl	402360 <fprintf@plt>
  40beb4:	mov	w0, #0xffffffff            	// #-1
  40beb8:	b	40bfd4 <ferror@plt+0x9c44>
  40bebc:	ldr	w0, [sp, #96]
  40bec0:	asr	w0, w0, #8
  40bec4:	and	w0, w0, #0xff
  40bec8:	str	w0, [sp, #100]
  40becc:	ldr	w0, [sp, #96]
  40bed0:	and	w0, w0, #0x7f
  40bed4:	cmp	w0, #0x0
  40bed8:	b.eq	40bf28 <ferror@plt+0x9b98>  // b.none
  40bedc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40bee0:	add	x0, x0, #0x2f0
  40bee4:	ldr	x19, [x0]
  40bee8:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40beec:	add	x0, x0, #0xb30
  40bef0:	bl	402340 <gettext@plt>
  40bef4:	mov	x4, x0
  40bef8:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40befc:	add	x0, x0, #0x828
  40bf00:	ldr	x1, [x0]
  40bf04:	ldr	w0, [sp, #96]
  40bf08:	and	w0, w0, #0x7f
  40bf0c:	mov	w3, w0
  40bf10:	mov	x2, x1
  40bf14:	mov	x1, x4
  40bf18:	mov	x0, x19
  40bf1c:	bl	402360 <fprintf@plt>
  40bf20:	mov	w0, #0xffffffff            	// #-1
  40bf24:	b	40bfd4 <ferror@plt+0x9c44>
  40bf28:	ldr	w0, [sp, #100]
  40bf2c:	cmp	w0, #0x7f
  40bf30:	b.ne	40bf3c <ferror@plt+0x9bac>  // b.any
  40bf34:	mov	w0, #0x0                   	// #0
  40bf38:	b	40bfd4 <ferror@plt+0x9c44>
  40bf3c:	ldr	w0, [sp, #100]
  40bf40:	cmp	w0, #0x1
  40bf44:	b.ne	40bf50 <ferror@plt+0x9bc0>  // b.any
  40bf48:	mov	w0, #0x0                   	// #0
  40bf4c:	b	40bfd4 <ferror@plt+0x9c44>
  40bf50:	ldr	w0, [sp, #100]
  40bf54:	cmp	w0, #0x0
  40bf58:	b.eq	40bfd0 <ferror@plt+0x9c40>  // b.none
  40bf5c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40bf60:	add	x0, x0, #0x2f0
  40bf64:	ldr	x19, [x0]
  40bf68:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40bf6c:	add	x0, x0, #0xb68
  40bf70:	bl	402340 <gettext@plt>
  40bf74:	mov	x1, x0
  40bf78:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40bf7c:	add	x0, x0, #0x828
  40bf80:	ldr	x0, [x0]
  40bf84:	ldr	w3, [sp, #100]
  40bf88:	mov	x2, x0
  40bf8c:	mov	x0, x19
  40bf90:	bl	402360 <fprintf@plt>
  40bf94:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40bf98:	add	x0, x0, #0x2f0
  40bf9c:	ldr	x19, [x0]
  40bfa0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40bfa4:	add	x0, x0, #0xb08
  40bfa8:	bl	402340 <gettext@plt>
  40bfac:	mov	x1, x0
  40bfb0:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40bfb4:	add	x0, x0, #0x828
  40bfb8:	ldr	x0, [x0]
  40bfbc:	mov	x2, x0
  40bfc0:	mov	x0, x19
  40bfc4:	bl	402360 <fprintf@plt>
  40bfc8:	mov	w0, #0xffffffff            	// #-1
  40bfcc:	b	40bfd4 <ferror@plt+0x9c44>
  40bfd0:	mov	w0, #0x0                   	// #0
  40bfd4:	ldr	x19, [sp, #16]
  40bfd8:	ldp	x29, x30, [sp], #112
  40bfdc:	ret
  40bfe0:	stp	x29, x30, [sp, #-128]!
  40bfe4:	mov	x29, sp
  40bfe8:	str	x19, [sp, #16]
  40bfec:	str	w0, [sp, #44]
  40bff0:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40bff4:	add	x0, x0, #0xb88
  40bff8:	str	x0, [sp, #112]
  40bffc:	str	xzr, [sp, #104]
  40c000:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c004:	add	x0, x0, #0xba0
  40c008:	str	x0, [sp, #64]
  40c00c:	str	xzr, [sp, #72]
  40c010:	str	xzr, [sp, #80]
  40c014:	str	xzr, [sp, #56]
  40c018:	str	wzr, [sp, #124]
  40c01c:	mov	x0, #0x4                   	// #4
  40c020:	bl	401f50 <malloc@plt>
  40c024:	str	x0, [sp, #104]
  40c028:	ldr	x0, [sp, #104]
  40c02c:	cmp	x0, #0x0
  40c030:	b.ne	40c03c <ferror@plt+0x9cac>  // b.any
  40c034:	mov	w0, #0xffffffff            	// #-1
  40c038:	b	40c274 <ferror@plt+0x9ee4>
  40c03c:	ldr	w0, [sp, #124]
  40c040:	add	w1, w0, #0x1
  40c044:	str	w1, [sp, #124]
  40c048:	sxtw	x0, w0
  40c04c:	ldr	x1, [sp, #104]
  40c050:	add	x0, x1, x0
  40c054:	mov	w1, #0x2d                  	// #45
  40c058:	strb	w1, [x0]
  40c05c:	ldr	w0, [sp, #44]
  40c060:	and	w0, w0, #0x1
  40c064:	cmp	w0, #0x0
  40c068:	b.eq	40c08c <ferror@plt+0x9cfc>  // b.none
  40c06c:	ldr	w0, [sp, #124]
  40c070:	add	w1, w0, #0x1
  40c074:	str	w1, [sp, #124]
  40c078:	sxtw	x0, w0
  40c07c:	ldr	x1, [sp, #104]
  40c080:	add	x0, x1, x0
  40c084:	mov	w1, #0x55                  	// #85
  40c088:	strb	w1, [x0]
  40c08c:	ldr	w0, [sp, #44]
  40c090:	and	w0, w0, #0x2
  40c094:	cmp	w0, #0x0
  40c098:	b.eq	40c0bc <ferror@plt+0x9d2c>  // b.none
  40c09c:	ldr	w0, [sp, #124]
  40c0a0:	add	w1, w0, #0x1
  40c0a4:	str	w1, [sp, #124]
  40c0a8:	sxtw	x0, w0
  40c0ac:	ldr	x1, [sp, #104]
  40c0b0:	add	x0, x1, x0
  40c0b4:	mov	w1, #0x47                  	// #71
  40c0b8:	strb	w1, [x0]
  40c0bc:	ldr	w0, [sp, #124]
  40c0c0:	add	w1, w0, #0x1
  40c0c4:	str	w1, [sp, #124]
  40c0c8:	sxtw	x0, w0
  40c0cc:	ldr	x1, [sp, #104]
  40c0d0:	add	x0, x1, x0
  40c0d4:	strb	wzr, [x0]
  40c0d8:	ldr	w0, [sp, #124]
  40c0dc:	cmp	w0, #0x2
  40c0e0:	b.ne	40c0f4 <ferror@plt+0x9d64>  // b.any
  40c0e4:	ldr	x0, [sp, #104]
  40c0e8:	bl	402180 <free@plt>
  40c0ec:	mov	w0, #0x0                   	// #0
  40c0f0:	b	40c274 <ferror@plt+0x9ee4>
  40c0f4:	ldr	x0, [sp, #104]
  40c0f8:	str	x0, [sp, #72]
  40c0fc:	add	x2, sp, #0x5c
  40c100:	add	x1, sp, #0x38
  40c104:	add	x0, sp, #0x40
  40c108:	mov	x3, x2
  40c10c:	mov	x2, x1
  40c110:	mov	x1, x0
  40c114:	ldr	x0, [sp, #112]
  40c118:	bl	40c280 <ferror@plt+0x9ef0>
  40c11c:	str	w0, [sp, #100]
  40c120:	ldr	x0, [sp, #104]
  40c124:	bl	402180 <free@plt>
  40c128:	ldr	w0, [sp, #100]
  40c12c:	cmp	w0, #0x0
  40c130:	b.eq	40c170 <ferror@plt+0x9de0>  // b.none
  40c134:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c138:	add	x0, x0, #0x2f0
  40c13c:	ldr	x19, [x0]
  40c140:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c144:	add	x0, x0, #0xbb0
  40c148:	bl	402340 <gettext@plt>
  40c14c:	mov	x1, x0
  40c150:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c154:	add	x0, x0, #0x828
  40c158:	ldr	x0, [x0]
  40c15c:	mov	x2, x0
  40c160:	mov	x0, x19
  40c164:	bl	402360 <fprintf@plt>
  40c168:	mov	w0, #0xffffffff            	// #-1
  40c16c:	b	40c274 <ferror@plt+0x9ee4>
  40c170:	ldr	w0, [sp, #92]
  40c174:	asr	w0, w0, #8
  40c178:	and	w0, w0, #0xff
  40c17c:	str	w0, [sp, #96]
  40c180:	ldr	w0, [sp, #92]
  40c184:	and	w0, w0, #0x7f
  40c188:	cmp	w0, #0x0
  40c18c:	b.eq	40c1dc <ferror@plt+0x9e4c>  // b.none
  40c190:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c194:	add	x0, x0, #0x2f0
  40c198:	ldr	x19, [x0]
  40c19c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c1a0:	add	x0, x0, #0xbd8
  40c1a4:	bl	402340 <gettext@plt>
  40c1a8:	mov	x4, x0
  40c1ac:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c1b0:	add	x0, x0, #0x828
  40c1b4:	ldr	x1, [x0]
  40c1b8:	ldr	w0, [sp, #92]
  40c1bc:	and	w0, w0, #0x7f
  40c1c0:	mov	w3, w0
  40c1c4:	mov	x2, x1
  40c1c8:	mov	x1, x4
  40c1cc:	mov	x0, x19
  40c1d0:	bl	402360 <fprintf@plt>
  40c1d4:	mov	w0, #0xffffffff            	// #-1
  40c1d8:	b	40c274 <ferror@plt+0x9ee4>
  40c1dc:	ldr	w0, [sp, #96]
  40c1e0:	cmp	w0, #0x7f
  40c1e4:	b.ne	40c1f0 <ferror@plt+0x9e60>  // b.any
  40c1e8:	mov	w0, #0x0                   	// #0
  40c1ec:	b	40c274 <ferror@plt+0x9ee4>
  40c1f0:	ldr	w0, [sp, #96]
  40c1f4:	cmp	w0, #0x0
  40c1f8:	b.eq	40c270 <ferror@plt+0x9ee0>  // b.none
  40c1fc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c200:	add	x0, x0, #0x2f0
  40c204:	ldr	x19, [x0]
  40c208:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c20c:	add	x0, x0, #0xc10
  40c210:	bl	402340 <gettext@plt>
  40c214:	mov	x1, x0
  40c218:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c21c:	add	x0, x0, #0x828
  40c220:	ldr	x0, [x0]
  40c224:	ldr	w3, [sp, #96]
  40c228:	mov	x2, x0
  40c22c:	mov	x0, x19
  40c230:	bl	402360 <fprintf@plt>
  40c234:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c238:	add	x0, x0, #0x2f0
  40c23c:	ldr	x19, [x0]
  40c240:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c244:	add	x0, x0, #0xbb0
  40c248:	bl	402340 <gettext@plt>
  40c24c:	mov	x1, x0
  40c250:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c254:	add	x0, x0, #0x828
  40c258:	ldr	x0, [x0]
  40c25c:	mov	x2, x0
  40c260:	mov	x0, x19
  40c264:	bl	402360 <fprintf@plt>
  40c268:	mov	w0, #0xffffffff            	// #-1
  40c26c:	b	40c274 <ferror@plt+0x9ee4>
  40c270:	mov	w0, #0x0                   	// #0
  40c274:	ldr	x19, [sp, #16]
  40c278:	ldp	x29, x30, [sp], #128
  40c27c:	ret
  40c280:	stp	x29, x30, [sp, #-96]!
  40c284:	mov	x29, sp
  40c288:	stp	x19, x20, [sp, #16]
  40c28c:	str	x21, [sp, #32]
  40c290:	str	x0, [sp, #72]
  40c294:	str	x1, [sp, #64]
  40c298:	str	x2, [sp, #56]
  40c29c:	str	x3, [sp, #48]
  40c2a0:	ldr	x0, [sp, #56]
  40c2a4:	cmp	x0, #0x0
  40c2a8:	b.ne	40c2bc <ferror@plt+0x9f2c>  // b.any
  40c2ac:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c2b0:	add	x0, x0, #0x318
  40c2b4:	ldr	x0, [x0]
  40c2b8:	str	x0, [sp, #56]
  40c2bc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c2c0:	add	x0, x0, #0x308
  40c2c4:	ldr	x0, [x0]
  40c2c8:	bl	402220 <fflush@plt>
  40c2cc:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c2d0:	add	x0, x0, #0x2f0
  40c2d4:	ldr	x0, [x0]
  40c2d8:	bl	402220 <fflush@plt>
  40c2dc:	bl	401ec0 <fork@plt>
  40c2e0:	str	w0, [sp, #92]
  40c2e4:	ldr	w0, [sp, #92]
  40c2e8:	cmp	w0, #0x0
  40c2ec:	b.ne	40c360 <ferror@plt+0x9fd0>  // b.any
  40c2f0:	ldr	x2, [sp, #56]
  40c2f4:	ldr	x1, [sp, #64]
  40c2f8:	ldr	x0, [sp, #72]
  40c2fc:	bl	4021d0 <execve@plt>
  40c300:	bl	4022f0 <__errno_location@plt>
  40c304:	ldr	w0, [x0]
  40c308:	cmp	w0, #0x2
  40c30c:	b.ne	40c318 <ferror@plt+0x9f88>  // b.any
  40c310:	mov	w0, #0x7f                  	// #127
  40c314:	bl	401e00 <exit@plt>
  40c318:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c31c:	add	x0, x0, #0x2f0
  40c320:	ldr	x19, [x0]
  40c324:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c328:	add	x0, x0, #0x828
  40c32c:	ldr	x20, [x0]
  40c330:	bl	4022f0 <__errno_location@plt>
  40c334:	ldr	w0, [x0]
  40c338:	bl	402050 <strerror@plt>
  40c33c:	mov	x4, x0
  40c340:	ldr	x3, [sp, #72]
  40c344:	mov	x2, x20
  40c348:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c34c:	add	x1, x0, #0xc38
  40c350:	mov	x0, x19
  40c354:	bl	402360 <fprintf@plt>
  40c358:	mov	w0, #0x7e                  	// #126
  40c35c:	bl	401e00 <exit@plt>
  40c360:	ldr	w0, [sp, #92]
  40c364:	cmn	w0, #0x1
  40c368:	b.ne	40c3b4 <ferror@plt+0xa024>  // b.any
  40c36c:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c370:	add	x0, x0, #0x2f0
  40c374:	ldr	x19, [x0]
  40c378:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c37c:	add	x0, x0, #0x828
  40c380:	ldr	x20, [x0]
  40c384:	bl	4022f0 <__errno_location@plt>
  40c388:	ldr	w0, [x0]
  40c38c:	bl	402050 <strerror@plt>
  40c390:	mov	x4, x0
  40c394:	ldr	x3, [sp, #72]
  40c398:	mov	x2, x20
  40c39c:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c3a0:	add	x1, x0, #0xc38
  40c3a4:	mov	x0, x19
  40c3a8:	bl	402360 <fprintf@plt>
  40c3ac:	mov	w0, #0xffffffff            	// #-1
  40c3b0:	b	40c484 <ferror@plt+0xa0f4>
  40c3b4:	mov	w2, #0x0                   	// #0
  40c3b8:	ldr	x1, [sp, #48]
  40c3bc:	ldr	w0, [sp, #92]
  40c3c0:	bl	402320 <waitpid@plt>
  40c3c4:	str	w0, [sp, #88]
  40c3c8:	ldr	w0, [sp, #88]
  40c3cc:	cmn	w0, #0x1
  40c3d0:	b.ne	40c3e4 <ferror@plt+0xa054>  // b.any
  40c3d4:	bl	4022f0 <__errno_location@plt>
  40c3d8:	ldr	w0, [x0]
  40c3dc:	cmp	w0, #0xa
  40c3e0:	b.eq	40c420 <ferror@plt+0xa090>  // b.none
  40c3e4:	ldr	w0, [sp, #88]
  40c3e8:	cmn	w0, #0x1
  40c3ec:	b.ne	40c400 <ferror@plt+0xa070>  // b.any
  40c3f0:	bl	4022f0 <__errno_location@plt>
  40c3f4:	ldr	w0, [x0]
  40c3f8:	cmp	w0, #0x4
  40c3fc:	b.eq	40c3b4 <ferror@plt+0xa024>  // b.none
  40c400:	ldr	w0, [sp, #88]
  40c404:	cmn	w0, #0x1
  40c408:	b.eq	40c424 <ferror@plt+0xa094>  // b.none
  40c40c:	ldr	w1, [sp, #88]
  40c410:	ldr	w0, [sp, #92]
  40c414:	cmp	w1, w0
  40c418:	b.ne	40c3b4 <ferror@plt+0xa024>  // b.any
  40c41c:	b	40c424 <ferror@plt+0xa094>
  40c420:	nop
  40c424:	ldr	w0, [sp, #88]
  40c428:	cmn	w0, #0x1
  40c42c:	b.ne	40c480 <ferror@plt+0xa0f0>  // b.any
  40c430:	adrp	x0, 422000 <ferror@plt+0x1fc70>
  40c434:	add	x0, x0, #0x2f0
  40c438:	ldr	x19, [x0]
  40c43c:	adrp	x0, 424000 <__environ@@GLIBC_2.17+0x1ce8>
  40c440:	add	x0, x0, #0x828
  40c444:	ldr	x20, [x0]
  40c448:	ldr	x0, [sp, #48]
  40c44c:	ldr	w21, [x0]
  40c450:	bl	4022f0 <__errno_location@plt>
  40c454:	ldr	w0, [x0]
  40c458:	bl	402050 <strerror@plt>
  40c45c:	mov	x4, x0
  40c460:	mov	w3, w21
  40c464:	mov	x2, x20
  40c468:	adrp	x0, 40e000 <ferror@plt+0xbc70>
  40c46c:	add	x1, x0, #0xc58
  40c470:	mov	x0, x19
  40c474:	bl	402360 <fprintf@plt>
  40c478:	mov	w0, #0xffffffff            	// #-1
  40c47c:	b	40c484 <ferror@plt+0xa0f4>
  40c480:	mov	w0, #0x0                   	// #0
  40c484:	ldp	x19, x20, [sp, #16]
  40c488:	ldr	x21, [sp, #32]
  40c48c:	ldp	x29, x30, [sp], #96
  40c490:	ret
  40c494:	nop
  40c498:	stp	x29, x30, [sp, #-64]!
  40c49c:	mov	x29, sp
  40c4a0:	stp	x19, x20, [sp, #16]
  40c4a4:	adrp	x20, 420000 <ferror@plt+0x1dc70>
  40c4a8:	add	x20, x20, #0xdf0
  40c4ac:	stp	x21, x22, [sp, #32]
  40c4b0:	adrp	x21, 420000 <ferror@plt+0x1dc70>
  40c4b4:	add	x21, x21, #0xde8
  40c4b8:	sub	x20, x20, x21
  40c4bc:	mov	w22, w0
  40c4c0:	stp	x23, x24, [sp, #48]
  40c4c4:	mov	x23, x1
  40c4c8:	mov	x24, x2
  40c4cc:	bl	401d60 <memcpy@plt-0x40>
  40c4d0:	cmp	xzr, x20, asr #3
  40c4d4:	b.eq	40c500 <ferror@plt+0xa170>  // b.none
  40c4d8:	asr	x20, x20, #3
  40c4dc:	mov	x19, #0x0                   	// #0
  40c4e0:	ldr	x3, [x21, x19, lsl #3]
  40c4e4:	mov	x2, x24
  40c4e8:	add	x19, x19, #0x1
  40c4ec:	mov	x1, x23
  40c4f0:	mov	w0, w22
  40c4f4:	blr	x3
  40c4f8:	cmp	x20, x19
  40c4fc:	b.ne	40c4e0 <ferror@plt+0xa150>  // b.any
  40c500:	ldp	x19, x20, [sp, #16]
  40c504:	ldp	x21, x22, [sp, #32]
  40c508:	ldp	x23, x24, [sp, #48]
  40c50c:	ldp	x29, x30, [sp], #64
  40c510:	ret
  40c514:	nop
  40c518:	ret
  40c51c:	nop
  40c520:	mov	x2, x1
  40c524:	mov	x1, x0
  40c528:	mov	w0, #0x0                   	// #0
  40c52c:	b	402310 <__xstat@plt>
  40c530:	mov	x2, x1
  40c534:	mov	w1, w0
  40c538:	mov	w0, #0x0                   	// #0
  40c53c:	b	402270 <__fxstat@plt>
  40c540:	mov	x2, x1
  40c544:	mov	x1, x0
  40c548:	mov	w0, #0x0                   	// #0
  40c54c:	b	402250 <__lxstat@plt>

Disassembly of section .fini:

000000000040c550 <.fini>:
  40c550:	stp	x29, x30, [sp, #-16]!
  40c554:	mov	x29, sp
  40c558:	ldp	x29, x30, [sp], #16
  40c55c:	ret
