// Seed: 3651903710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output logic id_6,
    input logic id_7,
    input wire id_8,
    output logic id_9,
    input tri1 id_10,
    input supply0 id_11
    , id_13
);
  wire id_14;
  function integer id_15(input integer id_16);
    #1;
    id_9 <= id_7;
    `define pp_17 0
    id_6 <= id_15;
  endfunction
  module_0(
      id_13, id_13, id_14, id_14, id_14
  );
  initial cover (id_13);
endmodule
