@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\hdl\brmenc.vhd":148:4:148:5|Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.TXENABLE because it is equivalent to instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.BUSY. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit SDATASELInt[16] (in view view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\ahbtoapbsm.vhd":214:0:214:1|Removing sequential instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.PWRITE because it is equivalent to instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3iol[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\penablescheduler.vhd":84:0:84:1|Removing sequential instance M1Proc_0.COREAHBTOAPB3_0.CAHBTOAPB3il0.PENABLE because it is equivalent to instance M1Proc_0.COREAHBTOAPB3_0.CAHBTOAPB3il0.CAHBtoAPB3III[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte1.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte2.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte3.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sramctrl.vhd":169:8:169:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[12] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte1.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte2.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd":265:8:265:9|Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte3.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.0.102\rtl\vhdl\o\cortexm1top_a3pe.vhd":247:0:247:1|Blackbox CortexM1Integration is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock gagRetTopMod|CLK48MHZ with period 10.00ns. Please declare a user-defined clock on object "p:CLK48MHZ"
@W: MT420 |Found inferred clock gagRetTopMod|TCK with period 10.00ns. Please declare a user-defined clock on object "p:TCK"
@W: MT420 |Found inferred clock gagRetTopMod|clock24_s_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock24_s"
@W: MT420 |Found inferred clock ResetSyNC|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M1Proc_0.CortexM1Top_0.RS.UDRCK"
