<profile>

<section name = "Vitis HLS Report for 'operator_Pipeline_OUTER_INNER'" level="0">
<item name = "Date">Thu Dec 19 08:56:12 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">rsa.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.50 ns, 5.352 ns, 2.30 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4102, 4102, 34.867 us, 34.867 us, 4102, 4102, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- OUTER_INNER">4100, 4100, 13, 8, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 973, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 181, -</column>
<column name="Register">-, -, 1413, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_1_fu_377_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln223_fu_336_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln885_2_fu_360_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln885_fu_319_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln88_1_fu_182_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln88_fu_154_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln91_fu_268_p2">+, 0, 0, 14, 6, 2</column>
<column name="add_ln93_1_fu_250_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln93_fu_230_p2">+, 0, 0, 14, 6, 6</column>
<column name="k_V_1_fu_331_p2">+, 0, 0, 135, 128, 128</column>
<column name="k_V_3_fu_372_p2">+, 0, 0, 135, 128, 128</column>
<column name="icmp_ln88_fu_148_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="or_ln91_fu_205_p2">or, 0, 0, 5, 5, 1</column>
<column name="select_ln66_1_fu_353_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln66_fu_312_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln88_1_fu_301_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln88_2_fu_188_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln88_fu_174_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_address0">20, 4, 5, 20</column>
<column name="agg_result_d0">14, 3, 64, 192</column>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 6, 12</column>
<column name="i_fu_56">9, 2, 6, 12</column>
<column name="indvar_flatten_fu_64">9, 2, 10, 20</column>
<column name="j_fu_60">9, 2, 6, 12</column>
<column name="k_V_fu_52">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln223_1_reg_568">64, 0, 64, 0</column>
<column name="add_ln223_reg_542">64, 0, 64, 0</column>
<column name="add_ln885_2_reg_558">128, 0, 128, 0</column>
<column name="add_ln885_reg_527">128, 0, 128, 0</column>
<column name="agg_result_addr_1_reg_490">5, 0, 5, 0</column>
<column name="agg_result_addr_1_reg_490_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="agg_result_addr_reg_475">5, 0, 5, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_56">6, 0, 6, 0</column>
<column name="icmp_ln88_reg_423">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_64">10, 0, 10, 0</column>
<column name="j_fu_60">6, 0, 6, 0</column>
<column name="k_V_2_reg_547">64, 0, 64, 0</column>
<column name="k_V_fu_52">64, 0, 64, 0</column>
<column name="mul_ln885_1_reg_537">128, 0, 128, 0</column>
<column name="mul_ln885_reg_516">128, 0, 128, 0</column>
<column name="or_ln91_reg_450">4, 0, 5, 1</column>
<column name="select_ln66_1_reg_552">64, 0, 64, 0</column>
<column name="select_ln66_reg_521">64, 0, 64, 0</column>
<column name="select_ln88_2_reg_438">6, 0, 6, 0</column>
<column name="select_ln88_reg_432">6, 0, 6, 0</column>
<column name="tmp_1_reg_470">1, 0, 1, 0</column>
<column name="tmp_2_reg_485">1, 0, 1, 0</column>
<column name="tmp_2_reg_485_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_reg_427">1, 0, 1, 0</column>
<column name="trunc_ln2_reg_573">64, 0, 64, 0</column>
<column name="trunc_ln885_1_reg_563">64, 0, 64, 0</column>
<column name="trunc_ln885_reg_532">64, 0, 64, 0</column>
<column name="u_load_64_reg_480">64, 0, 64, 0</column>
<column name="u_load_reg_465">64, 0, 64, 0</column>
<column name="v_load_reg_495">64, 0, 64, 0</column>
<column name="zext_ln88_1_reg_500">64, 0, 128, 64</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_381_p_din0">out, 64, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_381_p_din1">out, 64, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_381_p_dout0">in, 128, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_381_p_ce">out, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_385_p_din0">out, 64, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_385_p_din1">out, 64, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_385_p_dout0">in, 128, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="grp_fu_385_p_ce">out, 1, ap_ctrl_hs, operator*_Pipeline_OUTER_INNER, return value</column>
<column name="u_address0">out, 5, ap_memory, u, array</column>
<column name="u_ce0">out, 1, ap_memory, u, array</column>
<column name="u_q0">in, 64, ap_memory, u, array</column>
<column name="u_address1">out, 5, ap_memory, u, array</column>
<column name="u_ce1">out, 1, ap_memory, u, array</column>
<column name="u_q1">in, 64, ap_memory, u, array</column>
<column name="agg_result_address0">out, 5, ap_memory, agg_result, array</column>
<column name="agg_result_ce0">out, 1, ap_memory, agg_result, array</column>
<column name="agg_result_we0">out, 1, ap_memory, agg_result, array</column>
<column name="agg_result_d0">out, 64, ap_memory, agg_result, array</column>
<column name="agg_result_q0">in, 64, ap_memory, agg_result, array</column>
<column name="v_address0">out, 5, ap_memory, v, array</column>
<column name="v_ce0">out, 1, ap_memory, v, array</column>
<column name="v_q0">in, 64, ap_memory, v, array</column>
</table>
</item>
</section>
</profile>
