// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AutoEncoder_sp_pool_ap_fixed_32_6_5_3_0_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv3_out20_dout,
        conv3_out20_num_data_valid,
        conv3_out20_fifo_cap,
        conv3_out20_empty_n,
        conv3_out20_read,
        pool3_out21_din,
        pool3_out21_num_data_valid,
        pool3_out21_fifo_cap,
        pool3_out21_full_n,
        pool3_out21_write
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] conv3_out20_dout;
input  [1:0] conv3_out20_num_data_valid;
input  [1:0] conv3_out20_fifo_cap;
input   conv3_out20_empty_n;
output   conv3_out20_read;
output  [31:0] pool3_out21_din;
input  [1:0] pool3_out21_num_data_valid;
input  [1:0] pool3_out21_fifo_cap;
input   pool3_out21_full_n;
output   pool3_out21_write;

reg ap_idle;
reg conv3_out20_read;
reg[31:0] pool3_out21_din;
reg pool3_out21_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln114_fu_525_p2;
wire   [0:0] brmerge_fu_625_p2;
reg    ap_predicate_op127_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] select_ln114_3_reg_2995;
reg   [0:0] empty_55_reg_3003;
reg    ap_predicate_op608_write_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] icmp_ln114_reg_2969;
reg    ap_predicate_op559_write_state8;
reg   [0:0] brmerge_reg_2999;
reg    ap_predicate_op571_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    conv3_out20_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg    pool3_out21_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] add_ln114_fu_531_p2;
reg   [6:0] add_ln114_reg_2973;
wire   [3:0] select_ln114_fu_549_p3;
reg   [3:0] select_ln114_reg_2978;
wire   [3:0] select_ln114_1_fu_563_p3;
reg   [3:0] select_ln114_1_reg_2990;
wire   [0:0] select_ln114_3_fu_607_p3;
wire   [0:0] empty_55_fu_631_p2;
wire   [30:0] temp_V_129_fu_757_p3;
reg   [30:0] temp_V_129_reg_3012;
wire   [2:0] trunc_ln151_fu_770_p1;
reg   [2:0] trunc_ln151_reg_3018;
reg    ap_predicate_op253_write_state2;
reg    ap_predicate_op266_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [30:0] temp_V_135_fu_987_p3;
reg   [30:0] temp_V_135_reg_3027;
reg    ap_predicate_op314_write_state3;
reg    ap_predicate_op326_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [30:0] temp_V_142_fu_1231_p3;
reg   [30:0] temp_V_142_reg_3038;
reg    ap_predicate_op363_write_state4;
reg    ap_predicate_op375_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [30:0] temp_V_149_fu_1457_p3;
reg   [30:0] temp_V_149_reg_3049;
reg    ap_predicate_op412_write_state5;
reg    ap_predicate_op424_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [30:0] temp_V_156_fu_1683_p3;
reg   [30:0] temp_V_156_reg_3060;
reg    ap_predicate_op461_write_state6;
reg    ap_predicate_op473_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [30:0] temp_V_163_fu_1909_p3;
reg   [30:0] temp_V_163_reg_3071;
reg    ap_predicate_op510_write_state7;
reg    ap_predicate_op522_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
wire   [30:0] temp_V_170_fu_2135_p3;
reg   [30:0] temp_V_170_reg_3082;
reg    ap_block_pp0_stage7_11001;
wire   [30:0] temp_V_177_fu_2361_p3;
reg   [30:0] temp_V_177_reg_3093;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
reg   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
wire   [31:0] ap_phi_reg_pp0_iter0_in_pool_val_21_reg_496;
reg   [31:0] ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
reg   [3:0] pool_col_fu_74;
wire   [3:0] add_ln115_fu_1000_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_pool_col_load;
reg   [3:0] pool_row_fu_78;
reg   [3:0] ap_sig_allocacmp_pool_row_load;
reg   [6:0] indvar_flatten_fu_82;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [31:0] temp_V_4_fu_86;
reg   [31:0] temp_V_11_fu_90;
reg   [31:0] temp_V_18_fu_94;
reg   [31:0] temp_V_25_fu_98;
reg   [31:0] temp_V_32_fu_102;
reg   [31:0] temp_V_39_fu_106;
reg   [31:0] temp_V_46_fu_110;
reg   [31:0] temp_V_53_fu_114;
reg   [31:0] temp_V_56_fu_118;
reg   [31:0] temp_V_57_fu_122;
reg   [31:0] temp_V_58_fu_126;
reg   [31:0] temp_V_59_fu_130;
reg   [31:0] temp_V_60_fu_134;
reg   [31:0] temp_V_61_fu_138;
reg   [31:0] temp_V_62_fu_142;
reg   [31:0] temp_V_63_fu_146;
reg   [31:0] temp_V_64_fu_150;
reg   [31:0] temp_V_65_fu_154;
reg   [31:0] temp_V_66_fu_158;
reg   [31:0] temp_V_67_fu_162;
reg   [31:0] temp_V_68_fu_166;
reg   [31:0] temp_V_69_fu_170;
reg   [31:0] temp_V_70_fu_174;
reg   [31:0] temp_V_71_fu_178;
reg   [31:0] temp_V_72_fu_182;
reg   [31:0] temp_V_73_fu_186;
reg   [31:0] temp_V_74_fu_190;
reg   [31:0] temp_V_75_fu_194;
reg   [31:0] temp_V_76_fu_198;
reg   [31:0] temp_V_77_fu_202;
reg   [31:0] temp_V_78_fu_206;
reg   [31:0] temp_V_79_fu_210;
reg   [31:0] temp_V_80_fu_214;
reg   [31:0] temp_V_81_fu_218;
reg   [31:0] temp_V_82_fu_222;
reg   [31:0] temp_V_83_fu_226;
reg   [31:0] temp_V_84_fu_230;
reg   [31:0] temp_V_85_fu_234;
reg   [31:0] temp_V_86_fu_238;
reg   [31:0] temp_V_87_fu_242;
reg   [31:0] temp_V_88_fu_246;
reg   [31:0] temp_V_89_fu_250;
reg   [31:0] temp_V_90_fu_254;
reg   [31:0] temp_V_91_fu_258;
reg   [31:0] temp_V_92_fu_262;
reg   [31:0] temp_V_93_fu_266;
reg   [31:0] temp_V_94_fu_270;
reg   [31:0] temp_V_95_fu_274;
reg   [31:0] temp_V_96_fu_278;
reg   [31:0] temp_V_97_fu_282;
reg   [31:0] temp_V_98_fu_286;
reg   [31:0] temp_V_99_fu_290;
reg   [31:0] temp_V_100_fu_294;
reg   [31:0] temp_V_101_fu_298;
reg   [31:0] temp_V_102_fu_302;
reg   [31:0] temp_V_103_fu_306;
reg   [31:0] temp_V_104_fu_310;
reg   [31:0] temp_V_105_fu_314;
reg   [31:0] temp_V_106_fu_318;
reg   [31:0] temp_V_107_fu_322;
reg   [31:0] temp_V_108_fu_326;
reg   [31:0] temp_V_109_fu_330;
reg   [31:0] temp_V_110_fu_334;
reg   [31:0] temp_V_111_fu_338;
reg   [31:0] temp_V_112_fu_342;
wire   [31:0] temp_V_1_fu_671_p10;
reg   [31:0] temp_V_113_fu_346;
wire   [31:0] temp_V_8_fu_902_p10;
reg   [31:0] temp_V_114_fu_350;
wire   [31:0] temp_V_140_fu_1146_p10;
reg   [31:0] temp_V_115_fu_354;
wire   [31:0] temp_V_147_fu_1372_p10;
reg   [31:0] temp_V_116_fu_358;
wire   [31:0] temp_V_154_fu_1598_p10;
reg   [31:0] temp_V_117_fu_362;
wire   [31:0] temp_V_161_fu_1824_p10;
reg   [31:0] temp_V_118_fu_366;
wire   [31:0] temp_V_168_fu_2050_p10;
reg   [31:0] temp_V_119_fu_370;
wire   [31:0] temp_V_175_fu_2276_p10;
reg   [31:0] temp_V_120_fu_374;
reg   [31:0] temp_V_121_fu_378;
reg   [31:0] temp_V_122_fu_382;
reg   [31:0] temp_V_123_fu_386;
reg   [31:0] temp_V_124_fu_390;
reg   [31:0] temp_V_125_fu_394;
reg   [31:0] temp_V_126_fu_398;
reg   [31:0] temp_V_127_fu_402;
wire   [31:0] zext_ln118_3_fu_818_p1;
reg    ap_block_pp0_stage1_01001;
wire   [31:0] zext_ln118_7_fu_1062_p1;
reg    ap_block_pp0_stage2_01001;
wire   [31:0] zext_ln118_11_fu_1288_p1;
reg    ap_block_pp0_stage3_01001;
wire   [31:0] zext_ln118_15_fu_1514_p1;
reg    ap_block_pp0_stage4_01001;
wire   [31:0] zext_ln118_19_fu_1740_p1;
reg    ap_block_pp0_stage5_01001;
wire   [31:0] zext_ln118_23_fu_1966_p1;
reg    ap_block_pp0_stage6_01001;
wire   [31:0] zext_ln118_27_fu_2192_p1;
reg    ap_block_pp0_stage7_01001;
wire   [31:0] zext_ln118_31_fu_2418_p1;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln115_fu_543_p2;
wire   [3:0] add_ln114_1_fu_557_p2;
wire   [0:0] cmp11_mid1_fu_575_p2;
wire   [0:0] cmp1170_fu_581_p2;
wire   [0:0] cmp15_mid1_fu_595_p2;
wire   [0:0] cmp1569_fu_601_p2;
wire   [0:0] select_ln114_2_fu_587_p3;
wire   [0:0] cmp13_fu_615_p2;
wire   [0:0] trunc_ln114_fu_571_p1;
wire   [0:0] empty_54_fu_621_p1;
wire   [0:0] tmp_fu_701_p3;
wire   [30:0] empty_fu_667_p1;
wire   [30:0] temp_V_fu_709_p3;
wire   [31:0] zext_ln118_fu_717_p1;
wire   [0:0] icmp_ln1698_fu_721_p2;
wire   [0:0] xor_ln1698_fu_727_p2;
wire   [30:0] trunc_ln130_fu_693_p1;
wire   [30:0] temp_V_128_fu_733_p3;
wire   [31:0] zext_ln118_1_fu_741_p1;
wire   [0:0] icmp_ln1698_1_fu_745_p2;
wire   [0:0] xor_ln1698_1_fu_751_p2;
wire   [30:0] empty_52_fu_697_p1;
wire   [31:0] zext_ln118_2_fu_778_p1;
wire   [0:0] icmp_ln1698_2_fu_781_p2;
wire   [0:0] xor_ln1698_2_fu_787_p2;
wire   [30:0] trunc_ln119_fu_774_p1;
wire   [30:0] temp_V_131_fu_793_p3;
wire   [0:0] icmp_ln1697_fu_804_p2;
wire   [28:0] trunc_ln118_fu_800_p1;
wire   [28:0] temp_V_132_fu_810_p3;
wire   [0:0] tmp_44_fu_931_p3;
wire   [30:0] empty_56_fu_898_p1;
wire   [30:0] temp_V_133_fu_939_p3;
wire   [31:0] zext_ln118_4_fu_947_p1;
wire   [0:0] icmp_ln1698_3_fu_951_p2;
wire   [0:0] xor_ln1698_3_fu_957_p2;
wire   [30:0] trunc_ln130_1_fu_923_p1;
wire   [30:0] temp_V_134_fu_963_p3;
wire   [31:0] zext_ln118_5_fu_971_p1;
wire   [0:0] icmp_ln1698_4_fu_975_p2;
wire   [0:0] xor_ln1698_4_fu_981_p2;
wire   [30:0] empty_57_fu_927_p1;
wire   [31:0] zext_ln118_6_fu_1022_p1;
wire   [0:0] icmp_ln1698_5_fu_1025_p2;
wire   [0:0] xor_ln1698_5_fu_1031_p2;
wire   [30:0] trunc_ln119_1_fu_1018_p1;
wire   [30:0] temp_V_137_fu_1037_p3;
wire   [0:0] icmp_ln1697_1_fu_1048_p2;
wire   [28:0] trunc_ln118_1_fu_1044_p1;
wire   [28:0] temp_V_138_fu_1054_p3;
wire   [0:0] tmp_46_fu_1175_p3;
wire   [30:0] empty_58_fu_1142_p1;
wire   [30:0] temp_V_139_fu_1183_p3;
wire   [31:0] zext_ln118_8_fu_1191_p1;
wire   [0:0] icmp_ln1698_6_fu_1195_p2;
wire   [0:0] xor_ln1698_6_fu_1201_p2;
wire   [30:0] trunc_ln130_2_fu_1167_p1;
wire   [30:0] temp_V_141_fu_1207_p3;
wire   [31:0] zext_ln118_9_fu_1215_p1;
wire   [0:0] icmp_ln1698_7_fu_1219_p2;
wire   [0:0] xor_ln1698_7_fu_1225_p2;
wire   [30:0] empty_59_fu_1171_p1;
wire   [31:0] zext_ln118_10_fu_1248_p1;
wire   [0:0] icmp_ln1698_8_fu_1251_p2;
wire   [0:0] xor_ln1698_8_fu_1257_p2;
wire   [30:0] trunc_ln119_2_fu_1244_p1;
wire   [30:0] temp_V_144_fu_1263_p3;
wire   [0:0] icmp_ln1697_2_fu_1274_p2;
wire   [28:0] trunc_ln118_2_fu_1270_p1;
wire   [28:0] temp_V_145_fu_1280_p3;
wire   [0:0] tmp_48_fu_1401_p3;
wire   [30:0] empty_60_fu_1368_p1;
wire   [30:0] temp_V_146_fu_1409_p3;
wire   [31:0] zext_ln118_12_fu_1417_p1;
wire   [0:0] icmp_ln1698_9_fu_1421_p2;
wire   [0:0] xor_ln1698_9_fu_1427_p2;
wire   [30:0] trunc_ln130_3_fu_1393_p1;
wire   [30:0] temp_V_148_fu_1433_p3;
wire   [31:0] zext_ln118_13_fu_1441_p1;
wire   [0:0] icmp_ln1698_10_fu_1445_p2;
wire   [0:0] xor_ln1698_10_fu_1451_p2;
wire   [30:0] empty_61_fu_1397_p1;
wire   [31:0] zext_ln118_14_fu_1474_p1;
wire   [0:0] icmp_ln1698_11_fu_1477_p2;
wire   [0:0] xor_ln1698_11_fu_1483_p2;
wire   [30:0] trunc_ln119_3_fu_1470_p1;
wire   [30:0] temp_V_151_fu_1489_p3;
wire   [0:0] icmp_ln1697_3_fu_1500_p2;
wire   [28:0] trunc_ln118_3_fu_1496_p1;
wire   [28:0] temp_V_152_fu_1506_p3;
wire   [0:0] tmp_50_fu_1627_p3;
wire   [30:0] empty_62_fu_1594_p1;
wire   [30:0] temp_V_153_fu_1635_p3;
wire   [31:0] zext_ln118_16_fu_1643_p1;
wire   [0:0] icmp_ln1698_12_fu_1647_p2;
wire   [0:0] xor_ln1698_12_fu_1653_p2;
wire   [30:0] trunc_ln130_4_fu_1619_p1;
wire   [30:0] temp_V_155_fu_1659_p3;
wire   [31:0] zext_ln118_17_fu_1667_p1;
wire   [0:0] icmp_ln1698_13_fu_1671_p2;
wire   [0:0] xor_ln1698_13_fu_1677_p2;
wire   [30:0] empty_63_fu_1623_p1;
wire   [31:0] zext_ln118_18_fu_1700_p1;
wire   [0:0] icmp_ln1698_14_fu_1703_p2;
wire   [0:0] xor_ln1698_14_fu_1709_p2;
wire   [30:0] trunc_ln119_4_fu_1696_p1;
wire   [30:0] temp_V_158_fu_1715_p3;
wire   [0:0] icmp_ln1697_4_fu_1726_p2;
wire   [28:0] trunc_ln118_4_fu_1722_p1;
wire   [28:0] temp_V_159_fu_1732_p3;
wire   [0:0] tmp_52_fu_1853_p3;
wire   [30:0] empty_64_fu_1820_p1;
wire   [30:0] temp_V_160_fu_1861_p3;
wire   [31:0] zext_ln118_20_fu_1869_p1;
wire   [0:0] icmp_ln1698_15_fu_1873_p2;
wire   [0:0] xor_ln1698_15_fu_1879_p2;
wire   [30:0] trunc_ln130_5_fu_1845_p1;
wire   [30:0] temp_V_162_fu_1885_p3;
wire   [31:0] zext_ln118_21_fu_1893_p1;
wire   [0:0] icmp_ln1698_16_fu_1897_p2;
wire   [0:0] xor_ln1698_16_fu_1903_p2;
wire   [30:0] empty_65_fu_1849_p1;
wire   [31:0] zext_ln118_22_fu_1926_p1;
wire   [0:0] icmp_ln1698_17_fu_1929_p2;
wire   [0:0] xor_ln1698_17_fu_1935_p2;
wire   [30:0] trunc_ln119_5_fu_1922_p1;
wire   [30:0] temp_V_165_fu_1941_p3;
wire   [0:0] icmp_ln1697_5_fu_1952_p2;
wire   [28:0] trunc_ln118_5_fu_1948_p1;
wire   [28:0] temp_V_166_fu_1958_p3;
wire   [0:0] tmp_54_fu_2079_p3;
wire   [30:0] empty_66_fu_2046_p1;
wire   [30:0] temp_V_167_fu_2087_p3;
wire   [31:0] zext_ln118_24_fu_2095_p1;
wire   [0:0] icmp_ln1698_18_fu_2099_p2;
wire   [0:0] xor_ln1698_18_fu_2105_p2;
wire   [30:0] trunc_ln130_6_fu_2071_p1;
wire   [30:0] temp_V_169_fu_2111_p3;
wire   [31:0] zext_ln118_25_fu_2119_p1;
wire   [0:0] icmp_ln1698_19_fu_2123_p2;
wire   [0:0] xor_ln1698_19_fu_2129_p2;
wire   [30:0] empty_67_fu_2075_p1;
wire   [31:0] zext_ln118_26_fu_2152_p1;
wire   [0:0] icmp_ln1698_20_fu_2155_p2;
wire   [0:0] xor_ln1698_20_fu_2161_p2;
wire   [30:0] trunc_ln119_6_fu_2148_p1;
wire   [30:0] temp_V_172_fu_2167_p3;
wire   [0:0] icmp_ln1697_6_fu_2178_p2;
wire   [28:0] trunc_ln118_6_fu_2174_p1;
wire   [28:0] temp_V_173_fu_2184_p3;
wire   [0:0] tmp_56_fu_2305_p3;
wire   [30:0] empty_68_fu_2272_p1;
wire   [30:0] temp_V_174_fu_2313_p3;
wire   [31:0] zext_ln118_28_fu_2321_p1;
wire   [0:0] icmp_ln1698_21_fu_2325_p2;
wire   [0:0] xor_ln1698_21_fu_2331_p2;
wire   [30:0] trunc_ln130_7_fu_2297_p1;
wire   [30:0] temp_V_176_fu_2337_p3;
wire   [31:0] zext_ln118_29_fu_2345_p1;
wire   [0:0] icmp_ln1698_22_fu_2349_p2;
wire   [0:0] xor_ln1698_22_fu_2355_p2;
wire   [30:0] empty_69_fu_2301_p1;
wire   [31:0] zext_ln118_30_fu_2378_p1;
wire   [0:0] icmp_ln1698_23_fu_2381_p2;
wire   [0:0] xor_ln1698_23_fu_2387_p2;
wire   [30:0] trunc_ln119_7_fu_2374_p1;
wire   [30:0] temp_V_179_fu_2393_p3;
wire   [0:0] icmp_ln1697_7_fu_2404_p2;
wire   [28:0] trunc_ln118_7_fu_2400_p1;
wire   [28:0] temp_V_180_fu_2410_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1563;
reg    ap_condition_1849;
reg    ap_condition_1852;
reg    ap_condition_1855;
reg    ap_condition_1858;
reg    ap_condition_1861;
reg    ap_condition_1864;
reg    ap_condition_427;
reg    ap_condition_383;
reg    ap_condition_1873;
reg    ap_condition_1877;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2028(
    .din0(temp_V_111_fu_338),
    .din1(temp_V_110_fu_334),
    .din2(temp_V_109_fu_330),
    .din3(temp_V_108_fu_326),
    .din4(temp_V_107_fu_322),
    .din5(temp_V_106_fu_318),
    .din6(temp_V_105_fu_314),
    .din7(temp_V_104_fu_310),
    .din8(select_ln114_fu_549_p3),
    .dout(temp_V_1_fu_671_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2029(
    .din0(temp_V_103_fu_306),
    .din1(temp_V_102_fu_302),
    .din2(temp_V_101_fu_298),
    .din3(temp_V_100_fu_294),
    .din4(temp_V_99_fu_290),
    .din5(temp_V_98_fu_286),
    .din6(temp_V_97_fu_282),
    .din7(temp_V_96_fu_278),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_8_fu_902_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2030(
    .din0(temp_V_95_fu_274),
    .din1(temp_V_94_fu_270),
    .din2(temp_V_93_fu_266),
    .din3(temp_V_92_fu_262),
    .din4(temp_V_91_fu_258),
    .din5(temp_V_90_fu_254),
    .din6(temp_V_89_fu_250),
    .din7(temp_V_88_fu_246),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_140_fu_1146_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2031(
    .din0(temp_V_87_fu_242),
    .din1(temp_V_86_fu_238),
    .din2(temp_V_85_fu_234),
    .din3(temp_V_84_fu_230),
    .din4(temp_V_83_fu_226),
    .din5(temp_V_82_fu_222),
    .din6(temp_V_81_fu_218),
    .din7(temp_V_80_fu_214),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_147_fu_1372_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2032(
    .din0(temp_V_79_fu_210),
    .din1(temp_V_78_fu_206),
    .din2(temp_V_77_fu_202),
    .din3(temp_V_76_fu_198),
    .din4(temp_V_75_fu_194),
    .din5(temp_V_74_fu_190),
    .din6(temp_V_73_fu_186),
    .din7(temp_V_72_fu_182),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_154_fu_1598_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2033(
    .din0(temp_V_71_fu_178),
    .din1(temp_V_70_fu_174),
    .din2(temp_V_69_fu_170),
    .din3(temp_V_68_fu_166),
    .din4(temp_V_67_fu_162),
    .din5(temp_V_66_fu_158),
    .din6(temp_V_65_fu_154),
    .din7(temp_V_64_fu_150),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_161_fu_1824_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2034(
    .din0(temp_V_63_fu_146),
    .din1(temp_V_62_fu_142),
    .din2(temp_V_61_fu_138),
    .din3(temp_V_60_fu_134),
    .din4(temp_V_59_fu_130),
    .din5(temp_V_58_fu_126),
    .din6(temp_V_57_fu_122),
    .din7(temp_V_56_fu_118),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_168_fu_2050_p10)
);

AutoEncoder_mux_84_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_84_32_1_1_U2035(
    .din0(temp_V_53_fu_114),
    .din1(temp_V_46_fu_110),
    .din2(temp_V_39_fu_106),
    .din3(temp_V_32_fu_102),
    .din4(temp_V_25_fu_98),
    .din5(temp_V_18_fu_94),
    .din6(temp_V_11_fu_90),
    .din7(temp_V_4_fu_86),
    .din8(select_ln114_reg_2978),
    .dout(temp_V_175_fu_2276_p10)
);

AutoEncoder_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1563)) begin
        if ((brmerge_fu_625_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419 <= 32'd0;
        end else if ((brmerge_fu_625_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1852)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441 <= 32'd0;
        end else if ((1'b1 == ap_condition_1849)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1852)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452 <= 32'd0;
        end else if ((1'b1 == ap_condition_1855)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1852)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463 <= 32'd0;
        end else if ((1'b1 == ap_condition_1858)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1852)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474 <= 32'd0;
        end else if ((1'b1 == ap_condition_1861)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1852)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485 <= 32'd0;
        end else if ((1'b1 == ap_condition_1864)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((brmerge_reg_2999 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_reg_430 <= 32'd0;
        end else if ((brmerge_reg_2999 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_reg_430 <= conv3_out20_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_383)) begin
        if (((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496 <= conv3_out20_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496 <= ap_phi_reg_pp0_iter0_in_pool_val_21_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1877)) begin
            indvar_flatten_fu_82 <= 7'd0;
        end else if ((1'b1 == ap_condition_1873)) begin
            indvar_flatten_fu_82 <= add_ln114_reg_2973;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1877)) begin
            pool_col_fu_74 <= 4'd0;
        end else if ((1'b1 == ap_condition_1873)) begin
            pool_col_fu_74 <= add_ln115_fu_1000_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1877)) begin
            pool_row_fu_78 <= 4'd0;
        end else if ((1'b1 == ap_condition_1873)) begin
            pool_row_fu_78 <= select_ln114_1_reg_2990;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln114_reg_2973 <= add_ln114_fu_531_p2;
        icmp_ln114_reg_2969 <= icmp_ln114_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_525_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge_reg_2999 <= brmerge_fu_625_p2;
        empty_55_reg_3003 <= empty_55_fu_631_p2;
        select_ln114_1_reg_2990 <= select_ln114_1_fu_563_p3;
        select_ln114_3_reg_2995 <= select_ln114_3_fu_607_p3;
        select_ln114_reg_2978 <= select_ln114_fu_549_p3;
        trunc_ln151_reg_3018 <= trunc_ln151_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_100_fu_294 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_101_fu_298 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_102_fu_302 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_103_fu_306 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_104_fu_310 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_105_fu_314 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_106_fu_318 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_107_fu_322 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_108_fu_326 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_109_fu_330 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_110_fu_334 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_111_fu_338 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_525_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln114_3_fu_607_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_112_fu_342 <= temp_V_1_fu_671_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_113_fu_346 <= temp_V_8_fu_902_p10;
        temp_V_120_fu_374 <= ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_114_fu_350 <= temp_V_140_fu_1146_p10;
        temp_V_121_fu_378 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_115_fu_354 <= temp_V_147_fu_1372_p10;
        temp_V_122_fu_382 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_116_fu_358 <= temp_V_154_fu_1598_p10;
        temp_V_123_fu_386 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_117_fu_362 <= temp_V_161_fu_1824_p10;
        temp_V_124_fu_390 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_118_fu_366 <= temp_V_168_fu_2050_p10;
        temp_V_125_fu_394 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_119_fu_370 <= temp_V_175_fu_2276_p10;
        temp_V_126_fu_398 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_11_fu_90 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_127_fu_402 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_525_p2 == 1'd0) & (empty_55_fu_631_p2 == 1'd1) & (select_ln114_3_fu_607_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_129_reg_3012 <= temp_V_129_fu_757_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temp_V_135_reg_3027 <= temp_V_135_fu_987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_142_reg_3038 <= temp_V_142_fu_1231_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_149_reg_3049 <= temp_V_149_fu_1457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_156_reg_3060 <= temp_V_156_fu_1683_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_163_reg_3071 <= temp_V_163_fu_1909_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_170_reg_3082 <= temp_V_170_fu_2135_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_177_reg_3093 <= temp_V_177_fu_2361_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_18_fu_94 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_25_fu_98 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_32_fu_102 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_39_fu_106 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_46_fu_110 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_4_fu_86 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_53_fu_114 <= ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_56_fu_118 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_57_fu_122 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_58_fu_126 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_59_fu_130 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_60_fu_134 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_61_fu_138 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_62_fu_142 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        temp_V_63_fu_146 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_64_fu_150 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_65_fu_154 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_66_fu_158 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_67_fu_162 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_68_fu_166 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_69_fu_170 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_70_fu_174 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        temp_V_71_fu_178 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_72_fu_182 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_73_fu_186 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_74_fu_190 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_75_fu_194 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_76_fu_198 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_77_fu_202 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_78_fu_206 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp_V_79_fu_210 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_80_fu_214 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_81_fu_218 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_82_fu_222 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_83_fu_226 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_84_fu_230 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_85_fu_234 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_86_fu_238 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        temp_V_87_fu_242 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_88_fu_246 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_89_fu_250 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_90_fu_254 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_91_fu_258 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_92_fu_262 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_93_fu_266 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_94_fu_270 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_V_95_fu_274 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd7) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_96_fu_278 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd6) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_97_fu_282 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_98_fu_286 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (trunc_ln151_reg_3018 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp_V_99_fu_290 <= ap_phi_reg_pp0_iter0_in_pool_val_reg_430;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln114_fu_525_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_pool_col_load = 4'd0;
    end else begin
        ap_sig_allocacmp_pool_col_load = pool_col_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_pool_row_load = 4'd0;
    end else begin
        ap_sig_allocacmp_pool_row_load = pool_row_fu_78;
    end
end

always @ (*) begin
    if ((((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (brmerge_reg_2999 == 1'd0)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (brmerge_reg_2999 == 1'd0)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (brmerge_reg_2999 == 1'd0)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (brmerge_reg_2999 == 1'd0)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (brmerge_reg_2999 == 1'd0)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (brmerge_reg_2999 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op571_read_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op127_read_state1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_out20_blk_n = conv3_out20_empty_n;
    end else begin
        conv3_out20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op571_read_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op522_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op473_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op424_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op375_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op326_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op266_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op127_read_state1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_out20_read = 1'b1;
    end else begin
        conv3_out20_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op608_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op559_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        pool3_out21_blk_n = pool3_out21_full_n;
    end else begin
        pool3_out21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op608_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pool3_out21_din = zext_ln118_31_fu_2418_p1;
    end else if (((ap_predicate_op559_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pool3_out21_din = zext_ln118_27_fu_2192_p1;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op510_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pool3_out21_din = zext_ln118_23_fu_1966_p1;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_predicate_op461_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pool3_out21_din = zext_ln118_19_fu_1740_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op412_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pool3_out21_din = zext_ln118_15_fu_1514_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_predicate_op363_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pool3_out21_din = zext_ln118_11_fu_1288_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op314_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pool3_out21_din = zext_ln118_7_fu_1062_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op253_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pool3_out21_din = zext_ln118_3_fu_818_p1;
    end else begin
        pool3_out21_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op510_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op461_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op412_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op363_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op314_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op253_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op608_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op559_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        pool3_out21_write = 1'b1;
    end else begin
        pool3_out21_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_1_fu_557_p2 = (ap_sig_allocacmp_pool_row_load + 4'd1);

assign add_ln114_fu_531_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln115_fu_1000_p2 = (select_ln114_reg_2978 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op608_write_state9 == 1'b1) & (pool3_out21_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op127_read_state1 == 1'b1) & (conv3_out20_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op608_write_state9 == 1'b1) & (pool3_out21_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op127_read_state1 == 1'b1) & (conv3_out20_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op608_write_state9 == 1'b1) & (pool3_out21_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op127_read_state1 == 1'b1) & (conv3_out20_empty_n == 1'b0)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op253_write_state2 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op266_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op253_write_state2 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op266_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op253_write_state2 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op266_read_state2 == 1'b1)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op326_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op326_read_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op326_read_state3 == 1'b1))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op375_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op375_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op375_read_state4 == 1'b1))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op412_write_state5 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op424_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op412_write_state5 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op424_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op412_write_state5 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op424_read_state5 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op461_write_state6 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op473_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op461_write_state6 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op473_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op461_write_state6 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op473_read_state6 == 1'b1))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op510_write_state7 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op522_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op510_write_state7 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op522_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((pool3_out21_full_n == 1'b0) & (ap_predicate_op510_write_state7 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op522_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out20_empty_n == 1'b0) & (ap_predicate_op571_read_state8 == 1'b1)) | ((ap_predicate_op559_write_state8 == 1'b1) & (pool3_out21_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out20_empty_n == 1'b0) & (ap_predicate_op571_read_state8 == 1'b1)) | ((ap_predicate_op559_write_state8 == 1'b1) & (pool3_out21_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out20_empty_n == 1'b0) & (ap_predicate_op571_read_state8 == 1'b1)) | ((ap_predicate_op559_write_state8 == 1'b1) & (pool3_out21_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op127_read_state1 == 1'b1) & (conv3_out20_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((pool3_out21_full_n == 1'b0) & (ap_predicate_op253_write_state2 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op266_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((pool3_out21_full_n == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op326_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((pool3_out21_full_n == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op375_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((pool3_out21_full_n == 1'b0) & (ap_predicate_op412_write_state5 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op424_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((pool3_out21_full_n == 1'b0) & (ap_predicate_op461_write_state6 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op473_read_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((pool3_out21_full_n == 1'b0) & (ap_predicate_op510_write_state7 == 1'b1)) | ((conv3_out20_empty_n == 1'b0) & (ap_predicate_op522_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((conv3_out20_empty_n == 1'b0) & (ap_predicate_op571_read_state8 == 1'b1)) | ((ap_predicate_op559_write_state8 == 1'b1) & (pool3_out21_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = ((ap_predicate_op608_write_state9 == 1'b1) & (pool3_out21_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1563 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_525_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1849 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_condition_1852 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (brmerge_reg_2999 == 1'd1));
end

always @ (*) begin
    ap_condition_1855 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_condition_1858 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_condition_1861 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_condition_1864 = ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_condition_1873 = ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1877 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_383 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_427 = ((icmp_ln114_reg_2969 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_in_pool_val_21_reg_496 = 32'd0;

always @ (*) begin
    ap_predicate_op127_read_state1 = ((brmerge_fu_625_p2 == 1'd0) & (icmp_ln114_fu_525_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op253_write_state2 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op266_read_state2 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op314_write_state3 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op326_read_state3 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op363_write_state4 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op375_read_state4 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op412_write_state5 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op424_read_state5 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op461_write_state6 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op473_read_state6 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op510_write_state7 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op522_read_state7 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op559_write_state8 = ((icmp_ln114_reg_2969 == 1'd0) & (empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

always @ (*) begin
    ap_predicate_op571_read_state8 = ((icmp_ln114_reg_2969 == 1'd0) & (brmerge_reg_2999 == 1'd0));
end

always @ (*) begin
    ap_predicate_op608_write_state9 = ((empty_55_reg_3003 == 1'd1) & (select_ln114_3_reg_2995 == 1'd1));
end

assign brmerge_fu_625_p2 = (select_ln114_2_fu_587_p3 | cmp13_fu_615_p2);

assign cmp1170_fu_581_p2 = ((ap_sig_allocacmp_pool_row_load == 4'd7) ? 1'b1 : 1'b0);

assign cmp11_mid1_fu_575_p2 = ((add_ln114_1_fu_557_p2 == 4'd7) ? 1'b1 : 1'b0);

assign cmp13_fu_615_p2 = ((select_ln114_fu_549_p3 == 4'd7) ? 1'b1 : 1'b0);

assign cmp1569_fu_601_p2 = ((ap_sig_allocacmp_pool_row_load != 4'd0) ? 1'b1 : 1'b0);

assign cmp15_mid1_fu_595_p2 = ((add_ln114_1_fu_557_p2 != 4'd0) ? 1'b1 : 1'b0);

assign empty_52_fu_697_p1 = temp_V_120_fu_374[30:0];

assign empty_54_fu_621_p1 = select_ln114_fu_549_p3[0:0];

assign empty_55_fu_631_p2 = (trunc_ln114_fu_571_p1 & empty_54_fu_621_p1);

assign empty_56_fu_898_p1 = temp_V_113_fu_346[30:0];

assign empty_57_fu_927_p1 = temp_V_121_fu_378[30:0];

assign empty_58_fu_1142_p1 = temp_V_114_fu_350[30:0];

assign empty_59_fu_1171_p1 = temp_V_122_fu_382[30:0];

assign empty_60_fu_1368_p1 = temp_V_115_fu_354[30:0];

assign empty_61_fu_1397_p1 = temp_V_123_fu_386[30:0];

assign empty_62_fu_1594_p1 = temp_V_116_fu_358[30:0];

assign empty_63_fu_1623_p1 = temp_V_124_fu_390[30:0];

assign empty_64_fu_1820_p1 = temp_V_117_fu_362[30:0];

assign empty_65_fu_1849_p1 = temp_V_125_fu_394[30:0];

assign empty_66_fu_2046_p1 = temp_V_118_fu_366[30:0];

assign empty_67_fu_2075_p1 = temp_V_126_fu_398[30:0];

assign empty_68_fu_2272_p1 = temp_V_119_fu_370[30:0];

assign empty_69_fu_2301_p1 = temp_V_127_fu_402[30:0];

assign empty_fu_667_p1 = temp_V_112_fu_342[30:0];

assign icmp_ln114_fu_525_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_543_p2 = ((ap_sig_allocacmp_pool_col_load == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1697_1_fu_1048_p2 = ((temp_V_137_fu_1037_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_2_fu_1274_p2 = ((temp_V_144_fu_1263_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_3_fu_1500_p2 = ((temp_V_151_fu_1489_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_4_fu_1726_p2 = ((temp_V_158_fu_1715_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_5_fu_1952_p2 = ((temp_V_165_fu_1941_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_6_fu_2178_p2 = ((temp_V_172_fu_2167_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_7_fu_2404_p2 = ((temp_V_179_fu_2393_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1697_fu_804_p2 = ((temp_V_131_fu_793_p3 > 31'd469762047) ? 1'b1 : 1'b0);

assign icmp_ln1698_10_fu_1445_p2 = (($signed(temp_V_123_fu_386) < $signed(zext_ln118_13_fu_1441_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_11_fu_1477_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452) < $signed(zext_ln118_14_fu_1474_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_12_fu_1647_p2 = (($signed(temp_V_154_fu_1598_p10) < $signed(zext_ln118_16_fu_1643_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_13_fu_1671_p2 = (($signed(temp_V_124_fu_390) < $signed(zext_ln118_17_fu_1667_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_14_fu_1703_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463) < $signed(zext_ln118_18_fu_1700_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_15_fu_1873_p2 = (($signed(temp_V_161_fu_1824_p10) < $signed(zext_ln118_20_fu_1869_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_16_fu_1897_p2 = (($signed(temp_V_125_fu_394) < $signed(zext_ln118_21_fu_1893_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_17_fu_1929_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474) < $signed(zext_ln118_22_fu_1926_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_18_fu_2099_p2 = (($signed(temp_V_168_fu_2050_p10) < $signed(zext_ln118_24_fu_2095_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_19_fu_2123_p2 = (($signed(temp_V_126_fu_398) < $signed(zext_ln118_25_fu_2119_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_1_fu_745_p2 = (($signed(temp_V_120_fu_374) < $signed(zext_ln118_1_fu_741_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_20_fu_2155_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485) < $signed(zext_ln118_26_fu_2152_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_21_fu_2325_p2 = (($signed(temp_V_175_fu_2276_p10) < $signed(zext_ln118_28_fu_2321_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_22_fu_2349_p2 = (($signed(temp_V_127_fu_402) < $signed(zext_ln118_29_fu_2345_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_23_fu_2381_p2 = (($signed(ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496) < $signed(zext_ln118_30_fu_2378_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_2_fu_781_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419) < $signed(zext_ln118_2_fu_778_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_3_fu_951_p2 = (($signed(temp_V_8_fu_902_p10) < $signed(zext_ln118_4_fu_947_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_4_fu_975_p2 = (($signed(temp_V_121_fu_378) < $signed(zext_ln118_5_fu_971_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_5_fu_1025_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_reg_430) < $signed(zext_ln118_6_fu_1022_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_6_fu_1195_p2 = (($signed(temp_V_140_fu_1146_p10) < $signed(zext_ln118_8_fu_1191_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_7_fu_1219_p2 = (($signed(temp_V_122_fu_382) < $signed(zext_ln118_9_fu_1215_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_8_fu_1251_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441) < $signed(zext_ln118_10_fu_1248_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_9_fu_1421_p2 = (($signed(temp_V_147_fu_1372_p10) < $signed(zext_ln118_12_fu_1417_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1698_fu_721_p2 = (($signed(temp_V_1_fu_671_p10) < $signed(zext_ln118_fu_717_p1)) ? 1'b1 : 1'b0);

assign select_ln114_1_fu_563_p3 = ((icmp_ln115_fu_543_p2[0:0] == 1'b1) ? add_ln114_1_fu_557_p2 : ap_sig_allocacmp_pool_row_load);

assign select_ln114_2_fu_587_p3 = ((icmp_ln115_fu_543_p2[0:0] == 1'b1) ? cmp11_mid1_fu_575_p2 : cmp1170_fu_581_p2);

assign select_ln114_3_fu_607_p3 = ((icmp_ln115_fu_543_p2[0:0] == 1'b1) ? cmp15_mid1_fu_595_p2 : cmp1569_fu_601_p2);

assign select_ln114_fu_549_p3 = ((icmp_ln115_fu_543_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_pool_col_load);

assign temp_V_128_fu_733_p3 = ((xor_ln1698_fu_727_p2[0:0] == 1'b1) ? trunc_ln130_fu_693_p1 : temp_V_fu_709_p3);

assign temp_V_129_fu_757_p3 = ((xor_ln1698_1_fu_751_p2[0:0] == 1'b1) ? empty_52_fu_697_p1 : temp_V_128_fu_733_p3);

assign temp_V_131_fu_793_p3 = ((xor_ln1698_2_fu_787_p2[0:0] == 1'b1) ? trunc_ln119_fu_774_p1 : temp_V_129_reg_3012);

assign temp_V_132_fu_810_p3 = ((icmp_ln1697_fu_804_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_fu_800_p1);

assign temp_V_133_fu_939_p3 = ((tmp_44_fu_931_p3[0:0] == 1'b1) ? 31'd0 : empty_56_fu_898_p1);

assign temp_V_134_fu_963_p3 = ((xor_ln1698_3_fu_957_p2[0:0] == 1'b1) ? trunc_ln130_1_fu_923_p1 : temp_V_133_fu_939_p3);

assign temp_V_135_fu_987_p3 = ((xor_ln1698_4_fu_981_p2[0:0] == 1'b1) ? empty_57_fu_927_p1 : temp_V_134_fu_963_p3);

assign temp_V_137_fu_1037_p3 = ((xor_ln1698_5_fu_1031_p2[0:0] == 1'b1) ? trunc_ln119_1_fu_1018_p1 : temp_V_135_reg_3027);

assign temp_V_138_fu_1054_p3 = ((icmp_ln1697_1_fu_1048_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_1_fu_1044_p1);

assign temp_V_139_fu_1183_p3 = ((tmp_46_fu_1175_p3[0:0] == 1'b1) ? 31'd0 : empty_58_fu_1142_p1);

assign temp_V_141_fu_1207_p3 = ((xor_ln1698_6_fu_1201_p2[0:0] == 1'b1) ? trunc_ln130_2_fu_1167_p1 : temp_V_139_fu_1183_p3);

assign temp_V_142_fu_1231_p3 = ((xor_ln1698_7_fu_1225_p2[0:0] == 1'b1) ? empty_59_fu_1171_p1 : temp_V_141_fu_1207_p3);

assign temp_V_144_fu_1263_p3 = ((xor_ln1698_8_fu_1257_p2[0:0] == 1'b1) ? trunc_ln119_2_fu_1244_p1 : temp_V_142_reg_3038);

assign temp_V_145_fu_1280_p3 = ((icmp_ln1697_2_fu_1274_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_2_fu_1270_p1);

assign temp_V_146_fu_1409_p3 = ((tmp_48_fu_1401_p3[0:0] == 1'b1) ? 31'd0 : empty_60_fu_1368_p1);

assign temp_V_148_fu_1433_p3 = ((xor_ln1698_9_fu_1427_p2[0:0] == 1'b1) ? trunc_ln130_3_fu_1393_p1 : temp_V_146_fu_1409_p3);

assign temp_V_149_fu_1457_p3 = ((xor_ln1698_10_fu_1451_p2[0:0] == 1'b1) ? empty_61_fu_1397_p1 : temp_V_148_fu_1433_p3);

assign temp_V_151_fu_1489_p3 = ((xor_ln1698_11_fu_1483_p2[0:0] == 1'b1) ? trunc_ln119_3_fu_1470_p1 : temp_V_149_reg_3049);

assign temp_V_152_fu_1506_p3 = ((icmp_ln1697_3_fu_1500_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_3_fu_1496_p1);

assign temp_V_153_fu_1635_p3 = ((tmp_50_fu_1627_p3[0:0] == 1'b1) ? 31'd0 : empty_62_fu_1594_p1);

assign temp_V_155_fu_1659_p3 = ((xor_ln1698_12_fu_1653_p2[0:0] == 1'b1) ? trunc_ln130_4_fu_1619_p1 : temp_V_153_fu_1635_p3);

assign temp_V_156_fu_1683_p3 = ((xor_ln1698_13_fu_1677_p2[0:0] == 1'b1) ? empty_63_fu_1623_p1 : temp_V_155_fu_1659_p3);

assign temp_V_158_fu_1715_p3 = ((xor_ln1698_14_fu_1709_p2[0:0] == 1'b1) ? trunc_ln119_4_fu_1696_p1 : temp_V_156_reg_3060);

assign temp_V_159_fu_1732_p3 = ((icmp_ln1697_4_fu_1726_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_4_fu_1722_p1);

assign temp_V_160_fu_1861_p3 = ((tmp_52_fu_1853_p3[0:0] == 1'b1) ? 31'd0 : empty_64_fu_1820_p1);

assign temp_V_162_fu_1885_p3 = ((xor_ln1698_15_fu_1879_p2[0:0] == 1'b1) ? trunc_ln130_5_fu_1845_p1 : temp_V_160_fu_1861_p3);

assign temp_V_163_fu_1909_p3 = ((xor_ln1698_16_fu_1903_p2[0:0] == 1'b1) ? empty_65_fu_1849_p1 : temp_V_162_fu_1885_p3);

assign temp_V_165_fu_1941_p3 = ((xor_ln1698_17_fu_1935_p2[0:0] == 1'b1) ? trunc_ln119_5_fu_1922_p1 : temp_V_163_reg_3071);

assign temp_V_166_fu_1958_p3 = ((icmp_ln1697_5_fu_1952_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_5_fu_1948_p1);

assign temp_V_167_fu_2087_p3 = ((tmp_54_fu_2079_p3[0:0] == 1'b1) ? 31'd0 : empty_66_fu_2046_p1);

assign temp_V_169_fu_2111_p3 = ((xor_ln1698_18_fu_2105_p2[0:0] == 1'b1) ? trunc_ln130_6_fu_2071_p1 : temp_V_167_fu_2087_p3);

assign temp_V_170_fu_2135_p3 = ((xor_ln1698_19_fu_2129_p2[0:0] == 1'b1) ? empty_67_fu_2075_p1 : temp_V_169_fu_2111_p3);

assign temp_V_172_fu_2167_p3 = ((xor_ln1698_20_fu_2161_p2[0:0] == 1'b1) ? trunc_ln119_6_fu_2148_p1 : temp_V_170_reg_3082);

assign temp_V_173_fu_2184_p3 = ((icmp_ln1697_6_fu_2178_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_6_fu_2174_p1);

assign temp_V_174_fu_2313_p3 = ((tmp_56_fu_2305_p3[0:0] == 1'b1) ? 31'd0 : empty_68_fu_2272_p1);

assign temp_V_176_fu_2337_p3 = ((xor_ln1698_21_fu_2331_p2[0:0] == 1'b1) ? trunc_ln130_7_fu_2297_p1 : temp_V_174_fu_2313_p3);

assign temp_V_177_fu_2361_p3 = ((xor_ln1698_22_fu_2355_p2[0:0] == 1'b1) ? empty_69_fu_2301_p1 : temp_V_176_fu_2337_p3);

assign temp_V_179_fu_2393_p3 = ((xor_ln1698_23_fu_2387_p2[0:0] == 1'b1) ? trunc_ln119_7_fu_2374_p1 : temp_V_177_reg_3093);

assign temp_V_180_fu_2410_p3 = ((icmp_ln1697_7_fu_2404_p2[0:0] == 1'b1) ? 29'd0 : trunc_ln118_7_fu_2400_p1);

assign temp_V_fu_709_p3 = ((tmp_fu_701_p3[0:0] == 1'b1) ? 31'd0 : empty_fu_667_p1);

assign tmp_44_fu_931_p3 = temp_V_113_fu_346[32'd31];

assign tmp_46_fu_1175_p3 = temp_V_114_fu_350[32'd31];

assign tmp_48_fu_1401_p3 = temp_V_115_fu_354[32'd31];

assign tmp_50_fu_1627_p3 = temp_V_116_fu_358[32'd31];

assign tmp_52_fu_1853_p3 = temp_V_117_fu_362[32'd31];

assign tmp_54_fu_2079_p3 = temp_V_118_fu_366[32'd31];

assign tmp_56_fu_2305_p3 = temp_V_119_fu_370[32'd31];

assign tmp_fu_701_p3 = temp_V_112_fu_342[32'd31];

assign trunc_ln114_fu_571_p1 = select_ln114_1_fu_563_p3[0:0];

assign trunc_ln118_1_fu_1044_p1 = temp_V_137_fu_1037_p3[28:0];

assign trunc_ln118_2_fu_1270_p1 = temp_V_144_fu_1263_p3[28:0];

assign trunc_ln118_3_fu_1496_p1 = temp_V_151_fu_1489_p3[28:0];

assign trunc_ln118_4_fu_1722_p1 = temp_V_158_fu_1715_p3[28:0];

assign trunc_ln118_5_fu_1948_p1 = temp_V_165_fu_1941_p3[28:0];

assign trunc_ln118_6_fu_2174_p1 = temp_V_172_fu_2167_p3[28:0];

assign trunc_ln118_7_fu_2400_p1 = temp_V_179_fu_2393_p3[28:0];

assign trunc_ln118_fu_800_p1 = temp_V_131_fu_793_p3[28:0];

assign trunc_ln119_1_fu_1018_p1 = ap_phi_reg_pp0_iter0_in_pool_val_reg_430[30:0];

assign trunc_ln119_2_fu_1244_p1 = ap_phi_reg_pp0_iter0_in_pool_val_16_reg_441[30:0];

assign trunc_ln119_3_fu_1470_p1 = ap_phi_reg_pp0_iter0_in_pool_val_17_reg_452[30:0];

assign trunc_ln119_4_fu_1696_p1 = ap_phi_reg_pp0_iter0_in_pool_val_18_reg_463[30:0];

assign trunc_ln119_5_fu_1922_p1 = ap_phi_reg_pp0_iter0_in_pool_val_19_reg_474[30:0];

assign trunc_ln119_6_fu_2148_p1 = ap_phi_reg_pp0_iter0_in_pool_val_20_reg_485[30:0];

assign trunc_ln119_7_fu_2374_p1 = ap_phi_reg_pp0_iter1_in_pool_val_21_reg_496[30:0];

assign trunc_ln119_fu_774_p1 = ap_phi_reg_pp0_iter0_in_pool_val_15_reg_419[30:0];

assign trunc_ln130_1_fu_923_p1 = temp_V_8_fu_902_p10[30:0];

assign trunc_ln130_2_fu_1167_p1 = temp_V_140_fu_1146_p10[30:0];

assign trunc_ln130_3_fu_1393_p1 = temp_V_147_fu_1372_p10[30:0];

assign trunc_ln130_4_fu_1619_p1 = temp_V_154_fu_1598_p10[30:0];

assign trunc_ln130_5_fu_1845_p1 = temp_V_161_fu_1824_p10[30:0];

assign trunc_ln130_6_fu_2071_p1 = temp_V_168_fu_2050_p10[30:0];

assign trunc_ln130_7_fu_2297_p1 = temp_V_175_fu_2276_p10[30:0];

assign trunc_ln130_fu_693_p1 = temp_V_1_fu_671_p10[30:0];

assign trunc_ln151_fu_770_p1 = select_ln114_fu_549_p3[2:0];

assign xor_ln1698_10_fu_1451_p2 = (icmp_ln1698_10_fu_1445_p2 ^ 1'd1);

assign xor_ln1698_11_fu_1483_p2 = (icmp_ln1698_11_fu_1477_p2 ^ 1'd1);

assign xor_ln1698_12_fu_1653_p2 = (icmp_ln1698_12_fu_1647_p2 ^ 1'd1);

assign xor_ln1698_13_fu_1677_p2 = (icmp_ln1698_13_fu_1671_p2 ^ 1'd1);

assign xor_ln1698_14_fu_1709_p2 = (icmp_ln1698_14_fu_1703_p2 ^ 1'd1);

assign xor_ln1698_15_fu_1879_p2 = (icmp_ln1698_15_fu_1873_p2 ^ 1'd1);

assign xor_ln1698_16_fu_1903_p2 = (icmp_ln1698_16_fu_1897_p2 ^ 1'd1);

assign xor_ln1698_17_fu_1935_p2 = (icmp_ln1698_17_fu_1929_p2 ^ 1'd1);

assign xor_ln1698_18_fu_2105_p2 = (icmp_ln1698_18_fu_2099_p2 ^ 1'd1);

assign xor_ln1698_19_fu_2129_p2 = (icmp_ln1698_19_fu_2123_p2 ^ 1'd1);

assign xor_ln1698_1_fu_751_p2 = (icmp_ln1698_1_fu_745_p2 ^ 1'd1);

assign xor_ln1698_20_fu_2161_p2 = (icmp_ln1698_20_fu_2155_p2 ^ 1'd1);

assign xor_ln1698_21_fu_2331_p2 = (icmp_ln1698_21_fu_2325_p2 ^ 1'd1);

assign xor_ln1698_22_fu_2355_p2 = (icmp_ln1698_22_fu_2349_p2 ^ 1'd1);

assign xor_ln1698_23_fu_2387_p2 = (icmp_ln1698_23_fu_2381_p2 ^ 1'd1);

assign xor_ln1698_2_fu_787_p2 = (icmp_ln1698_2_fu_781_p2 ^ 1'd1);

assign xor_ln1698_3_fu_957_p2 = (icmp_ln1698_3_fu_951_p2 ^ 1'd1);

assign xor_ln1698_4_fu_981_p2 = (icmp_ln1698_4_fu_975_p2 ^ 1'd1);

assign xor_ln1698_5_fu_1031_p2 = (icmp_ln1698_5_fu_1025_p2 ^ 1'd1);

assign xor_ln1698_6_fu_1201_p2 = (icmp_ln1698_6_fu_1195_p2 ^ 1'd1);

assign xor_ln1698_7_fu_1225_p2 = (icmp_ln1698_7_fu_1219_p2 ^ 1'd1);

assign xor_ln1698_8_fu_1257_p2 = (icmp_ln1698_8_fu_1251_p2 ^ 1'd1);

assign xor_ln1698_9_fu_1427_p2 = (icmp_ln1698_9_fu_1421_p2 ^ 1'd1);

assign xor_ln1698_fu_727_p2 = (icmp_ln1698_fu_721_p2 ^ 1'd1);

assign zext_ln118_10_fu_1248_p1 = temp_V_142_reg_3038;

assign zext_ln118_11_fu_1288_p1 = temp_V_145_fu_1280_p3;

assign zext_ln118_12_fu_1417_p1 = temp_V_146_fu_1409_p3;

assign zext_ln118_13_fu_1441_p1 = temp_V_148_fu_1433_p3;

assign zext_ln118_14_fu_1474_p1 = temp_V_149_reg_3049;

assign zext_ln118_15_fu_1514_p1 = temp_V_152_fu_1506_p3;

assign zext_ln118_16_fu_1643_p1 = temp_V_153_fu_1635_p3;

assign zext_ln118_17_fu_1667_p1 = temp_V_155_fu_1659_p3;

assign zext_ln118_18_fu_1700_p1 = temp_V_156_reg_3060;

assign zext_ln118_19_fu_1740_p1 = temp_V_159_fu_1732_p3;

assign zext_ln118_1_fu_741_p1 = temp_V_128_fu_733_p3;

assign zext_ln118_20_fu_1869_p1 = temp_V_160_fu_1861_p3;

assign zext_ln118_21_fu_1893_p1 = temp_V_162_fu_1885_p3;

assign zext_ln118_22_fu_1926_p1 = temp_V_163_reg_3071;

assign zext_ln118_23_fu_1966_p1 = temp_V_166_fu_1958_p3;

assign zext_ln118_24_fu_2095_p1 = temp_V_167_fu_2087_p3;

assign zext_ln118_25_fu_2119_p1 = temp_V_169_fu_2111_p3;

assign zext_ln118_26_fu_2152_p1 = temp_V_170_reg_3082;

assign zext_ln118_27_fu_2192_p1 = temp_V_173_fu_2184_p3;

assign zext_ln118_28_fu_2321_p1 = temp_V_174_fu_2313_p3;

assign zext_ln118_29_fu_2345_p1 = temp_V_176_fu_2337_p3;

assign zext_ln118_2_fu_778_p1 = temp_V_129_reg_3012;

assign zext_ln118_30_fu_2378_p1 = temp_V_177_reg_3093;

assign zext_ln118_31_fu_2418_p1 = temp_V_180_fu_2410_p3;

assign zext_ln118_3_fu_818_p1 = temp_V_132_fu_810_p3;

assign zext_ln118_4_fu_947_p1 = temp_V_133_fu_939_p3;

assign zext_ln118_5_fu_971_p1 = temp_V_134_fu_963_p3;

assign zext_ln118_6_fu_1022_p1 = temp_V_135_reg_3027;

assign zext_ln118_7_fu_1062_p1 = temp_V_138_fu_1054_p3;

assign zext_ln118_8_fu_1191_p1 = temp_V_139_fu_1183_p3;

assign zext_ln118_9_fu_1215_p1 = temp_V_141_fu_1207_p3;

assign zext_ln118_fu_717_p1 = temp_V_fu_709_p3;

endmodule //AutoEncoder_sp_pool_ap_fixed_32_6_5_3_0_2
