INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_pool_top glbl -prj pool.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s pool -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_axi_s_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/fifo_w128_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w128_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w128_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/fifo_w128_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w128_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w128_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/hs2axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hs2axis
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pool_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_1D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool_2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool_mux_646_128_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_mux_646_128_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/caiyujie/Desktop/gongkaike_hls/code/day5/pool_stream/pool_stream/solution1/sim/verilog/pool_srem_33ns_32bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_srem_33ns_32bkb_div_u
INFO: [VRFC 10-311] analyzing module pool_srem_33ns_32bkb_div
INFO: [VRFC 10-311] analyzing module pool_srem_33ns_32bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pool_AXILiteS_s_axi
Compiling module xil_defaultlib.pool_srem_33ns_32bkb_div_u(in0_W...
Compiling module xil_defaultlib.pool_srem_33ns_32bkb_div(in0_WID...
Compiling module xil_defaultlib.pool_srem_33ns_32bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.pool_1D
Compiling module xil_defaultlib.pool_mux_646_128_cud(ID=1,din0_W...
Compiling module xil_defaultlib.pool_2D
Compiling module xil_defaultlib.hs2axis
Compiling module xil_defaultlib.fifo_w128_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w128_d8_A
Compiling module xil_defaultlib.fifo_w128_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w128_d2_A
Compiling module xil_defaultlib.pool
Compiling module xil_defaultlib.fifo(DEPTH=1600,WIDTH=128)
Compiling module xil_defaultlib.AESL_axi_s_in_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_pool_top
Compiling module work.glbl
Built simulation snapshot pool
