

================================================================
== Vitis HLS Report for 'FFT_R'
================================================================
* Date:           Thu Oct 13 07:49:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.708 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       36|   301243|  0.180 us|  1.506 ms|   36|  301243|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_dataflow_parent_loop_proc11_fu_112  |dataflow_parent_loop_proc11  |       28|   301235|  0.140 us|  1.506 ms|   28|  301235|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       28|   120|   11387|   10669|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|     110|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       28|   122|   11497|   10819|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     7|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |grp_dataflow_parent_loop_proc11_fu_112  |dataflow_parent_loop_proc11  |       28|  120|  11387|  10629|    0|
    |mul_8ns_8ns_16_1_1_U218                 |mul_8ns_8ns_16_1_1           |        0|    0|      0|     40|    0|
    +----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |Total                                   |                             |       28|  120|  11387|  10669|    0|
    +----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_8ns_24_4_1_U219   |mul_mul_16ns_8ns_24_4_1   |    i0 * i1|
    |mul_mul_24ns_16ns_32_4_1_U220  |mul_mul_24ns_16ns_32_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc11_fu_112_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc11_fu_112_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|   6|           3|           3|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  54|         10|    1|         10|
    |ap_done                 |   9|          2|    1|          2|
    |c_fft_row_op_st_write   |   9|          2|    1|          2|
    |c_ifmap_col_op_st_read  |   9|          2|    1|          2|
    |ctrl1_reg_blk_n         |   9|          2|    1|          2|
    |ctrl1_reg_c19_blk_n     |   9|          2|    1|          2|
    |ctrl2_reg_blk_n         |   9|          2|    1|          2|
    |ctrl2_reg_c24_blk_n     |   9|          2|    1|          2|
    |layer1_reg_blk_n        |   9|          2|    1|          2|
    |layer1_reg_c29_blk_n    |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 144|         30|   11|         30|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   9|   0|    9|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc11_fu_112_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc11_fu_112_ap_ready  |   1|   0|    1|          0|
    |ctrl1_reg_read_reg_203                                       |  32|   0|   32|          0|
    |grp_dataflow_parent_loop_proc11_fu_112_ap_start_reg          |   1|   0|    1|          0|
    |n_reg_244                                                    |  32|   0|   32|          0|
    |rhs_reg_213                                                  |   8|   0|    8|          0|
    |start_once_reg                                               |   1|   0|    1|          0|
    |trunc_ln225_reg_219                                          |  16|   0|   16|          0|
    |trunc_ln_reg_208                                             |   8|   0|    8|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 110|   0|  110|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|              FFT_R|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|              FFT_R|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|              FFT_R|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|              FFT_R|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|              FFT_R|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|              FFT_R|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|              FFT_R|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|              FFT_R|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|              FFT_R|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|              FFT_R|  return value|
|c_ifmap_col_op_st_dout     |   in|   32|     ap_fifo|  c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_empty_n  |   in|    1|     ap_fifo|  c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_read     |  out|    1|     ap_fifo|  c_ifmap_col_op_st|       pointer|
|c_fft_row_op_st_din        |  out|   32|     ap_fifo|    c_fft_row_op_st|       pointer|
|c_fft_row_op_st_full_n     |   in|    1|     ap_fifo|    c_fft_row_op_st|       pointer|
|c_fft_row_op_st_write      |  out|    1|     ap_fifo|    c_fft_row_op_st|       pointer|
|ctrl1_reg_dout             |   in|   32|     ap_fifo|          ctrl1_reg|       pointer|
|ctrl1_reg_empty_n          |   in|    1|     ap_fifo|          ctrl1_reg|       pointer|
|ctrl1_reg_read             |  out|    1|     ap_fifo|          ctrl1_reg|       pointer|
|ctrl2_reg_dout             |   in|   32|     ap_fifo|          ctrl2_reg|       pointer|
|ctrl2_reg_empty_n          |   in|    1|     ap_fifo|          ctrl2_reg|       pointer|
|ctrl2_reg_read             |  out|    1|     ap_fifo|          ctrl2_reg|       pointer|
|layer1_reg_dout            |   in|   32|     ap_fifo|         layer1_reg|       pointer|
|layer1_reg_empty_n         |   in|    1|     ap_fifo|         layer1_reg|       pointer|
|layer1_reg_read            |  out|    1|     ap_fifo|         layer1_reg|       pointer|
|ctrl1_reg_c19_din          |  out|   32|     ap_fifo|      ctrl1_reg_c19|       pointer|
|ctrl1_reg_c19_full_n       |   in|    1|     ap_fifo|      ctrl1_reg_c19|       pointer|
|ctrl1_reg_c19_write        |  out|    1|     ap_fifo|      ctrl1_reg_c19|       pointer|
|ctrl2_reg_c24_din          |  out|   32|     ap_fifo|      ctrl2_reg_c24|       pointer|
|ctrl2_reg_c24_full_n       |   in|    1|     ap_fifo|      ctrl2_reg_c24|       pointer|
|ctrl2_reg_c24_write        |  out|    1|     ap_fifo|      ctrl2_reg_c24|       pointer|
|layer1_reg_c29_din         |  out|   32|     ap_fifo|     layer1_reg_c29|       pointer|
|layer1_reg_c29_full_n      |   in|    1|     ap_fifo|     layer1_reg_c29|       pointer|
|layer1_reg_c29_write       |  out|    1|     ap_fifo|     layer1_reg_c29|       pointer|
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 10 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 10 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c29, i32 %layer1_reg_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 12 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c24, i32 %ctrl2_reg_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 14 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c19, i32 %ctrl1_reg_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs = trunc i32 %ctrl2_reg_read"   --->   Operation 17 'trunc' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %layer1_reg_read"   --->   Operation 18 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %trunc_ln"   --->   Operation 19 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i8 %rhs"   --->   Operation 20 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i8 %rhs"   --->   Operation 21 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.17ns)   --->   "%ret_1 = mul i16 %zext_ln225, i16 %zext_ln225_2"   --->   Operation 22 'mul' 'ret_1' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i16 %ret_1"   --->   Operation 23 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [4/4] (0.69ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_3, i24 %zext_ln225_1"   --->   Operation 24 'mul' 'ret' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 25 [3/4] (0.69ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_3, i24 %zext_ln225_1"   --->   Operation 25 'mul' 'ret' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 26 [2/4] (0.69ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_3, i24 %zext_ln225_1"   --->   Operation 26 'mul' 'ret' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 27 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_3, i24 %zext_ln225_1"   --->   Operation 27 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i24 %ret" [src/main.cpp:90]   --->   Operation 28 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i16 %trunc_ln225" [src/main.cpp:90]   --->   Operation 29 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [4/4] (0.69ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln90, i32 %zext_ln90_1" [src/main.cpp:90]   --->   Operation 30 'mul' 'n' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 31 [3/4] (0.69ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln90, i32 %zext_ln90_1" [src/main.cpp:90]   --->   Operation 31 'mul' 'n' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 32 [2/4] (0.69ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln90, i32 %zext_ln90_1" [src/main.cpp:90]   --->   Operation 32 'mul' 'n' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [1/4] (0.00ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln90, i32 %zext_ln90_1" [src/main.cpp:90]   --->   Operation 33 'mul' 'n' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln90 = call void @dataflow_parent_loop_proc11, i32 %n, i32 %c_ifmap_col_op_st, i32 %ctrl1_reg_read, i32 %c_fft_row_op_st, i16 %w_M_real40, i16 %w_M_imag29, i16 %w_M_real39, i16 %w_M_imag28, i16 %w_M_real38, i16 %w_M_imag27, i16 %w_M_real37, i16 %w_M_imag26, i16 %w_M_real36, i16 %w_M_imag25, i16 %w_M_real, i16 %w_M_imag" [src/main.cpp:90]   --->   Operation 34 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln90 = call void @dataflow_parent_loop_proc11, i32 %n, i32 %c_ifmap_col_op_st, i32 %ctrl1_reg_read, i32 %c_fft_row_op_st, i16 %w_M_real40, i16 %w_M_imag29, i16 %w_M_real39, i16 %w_M_imag28, i16 %w_M_real38, i16 %w_M_imag27, i16 %w_M_real37, i16 %w_M_imag26, i16 %w_M_real36, i16 %w_M_imag25, i16 %w_M_real, i16 %w_M_imag" [src/main.cpp:90]   --->   Operation 43 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [src/main.cpp:131]   --->   Operation 44 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_ifmap_col_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_fft_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg_c19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg_c24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg_c29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_M_real40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer1_reg_read   (read         ) [ 0000000000]
write_ln0         (write        ) [ 0000000000]
ctrl2_reg_read    (read         ) [ 0000000000]
write_ln0         (write        ) [ 0000000000]
ctrl1_reg_read    (read         ) [ 0011111111]
write_ln0         (write        ) [ 0000000000]
trunc_ln          (partselect   ) [ 0010000000]
rhs               (trunc        ) [ 0010000000]
trunc_ln225       (trunc        ) [ 0011110000]
zext_ln225        (zext         ) [ 0000000000]
zext_ln225_1      (zext         ) [ 0001110000]
zext_ln225_2      (zext         ) [ 0000000000]
ret_1             (mul          ) [ 0000000000]
zext_ln225_3      (zext         ) [ 0001110000]
ret               (mul          ) [ 0000000000]
zext_ln90         (zext         ) [ 0000001110]
zext_ln90_1       (zext         ) [ 0000001110]
n                 (mul          ) [ 0000000001]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln90         (call         ) [ 0000000000]
ret_ln131         (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_ifmap_col_op_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ifmap_col_op_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_fft_row_op_st">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl1_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl2_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl1_reg_c19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_c19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctrl2_reg_c24">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_c24"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_reg_c29">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg_c29"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_M_real40">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_M_imag29">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_M_real39">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w_M_imag28">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_M_real38">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w_M_imag27">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w_M_real37">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w_M_imag26">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w_M_real36">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w_M_imag25">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w_M_real">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w_M_imag">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="layer1_reg_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ctrl2_reg_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ctrl1_reg_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_dataflow_parent_loop_proc11_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="32" slack="7"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="16" slack="0"/>
<pin id="119" dir="0" index="6" bw="16" slack="0"/>
<pin id="120" dir="0" index="7" bw="16" slack="0"/>
<pin id="121" dir="0" index="8" bw="16" slack="0"/>
<pin id="122" dir="0" index="9" bw="16" slack="0"/>
<pin id="123" dir="0" index="10" bw="16" slack="0"/>
<pin id="124" dir="0" index="11" bw="16" slack="0"/>
<pin id="125" dir="0" index="12" bw="16" slack="0"/>
<pin id="126" dir="0" index="13" bw="16" slack="0"/>
<pin id="127" dir="0" index="14" bw="16" slack="0"/>
<pin id="128" dir="0" index="15" bw="16" slack="0"/>
<pin id="129" dir="0" index="16" bw="16" slack="0"/>
<pin id="130" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln90/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="0" index="3" bw="6" slack="0"/>
<pin id="151" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rhs_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln225_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln225/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln225_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln225_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln225_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="ret_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln225_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln90_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln90_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="4"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/5 "/>
</bind>
</comp>

<comp id="189" class="1007" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="196" class="1007" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="ctrl1_reg_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="7"/>
<pin id="205" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="ctrl1_reg_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="trunc_ln_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="213" class="1005" name="rhs_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="219" class="1005" name="trunc_ln225_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="4"/>
<pin id="221" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln225 "/>
</bind>
</comp>

<comp id="224" class="1005" name="zext_ln225_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="24" slack="1"/>
<pin id="226" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln225_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln225_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="1"/>
<pin id="231" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln225_3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="zext_ln90_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90 "/>
</bind>
</comp>

<comp id="239" class="1005" name="zext_ln90_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="n_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="98" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="112" pin=15"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="112" pin=16"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="98" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="84" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="167" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="200"><net_src comp="183" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="186" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="206"><net_src comp="98" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="211"><net_src comp="146" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="216"><net_src comp="156" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="222"><net_src comp="160" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="227"><net_src comp="167" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="232"><net_src comp="179" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="237"><net_src comp="183" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="242"><net_src comp="186" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="247"><net_src comp="196" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_fft_row_op_st | {8 9 }
	Port: ctrl1_reg_c19 | {1 }
	Port: ctrl2_reg_c24 | {1 }
	Port: layer1_reg_c29 | {1 }
	Port: w_M_real40 | {}
	Port: w_M_imag29 | {}
	Port: w_M_real39 | {}
	Port: w_M_imag28 | {}
	Port: w_M_real38 | {}
	Port: w_M_imag27 | {}
	Port: w_M_real37 | {}
	Port: w_M_imag26 | {}
	Port: w_M_real36 | {}
	Port: w_M_imag25 | {}
	Port: w_M_real | {}
	Port: w_M_imag | {}
 - Input state : 
	Port: FFT_R : c_ifmap_col_op_st | {8 9 }
	Port: FFT_R : ctrl1_reg | {1 }
	Port: FFT_R : ctrl2_reg | {1 }
	Port: FFT_R : layer1_reg | {1 }
	Port: FFT_R : w_M_real40 | {8 9 }
	Port: FFT_R : w_M_imag29 | {8 9 }
	Port: FFT_R : w_M_real39 | {8 9 }
	Port: FFT_R : w_M_imag28 | {8 9 }
	Port: FFT_R : w_M_real38 | {8 9 }
	Port: FFT_R : w_M_imag27 | {8 9 }
	Port: FFT_R : w_M_real37 | {8 9 }
	Port: FFT_R : w_M_imag26 | {8 9 }
	Port: FFT_R : w_M_real36 | {8 9 }
	Port: FFT_R : w_M_imag25 | {8 9 }
	Port: FFT_R : w_M_real | {8 9 }
	Port: FFT_R : w_M_imag | {8 9 }
  - Chain level:
	State 1
	State 2
		ret_1 : 1
		zext_ln225_3 : 2
		ret : 3
	State 3
	State 4
	State 5
		zext_ln90 : 1
		n : 2
	State 6
	State 7
	State 8
		call_ln90 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc11_fu_112 |    28   |   120   |  36.186 |  10728  |   7455  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |              ret_1_fu_173              |    0    |    0    |    0    |    0    |    40   |
|    mul   |               grp_fu_189               |    0    |    1    |    0    |    0    |    0    |
|          |               grp_fu_196               |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |       layer1_reg_read_read_fu_70       |    0    |    0    |    0    |    0    |    0    |
|   read   |        ctrl2_reg_read_read_fu_84       |    0    |    0    |    0    |    0    |    0    |
|          |        ctrl1_reg_read_read_fu_98       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |          write_ln0_write_fu_76         |    0    |    0    |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_90         |    0    |    0    |    0    |    0    |    0    |
|          |         write_ln0_write_fu_104         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|partselect|             trunc_ln_fu_146            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |               rhs_fu_156               |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln225_fu_160           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            zext_ln225_fu_164           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln225_1_fu_167          |    0    |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln225_2_fu_170          |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln225_3_fu_179          |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln90_fu_183            |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln90_1_fu_186           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    28   |   122   |  36.186 |  10728  |   7495  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|ctrl1_reg_read_reg_203|   32   |
|       n_reg_244      |   32   |
|      rhs_reg_213     |    8   |
|  trunc_ln225_reg_219 |   16   |
|   trunc_ln_reg_208   |    8   |
| zext_ln225_1_reg_224 |   24   |
| zext_ln225_3_reg_229 |   24   |
|  zext_ln90_1_reg_239 |   32   |
|   zext_ln90_reg_234  |   32   |
+----------------------+--------+
|         Total        |   208  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_parent_loop_proc11_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
|               grp_fu_189               |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_189               |  p1  |   2  |   8  |   16   ||    9    |
|               grp_fu_196               |  p0  |   2  |  24  |   48   ||    9    |
|               grp_fu_196               |  p1  |   2  |  16  |   32   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   192  ||  2.445  ||    45   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   28   |   122  |   36   |  10728 |  7495  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   28   |   122  |   38   |  10936 |  7540  |
+-----------+--------+--------+--------+--------+--------+
