// Seed: 349295797
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3
);
  logic id_4;
  assign id_4 = 1'b0;
  logic id_5 = id_3;
  logic id_6, id_7;
endmodule
