// Seed: 2657154434
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_5 = 0;
  inout wire id_2;
  inout wire id_1;
  function void id_4;
    output logic id_5;
    output id_6;
    $signed(30);
    ;
  endfunction
  initial begin
    id_4(id_3, id_3);
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2#(-1, id_3),
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_6;
  inout wire id_5;
  inout reg id_4;
  inout logic [7:0] id_3;
  inout reg id_2;
  input wire id_1;
  initial begin : LABEL_0
    begin : LABEL_1
      id_2 <= id_2;
    end
    id_4 = id_3[1][1];
  end
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5
  );
  logic id_8;
  wire  id_9;
endmodule
