[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19159       tick       1758248        777278        730570       1758248 
      2  19159       tick       4130243       2011470       1994074       4130243 
      3  19159       tick       4136555       2013897       1989375       4136555 
      4  19159       tick       4124427       2008582       1983655       4124427 
      5  19159       tick       4139141       2015712       1967701       4139141 
      6  19159       tick       4139976       2015572       1986094       4139976 
      7  19159       tick       4137481       2014090       1999307       4137481 
      8  19159       tick       4126678       2009130       1993089       4126678 
      9  19159       tick       4134653       2013312       1995730       4134653 
     10  19159       tick       4074040       1984096       1968449       4074040 
     11  19159       tick       4187190       2038267       2018440       4187190 
     12  19159       tick       4057682       1976492       1961847       4057682 
     13  19159       tick       4214021       2050661       2031537       4214021 
     14  19159       tick       4130265       2010260       1995436       4130265 
     15  19159       tick       4142754       2016557       1993832       4142754 
     16  19159       tick       4143260       2015673       1994979       4143260 
     17  19159       tick       4131438       2012720       1994824       4131438 
     18  19159       tick       4133279       2011330       1994293       4133279 
     19  19159       tick       4137547       2014820       1998843       4137547 
     20  19159       tick       4127741       2009940       1994306       4127741 
     21  19159       exit       1885618        918018        909648       1885618 
