{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651458720206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651458720210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 21:31:59 2022 " "Processing started: Sun May 01 21:31:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651458720210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651458720210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Swap -c Swap " "Command: quartus_sta Swap -c Swap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651458720210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651458720264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651458720490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651458720490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458720518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458720518 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651458720782 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Swap.sdc " "Synopsys Design Constraints File file not found: 'Swap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651458720941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458720941 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651458720941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control_circuit:inst\|inst Control_circuit:inst\|inst " "create_clock -period 1.000 -name Control_circuit:inst\|inst Control_circuit:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651458720941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control_circuit:inst\|inst2 Control_circuit:inst\|inst2 " "create_clock -period 1.000 -name Control_circuit:inst\|inst2 Control_circuit:inst\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651458720941 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control_circuit:inst\|inst1 Control_circuit:inst\|inst1 " "create_clock -period 1.000 -name Control_circuit:inst\|inst1 Control_circuit:inst\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651458720941 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651458720941 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst4\|b2v_inst1\|Y~2\|combout " "Node \"inst2\|b2v_inst4\|b2v_inst1\|Y~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst4\|b2v_inst1\|Y~1\|dataa " "Node \"inst2\|b2v_inst4\|b2v_inst1\|Y~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst4\|b2v_inst1\|Y~1\|combout " "Node \"inst2\|b2v_inst4\|b2v_inst1\|Y~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst4\|b2v_inst1\|Y~2\|dataa " "Node \"inst2\|b2v_inst4\|b2v_inst1\|Y~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""}  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651458720943 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst\|b2v_inst1\|Y~2\|combout " "Node \"inst2\|b2v_inst\|b2v_inst1\|Y~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst\|b2v_inst1\|Y~1\|dataa " "Node \"inst2\|b2v_inst\|b2v_inst1\|Y~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst\|b2v_inst1\|Y~1\|combout " "Node \"inst2\|b2v_inst\|b2v_inst1\|Y~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b2v_inst\|b2v_inst1\|Y~2\|dataa " "Node \"inst2\|b2v_inst\|b2v_inst1\|Y~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651458720943 ""}  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/FSM/Swap/mux21.v" 2 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651458720943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651458720943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651458720944 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651458720944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651458721084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651458721156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651458721156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.693 " "Worst-case setup slack is -4.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.693             -29.752 Clock  " "   -4.693             -29.752 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.884             -25.887 Control_circuit:inst\|inst2  " "   -3.884             -25.887 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.662             -18.159 Control_circuit:inst\|inst  " "   -3.662             -18.159 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680              -9.174 Control_circuit:inst\|inst1  " "   -1.680              -9.174 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458721185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 Control_circuit:inst\|inst1  " "    0.409               0.000 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 Clock  " "    0.469               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 Control_circuit:inst\|inst2  " "    0.647               0.000 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 Control_circuit:inst\|inst  " "    0.673               0.000 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458721218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651458721248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651458721281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 Clock  " "   -3.000             -38.980 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Control_circuit:inst\|inst2  " "    0.407               0.000 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 Control_circuit:inst\|inst  " "    0.438               0.000 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Control_circuit:inst\|inst1  " "    0.445               0.000 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458721314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458721314 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651458721629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651458721640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651458721857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651458721966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651458722003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651458722003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.301 " "Worst-case setup slack is -4.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.301             -22.152 Clock  " "   -4.301             -22.152 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751             -25.097 Control_circuit:inst\|inst2  " "   -3.751             -25.097 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.562             -17.626 Control_circuit:inst\|inst  " "   -3.562             -17.626 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693              -9.390 Control_circuit:inst\|inst1  " "   -1.693              -9.390 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458722035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 Clock  " "    0.431               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 Control_circuit:inst\|inst1  " "    0.583               0.000 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 Control_circuit:inst\|inst2  " "    0.591               0.000 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 Control_circuit:inst\|inst  " "    0.621               0.000 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458722069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651458722100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651458722130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 Clock  " "   -3.000             -38.980 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Control_circuit:inst\|inst1  " "    0.445               0.000 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 Control_circuit:inst\|inst2  " "    0.458               0.000 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Control_circuit:inst\|inst  " "    0.460               0.000 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458722159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651458722425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651458722553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651458722554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651458722554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.000 " "Worst-case setup slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -13.944 Clock  " "   -2.000             -13.944 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503              -9.158 Control_circuit:inst\|inst2  " "   -1.503              -9.158 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405              -6.370 Control_circuit:inst\|inst  " "   -1.405              -6.370 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -0.797 Control_circuit:inst\|inst1  " "   -0.368              -0.797 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458722589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Control_circuit:inst\|inst1  " "    0.166               0.000 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 Clock  " "    0.209               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 Control_circuit:inst\|inst2  " "    0.221               0.000 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Control_circuit:inst\|inst  " "    0.404               0.000 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458722626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651458722659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651458722691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.733 Clock  " "   -3.000             -35.733 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Control_circuit:inst\|inst2  " "    0.322               0.000 Control_circuit:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Control_circuit:inst\|inst  " "    0.341               0.000 Control_circuit:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 Control_circuit:inst\|inst1  " "    0.361               0.000 Control_circuit:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651458722726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651458722726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651458723710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651458723710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651458724088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 21:32:04 2022 " "Processing ended: Sun May 01 21:32:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651458724088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651458724088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651458724088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651458724088 ""}
