<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `faucon-asm&#x2F;src&#x2F;isa.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>isa.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a class="sidebar-logo" href="../../faucon_asm/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.png" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../faucon_asm/index.html"><img class="rust-logo" src="../../rust-logo.png" alt="logo"></a><nav class="sub"><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
</pre><pre class="rust"><code><span class="doccomment">//! Falcon ISA definitions to be used by the assembler and the disassembler.</span>

<span class="kw">use</span> <span class="ident">std::fmt</span>;

<span class="kw">use</span> <span class="ident">faucon_asm_derive::Instruction</span>;

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::bitfields</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::opcode</span>::<span class="kw-2">*</span>;

<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>)]</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">struct</span> <span class="ident">InstructionMeta</span> {
    <span class="comment">// The instruction kind that is represented by this object.</span>
    <span class="kw">pub</span> <span class="ident">kind</span>: <span class="ident">InstructionKind</span>,
    <span class="comment">// Whether this instruction is a form with variable operand sizing.</span>
    <span class="kw">pub</span> <span class="ident">sized</span>: <span class="ident">bool</span>,
    <span class="comment">// The first part of an instruction&#39;s opcode, which can be obtained through</span>
    <span class="comment">// [`crate::opcode::get_opcode_form`].</span>
    <span class="kw">pub</span> <span class="ident">a</span>: <span class="ident">u8</span>,
    <span class="comment">// The second part of an instruction&#39;s opcode, which can be obtained through</span>
    <span class="comment">// [`crate::opcode::get_opcode_form`].</span>
    <span class="kw">pub</span> <span class="ident">b</span>: <span class="ident">u8</span>,
    <span class="comment">// The location of the subopcode.</span>
    <span class="kw">pub</span> <span class="ident">subopcode_location</span>: <span class="ident">SubopcodeLocation</span>,
    <span class="comment">// The subopcode of an instruction.</span>
    <span class="comment">//</span>
    <span class="comment">// If [`InstructionMeta::a`] is in the range of 0 through 2, the subopcode</span>
    <span class="comment">// should be identical to [`InstructionMeta::b`].</span>
    <span class="kw">pub</span> <span class="ident">subopcode</span>: <span class="ident">u8</span>,
    <span class="comment">// Instruction operands that need to be extracted or written by the processing layer.</span>
    <span class="kw">pub</span> <span class="ident">operands</span>: [<span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">FieldDispatch</span><span class="op">&lt;</span><span class="lifetime">&#39;static</span><span class="op">&gt;</span><span class="op">&gt;</span>; <span class="number">3</span>],
}

<span class="kw">impl</span> <span class="ident">InstructionMeta</span> {
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">fn</span> <span class="ident">new</span>(
        <span class="ident">kind</span>: <span class="ident">InstructionKind</span>,
        <span class="ident">opcode</span>: <span class="ident">u8</span>,
        <span class="ident">subopcode</span>: <span class="ident">u8</span>,
        <span class="ident">operands</span>: [<span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">FieldDispatch</span><span class="op">&lt;</span><span class="lifetime">&#39;static</span><span class="op">&gt;</span><span class="op">&gt;</span>; <span class="number">3</span>],
    ) -&gt; <span class="self">Self</span> {
        <span class="kw">let</span> <span class="ident">operand_size</span> <span class="op">=</span> <span class="ident">opcode</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">6</span>;
        <span class="kw">let</span> (<span class="ident">a</span>, <span class="ident">b</span>) <span class="op">=</span> <span class="ident">get_opcode_form</span>(<span class="ident">opcode</span>);
        <span class="kw">let</span> <span class="ident">subopcode_location</span> <span class="op">=</span> <span class="ident">get_subopcode_location</span>(<span class="ident">operand_size</span>, <span class="ident">a</span>, <span class="ident">b</span>).<span class="ident">unwrap</span>();

        <span class="kw">let</span> <span class="ident">sized</span> <span class="op">=</span> <span class="op">!</span><span class="macro">matches!</span>(
            (<span class="ident">operand_size</span>, <span class="ident">subopcode_location</span>),
            (<span class="number">0b11</span>, <span class="kw">_</span>) <span class="op">|</span> (<span class="kw">_</span>, <span class="ident">SubopcodeLocation::OH</span>)
        );

        <span class="ident">InstructionMeta</span> {
            <span class="ident">kind</span>,
            <span class="ident">sized</span>,
            <span class="ident">a</span>,
            <span class="ident">b</span>,
            <span class="ident">subopcode_location</span>,
            <span class="ident">subopcode</span>,
            <span class="ident">operands</span>,
        }
    }
}

<span class="kw">impl</span> <span class="ident">fmt::Debug</span> <span class="kw">for</span> <span class="ident">InstructionMeta</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="string">&quot;InstructionMeta&quot;</span>)
            .<span class="ident">field</span>(<span class="string">&quot;kind&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">kind</span>)
            .<span class="ident">field</span>(<span class="string">&quot;sized&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">sized</span>)
            .<span class="ident">field</span>(<span class="string">&quot;a&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">a</span>)
            .<span class="ident">field</span>(<span class="string">&quot;b&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">b</span>)
            .<span class="ident">field</span>(<span class="string">&quot;subopcode_location&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">subopcode_location</span>)
            .<span class="ident">field</span>(<span class="string">&quot;subopcode&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">subopcode</span>)
            .<span class="ident">finish</span>()
    }
}

<span class="kw">impl</span> <span class="ident">PartialEq</span> <span class="kw">for</span> <span class="ident">InstructionMeta</span> {
    <span class="kw">fn</span> <span class="ident">eq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">other</span>: <span class="kw-2">&amp;</span><span class="self">Self</span>) -&gt; <span class="ident">bool</span> {
        <span class="self">self</span>.<span class="ident">kind</span> <span class="op">==</span> <span class="ident">other</span>.<span class="ident">kind</span>
            <span class="op">&amp;&amp;</span> <span class="self">self</span>.<span class="ident">sized</span> <span class="op">==</span> <span class="ident">other</span>.<span class="ident">sized</span>
            <span class="op">&amp;&amp;</span> <span class="self">self</span>.<span class="ident">a</span> <span class="op">==</span> <span class="ident">other</span>.<span class="ident">a</span>
            <span class="op">&amp;&amp;</span> <span class="self">self</span>.<span class="ident">b</span> <span class="op">==</span> <span class="ident">other</span>.<span class="ident">b</span>
            <span class="op">&amp;&amp;</span> <span class="self">self</span>.<span class="ident">subopcode_location</span> <span class="op">==</span> <span class="ident">other</span>.<span class="ident">subopcode_location</span>
            <span class="op">&amp;&amp;</span> <span class="self">self</span>.<span class="ident">subopcode</span> <span class="op">==</span> <span class="ident">other</span>.<span class="ident">subopcode</span>
    }
}

<span class="kw">impl</span> <span class="ident">Eq</span> <span class="kw">for</span> <span class="ident">InstructionMeta</span> {}

<span class="doccomment">/// Assembly instruction kinds within the Falcon v5 ISA.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The method implementations of this enum are auto-generated by a procedural</span>
<span class="doccomment">/// derive macro from `faucon-asm-derive` to enable compile-time generation of</span>
<span class="doccomment">/// opcode lookup tables.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>, <span class="ident">Instruction</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">InstructionKind</span> {
    <span class="doccomment">/// The CMPU instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Compares two unsigned values and sets ALU flags based on the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x30</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x31</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x24</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">CMPU</span>,

    <span class="doccomment">/// The CMPS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Compares two signed values and sets ALU flags based on the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x30</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x31</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x25</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">CMPS</span>,

    <span class="doccomment">/// The CMP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Compares two values and sets ALU flags based on the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x30</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x31</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x26</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">CMP</span>,

    <span class="doccomment">/// The ADD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Computes the sum of two operands and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x10</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x38</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x37</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">ADD</span>,

    <span class="doccomment">/// The ADDSP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Computes the sum of the current stack pointer with a value and stores</span>
    <span class="doccomment">/// the result as the new stack pointer.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x30</span>, <span class="ident">operands</span>(<span class="ident">SP</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x30</span>, <span class="ident">operands</span>(<span class="ident">SP</span>, <span class="ident">I16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">SP</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">ADDSP</span>,

    <span class="doccomment">/// The CCR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Configures a DMA override for the Secure Co-Processor inside the `$ccr`</span>
    <span class="doccomment">/// register based on the supplied immediate value.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">operands</span>(<span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">operands</span>(<span class="ident">U16</span>))]</span>
    <span class="ident">CCR</span>,

    <span class="doccomment">/// The ADC instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Computes the sum of two operands with a carry and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x11</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x38</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x37</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">ADC</span>,

    <span class="doccomment">/// The SUB instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Subtracts two operands and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x12</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x38</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x37</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SUB</span>,

    <span class="doccomment">/// The SBB instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Subtracts two operands with borrow and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x13</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x38</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x37</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SBB</span>,

    <span class="doccomment">/// The SHL instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Shifts a value left and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x14</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SHL</span>,

    <span class="doccomment">/// The SHR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Shifts a value right and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x15</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SHR</span>,

    <span class="doccomment">/// The SAR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Shifts a value right with sign bit and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x17</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SAR</span>,

    <span class="doccomment">/// The SHLC instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Shifts a value left with carry in and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x1C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SHLC</span>,

    <span class="doccomment">/// The SHRC instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Shifts a value right with carry in and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x1D</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x36</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3B</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SHRC</span>,

    <span class="doccomment">/// The NOT instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Flips all bits in a value.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x39</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3D</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">NOT</span>,

    <span class="doccomment">/// The NEG instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Negates a value</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x39</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3D</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">NEG</span>,

    <span class="doccomment">/// The HSWAP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">///  Rotates a value by half it&#39;s size</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x39</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3D</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">HSWAP</span>,

    <span class="doccomment">/// The SETHI instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Sets the high 16 bits of a register to a value, without thouching</span>
    <span class="doccomment">/// the low 16 bits.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8S16</span>))]</span>
    <span class="ident">SETHI</span>,

    <span class="doccomment">/// The CLEAR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Clears the contents of a register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3D</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">CLEAR</span>,

    <span class="doccomment">/// The TEST instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Sets some flags in `$csw` based on the value inside the operand</span>
    <span class="doccomment">/// register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3D</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">TEST</span>,

    <span class="doccomment">/// THE MULU instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs an unsigned multiplication and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">MULU</span>,

    <span class="doccomment">/// The MULS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs a signed multiplication and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC1</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE1</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">I16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">MULS</span>,

    <span class="doccomment">/// The SEXT instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Sign-extends a value and stores the result.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC2</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">SEXT</span>,

    <span class="doccomment">/// The AND instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs a binary AND operation on two operands.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF1</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">AND</span>,

    <span class="doccomment">/// The OR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs a binary OR operation on two operands.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF1</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">OR</span>,

    <span class="doccomment">/// The XOR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs a binary XOR operation on two operands.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC6</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE6</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF1</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">XOR</span>,

    <span class="doccomment">/// The XBIT instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Extracts a bit from a specified register and stores it in the lowest</span>
    <span class="doccomment">/// bit of the destination register, setting all other bits to 0.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">CSW</span>, <span class="ident">FLAG</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFE</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">CSW</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">XBIT</span>,

    <span class="doccomment">/// The BSET instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Sets a specific bit in a given register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x31</span>, <span class="ident">operands</span>(<span class="ident">CSW</span>, <span class="ident">FLAG</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">CSW</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">BSET</span>,

    <span class="doccomment">/// The BCLR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Clears a specific bit in a given register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x32</span>, <span class="ident">operands</span>(<span class="ident">CSW</span>, <span class="ident">FLAG</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">CSW</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">BCLR</span>,

    <span class="doccomment">/// The BTGL instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Toggles (flips) a specific bit in a given register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">operands</span>(<span class="ident">CSW</span>, <span class="ident">FLAG</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">CSW</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">BTGL</span>,

    <span class="doccomment">/// The DIV instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs unsigned 32-bit division on two operands.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xCC</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xEC</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">DIV</span>,

    <span class="doccomment">/// The MOD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Takes the modulus of two 32-bit unsigned operands.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xCD</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xED</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">MOD</span>,

    <span class="doccomment">/// The SETP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Sets a given bit in the `$flags` register to the lowest bit of the</span>
    <span class="doccomment">/// source register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF2</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">FLAG</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFA</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">SETP</span>,

    <span class="doccomment">/// The EXTR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Extracts an unsigned bitfield from a supplied value.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC7</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">BITR8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE7</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">BITR16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">EXTR</span>,

    <span class="doccomment">/// The EXTRS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Extracts a signed bitfield from a supplied value.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xC3</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">BITR8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xE3</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">BITR16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">EXTRS</span>,

    <span class="doccomment">/// The INS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Inserts an unsigned bitfield from a source register into a</span>
    <span class="doccomment">/// destination register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xCB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">BITR8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xEB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>, <span class="ident">BITR16</span>))]</span>
    <span class="ident">INS</span>,

    <span class="doccomment">/// The MOV instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Moves values of immediates or registers to other registers.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R0</span>, <span class="ident">I8P1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x40</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R0</span>, <span class="ident">I16P1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x80</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R0</span>, <span class="ident">I24</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xD0</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R0</span>, <span class="ident">U32</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x32</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFE</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">SR2</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFE</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">SR1</span>))]</span>
    <span class="ident">MOV</span>,

    <span class="doccomment">/// The LD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Loads a value from Falcon DMem to a register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x18</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">MEMRI</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x34</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">MEMSPI</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3A</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">MEMSPR</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">MEMRR</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3F</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0F</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">MEMR</span>))]</span>
    <span class="ident">LD</span>,

    <span class="doccomment">/// The ST instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Stores a value from a register to Falcon DMem.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x20</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">MEMR</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x21</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">MEMSPR</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x30</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">MEMSPI</span>, <span class="ident">R2</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x35</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">MEMRI</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3C</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">MEMRRALT</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">ST</span>,

    <span class="doccomment">/// The PUSH instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Pushes a value onto the stack and increments the stack pointer by four.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">PUSH</span>,

    <span class="doccomment">/// THE POP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Pops a value off the stack and increments the stack pointer by four.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFC</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">POP</span>,

    <span class="doccomment">/// The MPUSH instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Pushes all registers in the range from $r0 to $rX (the supplied operand)</span>
    <span class="doccomment">/// onto the stack.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">MPUSH</span>,

    <span class="doccomment">/// The MPOP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Pops as many values off the stack as there are registers in the range from</span>
    <span class="doccomment">/// $r0 to $rX (the supplied operand).</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">MPOP</span>,

    <span class="doccomment">/// The MPOPADD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This instruction essentially executes a [`InstructionKind::MPOP`] and finally</span>
    <span class="doccomment">/// adds the supplied immediate value to the $sp register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I16</span>))]</span>
    <span class="ident">MPOPADD</span>,

    <span class="doccomment">/// The MPOPRET instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This instruction essentially executes a [`InstructionKind::MPOP`] followed by</span>
    <span class="doccomment">/// a [`InstructionKind::RET`].</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">MPOPRET</span>,

    <span class="doccomment">/// The MPOPADDRET instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This instruction essentially executes a [`InstructionKind::MPOPADD`] followed</span>
    <span class="doccomment">/// by a [`InstructionKind::RET`].</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFB</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">I16</span>))]</span>
    <span class="ident">MPOPADDRET</span>,

    <span class="doccomment">/// The CALL instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs an unconditional call to an absolute address, pushing</span>
    <span class="doccomment">/// the return address onto the stack.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x21</span>, <span class="ident">operands</span>(<span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF3</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">U16P1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">CALL</span>,

    <span class="doccomment">/// The LCALL instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs an unconditional long call to an absolute address,</span>
    <span class="doccomment">/// pushing the return address onto the stack.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x7E</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">U24</span>))]</span>
    <span class="ident">LCALL</span>,

    <span class="doccomment">/// The BRA instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs an unconditional branch to an absolute address.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x20</span>, <span class="ident">operands</span>(<span class="ident">U8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x20</span>, <span class="ident">operands</span>(<span class="ident">U16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">JMP</span>,

    <span class="doccomment">/// The BP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the given predicate</span>
    <span class="doccomment">/// is true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="ident">BP</span>,

    <span class="doccomment">/// The BC instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the carry bit is set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BC</span>,

    <span class="doccomment">/// The BO instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the overflow bit is set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BO</span>,

    <span class="doccomment">/// The BS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the sign bit is set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BS</span>,

    <span class="doccomment">/// The BZ instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the zero bit is set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BZ</span>,

    <span class="doccomment">/// The BA instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when unsigned greater holds</span>
    <span class="doccomment">/// true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0C</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BA</span>,

    <span class="doccomment">/// The BNA instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when unsigned smaller or</span>
    <span class="doccomment">/// equal holds true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BNA</span>,

    <span class="doccomment">/// The BRA instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target unconditionally.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0E</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0E</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BRA</span>,

    <span class="doccomment">/// The BNP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the given predicate</span>
    <span class="doccomment">/// is false.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x10</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x11</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x12</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x13</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x14</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x15</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x16</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x17</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x10</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x11</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x12</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x13</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x14</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x15</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x16</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x17</span>, <span class="ident">operands</span>(<span class="ident">PRED</span>, <span class="ident">PC16</span>))]</span>
    <span class="ident">BNP</span>,

    <span class="doccomment">/// The BNC instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the carry bit is not set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x18</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x18</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BNC</span>,

    <span class="doccomment">/// The BNO instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the overflow bit is not set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x19</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x19</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BNO</span>,

    <span class="doccomment">/// The BNS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the sign bit is not set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1A</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1A</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BNS</span>,

    <span class="doccomment">/// The BNZ instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when the zero bit is not set.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1B</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1B</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BNZ</span>,

    <span class="doccomment">/// The BG instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when signed greater holds true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1C</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1C</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BG</span>,

    <span class="doccomment">/// The BLE instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when signed less or equal holds</span>
    <span class="doccomment">/// true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1D</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1D</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BLE</span>,

    <span class="doccomment">/// The BL instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when signed less holds true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1E</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1E</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BL</span>,

    <span class="doccomment">/// The BGE instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Branches to the PC-relative target when signed greater or equal</span>
    <span class="doccomment">/// holds true.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1F</span>, <span class="ident">operands</span>(<span class="ident">PC8</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF5</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x1F</span>, <span class="ident">operands</span>(<span class="ident">PC16</span>))]</span>
    <span class="ident">BGE</span>,

    <span class="doccomment">/// The LBRA instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs an unconditional long branch to an absolute address.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x3E</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">U24</span>))]</span>
    <span class="ident">LBRA</span>,

    <span class="doccomment">/// The BCMPE instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs a conditional branch to a PC-relative address if the value of</span>
    <span class="doccomment">/// the register operand matches the second immediate operand.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>, <span class="ident">PC8P3</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>, <span class="ident">PC16P3</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>, <span class="ident">PC8P4</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>, <span class="ident">PC16P4</span>))]</span>
    <span class="ident">BCMPE</span>,

    <span class="doccomment">/// The BCMPNE instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Performs a conditional branch to a PC-relative address if the value of</span>
    <span class="doccomment">/// the register operand does not match the second immediate operand.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>, <span class="ident">PC8P3</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0D</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U8</span>, <span class="ident">PC16P3</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0E</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>, <span class="ident">PC8P4</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0x33</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0F</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">U16S</span>, <span class="ident">PC8P4</span>))]</span>
    <span class="ident">BCMPNE</span>,

    <span class="doccomment">/// The RET instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Returns from a previous subroutine call.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>())]</span>
    <span class="ident">RET</span>,

    <span class="doccomment">/// The HALT instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Halts microcode execution and triggers the exit interrupt so that the</span>
    <span class="doccomment">/// processor can only be restarted by the host machine.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>())]</span>
    <span class="ident">HALT</span>,

    <span class="doccomment">/// The SLEEP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Puts the processor into sleep state until an unmasked interrupt is</span>
    <span class="doccomment">/// received. Repeated until the given flag bit is cleared.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF4</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x28</span>, <span class="ident">operands</span>(<span class="ident">FLAG</span>))]</span>
    <span class="ident">SLEEP</span>,

    <span class="doccomment">/// The IMBLK instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Loads the TLB that covers a given physical page into a destination</span>
    <span class="doccomment">/// register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFE</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x02</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">IMBLK</span>,

    <span class="doccomment">/// The IMTAG instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Loads the TLB that covers a given virtual address into a destination</span>
    <span class="doccomment">/// register.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFE</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">IMTAG</span>,

    <span class="doccomment">/// The IMINV instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Invalidates a non-secret TLB entry corresponding to a specified physical</span>
    <span class="doccomment">/// page.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF9</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">R2</span>))]</span>
    <span class="ident">IMINV</span>,

    <span class="doccomment">/// The IRET instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Returns from an interrupt handler.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>())]</span>
    <span class="ident">IRET</span>,

    <span class="doccomment">/// The TRAP instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Triggers a software trap.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x08</span>, <span class="ident">operands</span>(<span class="ident">TRAP</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x09</span>, <span class="ident">operands</span>(<span class="ident">TRAP</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0A</span>, <span class="ident">operands</span>(<span class="ident">TRAP</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0B</span>, <span class="ident">operands</span>(<span class="ident">TRAP</span>))]</span>
    <span class="ident">TRAP</span>,

    <span class="doccomment">/// The IMLD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Submits a DMA transfer request to load code from external memory.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFA</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x04</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">IMLD</span>,

    <span class="doccomment">/// The DMLD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Submits a DMA transfer request to load data from external memory.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFA</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x05</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">DMLD</span>,

    <span class="doccomment">/// The DMST instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Submits a DMA transfer request to store local Falcon data in external</span>
    <span class="doccomment">/// memory.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFA</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">R2</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">DMST</span>,

    <span class="doccomment">/// The IMWAIT instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Waits for all DMA code load transfers to complete.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>())]</span>
    <span class="ident">IMWAIT</span>,

    <span class="doccomment">/// The DMWAIT instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Waits for all DMA data load/store transfers to complete.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x03</span>, <span class="ident">operands</span>())]</span>
    <span class="ident">DMWAIT</span>,

    <span class="doccomment">/// The DMFENCE instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Constructs a memory barrier for DMA data transfers, ensuring that</span>
    <span class="doccomment">/// all transfers queried prior to constructing the barrier will be</span>
    <span class="doccomment">/// finished before the ones after it.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF8</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>())]</span>
    <span class="ident">DMFENCE</span>,

    <span class="doccomment">/// The IOWR instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Asynchronously writes a word to the I/O space of the microprocessor.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF6</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x06</span>, <span class="ident">operands</span>(<span class="ident">IORI</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFA</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x00</span>, <span class="ident">operands</span>(<span class="ident">IOR</span>, <span class="ident">R1</span>))]</span>
    <span class="ident">IOWR</span>,

    <span class="doccomment">/// The IOWRS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Synchronously writes a word to the I/O space of the microprocessor.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xF7</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x07</span>, <span class="ident">operands</span>(<span class="ident">IORI</span>, <span class="ident">R1</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFA</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x01</span>, <span class="ident">operands</span>(<span class="ident">IOR</span>, <span class="ident">R2</span>))]</span>
    <span class="ident">IOWRS</span>,

    <span class="doccomment">/// The IORD instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Asynchronously reads a word from the I/O space of the microprocessor.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xCF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0F</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">IORI</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0F</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">IORR</span>))]</span>
    <span class="ident">IORD</span>,

    <span class="doccomment">/// The IORDS instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Synchronously reads a word from the I/O space of the microprocessor.</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xCE</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0E</span>, <span class="ident">operands</span>(<span class="ident">R1</span>, <span class="ident">IORI</span>))]</span>
    <span class="attribute">#[<span class="ident">insn</span>(<span class="ident">opcode</span> <span class="op">=</span> <span class="number">0xFF</span>, <span class="ident">subopcode</span> <span class="op">=</span> <span class="number">0x0E</span>, <span class="ident">operands</span>(<span class="ident">R3</span>, <span class="ident">IORR</span>))]</span>
    <span class="ident">IORDS</span>,
}

<span class="kw">impl</span> <span class="ident">fmt::Display</span> <span class="kw">for</span> <span class="ident">InstructionKind</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;mut</span> <span class="ident">fmt::Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) -&gt; <span class="ident">fmt::Result</span> {
        <span class="kw">let</span> <span class="ident">mnemonic</span> <span class="op">=</span> <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident">InstructionKind::CMPU</span> =&gt; <span class="string">&quot;cmpu&quot;</span>,
            <span class="ident">InstructionKind::CMPS</span> =&gt; <span class="string">&quot;cmps&quot;</span>,
            <span class="ident">InstructionKind::CMP</span> =&gt; <span class="string">&quot;cmp&quot;</span>,
            <span class="ident">InstructionKind::ADD</span> =&gt; <span class="string">&quot;add&quot;</span>,
            <span class="ident">InstructionKind::ADDSP</span> =&gt; <span class="string">&quot;addsp&quot;</span>,
            <span class="ident">InstructionKind::CCR</span> =&gt; <span class="string">&quot;ccr&quot;</span>,
            <span class="ident">InstructionKind::ADC</span> =&gt; <span class="string">&quot;adc&quot;</span>,
            <span class="ident">InstructionKind::SUB</span> =&gt; <span class="string">&quot;sub&quot;</span>,
            <span class="ident">InstructionKind::SBB</span> =&gt; <span class="string">&quot;sbb&quot;</span>,
            <span class="ident">InstructionKind::SHL</span> =&gt; <span class="string">&quot;shl&quot;</span>,
            <span class="ident">InstructionKind::SHR</span> =&gt; <span class="string">&quot;shr&quot;</span>,
            <span class="ident">InstructionKind::SAR</span> =&gt; <span class="string">&quot;sar&quot;</span>,
            <span class="ident">InstructionKind::SHLC</span> =&gt; <span class="string">&quot;shlc&quot;</span>,
            <span class="ident">InstructionKind::SHRC</span> =&gt; <span class="string">&quot;shrc&quot;</span>,
            <span class="ident">InstructionKind::NOT</span> =&gt; <span class="string">&quot;not&quot;</span>,
            <span class="ident">InstructionKind::NEG</span> =&gt; <span class="string">&quot;neg&quot;</span>,
            <span class="ident">InstructionKind::HSWAP</span> =&gt; <span class="string">&quot;hswap&quot;</span>,
            <span class="ident">InstructionKind::SETHI</span> =&gt; <span class="string">&quot;sethi&quot;</span>,
            <span class="ident">InstructionKind::CLEAR</span> =&gt; <span class="string">&quot;clear&quot;</span>,
            <span class="ident">InstructionKind::TEST</span> =&gt; <span class="string">&quot;test&quot;</span>,
            <span class="ident">InstructionKind::MULU</span> =&gt; <span class="string">&quot;mulu&quot;</span>,
            <span class="ident">InstructionKind::MULS</span> =&gt; <span class="string">&quot;muls&quot;</span>,
            <span class="ident">InstructionKind::SEXT</span> =&gt; <span class="string">&quot;sext&quot;</span>,
            <span class="ident">InstructionKind::AND</span> =&gt; <span class="string">&quot;and&quot;</span>,
            <span class="ident">InstructionKind::OR</span> =&gt; <span class="string">&quot;or&quot;</span>,
            <span class="ident">InstructionKind::XOR</span> =&gt; <span class="string">&quot;xor&quot;</span>,
            <span class="ident">InstructionKind::XBIT</span> =&gt; <span class="string">&quot;xbit&quot;</span>,
            <span class="ident">InstructionKind::BSET</span> =&gt; <span class="string">&quot;bset&quot;</span>,
            <span class="ident">InstructionKind::BCLR</span> =&gt; <span class="string">&quot;bclr&quot;</span>,
            <span class="ident">InstructionKind::BTGL</span> =&gt; <span class="string">&quot;btgl&quot;</span>,
            <span class="ident">InstructionKind::DIV</span> =&gt; <span class="string">&quot;div&quot;</span>,
            <span class="ident">InstructionKind::MOD</span> =&gt; <span class="string">&quot;mod&quot;</span>,
            <span class="ident">InstructionKind::SETP</span> =&gt; <span class="string">&quot;setp&quot;</span>,
            <span class="ident">InstructionKind::EXTR</span> =&gt; <span class="string">&quot;extr&quot;</span>,
            <span class="ident">InstructionKind::EXTRS</span> =&gt; <span class="string">&quot;extrs&quot;</span>,
            <span class="ident">InstructionKind::INS</span> =&gt; <span class="string">&quot;ins&quot;</span>,
            <span class="ident">InstructionKind::MOV</span> =&gt; <span class="string">&quot;mov&quot;</span>,
            <span class="ident">InstructionKind::LD</span> =&gt; <span class="string">&quot;ld&quot;</span>,
            <span class="ident">InstructionKind::ST</span> =&gt; <span class="string">&quot;st&quot;</span>,
            <span class="ident">InstructionKind::PUSH</span> =&gt; <span class="string">&quot;push&quot;</span>,
            <span class="ident">InstructionKind::POP</span> =&gt; <span class="string">&quot;pop&quot;</span>,
            <span class="ident">InstructionKind::MPUSH</span> =&gt; <span class="string">&quot;mpush&quot;</span>,
            <span class="ident">InstructionKind::MPOP</span> =&gt; <span class="string">&quot;mpop&quot;</span>,
            <span class="ident">InstructionKind::MPOPADD</span> =&gt; <span class="string">&quot;mpopadd&quot;</span>,
            <span class="ident">InstructionKind::MPOPRET</span> =&gt; <span class="string">&quot;mpopret&quot;</span>,
            <span class="ident">InstructionKind::MPOPADDRET</span> =&gt; <span class="string">&quot;mpopaddret&quot;</span>,
            <span class="ident">InstructionKind::CALL</span> =&gt; <span class="string">&quot;call&quot;</span>,
            <span class="ident">InstructionKind::LCALL</span> =&gt; <span class="string">&quot;lcall&quot;</span>,
            <span class="ident">InstructionKind::JMP</span> =&gt; <span class="string">&quot;jmp&quot;</span>,
            <span class="ident">InstructionKind::BP</span> =&gt; <span class="string">&quot;bp&quot;</span>,
            <span class="ident">InstructionKind::BC</span> =&gt; <span class="string">&quot;bc&quot;</span>,
            <span class="ident">InstructionKind::BO</span> =&gt; <span class="string">&quot;bo&quot;</span>,
            <span class="ident">InstructionKind::BS</span> =&gt; <span class="string">&quot;bs&quot;</span>,
            <span class="ident">InstructionKind::BZ</span> =&gt; <span class="string">&quot;bz&quot;</span>,
            <span class="ident">InstructionKind::BA</span> =&gt; <span class="string">&quot;ba&quot;</span>,
            <span class="ident">InstructionKind::BNA</span> =&gt; <span class="string">&quot;bna&quot;</span>,
            <span class="ident">InstructionKind::BRA</span> =&gt; <span class="string">&quot;bra&quot;</span>,
            <span class="ident">InstructionKind::BNP</span> =&gt; <span class="string">&quot;bnp&quot;</span>,
            <span class="ident">InstructionKind::BNC</span> =&gt; <span class="string">&quot;bnc&quot;</span>,
            <span class="ident">InstructionKind::BNO</span> =&gt; <span class="string">&quot;bno&quot;</span>,
            <span class="ident">InstructionKind::BNS</span> =&gt; <span class="string">&quot;bns&quot;</span>,
            <span class="ident">InstructionKind::BNZ</span> =&gt; <span class="string">&quot;bnz&quot;</span>,
            <span class="ident">InstructionKind::BG</span> =&gt; <span class="string">&quot;bg&quot;</span>,
            <span class="ident">InstructionKind::BLE</span> =&gt; <span class="string">&quot;ble&quot;</span>,
            <span class="ident">InstructionKind::BL</span> =&gt; <span class="string">&quot;bl&quot;</span>,
            <span class="ident">InstructionKind::BGE</span> =&gt; <span class="string">&quot;bge&quot;</span>,
            <span class="ident">InstructionKind::LBRA</span> =&gt; <span class="string">&quot;lbra&quot;</span>,
            <span class="ident">InstructionKind::BCMPE</span> =&gt; <span class="string">&quot;bcmpe&quot;</span>,
            <span class="ident">InstructionKind::BCMPNE</span> =&gt; <span class="string">&quot;bcmpne&quot;</span>,
            <span class="ident">InstructionKind::RET</span> =&gt; <span class="string">&quot;ret&quot;</span>,
            <span class="ident">InstructionKind::HALT</span> =&gt; <span class="string">&quot;halt&quot;</span>,
            <span class="ident">InstructionKind::SLEEP</span> =&gt; <span class="string">&quot;sleep&quot;</span>,
            <span class="ident">InstructionKind::IMBLK</span> =&gt; <span class="string">&quot;imblk&quot;</span>,
            <span class="ident">InstructionKind::IMTAG</span> =&gt; <span class="string">&quot;imtag&quot;</span>,
            <span class="ident">InstructionKind::IMINV</span> =&gt; <span class="string">&quot;iminv&quot;</span>,
            <span class="ident">InstructionKind::IRET</span> =&gt; <span class="string">&quot;iret&quot;</span>,
            <span class="ident">InstructionKind::TRAP</span> =&gt; <span class="string">&quot;trap&quot;</span>,
            <span class="ident">InstructionKind::IMLD</span> =&gt; <span class="string">&quot;imld&quot;</span>,
            <span class="ident">InstructionKind::DMLD</span> =&gt; <span class="string">&quot;dmld&quot;</span>,
            <span class="ident">InstructionKind::DMST</span> =&gt; <span class="string">&quot;dmst&quot;</span>,
            <span class="ident">InstructionKind::IMWAIT</span> =&gt; <span class="string">&quot;imwait&quot;</span>,
            <span class="ident">InstructionKind::DMWAIT</span> =&gt; <span class="string">&quot;dmwait&quot;</span>,
            <span class="ident">InstructionKind::DMFENCE</span> =&gt; <span class="string">&quot;dmfence&quot;</span>,
            <span class="ident">InstructionKind::IOWR</span> =&gt; <span class="string">&quot;iowr&quot;</span>,
            <span class="ident">InstructionKind::IOWRS</span> =&gt; <span class="string">&quot;iowrs&quot;</span>,
            <span class="ident">InstructionKind::IORD</span> =&gt; <span class="string">&quot;iord&quot;</span>,
            <span class="ident">InstructionKind::IORDS</span> =&gt; <span class="string">&quot;iords&quot;</span>,
        };

        <span class="macro">write!</span>(<span class="ident">f</span>, <span class="string">&quot;{}&quot;</span>, <span class="ident">mnemonic</span>)
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="faucon_asm" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.59.0-nightly (399ba6bb3 2022-01-03)" ></div>
</body></html>