wb_dma_ch_pri_enc/wire_pri27_out 1.146441 1.026189 1.432745 2.086048 0.082324 -0.126574 -0.234321 -0.316916 0.718749 0.070783 -0.959874 2.914308 -2.272765 0.041128 -1.575394 -0.533162 -2.374729 1.376280 -0.078979 0.412610
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 5.694481 2.050203 0.376787 2.691883 -1.229688 0.921379 -1.136158 -0.871102 -0.149083 2.664177 -1.473266 1.702029 -1.257612 -0.669411 -0.618623 1.243017 1.935929 0.334519 -1.178815 0.562444
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.952891 1.485085 1.680888 0.481423 -0.069606 -0.025388 0.869169 0.704046 -0.103249 -2.198908 -1.064514 0.965308 -0.883916 -0.654008 -1.514095 -1.212924 -1.385815 -1.170536 0.050366 0.354779
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.415158 4.490653 2.661138 -0.091404 0.589014 -0.131709 1.193529 -3.452583 -2.878523 0.200121 -3.921360 2.023471 0.023010 0.812894 -1.846783 0.671517 2.723053 -0.671311 1.680411 -0.125496
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.901102 1.448723 1.599018 0.455259 -0.090913 0.014695 0.807120 0.740437 -0.160165 -2.167647 -1.023001 0.927956 -0.855118 -0.622134 -1.438486 -1.155454 -1.274809 -1.198866 0.074483 0.350389
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.857849 -1.326908 -0.985166 4.952866 -1.302714 1.864723 0.682895 -0.769091 1.265111 -2.241237 0.674144 2.046519 -1.685611 -0.714887 -2.999205 -1.844139 -1.364664 1.458207 -0.900845 -0.024924
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.224034 -1.746861 -1.604846 2.582631 0.035491 0.648548 -0.470419 -0.120592 1.107697 1.432626 0.486982 2.715884 -1.029316 0.493159 -0.956236 0.075960 0.648344 2.650959 -1.009083 0.688093
wb_dma_ch_rf/assign_1_ch_adr0 -4.815001 -2.386914 1.691776 -0.597229 2.288525 -0.397731 1.904593 1.743685 1.415666 -0.693772 1.549403 1.196244 3.521124 2.623620 1.356688 2.259782 4.242630 2.272202 -1.549433 1.060054
wb_dma_ch_rf/reg_ch_busy -4.073957 -1.136763 2.144710 -1.300642 -3.701477 1.523159 -0.957552 -1.561026 -3.491466 -4.980725 -0.205615 1.312238 -0.483779 1.889811 1.995162 -0.343619 2.882534 -1.646631 -0.540538 0.835816
wb_dma_wb_slv/always_5 -1.063824 1.537078 -0.949645 -3.123827 -2.593848 -3.839114 0.443480 -1.544864 1.275462 6.604644 0.991775 -0.514272 1.248393 0.193869 2.901900 -3.048850 -0.408801 -0.922193 1.159380 1.687571
wb_dma_wb_slv/always_4 -3.408434 3.565623 2.024981 3.903161 -0.388968 0.312905 1.683112 1.883188 1.373809 5.543346 1.500659 -1.080872 4.586785 0.157455 5.253121 0.452384 4.052840 -5.343252 -1.578990 3.639546
wb_dma_wb_slv/always_3 -3.109557 0.657867 1.311510 1.776204 -1.133894 1.833699 -1.774746 2.984316 0.489970 -2.047679 2.185358 -0.305752 2.360296 -0.444533 -0.108233 -2.522238 4.050495 1.246684 -6.173310 1.362656
wb_dma_wb_slv/always_1 -5.786652 1.766554 5.617449 2.685315 -1.936396 -0.889180 1.412855 2.228267 -0.591792 -0.303041 -2.346589 0.395714 4.039192 -1.300693 2.387912 -0.108704 3.016477 -4.012764 -2.417842 2.640868
wb_dma_ch_sel/always_44/case_1/cond -2.985757 -3.541952 0.706768 3.028469 -0.964745 -0.654790 1.723843 1.419221 2.010848 1.618097 2.270244 2.873458 3.826126 2.588245 0.237580 0.347514 5.975657 2.656198 -0.645606 2.133741
wb_dma_rf/wire_ch0_csr -2.970420 -1.056907 4.986088 -0.991591 -1.545518 -0.659111 -0.291401 1.025269 -2.218929 -2.782484 -1.869437 -1.137115 3.043687 -0.061000 2.269365 0.305506 2.816685 -2.709779 -2.498424 1.957963
wb_dma_de/wire_done 0.894522 2.608260 1.027576 -0.672902 1.028794 1.033151 -0.901638 -2.271610 -1.640339 -0.565310 -2.742663 0.209985 -2.751633 -1.281422 0.782745 1.420854 -1.089091 -1.098651 -3.425082 -0.156639
wb_dma_ch_pri_enc/wire_pri11_out 1.261620 0.955751 1.386772 2.107850 0.103911 -0.081119 -0.274395 -0.330541 0.777658 0.154552 -0.895477 2.936370 -2.253342 0.120567 -1.590975 -0.510275 -2.351884 1.436420 -0.049132 0.414990
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.002744 0.963390 -1.159357 -0.056445 -0.395313 2.576382 -0.504946 -3.762233 -2.060831 -4.063135 -1.615975 -2.625132 -3.014226 -2.470535 -0.359756 0.309587 -2.392234 -1.748316 -2.844925 -2.221490
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 2.039009 -2.123047 -2.407024 2.127479 -1.325728 1.475059 -0.562395 -2.653381 0.460050 -1.386441 1.178932 -1.190230 -1.588214 -0.647453 -1.272048 -0.528474 -2.239308 1.678068 0.111367 -2.005949
wb_dma_de/always_13/stmt_1 1.788906 2.139963 3.316346 -0.549282 0.875037 -0.038161 -1.687426 -2.069695 -2.943975 -0.216425 -3.091243 2.426037 -0.299534 1.554810 -0.385617 0.995358 2.066880 2.127697 -0.541365 0.132625
wb_dma_de/always_4/if_1 -1.735179 1.690949 1.326697 -0.653515 1.027677 0.307299 -0.758924 -3.784571 -1.602642 -0.792331 -2.270017 1.420427 -2.380372 0.003072 1.020860 0.359921 -2.227410 0.987111 -2.340835 -0.509285
wb_dma_ch_arb/input_req 0.527698 -4.431226 0.995289 2.125657 -3.038364 0.041377 1.374274 -0.275990 1.872039 -2.435343 0.948499 -0.900723 -2.319013 0.111621 -2.724307 -2.759472 0.195740 -0.743716 -5.339850 3.457813
wb_dma_wb_mast/input_mast_din 4.514659 1.664624 0.936078 0.529613 0.531462 0.151494 -0.840447 3.675695 1.119787 1.448627 -0.655430 -1.587992 -0.926206 -2.449153 0.569285 2.327035 -1.057460 -2.942217 -2.415420 0.742934
wb_dma_ch_pri_enc/wire_pri20_out 1.154178 1.009280 1.441937 2.115944 0.099183 -0.079193 -0.231979 -0.288825 0.749525 0.072145 -0.946444 2.913627 -2.239836 0.120566 -1.598299 -0.498813 -2.274574 1.390655 -0.091459 0.442151
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.871561 -0.865992 -0.051925 -3.170226 0.297256 -2.392328 0.658875 -2.995315 1.217499 3.122639 0.611328 -0.395746 0.370832 1.431458 1.744473 -0.397095 0.539225 2.293859 -1.520235 0.455786
wb_dma_ch_rf/always_26/if_1/if_1 0.224066 2.613339 1.427407 0.898343 -0.731210 0.722307 -2.435111 -0.668897 -4.238794 -0.268313 -3.226819 1.412447 0.830548 -0.019812 -1.974309 -2.703358 2.884581 0.670954 -1.317548 1.275163
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.533873 -0.577301 -0.769600 3.625465 1.791756 3.403500 -0.184182 0.887699 -2.331361 -2.578106 -1.348025 0.312988 -0.174520 0.288913 -0.568687 1.609812 1.688770 -1.606331 -0.082815 0.546231
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.438522 0.367501 -1.271237 -1.420838 -0.600430 -0.656545 -0.861051 -3.317321 -0.890565 3.839656 0.327494 0.396060 0.208896 1.657480 2.491150 -0.989673 0.841209 1.201659 -0.422802 1.143393
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.327558 -1.043055 -1.614937 -0.044260 -0.067583 0.129277 -0.947043 -1.811331 0.189183 0.549496 0.040538 0.284366 -1.878401 -0.114612 -0.395246 0.290748 -1.648710 1.891427 -0.051850 -1.096444
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.165946 0.933177 0.918821 1.174053 0.729214 0.731395 1.574144 -0.170664 -1.334863 -0.728520 -1.233090 0.006064 -0.048016 1.155804 -0.315711 0.465394 0.443119 -2.833210 1.845873 1.348948
wb_dma_ch_sel/wire_ch_sel -3.509870 -1.851182 3.817814 -0.182644 -2.527346 0.202542 -0.031001 -1.132441 -0.979508 -3.697767 0.335307 0.241096 2.316629 1.142212 0.568296 -0.118021 3.598977 1.060605 -2.321424 0.390482
wb_dma_rf/inst_u19 0.112197 0.076830 1.437460 -0.957876 0.431711 -2.331744 0.519083 -3.090951 1.901185 2.876163 -0.297331 2.444698 -1.728702 1.525457 0.012564 -0.953429 -1.625757 3.529592 -1.548867 0.902932
wb_dma_rf/inst_u18 0.070752 0.086022 1.434654 -0.903740 0.401448 -2.301691 0.533466 -2.965624 1.846900 2.740677 -0.287119 2.395247 -1.691059 1.518040 -0.036089 -0.947420 -1.544756 3.412347 -1.485286 0.933205
wb_dma_rf/inst_u17 0.085053 0.170954 1.475069 -0.988614 0.409279 -2.404180 0.495217 -2.974993 1.916905 2.976851 -0.335552 2.561869 -1.781710 1.562152 0.037404 -0.954584 -1.646434 3.463851 -1.462966 1.000049
wb_dma_rf/inst_u16 0.118234 0.131827 1.537993 -0.789533 0.434304 -2.200746 0.492952 -3.004787 1.838684 2.666679 -0.418264 2.464609 -1.837658 1.462656 -0.083212 -0.946313 -1.663829 3.415521 -1.595696 0.969250
wb_dma_rf/inst_u15 0.244937 0.102914 1.380640 -0.900931 0.372391 -2.381919 0.448628 -3.023028 1.911768 3.002045 -0.339935 2.537385 -1.879063 1.494502 0.002227 -0.944596 -1.797187 3.542431 -1.438415 0.952430
wb_dma_rf/inst_u14 0.124995 0.179052 1.419395 -0.947800 0.353569 -2.441123 0.484358 -3.100386 1.906736 2.968148 -0.405223 2.553329 -1.852217 1.502053 0.057926 -0.955640 -1.773860 3.484981 -1.424461 0.923487
wb_dma_rf/inst_u13 0.149453 0.084088 1.445603 -0.819271 0.424966 -2.264987 0.483363 -3.057660 1.873076 2.863794 -0.330735 2.481981 -1.793106 1.551495 0.020664 -0.872531 -1.619934 3.550344 -1.604474 0.985561
wb_dma_rf/inst_u12 0.269859 0.141537 1.299665 -0.956236 0.362265 -2.311529 0.409450 -3.083173 1.825453 2.906085 -0.351244 2.400780 -1.887767 1.417148 0.074709 -0.931419 -1.715393 3.391376 -1.475029 0.862114
wb_dma_rf/inst_u11 0.069944 0.164960 1.465093 -0.914556 0.357995 -2.381148 0.490517 -2.982234 1.873132 2.857351 -0.343955 2.480343 -1.775244 1.462531 0.048199 -0.953616 -1.698839 3.362545 -1.463954 0.972693
wb_dma_rf/inst_u10 0.018578 0.129398 1.529780 -0.905344 0.402465 -2.288175 0.542321 -3.057252 1.816136 2.761958 -0.355328 2.467262 -1.780468 1.550278 -0.054842 -0.967566 -1.621817 3.422029 -1.557224 0.995068
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -4.988955 1.591489 1.693363 -0.750561 1.936872 -0.363379 -0.312878 -3.370284 0.404234 0.128400 -0.091458 -3.710542 1.049634 -1.818281 4.555397 0.867366 -5.696788 0.139470 -4.088394 -1.936307
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 4.173570 -1.530255 -1.374634 1.970680 2.229270 2.266881 -0.775442 1.260089 0.781433 3.193466 3.133419 1.584802 -1.430909 5.838443 0.999392 0.465136 1.657136 1.874214 1.206219 3.916891
wb_dma/input_wb1_ack_i -2.062375 0.148923 0.867553 2.458947 -0.140765 1.824635 1.309720 1.161354 -1.356843 -3.845888 -2.077109 0.388918 -2.046569 0.840959 -1.307098 -2.254374 0.797315 -1.308654 -4.000000 3.853117
wb_dma/wire_slv0_we -3.530655 0.949333 1.255219 1.243874 -1.130969 2.418139 -2.237213 2.928793 -0.428628 -2.538330 2.358304 -0.399137 2.919758 -0.291476 0.561139 -1.833417 4.760605 0.845447 -5.552165 0.899866
wb_dma_ch_rf/reg_ch_sz_inf -1.915996 0.964452 -0.112763 -0.886358 0.366735 1.376471 -0.785983 0.248733 -2.824517 -2.082497 -1.009372 0.117595 0.343165 0.128887 1.411160 1.203946 0.940837 -1.873294 1.307063 -0.628178
wb_dma_ch_rf -3.022744 -0.565890 1.182448 1.585999 0.381711 3.459073 0.284554 1.792629 -1.964716 -3.532428 0.010156 -1.431898 2.341699 0.680777 0.500013 0.090673 5.270656 -3.073657 -3.448926 2.802606
wb_dma_ch_sel/wire_gnt_p1_d -1.868720 1.482787 1.606792 0.427350 -0.085046 -0.079372 0.819847 0.678997 -0.083596 -2.121030 -1.004049 0.910785 -0.875694 -0.653089 -1.430445 -1.170556 -1.358076 -1.159225 0.040551 0.338585
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.638996 1.617705 -0.690037 2.139183 -1.662133 2.514732 -1.291140 -4.983181 -2.030347 0.033959 -1.486269 -1.233013 -1.167308 -1.394625 1.106133 1.254999 1.191003 -0.299857 -2.951333 -1.383392
wb_dma_ch_sel/input_ch1_txsz 1.860791 2.947819 2.612654 2.410742 0.242942 0.749083 0.397266 3.091374 0.404424 -0.461303 -1.577271 1.549763 -0.996848 -1.080960 -1.626286 0.419525 0.317585 -2.463033 -1.174085 1.791915
wb_dma/wire_ch3_txsz 3.022508 -0.450763 -0.127620 1.729881 0.149916 -0.045593 -1.057830 -0.948265 0.851578 2.208692 0.066409 2.019469 -1.378794 0.706460 -0.167672 0.622497 -1.009970 2.559763 -0.139939 0.146842
wb_dma_ch_sel/assign_7_pri2 2.283052 -1.001308 -1.566372 -0.068750 -0.054954 0.114676 -0.895270 -1.736525 0.195125 0.600763 0.029315 0.273378 -1.783935 -0.088811 -0.410123 0.237728 -1.603497 1.822368 -0.025978 -1.037723
wb_dma_ch_pri_enc/inst_u30 0.808933 1.114582 1.559170 2.022460 0.040970 -0.100847 -0.121158 -0.214228 0.719333 -0.112349 -0.988325 2.864083 -2.162305 0.034727 -1.607475 -0.620517 -2.307170 1.190399 -0.100794 0.482565
wb_dma/assign_3_dma_nd 1.041653 -1.199764 -1.527484 -2.081715 0.547523 -0.774858 -0.697288 -5.684844 0.531173 1.696708 -0.331034 -1.486278 -2.259479 -0.315010 1.041170 -0.005124 -2.262294 3.149066 -3.745057 -1.365408
wb_dma_ch_rf/assign_6_pointer 1.779335 -3.727846 -0.419175 7.279775 1.389873 4.893378 -1.725749 0.704546 -1.981723 -3.571752 -0.076393 0.709334 -1.376099 1.926486 -0.307779 2.020807 -0.710272 0.258061 0.126755 0.987857
wb_dma_ch_rf/wire_ch_adr0_dewe 0.211599 -0.687882 -0.011717 -0.958654 -0.290107 -1.371370 0.486271 1.105223 0.844084 1.784507 1.019377 1.348035 0.892682 1.680102 0.256222 -0.134974 1.363722 0.781511 2.206978 0.853227
wb_dma_ch_pri_enc/always_2/if_1/cond 1.129838 0.992833 1.382780 2.009135 0.055073 -0.115609 -0.211720 -0.395873 0.717733 0.091863 -0.950973 2.929918 -2.326609 0.063114 -1.602595 -0.577221 -2.442608 1.419617 -0.055538 0.399710
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.059916 -2.558271 1.066564 2.598063 0.977397 0.698633 -2.215261 0.706395 0.017038 0.590565 0.209839 2.223175 -1.757734 2.356174 0.630759 1.176600 -1.690209 2.654080 -0.449094 1.529867
wb_dma_ch_sel/input_ch0_txsz 2.617926 2.692636 0.149967 -0.162926 -0.219403 1.412460 -1.611484 -4.071071 -2.589570 1.559298 -2.729594 -0.050931 -1.275432 -0.820098 2.050958 2.153537 2.134066 -0.322792 -3.388646 -0.377996
wb_dma_ch_sel/always_2 0.987853 -1.200876 -1.580747 -2.291530 0.495847 -0.916388 -0.679897 -5.762268 0.585034 1.825828 -0.317429 -1.577536 -2.254240 -0.375794 1.112235 -0.035966 -2.351255 3.179671 -3.718348 -1.427185
wb_dma_ch_sel/always_3 4.280837 -0.881465 -1.278252 1.860280 -0.507483 1.119034 -0.642944 -4.101931 1.400492 1.535304 0.329089 -2.310216 -2.049849 -1.329601 0.058477 0.730866 -1.388493 1.765612 -4.607625 -0.860940
wb_dma_rf/input_de_txsz_we 2.381731 2.140421 -1.880114 -3.440983 -0.473966 -0.384829 -1.951348 -2.338292 -2.024574 2.284030 -1.979283 -1.270823 -2.270274 -2.088290 3.344061 2.000749 -1.656424 -2.165270 -0.650398 -1.494963
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.136132 -1.846949 -1.658253 2.623780 0.016974 0.652963 -0.435410 -0.102393 1.159974 1.435557 0.560579 2.790330 -1.018001 0.514310 -1.005050 0.095035 0.684219 2.727971 -1.008841 0.712264
wb_dma_ch_sel/assign_145_req_p0 -0.534965 0.381920 -1.291063 -1.619490 -0.554675 -0.622352 -0.879209 -3.299846 -1.082997 3.710207 0.278275 0.390385 0.227552 1.712727 2.549947 -0.954256 0.912602 1.114173 -0.271988 1.074347
wb_dma_de/always_3/if_1/if_1/cond -0.664518 0.870077 -0.869377 0.556596 -1.431780 0.214859 0.169020 -0.077177 -0.289824 0.951926 0.511452 -1.198446 0.696539 -0.485261 -0.133520 -2.306975 0.337990 -1.589617 -0.139972 1.104151
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.063645 -1.834255 -1.635001 2.684749 0.059999 0.763240 -0.382726 0.012494 1.105591 1.325167 0.553033 2.689203 -0.910885 0.452946 -1.048946 0.067505 0.780837 2.579285 -1.028253 0.753687
wb_dma_rf/always_1/case_1 -9.065752 -0.353129 3.194591 5.039769 -1.260862 1.805948 2.194093 0.729396 -3.896245 -5.350638 -3.511496 0.456493 3.268440 0.129552 2.017387 -0.059562 4.454828 -4.482679 -2.087224 1.453947
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.544669 1.089022 1.170998 2.089329 -0.867706 0.321000 -0.202022 0.009330 -2.345206 -0.245470 -1.424278 2.128669 0.209784 1.344591 0.974828 -1.251992 1.253886 -2.052833 0.988331 2.018464
wb_dma_ch_sel/assign_99_valid/expr_1 -2.081754 0.932685 -0.888981 0.435464 1.389762 1.912915 1.890693 -3.738405 0.730913 1.435268 2.605393 -2.214572 3.955681 1.899778 0.304416 0.200753 5.891190 2.433621 -2.538040 -0.390057
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.853062 -0.919542 -0.033265 -3.029429 0.327119 -2.326245 0.678224 -2.788318 1.232410 3.084573 0.680873 -0.320030 0.417740 1.486133 1.679187 -0.361932 0.621147 2.286901 -1.386436 0.507533
wb_dma_wb_slv/reg_slv_adr -5.739697 1.698476 5.669392 2.917736 -1.865196 -0.611348 1.318532 2.246801 -0.691729 -0.255142 -2.259097 0.509448 4.003752 -1.004542 2.574018 0.053527 3.293200 -4.005630 -2.529368 2.878923
wb_dma_ch_sel/assign_8_pri2 2.205012 -1.005342 -1.575306 -0.077277 -0.035405 0.120725 -0.909555 -1.786586 0.169388 0.573949 0.044617 0.208475 -1.796629 -0.113417 -0.394604 0.272930 -1.572779 1.801419 -0.061306 -1.028662
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.861212 0.936608 -0.113749 -0.831440 0.363258 1.406271 -0.745303 0.288205 -2.816035 -2.098400 -0.932731 0.080126 0.412834 0.102455 1.363251 1.196433 1.010701 -1.878144 1.274915 -0.599703
wb_dma_wb_mast/wire_wb_cyc_o -1.934724 1.504009 1.667166 0.419814 -0.073134 -0.015170 0.828042 0.704509 -0.135418 -2.221802 -1.074923 0.941395 -0.846346 -0.634681 -1.457560 -1.214367 -1.355780 -1.241582 0.098726 0.320560
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.795961 -0.082817 -1.209820 1.540467 0.351991 1.995224 -0.730605 2.177589 -0.535455 -1.593472 0.747407 -0.329422 0.552617 -0.167085 -0.436965 -0.610356 2.036870 -0.732709 -1.400869 0.915022
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.055000 1.038020 1.420813 2.027956 0.053027 -0.103324 -0.211773 -0.269734 0.708878 0.044465 -0.934325 2.874692 -2.153966 0.098230 -1.572009 -0.530326 -2.308266 1.297839 -0.007876 0.445011
wb_dma/wire_paused -0.123036 0.943351 0.943544 1.109220 0.639542 0.656220 1.598207 -0.331159 -1.273882 -0.670421 -1.234313 0.086663 -0.160111 1.210330 -0.240403 0.461052 0.298006 -2.749591 1.833688 1.334785
wb_dma_ch_rf/always_8/stmt_1/expr_1 -4.106755 -1.037791 1.931798 -1.145072 -3.770643 1.499657 -0.881812 -1.218456 -3.398728 -4.723711 -0.087302 1.187002 -0.277550 1.742796 1.972340 -0.583406 3.080728 -1.854434 -0.531099 0.943760
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.933820 1.444612 1.621829 0.428472 -0.092470 -0.033958 0.832531 0.674994 -0.095820 -2.135019 -1.010107 0.876664 -0.760888 -0.617027 -1.425068 -1.141517 -1.235763 -1.144242 0.028507 0.322890
wb_dma_de/assign_67_dma_done_all 2.720213 1.161243 -0.663888 -1.123348 1.071414 1.229869 -1.747135 -2.818023 -1.737983 1.217894 -1.812417 -0.877513 -1.913419 -0.728161 2.216135 2.688976 0.347758 -0.205865 -3.538537 -0.498479
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.366791 -0.041714 3.222947 0.096631 0.619393 2.434107 3.395867 -1.435725 0.465333 -2.941266 1.719865 -3.015251 0.823849 3.255513 -0.376097 1.681605 2.775262 -2.137223 -1.405313 2.077428
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.829621 -2.688045 -2.344726 4.573719 -1.135025 1.968139 -0.124511 -0.951586 1.298073 -0.402399 1.564683 1.286359 -0.766644 -0.007555 -1.678013 -0.638275 0.085559 2.371974 -0.850259 -0.155899
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.812970 -0.657944 0.296592 -3.668004 -1.623783 -3.510316 1.417116 -2.287820 2.395844 4.181815 1.025915 -3.160777 1.629771 -0.816411 1.130806 -2.380750 0.776804 -0.272966 -3.061905 1.324295
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.091154 -3.423405 -1.848518 1.331360 -2.678301 -1.326851 1.219961 -2.827561 3.587533 3.288271 2.522735 -1.683520 0.826792 -0.885156 -0.698938 -2.791204 0.655044 2.086428 -3.680542 1.051723
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.206497 -1.905387 -1.627302 2.683387 0.030915 0.661002 -0.412789 0.056711 1.238566 1.402277 0.628736 2.770504 -0.951519 0.471678 -1.121987 0.065927 0.663419 2.757864 -0.878998 0.661655
wb_dma_ch_sel/always_39/case_1/stmt_4 2.311008 -0.988431 -1.566470 -0.088112 -0.056571 0.102333 -0.900821 -1.838570 0.215536 0.627807 0.032759 0.316960 -1.862110 -0.112174 -0.384730 0.266911 -1.638991 1.858256 -0.040451 -1.045321
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.033742 0.984416 1.417512 2.085839 0.068115 -0.094456 -0.189094 -0.307734 0.712961 0.013518 -0.912326 2.877883 -2.242170 0.068005 -1.583993 -0.541727 -2.300802 1.352418 -0.098842 0.450153
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.721157 -0.686228 0.440431 -3.535940 -1.472230 -3.338967 1.326775 -2.310831 2.302983 3.812706 0.891631 -3.259050 1.543328 -0.888781 1.096015 -2.183665 0.747793 -0.316169 -3.367789 1.282407
wb_dma_ch_pri_enc/wire_pri14_out 1.118287 1.060966 1.459532 2.100173 0.079523 -0.152089 -0.204455 -0.318742 0.752936 0.117412 -0.980633 2.937390 -2.228370 0.069082 -1.626199 -0.541290 -2.350480 1.360211 -0.071869 0.427687
wb_dma_ch_sel/always_39/case_1/stmt_1 1.024004 -1.202142 -1.483312 -2.140665 0.545850 -0.848222 -0.642612 -5.714086 0.586456 1.766637 -0.350065 -1.552063 -2.239900 -0.301126 1.082049 0.010908 -2.251090 3.204217 -3.792919 -1.343998
wb_dma_rf/wire_ch6_csr -0.940751 -0.289074 0.292150 0.793284 2.759491 2.945924 0.332078 1.187728 -1.179899 -1.608127 0.165590 -2.152647 2.290536 0.786163 -0.344005 0.775883 4.234675 -1.004801 -3.237446 2.166389
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.629623 1.449033 0.019720 -2.990162 -0.863182 -2.952926 -0.207665 -2.686323 0.774615 4.063807 -0.556275 -0.652329 -0.406095 -0.960074 2.935012 -0.538104 -2.224436 -0.021046 -0.896536 -0.296186
wb_dma_wb_if/input_wb_we_i -1.323319 4.271528 2.513524 -4.953103 -0.264446 -4.727598 0.688690 2.281359 3.094275 5.499949 0.872741 -0.791859 -0.614081 -0.943598 3.501250 -1.563027 -5.506478 -3.268333 -0.253297 2.521795
wb_dma_ch_sel/assign_141_req_p0 -0.485238 0.350791 -1.260083 -1.459076 -0.588597 -0.648961 -0.896045 -3.282731 -1.042447 3.733835 0.267377 0.477491 0.200048 1.699140 2.527595 -0.908023 0.877172 1.134082 -0.236349 1.103261
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.066020 -1.520835 1.325759 -4.213539 -0.092369 -3.727273 1.195710 -2.363642 2.664685 3.207600 0.447002 -1.936775 0.838188 -0.275400 1.297106 0.124501 0.492392 1.433123 -3.113452 0.192024
wb_dma_ch_sel_checker 0.868473 0.541058 1.355852 1.786029 0.218453 -0.208024 -0.200416 0.782678 0.709991 1.696848 0.028316 1.785033 0.330199 0.813838 0.225080 0.400844 0.450748 0.799821 -0.060499 1.154499
wb_dma_ch_rf/reg_ch_dis 1.191230 2.878203 2.267786 -0.178247 -0.491561 0.160171 -1.584088 -2.258148 -3.247553 0.655710 -2.539509 1.200704 0.365494 1.053346 -0.452325 -1.223459 2.243912 0.631322 -0.647663 1.070940
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.658741 -3.437573 0.401949 4.550146 -0.267711 1.962644 -1.885216 -0.308299 0.142882 -1.283910 1.182090 0.715168 -1.538536 1.829499 -0.072336 0.383351 -2.333047 2.394736 -0.358210 0.648375
wb_dma_rf/wire_ch0_am1 -0.564678 0.870394 0.090680 0.572474 0.395803 0.292306 -1.066892 -0.039564 -2.102351 -1.269831 -1.709144 0.506239 1.689879 -0.920095 -3.210199 -1.761339 2.310563 2.113182 -0.633284 -1.057261
wb_dma_ch_rf/wire_pointer_we -0.826625 -0.076826 -1.246662 1.493556 0.317120 1.944922 -0.764107 2.069073 -0.464197 -1.441377 0.773408 -0.273716 0.644251 -0.182549 -0.437695 -0.662072 2.031912 -0.552458 -1.399862 0.848699
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.177316 0.732542 0.806629 -2.947003 2.255573 -0.258661 0.072751 1.251032 0.918895 -0.032543 1.123343 -0.877918 -0.435455 0.784961 1.420268 1.682039 -1.756029 -0.359057 -0.290917 0.187567
wb_dma_wb_slv/always_3/stmt_1 -3.201787 0.821027 1.483005 1.669646 -1.299195 1.601979 -1.898823 3.184615 0.635736 -1.923990 2.383353 -0.206984 2.602861 -0.464458 -0.033427 -2.653674 4.023407 1.349779 -6.040086 1.250256
wb_dma_ch_rf/always_2/if_1/if_1 2.621691 -3.504263 0.387836 4.638286 -0.311315 1.992161 -1.801160 -0.208358 0.197323 -1.377672 1.316333 0.605711 -1.443879 1.781744 -0.096579 0.340619 -2.331170 2.320514 -0.344872 0.663014
wb_dma_pri_enc_sub/assign_1_pri_out 1.040399 1.041643 1.487309 2.090425 0.084842 -0.098452 -0.175053 -0.222752 0.753485 0.074302 -0.971794 2.954889 -2.167857 0.093332 -1.563263 -0.558449 -2.319959 1.333321 -0.077065 0.486327
wb_dma_ch_sel/input_ch0_adr0 -0.956540 -0.599353 1.194720 1.872362 0.159021 -1.843444 0.510025 1.451588 2.517700 5.631897 2.096071 1.683027 4.969739 1.765899 2.466717 0.888724 3.877703 2.513438 1.308436 1.103605
wb_dma_ch_sel/input_ch0_adr1 -0.662677 0.880969 -0.919544 0.472957 -1.469089 0.136273 0.210047 -0.143316 -0.269613 1.045868 0.503068 -1.182056 0.734502 -0.537691 -0.110027 -2.393097 0.346984 -1.594354 -0.145309 1.132423
wb_dma_wb_slv/assign_4 -2.474354 -1.601776 0.454593 0.303511 -3.261183 1.406607 3.026278 1.756397 -0.809777 -5.540632 -0.378819 -3.154209 -0.393467 -0.246951 0.796771 -0.925112 2.465219 -4.972924 -3.014048 2.499137
wb_dma_wb_mast/input_wb_data_i -1.173933 -1.713334 0.835220 2.030784 1.247120 2.098353 -0.330009 3.767824 -2.874005 -1.887005 -0.621602 -1.239407 1.044809 1.583181 0.635096 0.623756 3.319568 -2.543690 -3.437534 3.816685
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.892912 -2.760449 -2.389581 4.669601 -1.192570 1.937901 -0.102176 -1.138248 1.396190 -0.316544 1.574742 1.296799 -0.802982 -0.082292 -1.760268 -0.682908 0.102738 2.571754 -1.035985 -0.185451
wb_dma_de/wire_adr1_cnt_next1 1.228979 -0.856057 1.031428 -0.030181 -0.952707 -0.951346 0.577484 -2.093171 1.381965 -1.447046 0.384100 -2.938699 1.923150 -2.463706 -2.900537 -0.690936 -0.158726 1.734372 -0.881846 -3.117182
wb_dma_ch_sel/inst_u2 -1.908043 1.514675 1.631961 0.422835 -0.112072 -0.087819 0.847406 0.677970 -0.117901 -2.149249 -1.039329 0.961985 -0.921221 -0.643114 -1.488130 -1.218738 -1.412175 -1.155944 0.077102 0.315194
wb_dma_ch_sel/inst_u1 3.360319 -5.052565 0.902036 2.152980 -1.969115 -0.778664 0.350614 -1.855651 2.773244 1.375369 2.283100 -2.971951 2.163800 -0.005269 -2.564648 -1.513409 2.910555 3.174251 -5.310418 1.475214
wb_dma_ch_sel/inst_u0 1.038964 1.039017 1.442981 2.010883 0.049177 -0.134936 -0.188675 -0.283410 0.742916 0.008169 -0.917541 2.857471 -2.196801 0.056491 -1.575827 -0.593104 -2.352995 1.305753 -0.028928 0.411511
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.198594 1.036075 1.447503 2.102114 0.048552 -0.153465 -0.233391 -0.307999 0.787095 0.146264 -0.954986 2.940277 -2.261400 0.070449 -1.616810 -0.563222 -2.393177 1.400800 -0.035027 0.428654
wb_dma/wire_adr0 -2.986960 -3.413595 0.778358 2.911011 -0.777228 -0.656515 1.726260 1.650863 1.962510 1.724547 2.285846 2.947831 3.849593 2.782025 0.425813 0.541341 6.040553 2.537913 -0.557833 2.226271
wb_dma/wire_adr1 -0.797092 -0.239657 -1.731080 2.656836 -2.669193 1.474915 0.451266 -1.151152 0.095974 -0.738329 1.664055 -2.579666 0.824505 -0.970981 -0.926594 -3.118499 -0.539665 -1.475415 -0.026640 0.121965
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.302478 -2.599562 -2.208620 0.302590 -2.299997 -0.258704 0.342552 -2.886044 1.127279 1.730577 1.717819 -1.534764 0.995890 -0.739027 0.613875 -1.678181 1.243511 0.734484 -2.272122 0.260100
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.048508 -1.911154 -1.714558 2.724006 0.035850 0.767040 -0.383954 0.028662 1.113003 1.309067 0.598527 2.747152 -0.910091 0.523632 -1.055128 0.055215 0.810561 2.685038 -1.051016 0.730825
wb_dma_ch_rf/assign_18_pointer_we -0.936057 -0.131266 -1.209336 1.406365 0.401514 1.909801 -0.670388 2.047389 -0.473850 -1.440870 0.786789 -0.454132 0.782659 -0.150259 -0.324305 -0.607394 2.164012 -0.638122 -1.526288 0.910096
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.234064 0.705179 0.740215 -2.867562 2.236311 -0.293411 0.077421 1.200640 0.921045 -0.046368 1.123462 -0.853449 -0.372664 0.768550 1.378080 1.615505 -1.714311 -0.302227 -0.276754 0.164087
wb_dma_ch_sel/wire_req_p0 2.044824 -5.985116 -0.412361 1.790478 -3.080426 0.081140 0.613223 -0.669315 1.915008 -0.644757 1.918136 -1.882406 -1.260351 0.673664 -1.376638 -1.635690 1.602650 0.204223 -5.416938 3.175153
wb_dma_ch_sel/wire_req_p1 -1.857277 1.502879 1.632544 0.383459 -0.050694 -0.070377 0.838010 0.622458 -0.075689 -2.032754 -1.019056 0.951881 -0.860849 -0.615453 -1.411410 -1.175481 -1.346866 -1.107526 0.034544 0.300340
wb_dma/wire_ndnr 4.191897 -0.752206 -1.207343 1.937556 -0.515614 1.129771 -0.604685 -3.870696 1.344193 1.428317 0.277976 -2.192978 -1.971581 -1.308681 0.015979 0.681210 -1.272434 1.545586 -4.434531 -0.772572
wb_dma_de/reg_mast0_drdy_r 5.976676 -0.220298 -0.514621 0.802096 -0.028911 -0.474431 -0.730988 1.756245 1.462688 3.838554 0.475520 2.074266 -0.975634 1.068438 -0.311101 1.723023 1.446432 1.137700 0.911217 1.281436
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.959152 1.062657 1.533328 2.158576 0.069422 -0.041408 -0.193713 -0.162893 0.665682 -0.105224 -0.965331 2.902546 -2.203307 0.037551 -1.637790 -0.588383 -2.242693 1.235818 -0.077788 0.505385
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -4.840909 -2.606862 1.595868 -0.454927 2.202047 -0.367161 1.922929 1.840825 1.417423 -0.758047 1.688514 1.350793 3.475128 2.845517 1.260809 2.138574 4.371095 2.413865 -1.546669 1.179176
wb_dma_ch_sel/assign_137_req_p0 -0.539878 0.467727 -1.182449 -1.519466 -0.610946 -0.651654 -0.874120 -3.303948 -1.070172 3.828882 0.263026 0.361538 0.231909 1.674276 2.571789 -1.009494 0.944153 1.078486 -0.434623 1.183853
wb_dma_rf/wire_pointer2 0.869184 0.530807 1.341053 1.762436 0.183225 -0.219907 -0.165086 0.763707 0.689357 1.672978 0.048804 1.798040 0.342978 0.805250 0.191212 0.396073 0.474813 0.782854 -0.042102 1.108578
wb_dma_rf/wire_pointer3 2.993862 -2.647389 1.167958 2.642773 0.953024 0.806070 -2.249376 0.777337 -0.073905 0.402792 0.192267 2.180721 -1.789885 2.423846 0.693074 1.232330 -1.688066 2.594337 -0.469939 1.650676
wb_dma_rf/wire_pointer0 1.776022 -1.932564 -1.907076 6.775724 0.832681 4.514926 -0.715623 -1.134622 -1.510225 -2.503200 -0.488474 0.614097 -1.334044 0.278896 -1.323887 1.660053 -0.224147 0.178148 0.475130 -0.523079
wb_dma_rf/wire_pointer1 3.125354 -0.430778 -0.160470 1.673715 0.138762 -0.148404 -1.084950 -0.984102 0.926657 2.299072 0.090976 2.094815 -1.444613 0.739658 -0.171078 0.619409 -1.122018 2.627542 -0.071144 0.138061
wb_dma_rf/wire_sw_pointer0 -1.200513 0.213005 -0.266667 1.321066 -0.275868 0.949012 -0.889047 1.321653 -1.700661 -1.242196 -1.218807 0.398207 0.633546 -0.882911 -1.518947 -1.464276 1.694849 -0.208160 -1.359736 0.641216
wb_dma_de/always_21/stmt_1 5.877977 -0.223844 -0.445036 0.781431 0.010789 -0.490386 -0.759916 1.677470 1.511883 3.851392 0.495047 2.101450 -1.003149 1.068130 -0.275318 1.670797 1.312086 1.221489 0.842958 1.265149
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 4.245986 0.791342 -0.579781 2.688711 -1.956613 1.186149 -0.581179 -5.122082 0.518473 1.972930 -0.638554 -1.497272 -1.427069 -1.548799 0.103958 0.211413 0.338363 1.228837 -4.187196 -0.736194
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.752189 2.899216 1.288116 -1.900016 -0.250593 -1.581531 -1.060946 -1.332101 -1.464387 3.381476 -1.492187 1.250059 0.461097 -0.026938 4.377322 1.012087 -0.562302 -1.273665 0.405579 0.282966
wb_dma_ch_arb/input_advance 1.132979 -1.202625 -1.598537 -2.189994 0.511714 -0.912700 -0.710003 -5.791619 0.555693 1.822135 -0.349991 -1.464781 -2.344360 -0.375582 1.049038 -0.016142 -2.425399 3.264912 -3.729427 -1.399075
wb_dma_de/always_7/stmt_1 1.999206 0.671531 -1.905009 -2.667523 0.926534 1.453703 -1.601954 -3.495780 -2.366953 -0.452534 -1.938259 -2.368854 -2.405785 -1.490076 1.929303 2.325320 -0.292219 -0.895523 -3.330699 -1.551359
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.084098 0.132707 1.394428 -0.961793 0.379167 -2.323958 0.476538 -3.018519 1.796024 2.760068 -0.376366 2.433409 -1.828653 1.455901 -0.008419 -0.946135 -1.707057 3.366026 -1.502921 0.904633
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.057052 -1.728887 -1.558937 2.577616 0.063547 0.668108 -0.419015 -0.047894 1.077146 1.425453 0.483382 2.755736 -0.938737 0.508065 -0.906733 0.087560 0.789975 2.587530 -1.016929 0.747551
wb_dma_de/always_3/if_1/cond -0.681680 0.903014 -0.989594 0.490888 -1.553484 0.101738 0.228917 -0.189051 -0.202890 1.165924 0.564363 -1.249543 0.724939 -0.536215 -0.110680 -2.516928 0.286270 -1.614307 -0.103945 1.131956
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.054079 -1.461170 1.236201 -4.295274 -0.161814 -3.819797 1.193629 -2.236108 2.731668 3.370739 0.513343 -1.986551 0.877516 -0.362708 1.300041 -0.018737 0.295923 1.333133 -2.861418 0.121765
wb_dma_ch_sel/assign_101_valid -2.341434 1.094044 -0.991359 0.368277 1.270533 1.882038 1.923869 -3.702882 0.630246 1.355621 2.547691 -2.259851 4.008884 1.823398 0.393993 0.128138 5.758934 2.212717 -2.156103 -0.504376
wb_dma_ch_sel/assign_98_valid -2.178074 0.863438 -0.911405 0.458091 1.152325 1.887640 1.934825 -4.011812 0.610271 1.249035 2.461199 -2.344122 3.871305 1.794205 0.254142 0.064054 5.833135 2.351353 -2.592474 -0.466387
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.816820 -0.801826 -0.039415 -3.118206 0.291687 -2.396803 0.603233 -2.933422 1.206030 3.125752 0.572819 -0.367744 0.310674 1.359080 1.779366 -0.345260 0.432929 2.197743 -1.487130 0.474048
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.639327 -0.666001 0.386712 -3.670968 -1.463750 -3.494344 1.332412 -2.516773 2.442324 4.140621 0.957212 -3.168231 1.476625 -0.840608 1.140952 -2.158722 0.674877 -0.070948 -3.338140 1.201094
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.124648 1.044587 1.494876 2.125970 0.098588 -0.127343 -0.230083 -0.243924 0.759231 0.104741 -0.938307 2.938832 -2.234189 0.058282 -1.583097 -0.549531 -2.334636 1.379192 -0.094764 0.510805
wb_dma_rf/wire_ch7_csr -1.018257 -0.139314 0.346505 0.672355 2.853981 2.909140 0.343054 1.389475 -1.163177 -1.629447 0.105132 -2.108929 2.275645 0.715365 -0.247139 0.939630 4.182047 -1.103894 -3.226879 2.016886
wb_dma_ch_sel/reg_csr -1.735335 -1.936865 3.007591 -1.714490 3.553812 -0.301852 -1.174883 3.861302 -1.149933 -1.017673 -2.202767 -0.781969 1.264611 -0.268844 2.948661 3.169095 0.280116 -1.911476 -2.977586 2.286496
wb_dma_de/reg_next_state -0.526295 0.631670 4.280977 0.187299 -0.645314 1.282261 1.114036 -1.766495 -1.002691 -2.752651 1.129903 -2.256749 0.279710 3.356469 1.611640 0.633930 0.557789 -2.116756 -1.082260 1.634057
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.770209 -2.367473 3.491769 1.492317 3.855483 -0.949394 -1.740968 -1.733277 2.383960 2.212633 0.850464 -2.036779 0.884348 0.932060 5.661197 3.839359 -5.851246 4.159339 -5.067461 -0.618169
wb_dma_de/always_11/stmt_1/expr_1 -0.782693 0.846368 -0.955761 0.444828 -1.480206 0.164334 0.234085 -0.077125 -0.237864 1.039736 0.536166 -1.245186 0.791727 -0.511701 -0.086703 -2.425976 0.342208 -1.609730 -0.111133 1.111061
wb_dma_ch_rf/input_ptr_set 3.058934 -0.464476 -0.137537 1.752632 0.145633 -0.077215 -1.060586 -0.928207 0.895430 2.249273 0.092593 2.043497 -1.362062 0.747206 -0.178454 0.641655 -1.007599 2.612754 -0.129635 0.163949
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.740240 -0.363381 -1.846652 2.780183 -2.771741 1.469234 0.467686 -1.196578 0.172252 -0.781069 1.721396 -2.629708 0.831575 -1.028839 -1.033990 -3.187234 -0.550098 -1.443559 0.021231 0.058696
wb_dma_ch_sel/assign_12_pri3 3.185483 -0.450145 -0.189585 1.700923 0.153023 -0.100497 -1.104984 -1.033723 0.915858 2.289296 0.096756 2.105609 -1.494727 0.697634 -0.180389 0.661601 -1.147454 2.679001 -0.084582 0.092970
wb_dma_de/assign_65_done/expr_1/expr_1 -2.059532 1.779483 1.394170 -0.785324 0.940530 0.286169 -0.653463 -3.566427 -1.694345 -0.890878 -2.235591 1.248156 -2.148381 -0.070763 1.138574 0.335568 -2.022028 0.637977 -2.296852 -0.426586
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.200345 -0.522026 -0.249026 1.683964 0.164271 -0.046094 -1.080635 -1.043692 0.918401 2.250042 0.060246 2.056965 -1.483796 0.685702 -0.199560 0.666812 -1.147511 2.650425 -0.112005 0.093945
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.999842 1.494175 1.673441 0.429162 -0.072249 -0.020558 0.886200 0.681735 -0.124962 -2.142557 -1.038003 0.882734 -0.766891 -0.622943 -1.405594 -1.190077 -1.252289 -1.183807 0.010557 0.339627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.093103 -1.386898 1.328735 -4.363614 -0.183917 -3.831087 1.202913 -2.378434 2.712690 3.312384 0.445311 -2.035711 0.882754 -0.454569 1.357906 0.053617 0.272218 1.329987 -3.049397 0.121919
assert_wb_dma_ch_sel/input_valid 2.320369 -1.047278 -1.591604 -0.073523 -0.060476 0.121435 -0.941346 -1.798444 0.202085 0.590651 0.038925 0.282915 -1.854840 -0.121075 -0.418071 0.279807 -1.625739 1.901261 -0.004743 -1.055462
wb_dma/input_wb0_stb_i -1.083004 1.672000 -0.900283 -3.227462 -2.615634 -3.854702 0.436544 -1.710899 1.237597 6.684369 0.887533 -0.508618 1.181721 0.170572 3.003152 -3.052595 -0.439157 -0.952814 1.023960 1.729102
wb_dma/wire_ch1_csr -0.277905 2.046922 1.218297 -0.608116 4.153835 2.156960 -0.618546 2.289843 -1.643911 0.487702 -0.812381 -2.454672 3.438367 0.332138 0.702771 1.101080 4.187080 -1.336249 -2.278362 2.082580
wb_dma_rf/assign_5_pause_req -3.038394 -1.876733 3.967230 0.065389 -1.757298 0.685325 -0.009035 -1.192316 -2.808816 -3.888007 -1.004915 2.793754 -2.191461 4.310021 1.683498 -0.505107 0.387401 -1.614321 0.167744 3.549409
wb_dma_de/always_12/stmt_1 -1.845715 1.825469 1.307609 -0.892527 0.978942 0.179715 -0.740863 -3.858281 -1.575494 -0.662114 -2.308051 1.325659 -2.415946 -0.112347 1.156119 0.289764 -2.359314 0.905380 -2.334808 -0.531621
wb_dma_wb_if/wire_wb_ack_o -0.244387 -0.378995 -0.918836 1.153419 -0.984398 1.715242 0.240922 1.421337 -2.008548 -2.392415 -1.353452 -0.388692 -1.442941 0.802678 0.235139 -1.157518 1.550378 -1.884882 -1.907685 2.949360
wb_dma_ch_rf/always_5/if_1/block_1 -0.898835 -0.122567 -1.249027 1.368741 0.382128 1.920157 -0.644175 2.088125 -0.520877 -1.532583 0.739870 -0.438601 0.671241 -0.141529 -0.321782 -0.544478 2.061464 -0.715697 -1.369399 0.895350
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.128763 0.125076 1.515418 -0.742377 0.396946 -2.218044 0.488602 -2.956509 1.799972 2.644617 -0.375481 2.510693 -1.829759 1.539598 -0.107979 -0.925574 -1.596448 3.409243 -1.569093 1.004926
wb_dma_ch_arb/assign_1_gnt 1.892805 -3.729465 2.276942 2.436321 -1.922524 -1.072263 1.045729 -1.708884 2.844398 -0.018433 1.371842 -1.816483 1.216749 -0.366212 -3.814171 -2.644316 1.504039 2.664226 -5.258620 1.783569
wb_dma_rf/input_dma_err 0.208590 0.132447 1.436085 -0.824839 0.369040 -2.267277 0.470428 -3.036333 1.848831 2.842927 -0.366735 2.506622 -1.840617 1.476767 -0.021247 -0.926953 -1.682400 3.478129 -1.485129 0.946626
wb_dma/wire_wb0_addr_o -0.718835 0.864943 -0.954843 0.398148 -1.472123 0.111433 0.234484 -0.093004 -0.206951 1.070536 0.549216 -1.216046 0.738655 -0.509345 -0.089810 -2.394343 0.260938 -1.603578 -0.068802 1.077937
wb_dma_de/assign_73_dma_busy/expr_1 -1.770383 -2.070764 0.283236 -1.296977 -3.790097 1.581185 -1.609033 -2.556891 -2.929785 -4.350495 0.059680 1.184258 -1.918047 1.322346 1.376177 -0.220312 1.294197 -0.280453 -0.296959 -0.272919
wb_dma/input_dma_nd_i 1.023307 -1.121749 -1.507177 -2.228202 0.497796 -0.954757 -0.654474 -5.722015 0.587433 1.920349 -0.350539 -1.497139 -2.235667 -0.329027 1.133062 -0.020584 -2.385993 3.187677 -3.659661 -1.367074
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.593630 0.233103 -0.107753 -1.770836 0.122439 -0.012562 -0.275527 1.432314 -1.909421 -0.253378 0.035935 1.495564 1.266457 1.828055 1.567325 1.078764 2.293710 -0.986715 3.474504 0.234795
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.605252 0.249650 -0.062419 -1.769495 0.094771 0.012523 -0.249250 1.396096 -1.921407 -0.307753 0.026847 1.455635 1.208760 1.774106 1.557979 1.053555 2.257512 -1.040343 3.397701 0.243667
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.937828 1.496195 1.694010 0.474693 -0.115842 -0.040910 0.861063 0.700740 -0.134733 -2.210698 -1.039112 0.967751 -0.888970 -0.632898 -1.484499 -1.214947 -1.347600 -1.212276 0.048309 0.331456
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.003028 0.195636 1.564770 -0.947899 0.418626 -2.359669 0.531028 -3.060448 1.864145 2.863080 -0.371598 2.466307 -1.794551 1.509661 0.050238 -0.975451 -1.663396 3.397257 -1.635923 1.009510
wb_dma_ch_sel/assign_3_pri0 1.078613 -1.187021 -1.517511 -2.096627 0.492454 -0.901708 -0.671897 -5.658602 0.580560 1.749027 -0.359971 -1.444701 -2.336998 -0.372375 1.024678 -0.025608 -2.451291 3.186456 -3.615009 -1.386741
wb_dma_de/always_23/block_1/stmt_8 -0.665817 0.902966 -0.991438 0.472025 -1.501310 0.128483 0.219667 -0.147423 -0.238692 1.108393 0.550370 -1.242643 0.757408 -0.550017 -0.117050 -2.492330 0.300781 -1.603481 -0.139298 1.163345
wb_dma_ch_arb/always_2/block_1/stmt_1 1.791414 -3.712138 2.194293 2.314726 -1.865653 -1.057404 1.088367 -1.535654 2.840452 -0.086434 1.393680 -1.947260 1.215481 -0.422663 -3.789995 -2.615637 1.534289 2.491333 -5.217900 1.753336
wb_dma_de/always_23/block_1/stmt_1 -0.850156 0.270973 4.334705 0.065280 -0.872257 1.063637 1.094570 -2.095692 -1.029184 -2.718988 1.149945 -2.265895 0.488144 3.439492 1.765210 0.551821 0.711210 -1.823474 -1.261090 1.606558
wb_dma_de/always_23/block_1/stmt_2 2.772015 1.184931 -0.585895 -1.052073 1.114917 1.164292 -1.676224 -2.694986 -1.600684 1.352238 -1.763191 -0.740776 -1.895632 -0.666995 2.189409 2.634309 0.292807 -0.089173 -3.501445 -0.389368
wb_dma_de/always_23/block_1/stmt_4 2.892582 -0.160105 1.251417 -0.303074 0.260887 0.646724 -2.386274 -1.687406 -2.472391 1.881410 -1.606694 1.464569 -0.934103 2.386681 3.122915 2.439913 2.275153 0.869341 -1.509767 1.660258
wb_dma_de/always_23/block_1/stmt_5 3.385341 0.071608 0.920817 -0.098645 1.117903 -1.747126 -1.460157 -2.638907 2.337557 4.608871 -0.389233 -0.281042 -2.237175 -0.881741 2.150515 1.444186 -3.951040 2.809624 -4.817937 0.115829
wb_dma_de/always_23/block_1/stmt_6 -0.587474 1.406370 -0.004069 -2.923719 -0.854718 -2.885117 -0.183416 -2.576005 0.744122 3.970340 -0.520587 -0.629514 -0.377151 -0.979617 2.845875 -0.529267 -2.211405 -0.058167 -0.769984 -0.317705
wb_dma_rf/inst_u25 0.127310 0.048716 1.370432 -0.886410 0.412965 -2.298367 0.481820 -2.992028 1.839251 2.816155 -0.287648 2.499729 -1.737266 1.569865 -0.024719 -0.930226 -1.614603 3.453854 -1.462513 0.967356
wb_dma_wb_mast/input_mast_go -1.817804 1.530356 1.615470 0.447357 -0.114701 -0.051884 0.815367 0.665373 -0.144271 -2.130026 -1.076824 1.062323 -0.982160 -0.656697 -1.518601 -1.203005 -1.475079 -1.134438 0.162050 0.269050
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -2.439015 1.471525 -0.162827 -2.529588 -0.300134 -0.300707 -0.856088 -1.021814 -2.536237 -0.172189 -1.412183 -0.143364 0.138932 -0.516049 2.831012 0.707647 -0.201789 -1.946994 0.990738 -0.800033
wb_dma_ch_sel/assign_125_de_start/expr_1 0.826344 4.977869 1.683974 0.168817 -0.799163 0.045717 1.248086 -3.552281 -3.204878 0.968774 -3.450547 0.788761 0.545878 0.304780 -1.690792 -1.359193 2.849025 -2.261851 1.479789 0.866858
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.453761 -1.156272 2.584414 0.545769 -3.088230 1.186339 0.952033 -1.636680 -2.373544 -3.916040 -0.566508 0.946295 -0.836440 2.502192 0.305418 -1.023275 2.444244 -2.533106 -0.244647 2.504189
wb_dma_ch_sel/assign_151_req_p0 -0.360513 0.467178 -1.259480 -1.640194 -0.631683 -0.846162 -0.957709 -3.499278 -0.986649 4.108946 0.221918 0.500336 0.089120 1.692895 2.677558 -0.927178 0.768553 1.226981 -0.359408 1.087765
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.597868 1.046404 1.233567 -0.860147 0.436896 -1.506980 0.411703 -1.452163 1.698233 2.735170 -0.943596 1.361274 -2.176922 0.275487 -0.369031 0.180313 -0.513914 1.360474 -2.672670 1.338061
wb_dma_wb_mast/reg_mast_dout -0.953152 -1.667212 0.725528 1.835113 1.175336 1.965611 -0.489568 3.798500 -2.931196 -1.553021 -0.613066 -1.218599 0.971405 1.637937 0.837077 0.698526 3.375757 -2.575546 -3.328656 3.876219
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -4.653934 -2.515334 1.733813 -0.440376 2.134636 -0.454771 1.885506 1.690942 1.461055 -0.631959 1.563248 1.391166 3.527335 2.767382 1.232707 2.205523 4.296649 2.474146 -1.452734 1.099743
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.984377 1.542820 1.703684 0.467243 -0.085295 -0.059196 0.855365 0.726332 -0.162329 -2.244412 -1.066346 0.960884 -0.927135 -0.657129 -1.504920 -1.221181 -1.378861 -1.254289 0.095382 0.333675
wb_dma_ch_sel/assign_100_valid -2.041999 1.083357 -0.864326 0.416876 1.343225 1.962886 1.920885 -3.803206 0.625912 1.323261 2.487283 -2.420291 3.875729 1.797151 0.380357 0.300833 5.781692 2.149657 -2.523124 -0.445688
wb_dma_ch_sel/assign_131_req_p0 -1.336531 -2.439530 -2.050783 0.433508 -2.283460 -0.238959 0.382441 -2.590210 1.055417 1.667445 1.607624 -1.386324 0.994604 -0.782155 0.589091 -1.661395 1.270017 0.509076 -2.231025 0.404085
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.539082 0.351279 -1.153632 -1.380443 -0.594147 -0.529272 -0.860915 -3.321178 -1.030214 3.676884 0.305440 0.367754 0.305208 1.737732 2.518342 -0.938731 1.130217 1.085638 -0.591865 1.217431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.856738 -0.877765 -0.003912 -3.046726 0.321635 -2.313926 0.620738 -2.912281 1.212401 3.030427 0.602009 -0.380621 0.396213 1.447714 1.683175 -0.353904 0.589011 2.260545 -1.512941 0.483230
wb_dma_ch_rf/input_dma_done_all 2.485537 1.138849 -0.581694 -1.105757 1.135287 1.160088 -1.641577 -2.786419 -1.654197 1.197062 -1.717135 -0.755350 -1.761692 -0.631040 2.200323 2.574256 0.322544 -0.033155 -3.422622 -0.462104
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.803410 -1.210831 1.916485 1.006534 1.840702 -0.028502 -2.689357 0.708360 1.183424 2.680882 -0.771266 -1.123247 -2.913082 -0.306747 2.471529 2.968259 -3.350040 0.867005 -6.013269 1.895481
wb_dma_pri_enc_sub/wire_pri_out 1.002375 1.186607 1.611429 2.111793 0.052639 -0.197543 -0.132468 -0.262308 0.757243 0.087470 -0.991237 3.007911 -2.246557 0.066547 -1.617671 -0.620899 -2.413619 1.304788 -0.043238 0.476295
wb_dma_ch_rf/input_wb_rf_din -1.963377 4.111091 1.177579 1.807177 0.470022 1.069592 1.462411 2.487626 1.687114 5.614805 2.306873 -2.485809 4.860329 -0.359340 5.787831 2.289212 4.597245 -5.248863 -1.704213 2.466640
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.724158 2.613367 1.094653 -0.626490 1.031010 1.070538 -0.842575 -2.177758 -1.782167 -0.839950 -2.815053 0.361457 -2.764861 -1.231097 0.701243 1.412354 -1.031165 -1.071755 -3.326720 -0.166713
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.534883 0.420117 -1.284074 -1.464276 -0.654817 -0.577393 -0.907238 -3.375897 -1.120060 3.796753 0.270256 0.424980 0.208797 1.743379 2.573251 -1.026179 0.970003 1.071782 -0.378437 1.172554
wb_dma_ch_sel/assign_139_req_p0 -0.550564 0.464987 -1.142142 -1.352935 -0.587738 -0.552402 -0.872895 -3.124581 -1.053462 3.723361 0.266590 0.503171 0.225394 1.742854 2.526754 -0.961571 0.968720 1.010387 -0.329653 1.227669
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.742237 1.445868 1.561807 0.398832 -0.054176 -0.095187 0.806490 0.608690 -0.066712 -1.997383 -1.004563 0.979905 -0.926899 -0.622500 -1.423191 -1.175849 -1.399456 -1.064889 0.089136 0.294553
wb_dma_ch_sel/always_38/case_1 1.019247 5.165812 1.644868 0.276286 -0.784222 0.102033 1.234873 -3.594640 -3.160430 1.146997 -3.386240 0.771862 0.568552 0.351391 -1.781124 -1.397928 2.942636 -2.161367 1.505677 0.882830
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.003163 -0.605542 2.875819 0.220402 0.661715 2.016940 4.504179 -2.521618 1.128762 -2.972341 1.693682 -2.962610 0.875747 3.651003 -1.492549 0.725956 3.233284 -1.321659 -1.074639 2.062119
wb_dma/constraint_wb0_cyc_o -1.910782 1.431107 1.591642 0.417348 -0.111808 -0.027717 0.849763 0.674513 -0.150781 -2.132591 -0.985494 0.864036 -0.774402 -0.598461 -1.436141 -1.186924 -1.234466 -1.173599 0.056718 0.367528
wb_dma/input_wb0_addr_i -4.517884 1.167588 3.635384 2.612709 -1.930238 0.248218 1.443626 2.827660 -1.478223 -1.473393 -2.450208 -0.879980 2.933556 -0.571018 2.259629 -0.817872 3.263803 -3.847259 -3.205467 3.777388
wb_dma_de/input_mast1_drdy -2.006785 0.861337 2.698112 1.227422 0.972574 -0.107043 0.909903 -1.313972 0.458761 -1.120543 -1.284476 1.298409 -0.812359 0.331713 -1.098855 -0.901256 -0.625454 1.133375 -3.063918 1.154597
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.941798 0.907056 -0.069105 -0.837848 0.351767 1.389832 -0.696641 0.317782 -2.790629 -2.135124 -0.971597 0.115664 0.433613 0.125337 1.362014 1.182794 1.008651 -1.894907 1.235732 -0.563923
wb_dma_wb_if/input_wb_ack_i -0.929997 0.586686 -0.696612 2.544753 0.438824 3.860621 0.601175 2.901075 -3.494129 -2.577554 -1.128872 -1.864249 -1.657724 2.694864 1.017990 -1.787633 3.428489 -3.845436 -4.992975 6.281438
wb_dma_ch_sel/wire_pri_out 1.003506 1.013204 1.426821 2.005371 0.085659 -0.068996 -0.188050 -0.319175 0.670820 -0.016565 -0.950656 2.812029 -2.142200 0.022906 -1.566841 -0.534614 -2.248022 1.259888 -0.110020 0.430512
wb_dma_ch_rf/assign_3_ch_am0 -0.151009 0.705175 0.702950 -2.780591 2.159635 -0.231814 0.068697 1.140400 0.852758 0.037479 1.072458 -0.844218 -0.477559 0.786950 1.374020 1.588610 -1.657669 -0.332509 -0.362542 0.230720
wb_dma_rf/input_ch_sel 1.373646 -3.313954 2.181949 -0.011359 -3.098131 1.444868 -2.652695 2.215699 -2.607563 -2.925066 0.455870 2.993559 -1.683014 3.612926 2.350623 1.472036 2.714349 -0.726322 0.550507 2.678634
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -5.591628 -2.205039 1.000449 -1.503655 2.117692 0.134280 1.882468 1.949572 -0.171442 -2.982894 0.619719 2.636843 1.386930 3.486469 0.909886 2.030234 3.852723 1.549184 -0.587117 1.124957
wb_dma_de/always_23/block_1/case_1 -0.577530 0.430832 4.190255 0.101489 -0.727199 1.258419 1.080978 -1.936462 -0.960437 -2.612201 1.220339 -2.299548 0.359015 3.375262 1.626907 0.507615 0.753007 -1.881297 -1.276500 1.694807
wb_dma/wire_pause_req -3.304803 -1.824925 4.128430 -0.054161 -1.776777 0.595086 0.050683 -1.254058 -2.820646 -3.880116 -1.032328 2.739222 -2.060272 4.255215 1.690737 -0.568925 0.525486 -1.620733 0.013192 3.563109
wb_dma_wb_if/input_mast_go -1.918196 1.482538 1.659400 0.411414 -0.070484 -0.082112 0.843772 0.627196 -0.107112 -2.083422 -1.050693 0.956631 -0.860339 -0.654460 -1.469159 -1.218907 -1.363165 -1.127144 0.055760 0.340665
wb_dma_ch_rf/input_de_csr 5.353837 -1.544863 0.848111 2.522408 1.019621 1.695306 -2.247252 2.322693 -0.321629 0.260818 -0.446219 0.729604 -2.052483 1.033781 0.365106 2.279251 -0.392631 0.161596 -1.736007 1.913121
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.995191 1.005895 1.481695 2.127826 0.084821 0.011168 -0.177710 -0.132077 0.680137 -0.006777 -0.901578 2.781928 -2.055022 0.064358 -1.529900 -0.509756 -2.164514 1.219497 -0.101450 0.467246
wb_dma_de/input_mast0_din 6.954193 -1.401060 2.043505 1.814554 1.074766 -0.429132 -2.412522 5.225004 1.587530 3.321509 0.447958 1.780289 -1.518894 1.531075 1.550258 3.141785 -1.192727 0.203875 -0.630911 2.996012
wb_dma_pri_enc_sub/always_3 1.041746 1.037962 1.491430 2.143524 0.082493 -0.093725 -0.169507 -0.166527 0.699128 -0.020262 -0.925319 2.932216 -2.185420 0.083581 -1.612295 -0.548818 -2.277747 1.278296 -0.059368 0.475419
wb_dma_pri_enc_sub/always_1 1.097139 1.024147 1.545315 2.165030 0.077502 -0.110986 -0.184879 -0.171829 0.795473 0.197831 -0.918065 2.940084 -2.116770 0.146433 -1.503391 -0.502224 -2.171676 1.365751 -0.098242 0.564347
wb_dma_ch_sel/reg_adr0 -2.996896 -3.404665 0.770828 2.918255 -0.829270 -0.676807 1.727816 1.491923 1.967831 1.759344 2.232063 2.864916 3.796297 2.662491 0.479719 0.458899 5.882698 2.501001 -0.625692 2.146982
wb_dma_ch_sel/reg_adr1 -0.640162 -0.263476 -1.798409 2.732484 -2.665488 1.484343 0.449366 -1.186356 0.118761 -0.743735 1.689794 -2.540582 0.789619 -1.040465 -1.013076 -3.125415 -0.576794 -1.404030 -0.012194 0.094395
wb_dma_ch_sel/assign_1_pri0 1.074537 -1.151779 -1.504484 -2.146008 0.467853 -0.921888 -0.685450 -5.596872 0.626801 1.876862 -0.328499 -1.434903 -2.228539 -0.340650 1.046058 -0.007923 -2.348961 3.154755 -3.621643 -1.371974
wb_dma_ch_pri_enc/wire_pri26_out 1.074626 1.088970 1.491674 2.145706 0.076881 -0.112240 -0.195312 -0.213975 0.739453 0.072319 -0.933579 2.918463 -2.174689 0.087390 -1.575588 -0.565653 -2.293845 1.305190 -0.040861 0.490365
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.816604 -0.898980 -0.045905 -3.036916 0.333690 -2.304078 0.620259 -2.961928 1.212193 3.066653 0.591880 -0.392620 0.351010 1.449011 1.717955 -0.327673 0.537471 2.263864 -1.574210 0.478940
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.907796 1.686999 1.308971 -0.745327 0.949492 0.290859 -0.721320 -3.659191 -1.652928 -0.828622 -2.194372 1.246585 -2.259432 -0.068380 1.128314 0.315008 -2.094548 0.771910 -2.317042 -0.471457
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -1.083593 2.843309 4.588782 -3.222650 0.153385 -5.624542 -0.567996 1.658211 3.470518 10.132505 1.217103 -1.045331 4.041900 -0.738034 8.338622 2.506287 -1.933100 -1.845951 -2.103463 2.195763
wb_dma/wire_ptr_set 3.077454 -0.441866 -0.172912 1.689931 0.166181 -0.058356 -1.070859 -0.952905 0.879207 2.261017 0.105159 2.020233 -1.377421 0.686533 -0.154195 0.640186 -1.072418 2.563857 -0.112721 0.123095
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.976267 1.092504 1.543609 2.155738 0.047879 -0.104369 -0.136075 -0.225953 0.742366 -0.057278 -0.990539 3.022326 -2.255053 0.035573 -1.700670 -0.641510 -2.417591 1.328980 -0.027363 0.464239
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.809664 2.575210 1.049457 -0.547589 1.050227 1.060671 -0.831285 -2.085817 -1.676063 -0.775031 -2.742370 0.267438 -2.744631 -1.269677 0.684655 1.423247 -1.111159 -1.138888 -3.377060 -0.100788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.872762 -0.856838 -0.038269 -3.113745 0.301687 -2.401744 0.648379 -2.906811 1.223758 3.188987 0.605190 -0.343297 0.420852 1.503887 1.742719 -0.363004 0.595486 2.264527 -1.408258 0.499260
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -1.165490 -0.190845 -0.026620 -2.143247 0.631550 -0.968463 0.234312 -3.998142 0.363736 1.140805 -0.370537 -1.770304 -0.502496 -0.252530 1.395950 -0.268509 -0.821944 1.452566 -3.675441 -0.383365
wb_dma_de/reg_ptr_set 4.861906 3.024511 0.573614 -0.049205 -0.347733 0.112231 -1.716222 -1.215089 -2.435639 2.324700 -1.979406 3.111483 1.215143 0.801219 -1.104314 1.948799 4.718900 2.197679 2.974909 -1.435422
wb_dma/wire_dma_nd 1.108304 -1.214076 -1.597211 -2.189265 0.528424 -0.896724 -0.679856 -5.721664 0.593546 1.779496 -0.311112 -1.461762 -2.269844 -0.388541 1.011101 -0.024295 -2.414263 3.215889 -3.624151 -1.408614
wb_dma_rf/assign_3_csr -0.134801 0.811802 0.879424 1.158670 0.683976 0.743596 1.600253 -0.123784 -1.226372 -0.761810 -1.145109 -0.057569 -0.076880 1.092567 -0.368807 0.486253 0.378798 -2.743717 1.724138 1.279151
wb_dma_rf/assign_4_dma_abort 0.092057 0.257070 1.409345 -1.104421 0.347331 -2.453907 0.486365 -3.126392 1.881659 2.960525 -0.423644 2.420581 -1.894031 1.335757 0.106734 -0.950666 -1.935148 3.367268 -1.505743 0.825937
wb_dma_ch_sel/assign_123_valid 0.107492 -0.358209 -0.265965 -2.071785 0.862253 -0.777159 -1.156562 -3.254805 -0.913128 2.792007 -0.349981 1.680144 -0.537370 2.217918 2.781118 1.492021 0.637390 2.617759 -0.229801 -0.012820
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.427395 -0.832166 1.327761 -3.426196 0.170219 -2.488454 0.823388 -3.458540 1.899283 1.403963 -0.488280 -3.499765 0.059312 -2.057700 1.061454 0.108094 -0.964008 0.558065 -5.344630 -0.698880
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.976595 0.957785 -0.109764 -0.763512 0.364262 1.428405 -0.716591 0.376211 -2.880071 -2.185370 -0.970365 0.110464 0.415516 0.152624 1.331810 1.155539 1.027019 -1.954797 1.315198 -0.594966
wb_dma_rf/wire_ch4_csr -1.013779 0.062165 0.420317 0.940947 2.658273 3.016007 0.257078 1.179855 -1.210719 -1.641049 0.154318 -2.028919 2.305394 0.706082 -0.319241 0.817915 4.157234 -1.033541 -3.095520 1.913403
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.544449 0.238915 -0.113390 -1.812710 0.097254 -0.040175 -0.291536 1.423357 -1.911989 -0.225033 -0.005562 1.563006 1.176126 1.851190 1.574001 1.080327 2.245563 -0.969456 3.560954 0.213650
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -4.708573 -2.379895 1.700806 -0.517557 2.188710 -0.466976 1.827138 1.701065 1.333948 -0.623657 1.488662 1.411932 3.433240 2.716706 1.350628 2.224386 4.154197 2.415835 -1.473612 1.115227
wb_dma_ch_pri_enc/wire_pri0_out 0.971314 1.041458 1.470032 2.051581 0.090066 -0.082790 -0.183339 -0.219863 0.689486 -0.006221 -0.941148 2.799697 -2.140328 0.092293 -1.577638 -0.555216 -2.214915 1.267039 -0.118090 0.449538
wb_dma_ch_rf/assign_10_ch_enable -0.023539 -0.602230 2.752590 0.318940 0.503509 2.085964 4.431773 -2.612931 1.101211 -2.994654 1.760397 -2.886280 0.756949 3.719022 -1.482438 0.541062 3.249095 -1.193614 -1.150486 2.158162
wb_dma_wb_slv/reg_slv_we -3.347427 0.727339 1.334060 2.014877 -1.101271 1.989085 -1.859486 3.314229 0.530695 -2.219805 2.331038 -0.293339 2.613006 -0.515931 -0.160073 -2.625138 4.232549 1.298654 -6.288487 1.392856
wb_dma_de/input_txsz 0.781419 2.895377 0.758185 2.314034 -1.617117 2.382484 -0.472742 -4.590343 -2.045304 -1.804077 -2.336761 -0.470379 -1.955012 -1.847611 -0.119677 0.155804 -0.075092 -1.137385 -2.997756 -1.071340
wb_dma_wb_if/wire_mast_dout -1.095036 -1.653987 0.747786 1.933436 1.114257 2.003343 -0.440452 3.601360 -2.921173 -1.735720 -0.681473 -1.198578 0.963072 1.551969 0.643676 0.508637 3.209524 -2.483063 -3.354685 3.748057
wb_dma_ch_rf/wire_ch_enable -0.109772 -0.576769 2.825897 0.070994 0.931266 2.080193 4.519339 -2.784162 1.145139 -3.071365 1.733321 -2.928657 0.881068 3.890974 -1.675706 0.661828 3.326548 -0.893940 -1.131728 2.040439
wb_dma_rf/wire_csr_we -3.747918 -0.953886 2.181559 0.372056 -0.120756 -0.524968 -3.279361 -0.231817 -2.635219 -0.162756 -1.102093 4.751932 -1.408467 3.123621 3.054570 -1.164250 -0.778974 2.304916 -0.815511 2.218754
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.999557 1.547239 1.722245 0.455248 -0.085081 -0.061142 0.902287 0.723622 -0.068451 -2.187375 -1.082878 0.979981 -0.893400 -0.625927 -1.522899 -1.262424 -1.356141 -1.202461 0.035714 0.361825
wb_dma_ch_sel_checker/input_dma_busy 0.796382 0.567797 1.389207 1.772816 0.219842 -0.204371 -0.177170 0.807752 0.668758 1.682663 0.058478 1.764685 0.439962 0.841133 0.224140 0.377349 0.558648 0.777336 -0.078199 1.190935
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.840312 1.448324 1.602882 0.384190 -0.085988 -0.055138 0.844957 0.661795 -0.081612 -2.049195 -0.980528 0.872096 -0.840489 -0.634584 -1.411471 -1.160079 -1.276701 -1.107651 0.003683 0.312525
wb_dma_ch_rf/assign_9_ch_txsz 1.061385 3.050572 0.687961 2.207988 -1.644163 2.440817 -0.615917 -4.487576 -2.184871 -1.820003 -2.470144 -0.398205 -2.070426 -1.975860 -0.121526 0.251704 -0.142301 -1.281766 -2.835185 -1.202552
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236397 -1.793688 -1.587773 2.678650 0.079602 0.661645 -0.467212 -0.112751 1.189998 1.549321 0.517521 2.830080 -0.999051 0.539458 -0.961984 0.114247 0.712318 2.763897 -1.044240 0.719206
wb_dma_de/assign_65_done 0.850717 2.689798 0.975146 -0.701815 1.048270 1.095684 -0.884743 -2.186558 -1.813745 -0.836318 -2.854392 0.284786 -2.870497 -1.298146 0.702506 1.437160 -1.170293 -1.148741 -3.273685 -0.212299
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.793543 2.110305 2.491845 0.644147 -0.846446 -0.996402 -0.843249 -2.545190 -0.830132 2.352899 -1.768944 1.015776 0.118459 0.996265 -1.704540 -2.323638 1.630424 2.189034 -1.899515 1.733087
wb_dma_de/always_2/if_1/if_1 -2.687863 -0.896275 1.057060 -1.763267 3.161520 0.679274 1.357316 0.429661 0.394602 -3.069593 0.709082 -0.904545 3.491044 0.526008 -2.810249 0.976989 4.161667 3.301491 -2.089647 -1.112248
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.540711 0.325782 -1.293976 -1.503712 -0.514809 -0.563682 -0.904925 -3.387283 -1.044439 3.628163 0.340667 0.312820 0.245081 1.702335 2.535635 -0.852003 1.006294 1.228500 -0.476674 1.017875
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.471896 0.377900 -1.169055 -1.419047 -0.558249 -0.598511 -0.888182 -3.260694 -1.099227 3.684863 0.253104 0.536493 0.122217 1.769253 2.451830 -0.914632 0.964451 1.144301 -0.357584 1.156957
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.897712 1.063859 1.534654 2.038032 0.084570 -0.089467 -0.143711 -0.199086 0.682279 -0.035745 -0.924035 2.812915 -2.098021 0.065381 -1.578188 -0.593267 -2.174302 1.215913 -0.131718 0.523973
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.017665 0.107669 1.405867 -0.940973 0.371069 -2.309127 0.509039 -3.037894 1.799475 2.829588 -0.339388 2.324162 -1.661093 1.481748 0.110033 -0.921557 -1.552516 3.373219 -1.553074 0.951930
wb_dma_ch_sel/assign_112_valid 0.290825 -0.433671 -0.260293 -2.099454 0.781909 -1.054116 -1.092977 -3.371533 -0.646259 3.028094 -0.275820 1.729555 -0.623193 2.224790 2.659064 1.356051 0.455575 2.858797 -0.235740 -0.000602
wb_dma_de/always_23/block_1/case_1/block_8 5.998118 1.427534 0.238556 1.580596 -1.445994 -0.393593 -0.706313 0.086372 0.590234 4.348612 -0.533423 2.900748 -0.489199 0.930076 -0.329316 1.209374 3.192895 1.061767 0.920653 1.272701
wb_dma_de/always_23/block_1/case_1/block_9 5.947148 1.422222 0.339945 1.638328 -1.388994 -0.414366 -0.724936 0.244658 0.622599 4.320688 -0.587411 3.013824 -0.489796 0.964859 -0.338553 1.176975 3.062910 1.052015 0.986865 1.323534
wb_dma_ch_rf/assign_28_this_ptr_set 2.729300 -2.623144 1.256261 2.583215 0.965051 0.814778 -2.198962 0.805335 -0.130963 0.283638 0.136304 2.151744 -1.706071 2.451168 0.677122 1.158305 -1.614460 2.501421 -0.597708 1.676210
wb_dma_ch_rf/always_22 -0.228047 0.699882 0.798615 -2.951452 2.300700 -0.300915 0.089705 1.270338 0.920682 -0.070440 1.124597 -0.937522 -0.436076 0.796449 1.435207 1.703865 -1.812550 -0.337956 -0.300271 0.142729
wb_dma_de/always_23/block_1/case_1/block_1 1.033687 1.781227 3.836172 1.130221 2.463656 1.161875 1.931255 -1.756511 -0.354398 -0.489120 0.193475 -3.184932 1.149822 2.727767 0.843485 1.766068 0.104986 -1.792759 -1.336077 1.451903
wb_dma_de/always_23/block_1/case_1/block_2 -2.699008 -1.045567 2.585826 0.557611 -3.142214 1.108533 0.907443 -1.384469 -2.431295 -3.790838 -0.568870 1.064616 -0.748625 2.511757 0.521285 -1.105812 2.453077 -2.740378 -0.070560 2.565713
wb_dma_de/always_23/block_1/case_1/block_3 -1.021552 1.170419 4.082862 -0.506498 1.015696 -1.241718 0.456680 -1.856862 1.010105 -1.033817 -0.938440 -3.485660 1.410152 -2.583619 0.744618 1.697725 -2.461635 0.083948 -5.384045 -1.823567
wb_dma_de/always_23/block_1/case_1/block_4 -0.713712 0.501808 4.997392 -0.946165 2.081543 -1.230522 0.343538 -1.827268 0.928403 -2.241651 -1.594357 -2.227199 0.693906 -2.042006 0.850385 3.678136 -2.415292 1.170072 -5.287003 -2.545993
wb_dma_ch_rf/always_27 1.453107 2.891716 2.176654 -0.227585 -0.432199 0.143846 -1.608388 -2.235219 -3.145118 0.767927 -2.517902 1.124497 0.279761 0.969109 -0.507260 -1.172354 2.113627 0.698067 -0.600505 0.973531
wb_dma_de/always_23/block_1/case_1/block_7 6.459800 0.667892 -0.984960 2.645723 0.961287 3.103721 -0.914746 0.893789 -0.140535 3.336212 1.614934 0.943511 -1.416470 4.244270 0.609951 1.059052 3.972249 -0.042004 -0.019427 3.890394
wb_dma/assign_4_dma_rest 0.108153 -2.135464 1.335890 1.006837 0.830167 0.813017 -1.233868 1.720224 -0.928089 -1.623393 0.072231 0.328398 -0.455499 1.769061 0.821585 0.577455 -0.705262 0.169485 -0.312824 1.553740
wb_dma_ch_rf/always_23/if_1 -0.729042 -0.314558 -1.794250 2.725701 -2.701103 1.492036 0.456528 -1.187674 0.094231 -0.780344 1.678399 -2.590323 0.818246 -1.009501 -0.959592 -3.152426 -0.544764 -1.474905 0.020903 0.095932
wb_dma_ch_sel/reg_ndr_r 1.106584 -1.260402 -1.500722 -2.068615 0.538715 -0.830409 -0.691996 -5.620525 0.570266 1.742115 -0.340122 -1.429831 -2.244079 -0.329076 0.973784 -0.015743 -2.302462 3.221931 -3.730839 -1.327999
wb_dma_de/assign_66_dma_done/expr_1 1.916922 2.033362 3.290625 -0.642590 0.966227 -0.042372 -1.802315 -2.200683 -2.995174 -0.223599 -3.086771 2.438385 -0.328017 1.675541 -0.328142 1.069193 2.082564 2.298464 -0.554883 0.135570
wb_dma_ch_sel/reg_req_r 5.590741 -0.579357 1.576692 2.232096 -0.618193 0.231802 -1.784063 1.539306 -0.259809 2.689571 -0.503398 2.902809 -0.764837 2.431044 0.626273 1.681523 2.388567 1.062101 0.434203 2.612319
wb_dma_ch_rf/reg_pointer_r -1.255521 -0.448241 -1.475448 4.589649 2.010210 4.741709 -0.756871 2.468605 -2.472477 -3.167624 -0.557802 -0.195395 0.734317 0.232996 -0.415197 1.135641 3.672101 -2.102754 -1.759164 1.555371
wb_dma_ch_sel/assign_105_valid 0.325139 -0.559627 -0.360368 -2.099092 0.806877 -0.990862 -1.040954 -3.374172 -0.653037 3.077014 -0.177343 1.676339 -0.592733 2.310561 2.670673 1.341163 0.575398 2.893583 -0.241694 0.060595
wb_dma_ch_pri_enc/wire_pri5_out 1.029672 1.075378 1.458524 2.073848 0.055515 -0.099786 -0.172210 -0.281663 0.740491 -0.035533 -1.002604 2.924152 -2.315786 0.044176 -1.670393 -0.574892 -2.435638 1.328238 -0.059432 0.424442
wb_dma_ch_sel/always_39/case_1 1.119499 -1.192924 -1.579185 -2.201064 0.480951 -0.967166 -0.698340 -5.703598 0.641503 1.870701 -0.371830 -1.421943 -2.340661 -0.395710 1.042686 -0.034482 -2.559425 3.246265 -3.625403 -1.445663
wb_dma_ch_sel/always_6 5.894556 1.355793 0.273954 1.599582 -1.419000 -0.420461 -0.708800 0.054469 0.679608 4.376931 -0.512657 2.926251 -0.477413 0.956828 -0.311723 1.160791 3.081151 1.154765 0.902762 1.254569
wb_dma_ch_sel/always_7 5.727515 0.382839 -0.509716 1.847538 0.289115 0.836305 -1.262876 0.611582 0.765449 2.206340 -0.416797 0.830257 -1.845799 -0.524266 -0.475704 1.796826 0.072948 0.536302 -1.247085 0.463315
wb_dma_ch_sel/always_4 1.120710 4.811816 1.142669 -0.985227 -1.176670 -0.409504 -0.407110 -3.837540 -2.405320 1.896692 -2.695406 0.984742 0.753845 -0.554828 -1.377061 -1.666414 3.145885 0.587485 -0.595608 -0.285589
wb_dma_ch_sel/always_5 1.517395 4.319803 2.424053 -0.154774 0.506749 -0.043311 1.138582 -3.415106 -2.908446 0.074760 -3.847446 1.865489 -0.051197 0.712144 -1.730432 0.775761 2.753524 -0.781215 1.641595 -0.229138
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -3.469494 -1.788811 3.888598 -0.276321 -2.523529 0.086225 -0.053896 -1.167919 -0.933159 -3.781379 0.233995 0.266506 2.235109 0.965343 0.467785 -0.088125 3.391445 1.172424 -2.291858 0.178609
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.870438 -0.619553 0.316018 -3.486084 -1.534907 -3.331311 1.362292 -2.265279 2.239899 3.937756 0.948377 -3.060760 1.573359 -0.732302 1.109274 -2.266627 0.821123 -0.277574 -3.053876 1.323558
wb_dma_ch_sel/always_1 5.659786 -0.697311 1.548182 2.305962 -0.687849 0.224534 -1.748037 1.665922 -0.210973 2.750271 -0.353100 3.000025 -0.729284 2.566937 0.512044 1.614870 2.367662 1.175328 0.671419 2.630850
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.122358 -0.420969 -0.175739 1.739177 0.138533 -0.078034 -1.071856 -0.967987 0.871836 2.260212 0.064001 2.053756 -1.433652 0.691118 -0.199363 0.630417 -1.086444 2.590865 -0.116604 0.148517
wb_dma_ch_sel/always_8 2.785927 -2.507693 1.188579 2.484466 0.930254 0.676113 -2.212482 0.738331 -0.124597 0.473774 0.162596 2.154667 -1.710294 2.367974 0.712746 1.146593 -1.689079 2.506316 -0.421118 1.602057
wb_dma_ch_sel/always_9 3.073213 -0.476650 -0.210138 1.695903 0.144313 -0.077469 -1.052750 -0.972220 0.850681 2.191649 0.100542 2.003238 -1.411912 0.711717 -0.171117 0.628621 -1.041391 2.569849 -0.078037 0.107994
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.095008 1.029233 1.469520 2.119032 0.049466 -0.136176 -0.189419 -0.236291 0.742984 0.109455 -0.902217 2.949816 -2.183290 0.089005 -1.562937 -0.575467 -2.303969 1.332124 -0.027224 0.490463
wb_dma/wire_ch1_adr1 -0.070766 -1.196944 -0.848141 2.285605 -1.247501 1.352259 0.304263 -0.860014 0.310626 -1.939332 1.157786 -1.329419 0.119692 -0.505259 -0.956273 -0.748458 -0.675742 0.007404 0.126200 -0.914076
wb_dma_ch_rf/wire_ch_txsz 0.904109 2.938542 0.789830 2.339906 -1.720400 2.343083 -0.538333 -4.364748 -2.058184 -1.813562 -2.348681 -0.358742 -1.951570 -1.893998 -0.165559 0.181680 -0.051065 -1.208516 -2.808850 -1.110312
wb_dma_ch_sel/assign_99_valid -2.299885 0.813147 -0.941097 0.281916 1.188710 1.903266 1.971561 -3.785336 0.712157 1.090480 2.644365 -2.340474 3.894707 1.813949 0.252994 0.104851 5.729822 2.263009 -2.501486 -0.427237
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.783277 -0.200761 -1.763726 2.629129 -2.603612 1.404735 0.429705 -1.086762 0.049261 -0.623621 1.608574 -2.470478 0.868662 -0.965890 -0.852535 -3.112799 -0.429830 -1.545503 -0.001365 0.206833
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.881958 0.320245 2.607306 -0.163462 -0.737932 1.770103 0.837204 0.116743 1.465774 -1.819108 2.941597 -2.571670 2.652214 0.670566 0.612367 0.572211 4.230775 0.338011 -4.863898 0.566237
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -3.849702 4.373311 1.862486 -1.799269 -2.076482 -2.680411 0.416289 0.342611 -0.863257 4.008101 -0.874308 2.201419 1.169394 0.510244 2.867816 -2.657913 -0.263556 -3.128860 2.456304 2.555792
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.795701 -2.675490 -2.330805 4.545866 -1.171947 1.946291 -0.101465 -1.077207 1.306185 -0.407111 1.585132 1.208760 -0.719639 -0.028710 -1.659700 -0.624819 0.122400 2.443916 -0.935477 -0.240220
wb_dma/wire_ch2_txsz 5.755616 0.401379 -0.485875 1.857784 0.271706 0.942100 -1.213741 0.727371 0.697741 2.126759 -0.448331 0.809597 -1.810805 -0.520647 -0.558311 1.851355 0.203083 0.411291 -1.298421 0.521333
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.350001 0.368578 4.933979 -1.022763 2.136289 -1.368177 0.268896 -1.788464 1.126462 -2.052168 -1.566654 -2.338993 0.580931 -2.229887 0.793145 3.781037 -2.677819 1.322551 -5.359725 -2.707903
wb_dma_de/always_23/block_1 -0.438885 0.615924 4.243499 0.085162 -0.684586 1.187677 1.122814 -1.979566 -0.944720 -2.563306 1.112123 -2.094482 0.260039 3.411966 1.587268 0.654914 0.591857 -1.905948 -0.934241 1.609669
wb_dma_ch_rf/always_22/if_1 -0.248016 0.697466 0.753495 -2.895456 2.268719 -0.239362 0.084188 1.242089 0.863567 -0.123823 1.120387 -0.953097 -0.349584 0.756746 1.361122 1.649178 -1.744169 -0.373992 -0.285530 0.141491
wb_dma_de/wire_mast1_dout 4.500885 1.593103 0.947366 0.539027 0.545597 0.114335 -0.848887 3.598287 1.160154 1.447099 -0.600712 -1.574385 -0.932296 -2.444018 0.561608 2.283007 -1.180061 -2.801918 -2.387364 0.705569
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.858189 -0.060005 -1.131601 1.376640 0.389105 1.978040 -0.661834 1.916026 -0.614046 -1.550197 0.652501 -0.377991 0.592755 -0.074574 -0.258543 -0.526418 2.082823 -0.770151 -1.505076 0.985458
wb_dma_de/always_8/stmt_1 -1.957979 1.740563 1.377252 -0.744409 0.994801 0.322550 -0.711912 -3.683455 -1.703345 -0.861080 -2.241699 1.322442 -2.244467 -0.043446 1.112248 0.374157 -2.042355 0.792456 -2.273023 -0.498829
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.917171 -0.135297 -1.188930 1.351410 0.440836 2.019633 -0.645013 2.055185 -0.588483 -1.575645 0.723819 -0.442858 0.612799 -0.108258 -0.263997 -0.472503 2.092693 -0.815777 -1.428834 0.973472
wb_dma_ch_rf/wire_ch_done_we 1.052263 1.838511 0.978401 -1.563939 0.851090 -0.159603 -0.383219 -1.059135 -0.892862 0.827420 -1.763216 1.562760 -1.942593 0.400415 0.867113 1.331324 0.188771 -0.278645 -1.172588 0.619657
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.842058 -0.905924 -0.008412 -3.038587 0.370466 -2.288715 0.676527 -2.998408 1.158044 2.939531 0.562582 -0.395368 0.328024 1.477669 1.634772 -0.348539 0.610491 2.352251 -1.596279 0.448694
wb_dma_wb_slv/wire_wb_ack_o -0.233978 -0.452829 -0.986574 1.289986 -0.885222 1.868246 0.246247 1.508796 -2.060607 -2.503803 -1.364825 -0.488850 -1.407930 0.807456 0.052377 -1.145176 1.716931 -1.864347 -2.064840 2.938548
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.736588 -2.685227 -2.338665 4.560009 -1.172360 1.943144 -0.073799 -0.935770 1.251150 -0.418859 1.537362 1.241609 -0.676603 -0.024879 -1.693348 -0.697456 0.221353 2.339576 -0.924839 -0.107377
wb_dma_de/reg_ld_desc_sel -5.123831 -3.106115 0.007964 -3.445735 1.144229 0.054463 0.380978 -5.346784 -2.155248 -4.292797 -0.057068 -0.180081 -1.483873 3.276773 3.533889 2.699115 -1.549208 2.602340 -0.992404 -2.391773
wb_dma_wb_mast/assign_2_mast_pt_out -0.148030 -0.464581 -1.013259 1.199568 -1.092432 1.740990 0.268928 1.442594 -1.978054 -2.457041 -1.352825 -0.518905 -1.534313 0.718937 0.160820 -1.261694 1.496697 -1.936468 -2.054770 2.971215
wb_dma_de/assign_83_wr_ack 0.893343 2.633093 0.928466 -0.702848 0.991320 1.104167 -0.956625 -2.296369 -1.806672 -0.661722 -2.763860 0.242265 -2.810158 -1.252449 0.859687 1.483800 -1.150349 -1.139399 -3.264717 -0.231137
wb_dma/wire_dma_done_all 2.676303 1.100443 -0.675030 -1.080008 1.144084 1.198377 -1.704447 -2.795396 -1.636460 1.208513 -1.743010 -0.866426 -1.919024 -0.782660 2.091641 2.610736 0.182190 -0.071195 -3.500100 -0.535626
assert_wb_dma_rf/input_ch0_am1 -1.096091 0.225513 -0.190992 1.202173 -0.311076 0.876102 -0.858910 1.188604 -1.697590 -1.052224 -1.216454 0.442149 0.606528 -0.776881 -1.373619 -1.421636 1.699908 -0.229854 -1.361022 0.719544
wb_dma_ch_arb/reg_state 1.834849 -3.597795 2.135133 2.275805 -1.849506 -0.969081 1.064293 -1.476625 2.727903 -0.084871 1.358034 -1.768722 1.324143 -0.368774 -3.858360 -2.500905 1.896865 2.572622 -5.077602 1.707381
wb_dma_ch_sel/input_ch0_csr -1.322826 0.593268 4.062673 -0.268615 2.632283 -0.351566 -0.006304 0.921123 -2.914079 -0.692782 -3.799673 -1.181204 2.875612 0.076600 0.901872 1.395157 1.553171 -2.549574 -1.050652 2.215351
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 5.863690 1.483119 0.281036 1.589366 -1.465949 -0.513462 -0.694864 0.066706 0.612136 4.511937 -0.544734 3.035818 -0.393993 0.970820 -0.254629 1.144415 3.143622 1.136974 1.136953 1.274153
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -1.231788 1.141854 4.224795 -0.705838 1.008845 -1.364674 0.491915 -1.920079 0.987857 -1.104329 -1.041211 -3.338725 1.440438 -2.541109 0.851115 1.799807 -2.404607 0.120001 -5.380782 -1.813146
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.527505 0.433180 -1.192656 -1.468720 -0.647451 -0.662764 -0.868825 -3.052269 -1.009166 3.778869 0.307798 0.483563 0.287997 1.692515 2.513361 -0.935960 0.958225 0.980090 -0.219706 1.203938
wb_dma_wb_mast -0.220363 0.340441 -0.772482 1.781434 0.137148 3.424862 0.573372 2.423804 -3.152307 -1.680058 -0.699098 -3.426306 -1.040904 2.246059 0.849821 -2.404235 3.224478 -4.154686 -5.351012 6.331106
wb_dma_ch_sel/assign_124_valid 0.256185 -0.531508 -0.291122 -2.037573 0.858390 -0.909954 -1.072703 -3.309752 -0.700902 2.931842 -0.253398 1.749819 -0.562307 2.288573 2.628803 1.369816 0.602643 2.861364 -0.209909 0.067490
wb_dma_de/always_18/stmt_1 0.971554 2.509639 -3.575059 1.004246 0.293340 3.214594 0.980727 -0.699546 -0.116447 2.335725 2.607941 -3.000714 -0.066629 1.537709 -0.070807 -2.804638 2.366058 -2.820357 -0.680932 2.830718
wb_dma_ch_rf/wire_ch_csr_dewe 5.699645 -1.138933 1.934223 0.988169 1.758974 -0.161530 -2.588844 0.687560 1.341631 2.781340 -0.746880 -1.111438 -2.858258 -0.394711 2.462713 2.858460 -3.380237 0.814778 -5.962359 1.875903
wb_dma_ch_pri_enc/input_pri2 3.066929 -0.466402 -0.184493 1.667502 0.161212 -0.041803 -1.087183 -0.976797 0.828619 2.212369 0.073575 1.951317 -1.411006 0.684514 -0.174175 0.618589 -1.055566 2.516245 -0.145793 0.099147
wb_dma_ch_pri_enc/input_pri3 3.024197 -0.485740 -0.176343 1.712927 0.190827 -0.016208 -1.055797 -0.944238 0.842836 2.185922 0.077195 1.989916 -1.359683 0.710701 -0.164337 0.640480 -0.963068 2.541971 -0.159529 0.165036
wb_dma_ch_pri_enc/input_pri0 2.300488 -1.019842 -1.619063 -0.099883 -0.047800 0.066506 -0.937010 -1.816862 0.243060 0.644208 0.044117 0.287210 -1.856683 -0.100067 -0.367903 0.257285 -1.688801 1.834323 0.034046 -1.088823
wb_dma_ch_pri_enc/input_pri1 0.988482 1.039250 1.530992 2.142345 0.080434 -0.070536 -0.190112 -0.219872 0.670950 -0.026831 -0.945019 2.896393 -2.135657 0.069105 -1.604012 -0.556269 -2.200003 1.238558 -0.095418 0.477161
wb_dma_wb_if/input_slv_pt_in -0.208274 -0.584198 -1.172516 1.190921 -0.919792 1.829744 0.307538 1.416423 -1.994422 -2.588981 -1.327365 -0.615446 -1.401657 0.769410 0.023135 -1.207493 1.665586 -1.776838 -2.060851 2.863233
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.266505 -0.721122 -0.016317 -0.955778 -0.309579 -1.424190 0.456282 1.117432 0.865672 1.916341 1.052735 1.480803 0.913405 1.767554 0.269161 -0.098469 1.409246 0.887442 2.297375 0.898146
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.161367 0.106039 1.400003 -0.942330 0.356818 -2.385309 0.443976 -3.122384 1.888932 2.984735 -0.369988 2.486936 -1.816683 1.521548 0.094598 -0.923856 -1.763645 3.516673 -1.515618 0.914144
wb_dma/wire_de_adr1_we -0.737056 0.909071 -0.952553 0.378116 -1.434229 0.078293 0.201983 -0.145920 -0.190463 1.111606 0.560165 -1.221632 0.761681 -0.546358 -0.062155 -2.387306 0.289629 -1.549182 -0.100502 1.064324
wb_dma_ch_sel/assign_6_pri1 1.052521 1.026748 1.421551 2.098727 0.067721 -0.101841 -0.220588 -0.202828 0.693848 -0.011613 -0.948153 2.866945 -2.176519 0.074715 -1.579303 -0.575143 -2.319786 1.287793 0.017599 0.446154
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.334632 -1.027815 -1.573807 -0.055023 -0.037092 0.056919 -0.898019 -1.806566 0.190358 0.636953 0.017814 0.281669 -1.877145 -0.125087 -0.408619 0.268935 -1.691570 1.871914 -0.019844 -1.060670
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.778197 -0.105761 -1.329704 -3.645852 -1.041554 -0.744778 -0.547143 -4.674847 -0.910415 0.849192 -0.758025 -4.192710 -0.510009 -2.489868 1.757531 -0.904616 -1.089495 -1.185490 -3.877608 -1.188018
wb_dma_rf/wire_csr -0.234339 0.739588 0.854723 1.257814 0.596834 0.749466 1.610024 -0.094280 -1.227497 -0.905820 -1.122171 -0.047640 -0.100915 1.090796 -0.446562 0.392954 0.382556 -2.710484 1.764893 1.285938
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.279488 -0.687380 -0.016350 -1.054913 -0.285844 -1.452633 0.435434 1.031779 0.935787 1.930203 1.025713 1.444405 0.894881 1.751758 0.278672 -0.093499 1.286909 0.932380 2.259309 0.803762
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 3.941065 2.957381 1.893206 1.934066 -1.595124 -0.506013 0.157210 0.623810 0.524145 2.243961 -1.596641 3.831314 -1.329582 0.217715 -1.807065 -0.116457 1.731957 -0.063405 1.094155 1.504680
wb_dma_ch_sel/always_37/if_1 -3.470399 -2.401128 4.509571 -0.749303 -1.860105 -0.138492 -0.011630 -1.033997 -0.778599 -4.542177 -0.198910 1.226204 1.783323 1.274550 0.606144 1.246137 3.645536 1.941421 -2.346923 -0.342710
wb_dma_de/always_6/if_1/cond 3.114946 4.249866 0.268854 -0.956196 -1.624416 -0.341744 -1.992353 -2.856520 -2.276670 4.090041 -2.970614 0.999969 -1.196722 -1.550954 3.421586 1.883751 0.847757 -1.792699 -0.751547 -0.342359
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -1.141541 1.133480 4.112250 -0.491531 0.892174 -1.165083 0.493556 -1.823087 0.894060 -1.297045 -0.986781 -3.504333 1.364623 -2.523579 0.792614 1.718847 -2.340585 -0.058972 -5.463240 -1.692668
wb_dma_ch_rf/always_8/stmt_1 -3.967241 -1.210292 1.948186 -1.259055 -3.610202 1.543611 -0.984884 -1.441132 -3.448118 -4.938471 -0.172429 1.174528 -0.466431 1.811099 1.897352 -0.403818 2.867565 -1.593148 -0.604531 0.791446
wb_dma_ch_sel/assign_108_valid 0.139723 -0.416177 -0.249110 -1.970909 0.869813 -0.794342 -1.102540 -3.145251 -0.898080 2.708907 -0.334157 1.759297 -0.555242 2.241925 2.685623 1.461026 0.616055 2.630156 -0.142502 0.021529
wb_dma_ch_pri_enc/wire_pri9_out 1.055323 1.046088 1.501439 2.131926 0.091128 -0.035101 -0.180671 -0.197482 0.677470 -0.040488 -0.967539 2.889143 -2.171089 0.080413 -1.572638 -0.504415 -2.222277 1.285957 -0.120273 0.465601
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.132969 -1.792750 -1.583339 2.698865 0.012304 0.717241 -0.451480 -0.019865 1.124243 1.352455 0.522726 2.759766 -0.977390 0.519232 -1.053381 0.073060 0.717984 2.606840 -1.028837 0.766049
wb_dma_ch_sel/wire_pri2 2.983289 -0.436068 -0.148068 1.706925 0.172920 -0.022425 -1.045546 -0.903710 0.832525 2.129784 0.107812 1.984078 -1.338808 0.738501 -0.177981 0.628479 -0.926354 2.526114 -0.132524 0.177998
wb_dma_ch_sel/wire_pri3 3.058947 -0.469638 -0.161705 1.756765 0.155480 -0.031561 -1.053438 -0.953850 0.896167 2.197131 0.103028 1.998454 -1.402969 0.729876 -0.197651 0.673298 -1.028682 2.564909 -0.134722 0.132571
wb_dma_ch_sel/wire_pri0 1.048036 -1.158912 -1.494082 -2.229104 0.469439 -0.994889 -0.668524 -5.743648 0.611474 1.915028 -0.335619 -1.489347 -2.232742 -0.376405 1.113757 -0.017995 -2.391862 3.180099 -3.726975 -1.341232
wb_dma_ch_sel/wire_pri1 1.071098 1.005960 1.410342 2.048340 0.058713 -0.076200 -0.223413 -0.250125 0.663745 0.041668 -0.875414 2.806920 -2.127741 0.072160 -1.519626 -0.500811 -2.213012 1.296561 -0.073546 0.470022
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.241800 0.279132 -0.257060 -1.234003 1.058758 0.426583 -1.535155 -4.362281 -1.711478 1.043925 -1.288582 0.301309 -1.342029 0.538116 2.587748 1.541067 -0.703275 1.828642 -2.396064 -0.807496
wb_dma_rf/input_ptr_set 2.953572 -0.417250 -0.138881 1.686982 0.173090 -0.106073 -1.055276 -0.919801 0.885687 2.232039 0.128228 1.975951 -1.337004 0.706353 -0.122698 0.613196 -1.004390 2.510917 -0.106267 0.152365
wb_dma_rf/always_2/if_1/if_1 -3.756403 -0.170358 2.969799 1.550635 0.551093 0.145187 -1.589831 -0.075957 -3.507207 -0.857756 -2.054937 4.376653 -1.324497 3.946146 2.643682 -0.656056 -0.364354 -0.567403 0.755272 3.482445
wb_dma_de/assign_77_read_hold -1.941946 1.483567 1.625577 0.463663 -0.090933 -0.024266 0.832853 0.752287 -0.136618 -2.217934 -1.058755 0.911349 -0.835351 -0.623109 -1.450987 -1.209875 -1.315183 -1.257274 0.083471 0.319326
wb_dma_pri_enc_sub/input_valid -1.861331 1.507327 1.636761 0.493698 -0.082734 -0.013342 0.809770 0.726156 -0.149703 -2.157605 -1.067432 0.966556 -0.912925 -0.648861 -1.472829 -1.195148 -1.340279 -1.214479 0.094570 0.310457
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.026993 1.110767 1.526370 2.072346 0.091330 -0.127779 -0.200190 -0.261496 0.715610 0.075502 -0.991965 2.944422 -2.201718 0.042279 -1.573779 -0.547944 -2.339527 1.298472 -0.043919 0.476568
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.806081 -1.844578 -0.240189 -3.348121 -0.008108 -2.344439 -0.048112 -5.036139 2.112296 1.918842 -0.435194 -3.119726 -1.724862 -2.205642 0.593798 0.360130 -2.505362 2.262547 -5.157864 -1.732593
wb_dma_ch_rf/always_27/stmt_1 1.359284 2.963570 2.201740 -0.350553 -0.435312 0.012691 -1.601150 -2.452399 -3.173957 0.790750 -2.589503 1.121339 0.206200 0.958217 -0.487466 -1.223020 1.938003 0.798198 -0.628596 0.908778
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -2.808358 -1.687670 2.608048 0.656178 -0.960276 2.768137 2.784339 3.102561 -0.756071 -6.557662 -1.252961 -3.632749 -0.948431 -1.911029 -1.061096 0.699049 4.866651 -8.291725 -6.940344 3.916490
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 5.783091 1.391329 0.343649 1.595541 -1.374012 -0.480096 -0.693734 0.095884 0.673430 4.338693 -0.522269 2.911397 -0.452069 0.929786 -0.312842 1.153280 3.068034 1.125937 0.953790 1.279197
wb_dma_ch_sel/wire_valid 0.002203 -0.429728 2.665303 0.229699 0.643819 2.208333 4.378497 -2.387551 0.998848 -3.050579 1.743249 -2.793056 0.866580 3.722508 -1.702991 0.503703 3.433850 -1.225315 -0.878881 2.174283
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.929419 1.499097 1.684238 0.457058 -0.080465 -0.028338 0.826806 0.688699 -0.109794 -2.172278 -1.051616 0.993458 -0.868131 -0.644975 -1.478469 -1.234648 -1.376408 -1.200566 0.101318 0.309023
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.328947 -1.055444 -1.590820 -0.091801 -0.032893 0.122722 -0.933714 -1.796895 0.220473 0.607391 0.059670 0.272179 -1.841527 -0.096638 -0.396616 0.265209 -1.646739 1.830633 -0.036189 -1.044295
wb_dma_de/wire_chunk_cnt_is_0_d -1.908922 1.760942 1.470578 -0.756776 0.998832 0.229036 -0.692769 -3.879193 -1.575293 -0.663924 -2.263414 1.257802 -2.213103 -0.018840 1.181515 0.333314 -2.039312 0.912613 -2.570328 -0.411815
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.027327 -1.714085 -1.611180 2.466170 0.018771 0.688805 -0.384673 -0.207427 1.027340 1.327918 0.411401 2.642257 -1.006864 0.463821 -0.946180 0.092476 0.758502 2.570860 -1.118849 0.697706
wb_dma_ch_sel/assign_109_valid 0.081178 -0.428075 -0.216460 -2.077364 0.798979 -0.909130 -1.081973 -3.213683 -0.789583 2.848754 -0.297879 1.666281 -0.483467 2.237312 2.771462 1.377012 0.669042 2.650776 -0.299607 0.101767
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.982288 1.062567 1.467568 2.074019 0.090545 -0.092488 -0.169366 -0.253676 0.688241 -0.111906 -0.971422 2.848392 -2.225031 0.009012 -1.669212 -0.617979 -2.374895 1.261548 -0.070228 0.447760
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.425362 1.634964 -1.099547 -2.265455 -3.870354 -4.069240 -1.501125 -0.995822 -0.134051 6.832086 0.580798 1.760322 1.394531 0.308782 4.070500 -4.634157 0.276627 -0.303770 0.888073 2.208841
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.869217 -0.675371 0.415571 -3.430709 -1.435909 -3.177512 1.407463 -2.245201 2.239880 3.762666 0.958450 -3.204007 1.646564 -0.764826 1.069180 -2.232892 0.963515 -0.319914 -3.254497 1.335737
wb_dma_de/assign_75_mast1_dout 4.384884 1.676522 0.892628 0.494434 0.511882 0.149592 -0.825309 3.470637 1.042103 1.423171 -0.656512 -1.497356 -0.948171 -2.386110 0.569286 2.269583 -1.101018 -2.794419 -2.286656 0.658322
wb_dma/constraint_csr -1.978414 0.957666 -0.051159 -0.746669 0.347535 1.436303 -0.728000 0.424990 -2.840246 -2.214716 -0.965586 0.132304 0.394616 0.128829 1.322842 1.155019 1.044541 -1.951210 1.294060 -0.568347
wb_dma_ch_rf/always_5/if_1 -0.868591 -0.126888 -1.330796 1.483830 0.415239 2.036354 -0.745974 2.149487 -0.533754 -1.519753 0.772823 -0.371646 0.695711 -0.156885 -0.365000 -0.581630 2.140386 -0.697784 -1.460404 0.920527
wb_dma_ch_pri_enc/wire_pri21_out 1.061672 0.998711 1.479557 2.145680 0.105124 -0.020312 -0.212573 -0.206241 0.676620 -0.032361 -0.911646 2.881289 -2.114266 0.115579 -1.559385 -0.527797 -2.193316 1.279208 -0.092260 0.509334
wb_dma_ch_sel/assign_157_req_p0 -0.395172 0.517743 -1.297503 -1.579680 -0.718550 -0.809081 -0.906042 -3.428917 -0.965407 4.081386 0.248141 0.433310 0.121815 1.627910 2.641026 -1.059295 0.759194 1.102097 -0.342927 1.098734
wb_dma_wb_mast/assign_1/expr_1 2.459695 3.259384 2.730308 -0.149697 -1.434335 -1.405337 0.705343 3.822471 2.215096 1.009624 -1.158721 -3.279356 -0.548661 -4.978601 -1.094152 -0.955081 -2.242265 -5.735261 -4.010820 1.717891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.851623 -0.935683 -0.055376 -3.124685 0.361149 -2.404288 0.681352 -2.878669 1.286363 3.159061 0.626039 -0.369427 0.442551 1.514138 1.734198 -0.383138 0.598915 2.330493 -1.467920 0.498162
wb_dma_de/reg_mast1_adr 1.161205 -2.265758 2.408979 -2.582499 -1.167804 -2.829307 1.386820 -1.022957 0.903091 -1.413972 -0.045946 0.450329 1.010367 0.915107 -3.531208 -0.342396 2.721248 2.590145 0.021952 -0.794621
wb_dma_ch_pri_enc/wire_pri17_out 0.940813 1.095265 1.590385 2.192375 0.049126 -0.052417 -0.184099 -0.124320 0.655520 -0.074888 -0.987683 2.958740 -2.172076 0.066682 -1.640555 -0.565903 -2.258157 1.231090 -0.090065 0.548829
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.431838 0.415204 -1.298620 -1.556290 -0.621936 -0.725681 -0.925635 -3.370731 -0.989027 3.940239 0.321625 0.483965 0.195585 1.708206 2.607855 -0.954707 0.871737 1.161564 -0.260040 1.142444
wb_dma_ch_sel/input_ch2_csr -0.040550 2.161138 1.285273 -0.308048 4.087149 2.248972 -0.627093 2.350468 -1.581431 0.545172 -0.831250 -2.348548 3.242796 0.346783 0.625963 1.082892 4.077253 -1.397789 -2.245573 2.106371
wb_dma_ch_rf/assign_13_ch_txsz_we 2.715469 1.525432 -0.726499 2.113162 -1.574171 2.540502 -1.354063 -4.798538 -2.040279 0.025889 -1.453745 -1.243874 -1.086194 -1.314531 1.153161 1.379033 1.295039 -0.219177 -2.908139 -1.331933
wb_dma_ch_sel/assign_130_req_p0 -0.903638 -0.078586 -1.225564 -3.643572 -1.003572 -0.785891 -0.602569 -4.649694 -0.996814 0.845976 -0.859848 -4.139737 -0.482564 -2.415087 1.867616 -0.854558 -1.114444 -1.204844 -3.919214 -1.137637
wb_dma_ch_arb/always_1/if_1/stmt_2 1.728641 -3.710203 2.208489 2.273285 -1.860268 -1.094318 1.007298 -1.430493 2.774046 0.034490 1.398960 -1.848015 1.209294 -0.380086 -3.532713 -2.519269 1.420574 2.450394 -5.122808 1.835765
wb_dma_ch_sel/assign_106_valid 0.103270 -0.481746 -0.291452 -2.131232 0.894475 -0.868678 -1.047794 -3.340129 -0.803944 2.815042 -0.287348 1.565287 -0.480982 2.241478 2.736497 1.416306 0.685738 2.733275 -0.357257 -0.011555
wb_dma_ch_pri_enc/wire_pri28_out 1.097600 0.986993 1.340091 2.041914 0.053884 -0.058872 -0.221680 -0.308731 0.682283 -0.067194 -0.982638 2.832928 -2.301756 0.022465 -1.654411 -0.559945 -2.438689 1.311998 -0.006120 0.319609
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.297412 -1.021281 -1.548951 -0.048242 -0.045639 0.093750 -0.904131 -1.772655 0.214145 0.570818 0.020979 0.275513 -1.849924 -0.089076 -0.386409 0.237759 -1.637756 1.811511 -0.010911 -1.049899
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.175718 0.074769 1.374171 -1.029564 0.367785 -2.399082 0.456289 -3.054129 1.914377 3.015431 -0.291436 2.451420 -1.756627 1.512745 0.073630 -0.902201 -1.663697 3.515014 -1.425870 0.940403
wb_dma_ch_rf/always_11/if_1/if_1 -0.915307 0.264763 0.075080 -1.642429 0.403681 -0.867941 0.191954 -4.835260 0.393631 -0.477400 -1.351499 -0.567427 -3.050836 -0.988742 -0.425475 -1.226963 -3.628054 1.879158 -3.510473 -1.006572
wb_dma_wb_if/wire_slv_adr -5.808495 1.765393 5.652075 2.690522 -1.873075 -0.842764 1.492315 2.162659 -0.582835 -0.219272 -2.310005 0.362334 4.011847 -1.140074 2.494407 -0.040854 3.147959 -4.046576 -2.643899 2.812498
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.148241 0.689326 0.701002 -2.865908 2.159362 -0.272086 0.048242 1.203501 0.865306 0.001596 1.141963 -0.857277 -0.480479 0.809857 1.372253 1.569324 -1.680643 -0.349706 -0.332558 0.234264
wb_dma_ch_sel/input_ch1_csr -0.338124 2.204056 1.417835 -0.257116 3.910645 2.256378 -0.570992 2.303567 -1.657579 0.285354 -0.960686 -2.234724 3.384150 0.297824 0.508141 0.962709 4.372922 -1.449851 -2.361268 2.173489
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.965451 1.504921 1.700624 0.439364 -0.074742 -0.056144 0.880235 0.686338 -0.124835 -2.213346 -1.075820 0.925499 -0.871827 -0.631679 -1.468458 -1.220280 -1.348894 -1.200246 0.059792 0.322995
wb_dma/wire_pt1_sel_i 5.059958 0.970120 2.115900 -0.879261 0.045152 -1.402532 -0.307399 3.769943 2.578055 1.752274 -0.672693 -3.193651 -0.390038 -4.099072 0.289282 2.533054 -1.375531 -3.442920 -3.912391 0.260164
wb_dma_ch_sel/always_47/case_1/stmt_1 0.676408 0.840369 0.477687 -0.852217 0.779972 -0.715672 -0.278067 -1.720482 -0.502160 -0.149127 -0.645616 0.080382 1.415560 -0.173997 -2.116638 -0.338660 0.897385 2.871260 0.683904 -2.080130
wb_dma/wire_pt1_sel_o -2.843774 -0.263541 1.497022 1.309605 2.203479 2.759099 0.746412 0.203656 -1.278288 -3.563227 -1.144523 -0.004962 -0.786683 -0.540349 -3.186610 -0.142030 3.034335 -3.330278 -3.023754 1.944029
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.040213 -1.243266 -1.561702 -2.224677 0.509810 -0.873519 -0.658551 -5.849794 0.544689 1.757871 -0.331089 -1.563514 -2.271050 -0.342773 1.047605 0.014471 -2.328176 3.270262 -3.833126 -1.412815
wb_dma_ch_pri_enc/inst_u16 1.113679 1.015785 1.480297 2.142989 0.046637 -0.131330 -0.213401 -0.311202 0.736561 0.134377 -0.960037 2.994910 -2.217870 0.075409 -1.596491 -0.548578 -2.365139 1.414333 -0.012796 0.447643
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.016287 1.024379 1.455439 2.093267 0.085120 -0.069992 -0.193015 -0.262061 0.730477 -0.017620 -0.942214 2.874974 -2.193948 0.044437 -1.633865 -0.555521 -2.270262 1.330117 -0.083817 0.467705
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.773332 -0.241775 -1.738572 2.708550 -2.623138 1.497977 0.420117 -1.105098 0.030544 -0.802005 1.649627 -2.516260 0.838071 -1.022198 -0.902485 -3.047126 -0.451322 -1.525026 0.057212 0.102599
wb_dma_ch_sel/always_48/case_1 1.758870 -3.761189 2.262595 2.225043 -1.759637 -1.011778 1.106039 -1.558661 2.822940 -0.144410 1.400535 -1.981939 1.409290 -0.434597 -3.808564 -2.428046 1.742959 2.689943 -5.271173 1.629496
wb_dma_ch_sel/input_ch7_csr -0.893123 -0.071925 0.396096 0.671103 2.808745 2.952179 0.295966 1.430371 -1.078802 -1.548032 0.284550 -2.274707 2.395039 0.746794 -0.231565 0.941346 4.230989 -1.127245 -3.276959 2.094198
assert_wb_dma_rf -1.146830 0.263174 -0.235376 1.338062 -0.320539 0.920446 -0.914517 1.316520 -1.732097 -1.170070 -1.291045 0.483468 0.621539 -0.877296 -1.486335 -1.476793 1.646482 -0.248411 -1.324601 0.644530
wb_dma_ch_rf/reg_ch_am0_r -0.194470 0.707816 0.763197 -2.972227 2.309199 -0.298456 0.087792 1.270393 0.946643 -0.062753 1.165719 -0.883105 -0.474183 0.818513 1.454535 1.734644 -1.833220 -0.320123 -0.291213 0.203174
wb_dma_ch_rf/always_4/if_1 -1.307620 -0.578258 -1.534889 4.426794 2.074021 4.791142 -0.723640 2.350041 -2.656081 -3.482477 -0.690287 -0.184844 0.554003 0.299577 -0.488941 1.175749 3.622438 -2.072370 -1.736396 1.452501
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.153484 0.404988 -0.138484 -1.205511 1.064959 0.331661 -1.513086 -4.316201 -1.642532 1.274452 -1.336050 0.365327 -1.344285 0.576334 2.622586 1.541114 -0.688119 1.833385 -2.433541 -0.732763
wb_dma_de/always_14/stmt_1/expr_1 0.108409 0.146327 1.475991 -0.978658 0.413387 -2.315192 0.472418 -3.084267 1.849457 2.865923 -0.362531 2.500721 -1.854273 1.532577 0.024425 -0.906642 -1.665961 3.498187 -1.590384 0.984009
wb_dma_de/wire_use_ed -0.714455 -1.629206 4.209253 -0.324258 4.963191 -2.054652 -2.073960 -0.914728 1.888947 3.717523 -0.366087 -0.779329 0.807109 1.350432 6.376973 4.622788 -4.863957 4.285196 -5.522182 0.309687
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.497745 -1.048663 2.647452 0.643693 -3.126853 1.175202 0.963424 -1.597105 -2.351350 -3.844329 -0.555992 0.929317 -0.750050 2.448222 0.308830 -1.040630 2.476403 -2.652195 -0.265243 2.505741
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.029565 1.062688 1.480818 2.105063 0.069706 -0.034205 -0.193377 -0.180105 0.691598 0.027809 -0.923702 2.851426 -2.109812 0.106255 -1.557011 -0.527669 -2.157272 1.216692 -0.075853 0.516533
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.899315 -0.825867 0.012982 -3.091045 0.297538 -2.313663 0.643162 -2.889781 1.187877 3.035665 0.584029 -0.381763 0.399136 1.461586 1.725314 -0.362636 0.630862 2.198633 -1.491558 0.544664
wb_dma_ch_sel/always_7/stmt_1/expr_1 5.753708 0.389913 -0.469702 1.914258 0.288541 0.960093 -1.211563 0.795776 0.664930 2.043983 -0.438142 0.804377 -1.785172 -0.550773 -0.586079 1.842308 0.263262 0.364573 -1.280252 0.534919
wb_dma_ch_sel/input_nd_i 1.035932 -1.203910 -1.535743 -2.130034 0.525103 -0.842556 -0.679091 -5.733195 0.597961 1.763925 -0.350381 -1.500960 -2.232989 -0.333118 1.075409 0.004245 -2.353849 3.190825 -3.795925 -1.376853
assert_wb_dma_ch_sel/input_req_i 2.271270 -1.038654 -1.565179 -0.077010 -0.048699 0.104100 -0.916267 -1.766431 0.232171 0.563202 0.058641 0.264820 -1.802871 -0.113901 -0.415255 0.272528 -1.625248 1.816392 -0.030296 -1.054743
wb_dma_ch_rf/reg_ch_rl -1.497143 0.254772 -0.148612 -1.860831 0.121309 -0.045223 -0.340171 1.280401 -1.933416 -0.170372 -0.037073 1.570980 1.124307 1.830826 1.579635 1.047330 2.173713 -0.940769 3.497439 0.186565
wb_dma_de/reg_paused -0.238407 0.784514 0.855436 1.193200 0.589910 0.780529 1.557885 0.065684 -1.279882 -0.937636 -1.140058 0.009458 -0.111060 1.092153 -0.333311 0.460351 0.375761 -2.906172 1.925666 1.294011
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.103140 2.520734 0.931285 -0.594960 1.019016 1.091538 -0.915724 -2.220372 -1.659338 -0.625726 -2.673961 0.221920 -2.799923 -1.242939 0.698747 1.473983 -1.052206 -0.966426 -3.346513 -0.172926
wb_dma_wb_if/wire_mast_drdy 4.035332 2.338763 -1.647542 0.032398 1.942962 1.649131 1.198690 -1.460847 1.774813 3.462001 1.304798 -0.391567 -2.822356 2.105599 -0.624005 -0.374768 1.443231 -0.021424 -2.578974 2.732502
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.433064 -1.710073 -1.547872 -1.089921 -0.339388 -1.299106 -0.397597 -0.672861 1.058250 2.413842 1.086475 1.661602 -0.892654 1.629087 -0.131131 0.143525 -0.201223 2.651344 2.219672 -0.204841
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 5.752850 0.482586 -0.469903 1.854646 0.285742 0.918845 -1.232993 0.727162 0.674532 2.151058 -0.474921 0.779590 -1.833142 -0.553674 -0.555111 1.822183 0.172876 0.360200 -1.290388 0.519623
wb_dma_ch_sel/assign_100_valid/expr_1 -2.524184 0.862449 -0.901404 0.527403 1.328480 2.012486 1.958366 -3.560381 0.730271 1.176811 2.746108 -2.369947 4.134147 1.893260 0.414192 0.115709 5.862814 2.203262 -2.498727 -0.360816
wb_dma_wb_if/inst_u1 -2.986412 -0.549356 1.042082 2.777828 0.697114 3.191194 1.202742 1.551518 -0.628213 -3.374969 0.080062 -1.194969 0.244967 0.511277 -1.381813 -0.827415 4.315907 -3.716579 -3.863199 3.290113
wb_dma_wb_if/inst_u0 -0.387993 0.303151 -0.660419 1.945462 0.023369 3.337607 0.546863 2.520789 -3.153404 -1.683134 -0.720008 -3.371944 -0.821787 2.110985 0.833135 -2.535406 3.296266 -4.189780 -5.293001 6.301979
wb_dma_ch_sel -1.780401 -1.106956 2.031079 0.162188 0.454945 2.546134 0.876066 0.205112 -1.548575 -3.131551 0.518811 -1.533961 1.356157 2.321964 0.522990 0.437946 3.937922 -2.312305 -2.086684 2.970749
wb_dma_rf/input_de_csr_we 5.562907 -1.136875 1.936404 1.007866 1.784534 -0.019453 -2.583820 0.494108 1.104555 2.599190 -0.802541 -1.042987 -2.884030 -0.224519 2.430188 2.900629 -3.157911 0.878835 -6.024190 1.915978
wb_dma_rf/wire_ch0_adr0 -2.846330 0.325868 2.147614 -1.569575 3.194614 -1.544127 0.662355 1.530342 1.763842 3.066753 1.306817 0.157519 4.422812 1.939333 3.467940 2.602131 2.167502 2.235053 0.091953 0.290977
wb_dma_rf/wire_ch0_adr1 -0.711969 0.915242 -0.923480 0.399395 -1.481863 0.082066 0.177493 -0.176455 -0.229999 1.125725 0.522416 -1.178378 0.746152 -0.517212 -0.058454 -2.370520 0.293421 -1.563115 -0.128812 1.105119
wb_dma_de/always_9/stmt_1/expr_1 -0.116181 1.638644 -0.364076 -2.665736 0.993042 1.241714 -0.742054 -1.925410 -2.508307 -0.793629 -1.884394 -2.571199 -0.670153 -1.302582 2.312209 2.064537 1.207039 -2.454137 -3.393738 -0.532963
wb_dma_ch_sel/always_42/case_1/cond 1.390982 -1.032280 2.062388 0.229913 1.851823 1.515215 -1.561861 1.586772 -2.132281 -2.234814 -1.601899 2.036678 -2.203568 2.393272 0.572102 2.023321 0.392521 -0.064658 -1.074683 2.132607
wb_dma_wb_slv/input_wb_cyc_i -1.672588 -0.763825 -0.176628 -1.108492 -1.185828 0.345657 0.474340 2.149371 -0.601708 -0.177197 -0.873912 -2.724360 0.044970 -2.654418 0.571793 -0.426205 4.172613 -6.579226 -4.848545 3.138658
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.167215 -1.836433 -1.668188 2.679592 0.013489 0.657211 -0.443012 0.015438 1.157593 1.426997 0.557006 2.768095 -0.988982 0.459816 -1.016856 0.106407 0.650082 2.693200 -0.931145 0.705007
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.813851 -3.564643 0.192189 4.748510 -0.410662 2.066635 -1.839716 -0.386028 0.211302 -1.411355 1.276818 0.624581 -1.588576 1.715574 -0.250881 0.316206 -2.395719 2.428991 -0.354129 0.542085
wb_dma_de/reg_tsz_cnt 0.901313 2.908042 0.809386 2.376096 -1.652428 2.347268 -0.519427 -4.353391 -2.045043 -1.830959 -2.407493 -0.279765 -1.958223 -1.894109 -0.213069 0.178404 -0.030046 -1.170695 -2.846138 -1.084678
wb_dma_ch_sel/reg_ndr 1.055070 -1.145089 -1.534066 -2.286471 0.461134 -1.005489 -0.653045 -5.821296 0.598421 1.931527 -0.378945 -1.548835 -2.257911 -0.389236 1.162530 -0.043306 -2.434293 3.199600 -3.728307 -1.370938
wb_dma_de/assign_83_wr_ack/expr_1 0.741306 2.569184 0.952759 -0.530016 1.027862 1.256522 -0.845731 -2.005944 -1.858708 -1.029479 -2.730956 0.199315 -2.690476 -1.273888 0.677170 1.473390 -0.885868 -1.246008 -3.320348 -0.132057
wb_dma_de/reg_de_txsz_we 2.528882 2.221356 -1.894065 -3.460356 -0.447689 -0.335481 -2.025586 -2.200264 -2.068485 2.252064 -2.057954 -1.359620 -2.280418 -2.211987 3.357692 2.090152 -1.609404 -2.349126 -0.644180 -1.541343
wb_dma_ch_rf/reg_pointer_sr -0.881357 -0.115771 -1.247418 1.482145 0.385843 1.996916 -0.694189 2.119823 -0.587106 -1.579833 0.701748 -0.394405 0.613113 -0.160951 -0.359330 -0.558146 2.049016 -0.772569 -1.368989 0.901000
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.351211 -1.044687 -1.565113 -0.048977 -0.030791 0.125444 -0.931736 -1.781158 0.199042 0.610245 0.015478 0.298916 -1.839030 -0.114730 -0.434115 0.259069 -1.650010 1.868983 -0.015099 -1.072119
wb_dma_rf/input_de_adr1_we -0.688666 0.875008 -0.908268 0.490510 -1.432124 0.189216 0.176176 -0.098254 -0.272254 1.071843 0.530246 -1.205832 0.751288 -0.489515 -0.090880 -2.410920 0.278124 -1.604443 -0.118252 1.115592
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.263986 0.515337 4.809664 -1.346520 2.226421 -1.490175 0.271230 -1.667149 1.254365 -1.898317 -1.430251 -2.450806 0.786263 -2.256098 0.796411 3.843251 -2.643076 1.418616 -5.035248 -2.912517
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.989146 1.063719 1.518541 2.088761 0.058563 -0.045226 -0.175947 -0.218887 0.687092 -0.033582 -0.956313 2.864520 -2.121461 0.068011 -1.562415 -0.550372 -2.200153 1.227134 -0.072224 0.503784
wb_dma_ch_sel/always_43/case_1/cond 0.928589 3.007720 0.782048 2.219484 -1.644336 2.310588 -0.536137 -4.114242 -2.050925 -1.802155 -2.418694 -0.345562 -1.930596 -1.906704 -0.148817 0.240432 -0.041055 -1.359195 -2.735119 -1.036218
wb_dma_ch_rf/reg_ch_adr0_r -4.762489 -2.431422 1.529764 -0.271162 2.167477 -0.339571 1.848612 1.716069 1.298570 -0.643773 1.494951 1.538206 3.399400 2.757030 1.241436 2.108691 4.246219 2.429719 -1.359805 1.149454
wb_dma_ch_pri_enc/input_valid -1.918734 1.552581 1.698230 0.361742 -0.080377 -0.124481 0.877922 0.565880 -0.082842 -2.085070 -1.081282 0.999057 -0.914625 -0.654993 -1.479527 -1.237322 -1.435025 -1.094225 -0.012472 0.321553
wb_dma_ch_pri_enc/reg_pri_out1 1.059185 1.020780 1.484755 2.070834 0.093901 -0.110457 -0.189986 -0.286877 0.741449 -0.022715 -0.964386 2.912215 -2.276999 0.031498 -1.665071 -0.571120 -2.365977 1.351115 -0.124096 0.457830
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.842408 1.698185 -2.815545 0.610801 1.737487 3.127613 0.848850 -0.464246 0.197847 1.405797 2.192239 -1.757421 -0.826692 2.068046 -0.039654 -0.495811 2.105592 -1.244785 -0.438817 1.713407
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.245386 -0.687696 0.026384 -0.962517 -0.299619 -1.391234 0.457262 1.141518 0.892277 1.892765 1.038529 1.454263 0.903478 1.787631 0.283213 -0.116912 1.418801 0.859149 2.303178 0.907721
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.214188 -2.096463 1.302003 0.997520 0.858945 0.798436 -1.254333 1.630535 -0.888911 -1.573814 0.085534 0.348040 -0.521323 1.743428 0.770600 0.591546 -0.795840 0.239868 -0.343746 1.452158
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.986808 -1.225623 -0.810109 5.011820 -1.189140 1.906817 0.722921 -0.484581 1.223153 -2.312090 0.605151 2.194928 -1.615014 -0.664684 -3.008880 -1.799739 -1.248328 1.356107 -0.881691 0.133017
wb_dma_ch_sel/input_req_i 5.619027 -0.749771 1.501620 2.232005 -0.604547 0.284223 -1.740352 1.668714 -0.224008 2.573589 -0.379080 2.862853 -0.782975 2.465248 0.517113 1.661127 2.341686 1.133310 0.474378 2.593781
wb_dma_rf/assign_4_dma_abort/expr_1 0.210993 0.135761 1.431353 -0.970383 0.344678 -2.476251 0.401537 -3.048561 1.915461 3.020505 -0.349670 2.539001 -1.844300 1.474128 0.066176 -0.917426 -1.790362 3.537592 -1.435561 0.896125
wb_dma_rf/always_1/case_1/stmt_8 -4.471242 0.220286 1.460399 0.139905 1.503996 -0.624335 0.047442 -1.692115 -1.483724 -0.851970 -2.097546 1.052648 1.254701 0.462213 2.680214 1.651787 -0.247994 1.441150 -0.675820 -1.567299
wb_dma_ch_rf/wire_ptr_inv 2.044090 -2.034574 -2.371868 2.056607 -1.285073 1.432465 -0.573918 -2.648737 0.459564 -1.269207 1.136653 -1.186035 -1.580313 -0.649872 -1.159314 -0.486053 -2.200548 1.589007 0.130192 -1.954231
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.134511 2.879433 3.069608 0.974142 -0.072369 -1.424125 0.605521 0.206985 1.090926 1.601215 -1.029826 2.366444 -0.595013 -0.144156 0.110708 -0.928764 -1.761405 -0.304189 -0.490685 1.382600
wb_dma_ch_sel/assign_138_req_p0 -0.567961 0.346386 -1.253284 -1.695581 -0.601381 -0.757201 -0.835239 -3.439749 -0.941495 3.950479 0.299752 0.354783 0.238952 1.688424 2.674044 -1.004423 0.901315 1.191437 -0.423159 1.090682
wb_dma_rf/always_1/case_1/stmt_1 -0.200695 0.863091 0.855123 1.254588 0.603938 0.775244 1.519697 -0.011005 -1.338973 -0.942834 -1.240689 0.050654 -0.149969 1.045979 -0.356496 0.401391 0.373535 -2.843704 1.837397 1.336400
wb_dma_rf/always_1/case_1/stmt_6 -5.681356 -0.936877 1.538177 -0.299549 -4.289557 -0.792447 1.378399 0.673952 -0.308757 -3.608272 0.479256 -0.684344 1.444474 -1.157376 1.712063 -1.915044 1.556781 -3.237568 -0.964957 -0.008329
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.798989 -0.648988 0.407997 -3.487532 -1.451393 -3.227249 1.367931 -2.352542 2.236613 3.788231 0.879598 -3.229800 1.542073 -0.826646 1.089647 -2.218127 0.825939 -0.329642 -3.398624 1.331327
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.243894 -1.003630 -1.568438 -0.074574 -0.058419 0.123653 -0.907977 -1.741851 0.192678 0.572290 0.069845 0.272027 -1.815699 -0.101332 -0.402929 0.271890 -1.567826 1.819537 0.010669 -1.043565
wb_dma_ch_sel/always_43/case_1 1.122546 2.970632 0.773241 2.560589 -1.678985 2.487096 -0.591187 -4.178135 -2.101354 -1.792207 -2.380456 -0.337157 -1.938124 -1.935184 -0.151538 0.241714 -0.073078 -1.313980 -2.754580 -1.046652
wb_dma_ch_sel/assign_9_pri2 2.989207 -0.448193 -0.155784 1.679603 0.176036 -0.061146 -1.021225 -0.914927 0.874779 2.195130 0.095616 2.001808 -1.337939 0.690629 -0.180759 0.629187 -1.018222 2.527867 -0.120159 0.126367
wb_dma_pri_enc_sub/always_1/case_1 1.125529 1.009997 1.457214 2.115242 0.073522 -0.101792 -0.209845 -0.298853 0.774749 0.063831 -0.934103 2.918782 -2.266215 0.087916 -1.610756 -0.560531 -2.378790 1.424820 -0.103915 0.442349
wb_dma_rf/always_2/if_1 -3.684831 -0.121567 2.850508 1.530472 0.542252 0.056130 -1.505727 0.005304 -3.345899 -0.772593 -2.044023 4.356717 -1.303300 3.720391 2.534956 -0.660717 -0.475731 -0.622364 0.852954 3.348379
wb_dma/wire_dma_abort 0.210423 0.142017 1.475031 -0.936964 0.370887 -2.429252 0.445420 -3.001320 1.957201 3.133441 -0.302361 2.541071 -1.746571 1.541996 0.120368 -0.906087 -1.654429 3.522419 -1.459716 1.006951
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 5.682301 1.396566 0.370755 1.644665 -1.413430 -0.411414 -0.616613 0.287970 0.650089 4.319465 -0.489289 2.889274 -0.299067 0.970291 -0.285670 1.138470 3.243715 0.976526 0.925140 1.360756
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.234660 -1.918673 -1.751118 2.689170 0.036573 0.715465 -0.437593 -0.035541 1.188807 1.436279 0.581814 2.752907 -1.057182 0.447450 -1.101483 0.102563 0.626061 2.798597 -0.928386 0.619846
wb_dma_wb_if/input_wb_stb_i -1.035110 1.563058 -0.856143 -3.340014 -2.541162 -3.984511 0.423185 -1.701150 1.327571 6.754554 0.950370 -0.423961 1.160022 0.212766 3.046895 -2.917142 -0.518168 -0.784000 1.139489 1.655069
wb_dma_rf/input_de_txsz 2.008325 0.735214 -1.869908 -2.746414 0.909745 1.434750 -1.558256 -3.553084 -2.388752 -0.341754 -1.918713 -2.471008 -2.363208 -1.528749 1.976434 2.322876 -0.232690 -0.902379 -3.443983 -1.533357
wb_dma_ch_pri_enc/wire_pri3_out 1.008242 1.026749 1.488734 2.152503 0.096077 -0.081110 -0.181293 -0.234515 0.718696 0.019544 -0.945018 2.881828 -2.116061 0.103821 -1.568484 -0.531430 -2.199459 1.270371 -0.133256 0.528875
wb_dma_ch_sel/wire_gnt_p1 -1.958759 1.526012 1.647392 0.462613 -0.092899 -0.057793 0.856790 0.687907 -0.151868 -2.185793 -1.078979 0.973671 -0.869833 -0.662133 -1.479954 -1.189227 -1.393096 -1.188798 0.100059 0.333611
wb_dma_ch_sel/wire_gnt_p0 3.531071 -5.007057 0.796948 2.083484 -1.924195 -0.801852 0.256935 -1.869466 2.677879 1.545422 2.215904 -2.644657 2.030185 0.177624 -2.447535 -1.390467 2.969534 3.272962 -5.083336 1.567459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.802762 -0.726456 0.413152 -3.422614 -1.467415 -3.245594 1.372798 -2.269441 2.282851 3.658079 0.931406 -3.246476 1.502592 -0.892017 0.961914 -2.170129 0.771117 -0.289346 -3.320993 1.223275
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.289476 -1.001265 -1.578871 -0.085371 -0.063483 0.070520 -0.906089 -1.795214 0.188585 0.623398 0.026409 0.248251 -1.842641 -0.111999 -0.398237 0.243913 -1.637642 1.808684 -0.000939 -1.089938
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.194169 0.827276 0.825310 1.121904 0.610956 0.716231 1.511836 -0.076157 -1.253461 -0.869132 -1.172410 0.014122 -0.096913 1.023476 -0.337178 0.431828 0.345203 -2.706218 1.836613 1.202159
wb_dma/input_wb0_err_i -0.036616 0.240611 1.589844 -0.911569 0.352810 -2.352103 0.556280 -2.922571 1.832036 2.872498 -0.343325 2.480795 -1.684167 1.519371 0.074262 -0.962337 -1.576237 3.317725 -1.518828 1.080460
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.221959 -3.251154 -0.605828 1.352575 -1.157224 1.341048 1.248304 0.130780 -0.500909 -3.928722 0.360662 1.411562 -0.955352 1.176011 -2.228857 -0.696338 2.702839 0.220972 -2.020751 1.327230
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.819554 -0.517872 1.142478 1.753243 0.233349 -1.885997 0.472617 1.343624 2.523548 5.583161 2.028857 1.675235 4.787719 1.720469 2.395720 0.933291 3.729257 2.565782 1.290815 1.048494
wb_dma_wb_mast/wire_wb_data_o 4.338796 1.585144 0.946713 0.509472 0.520039 0.168473 -0.794027 3.533040 1.031843 1.314605 -0.631032 -1.520804 -0.906309 -2.360811 0.531324 2.227170 -1.027921 -2.828100 -2.343549 0.676002
wb_dma_de/always_6/if_1/if_1/stmt_1 0.317268 0.981741 -1.198587 -0.180707 -0.351899 2.470866 -0.508233 -3.848642 -1.923639 -3.742176 -1.583175 -2.808487 -2.993492 -2.520135 -0.186184 0.427720 -2.309793 -1.740962 -3.089952 -2.199584
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.851371 1.455635 1.601897 0.454063 -0.059171 -0.016151 0.798347 0.735390 -0.137141 -2.110282 -1.010898 0.950324 -0.849239 -0.631240 -1.424509 -1.183751 -1.339779 -1.151461 0.093434 0.341905
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.237339 -1.014675 -1.573518 -0.057015 -0.071863 0.139223 -0.877107 -1.770151 0.187962 0.555661 0.054585 0.237420 -1.818410 -0.145091 -0.405322 0.246579 -1.614992 1.790994 -0.053035 -1.064426
wb_dma_ch_sel/always_38/case_1/cond 1.222449 4.831511 1.037226 -0.976168 -1.175726 -0.414426 -0.488634 -3.877509 -2.486027 2.021615 -2.702379 1.058382 0.541347 -0.452542 -1.264046 -1.674165 2.991515 0.549993 -0.522843 -0.166082
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 5.783115 2.018272 0.211281 2.542640 -1.175396 0.804132 -1.173934 -0.926292 -0.127759 2.754420 -1.467275 1.637518 -1.391337 -0.725013 -0.563554 1.253733 1.631069 0.357253 -1.132870 0.457212
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.182903 0.649286 -1.945940 -2.735188 0.971455 1.358263 -1.614844 -3.677005 -2.272050 -0.239086 -1.876324 -2.380665 -2.420372 -1.466099 1.871659 2.349050 -0.287999 -0.645230 -3.443524 -1.631944
wb_dma_de/assign_4_use_ed -0.552136 -1.489024 4.237385 -0.433763 4.969778 -2.154183 -2.021370 -1.025861 2.116396 3.923985 -0.221686 -0.940248 0.896955 1.239580 6.329195 4.522455 -5.009401 4.307805 -5.493206 0.206336
assert_wb_dma_wb_if/assert_a_wb_stb -1.583511 -1.377013 0.176533 1.137358 2.131624 2.666963 0.236887 0.348405 -1.118277 -2.316041 -0.440755 -0.608654 -0.115820 -0.392053 -2.274720 0.831460 3.689987 -3.064700 -2.173818 1.445782
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.875517 -0.279502 -1.580159 -2.882209 0.864824 0.516781 -1.349184 -5.262878 -2.196462 -0.341899 -1.279948 -1.380708 -1.825657 -0.216285 2.350004 1.149617 -1.286770 1.296043 -2.492520 -1.875289
wb_dma_ch_sel/assign_132_req_p0 -1.373527 -2.579906 -2.078429 0.219059 -2.232603 -0.262773 0.476394 -2.890593 1.203795 1.757237 1.721483 -1.692129 1.072635 -0.773968 0.606627 -1.689453 1.327087 0.692172 -2.661011 0.355519
wb_dma_ch_rf/always_25/if_1 -0.466673 1.037589 0.147176 0.487237 0.433115 0.217338 -1.049775 -0.112505 -2.039033 -1.089052 -1.712117 0.514478 1.719779 -0.938220 -3.188067 -1.687417 2.312998 2.092105 -0.521372 -1.033670
wb_dma_de/wire_rd_ack 0.798277 2.504750 1.114387 -0.336963 1.144496 1.267786 -0.897970 -2.108435 -1.782851 -0.972320 -2.733936 0.377579 -2.760096 -1.080147 0.604400 1.450699 -0.940096 -0.993419 -3.393325 -0.047418
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.739830 -0.870799 -0.018922 -3.050303 0.381621 -2.319489 0.618247 -2.925573 1.192576 3.122195 0.608965 -0.324239 0.357343 1.540965 1.714422 -0.339537 0.597439 2.315495 -1.488393 0.551046
wb_dma/wire_slv0_adr -6.182644 2.021100 5.902445 2.067292 -1.902499 -0.287525 1.020271 2.086090 -1.375520 -0.745164 -2.168653 0.251175 4.513516 -0.955235 3.214936 0.643000 4.075953 -4.258561 -2.595476 2.491166
wb_dma_rf/input_dma_busy -4.033292 -1.082519 2.054359 -1.238864 -3.659139 1.625459 -0.965005 -1.406815 -3.507316 -4.990078 -0.200650 1.165298 -0.381522 1.758855 1.956409 -0.391690 2.982033 -1.719668 -0.711638 0.882730
wb_dma_ch_sel/assign_96_valid/expr_1 -1.852560 3.375709 2.420911 -1.213929 4.097199 0.624562 0.369584 -1.667858 0.022925 2.618214 0.863619 -2.016122 4.140960 2.299321 1.831391 0.465715 3.104510 2.029476 -1.421431 0.522206
wb_dma_ch_sel/always_4/stmt_1 1.070081 4.992078 1.172119 -1.008300 -1.271011 -0.507419 -0.435279 -3.863316 -2.481974 2.104166 -2.700691 1.065607 0.844456 -0.482056 -1.292978 -1.715976 3.177812 0.533489 -0.380410 -0.269094
wb_dma_rf/wire_pointer2_s -0.898124 -0.141916 -1.319445 1.429658 0.431018 2.083244 -0.680926 2.221157 -0.605861 -1.571491 0.766546 -0.463249 0.643149 -0.157611 -0.323251 -0.521194 2.110778 -0.840041 -1.403363 0.975122
wb_dma_de/reg_chunk_dec -1.974907 1.716920 1.295479 -0.840796 0.971469 0.293613 -0.713430 -3.766356 -1.709925 -0.850635 -2.222768 1.182448 -2.214137 -0.071580 1.170673 0.334837 -2.066731 0.766999 -2.342110 -0.533176
wb_dma_de/reg_chunk_cnt_is_0_r -0.049884 0.327137 -0.236523 -1.169246 1.128698 0.380352 -1.594941 -4.446462 -1.648501 1.192661 -1.331546 0.353215 -1.467369 0.560485 2.578516 1.531763 -0.774723 1.954458 -2.451242 -0.783153
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.868237 1.477920 1.638687 0.493234 -0.113526 -0.079915 0.814928 0.671052 -0.123250 -2.165564 -1.070432 0.995100 -0.937811 -0.668664 -1.503586 -1.221375 -1.420166 -1.165419 0.078694 0.301574
wb_dma/wire_wb0_cyc_o -1.868986 1.559974 1.648476 0.487564 -0.101893 -0.062141 0.845098 0.697233 -0.165980 -2.166610 -1.071934 1.007172 -0.932291 -0.636955 -1.477373 -1.223393 -1.473714 -1.217847 0.170832 0.301510
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.073077 -1.790688 -1.721960 2.545094 0.026709 0.636584 -0.430862 -0.110040 1.131876 1.447616 0.526283 2.726376 -0.997827 0.421148 -1.004034 0.018357 0.704773 2.623537 -0.975700 0.685701
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.793775 -0.723513 2.660769 -0.064523 -0.084318 1.550155 2.741984 -0.217495 2.342505 -2.329284 2.651553 -2.938643 0.526089 2.149256 -0.775343 0.774467 1.896748 -0.304981 -2.803613 1.565302
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.665515 -4.730646 2.109711 1.588298 -1.200913 0.158489 0.560125 -0.128729 1.632220 -2.007178 0.957695 -0.888295 -0.275602 0.115661 -0.908838 0.697459 1.210129 0.391188 -4.444683 1.705638
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.755827 -0.372622 -1.716948 2.771974 -2.612502 1.522870 0.436360 -1.137343 0.093855 -0.855490 1.703779 -2.508891 0.831873 -0.994689 -1.020784 -3.054081 -0.503949 -1.438086 -0.044930 0.132473
wb_dma_ch_rf/reg_ch_adr1_r -0.776611 -0.316999 -1.691299 2.647798 -2.606946 1.433816 0.518825 -0.994902 0.132958 -0.812043 1.643324 -2.532745 0.895557 -1.011132 -1.007101 -3.066710 -0.436011 -1.475500 0.021967 0.105812
wb_dma/input_wb0_cyc_i 0.811269 0.779676 -0.121837 -2.234399 -3.778083 -2.149039 0.475414 3.315468 0.722272 1.811494 -0.984459 -3.903986 0.325293 -3.675589 2.721971 -1.319596 1.299817 -5.481205 -5.003416 2.721086
wb_dma_ch_sel/always_8/stmt_1 2.889952 -2.546354 1.237631 2.558945 0.961269 0.739604 -2.238080 0.687211 -0.079935 0.422032 0.149480 2.192623 -1.804175 2.412937 0.674851 1.198927 -1.751412 2.581843 -0.524198 1.614787
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 5.595672 -1.553111 0.839468 2.610971 1.064082 1.576724 -2.345351 2.236583 -0.246646 0.498395 -0.401136 0.967151 -2.197533 1.147023 0.299543 2.294903 -0.592564 0.458022 -1.602968 1.906217
wb_dma_wb_slv -3.209093 -0.905733 1.155019 2.819637 0.772370 3.225106 1.183811 1.752990 -0.707052 -3.797644 0.079476 -1.544609 0.501861 0.429553 -1.311078 -0.705995 4.351424 -3.745631 -4.197758 3.288978
wb_dma_de/inst_u0 -2.638324 -0.887523 1.183755 -1.688427 3.027823 0.678641 1.391654 0.360893 0.452643 -3.044111 0.798073 -0.928135 3.485060 0.605088 -2.815996 0.916987 4.275864 3.285352 -2.173630 -0.983233
wb_dma_de/inst_u1 1.254027 -0.762159 0.958468 0.064407 -0.932403 -0.903475 0.535760 -2.384320 1.249692 -1.494893 0.352010 -2.870584 1.883785 -2.379180 -3.097668 -0.751066 -0.076993 2.016073 -0.898143 -3.233855
wb_dma_pri_enc_sub/input_pri_in 1.102195 1.055972 1.501119 2.105921 0.101230 -0.165895 -0.196631 -0.259441 0.791742 0.088396 -0.946026 2.968114 -2.215137 0.068353 -1.614923 -0.594869 -2.403649 1.384698 -0.090271 0.477366
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.413174 2.133257 -1.923778 -3.584684 -0.476678 -0.407230 -1.913968 -2.367646 -1.985262 2.291505 -1.937548 -1.373457 -2.200313 -2.117578 3.342379 1.983312 -1.567870 -2.178701 -0.687076 -1.558492
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.161180 -1.754661 -1.581431 2.623302 0.002838 0.689330 -0.420298 -0.087604 1.097658 1.427620 0.491712 2.741315 -0.981968 0.509207 -0.994084 0.114362 0.724770 2.623250 -0.975700 0.723614
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.300612 0.374072 -1.332241 -1.519701 -0.676074 -0.752047 -0.909290 -3.391363 -0.943462 3.954801 0.317064 0.450624 0.120483 1.680931 2.501922 -1.012250 0.769580 1.231869 -0.365002 1.137123
wb_dma_ch_sel/assign_101_valid/expr_1 -2.476367 0.939653 -0.922111 0.435107 1.296416 1.836178 1.951747 -3.741717 0.689723 1.326304 2.654081 -2.206582 4.037453 1.927034 0.463475 0.133420 5.667483 2.365234 -2.299676 -0.503079
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.286376 -1.016404 -1.557219 -0.029059 -0.059019 0.138508 -0.906569 -1.752451 0.197425 0.578371 0.045528 0.269538 -1.794409 -0.079999 -0.423445 0.274902 -1.597680 1.824646 -0.020926 -1.007366
wb_dma_de/reg_de_adr1_we -0.760492 0.874378 -0.987996 0.392057 -1.562965 0.036661 0.255923 -0.198084 -0.173246 1.213638 0.557340 -1.267045 0.797840 -0.533493 -0.052422 -2.519061 0.325712 -1.580395 -0.091201 1.143468
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.696161 2.014256 2.404193 0.453614 -0.854641 -1.072099 -0.761364 -2.473500 -0.665402 2.300783 -1.707142 0.835094 -0.026764 0.825048 -1.739531 -2.451304 1.332416 2.088352 -1.987073 1.689871
wb_dma_ch_sel/always_46/case_1 -0.177506 0.688622 0.709896 -2.869076 2.205204 -0.255990 0.084220 1.138496 0.891957 -0.076703 1.096048 -0.938900 -0.440727 0.776365 1.349137 1.583853 -1.702345 -0.334617 -0.361306 0.208685
wb_dma_ch_rf/assign_11_ch_csr_we -1.038579 0.452170 2.920236 -0.085038 -1.020410 1.579058 0.785234 -0.014195 1.405474 -1.843601 2.673436 -2.239380 2.615306 0.592183 0.671205 0.391873 4.189442 0.343246 -4.858056 0.524407
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.177306 0.751680 -2.031719 -0.705629 0.382060 2.400243 -1.826054 0.118236 -2.776507 -1.608508 -1.508931 -0.730311 -1.986965 -1.257779 0.530085 2.613240 0.415728 -2.057916 0.106566 -1.318461
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.041412 -1.829849 -1.625850 2.720332 0.037464 0.746914 -0.392059 0.031866 1.138369 1.356988 0.542191 2.772969 -0.908715 0.487330 -1.042306 0.078511 0.844311 2.609086 -1.063264 0.770759
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.783260 -0.528185 0.364818 -3.531774 -1.500904 -3.294645 1.313425 -2.411182 2.165156 3.973561 0.831647 -3.151349 1.500424 -0.828657 1.129186 -2.274750 0.821087 -0.337185 -3.294377 1.369212
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.843322 -0.904053 0.012329 -3.093563 0.385713 -2.296451 0.668325 -2.955892 1.210270 3.062098 0.638751 -0.386481 0.376868 1.557856 1.714525 -0.349340 0.639984 2.325132 -1.578674 0.531110
wb_dma/wire_de_adr0_we 0.309954 -0.652753 0.029030 -0.993342 -0.279722 -1.400179 0.410602 1.002790 0.875752 1.895148 0.977117 1.423666 0.831178 1.714712 0.302430 -0.105484 1.287817 0.863647 2.189621 0.879430
wb_dma_wb_slv/wire_rf_sel -2.918757 -0.470030 -2.290510 -1.485713 -4.516089 -1.348677 0.357992 0.468997 -1.777825 0.789186 -0.453883 -0.337734 -1.240261 0.949953 2.732540 -4.404809 0.658940 -3.446105 0.059532 3.903747
assert_wb_dma_wb_if -1.804905 -1.535428 0.243096 1.288234 2.254011 2.829525 0.306933 0.247720 -1.215854 -2.673999 -0.524241 -0.489506 -0.224412 -0.454143 -2.567711 0.839630 3.717103 -3.113046 -2.081762 1.343993
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.290967 -0.997753 -1.596687 -0.091357 -0.047292 0.102752 -0.931310 -1.782839 0.224150 0.606354 0.011879 0.304475 -1.848539 -0.102478 -0.410780 0.252811 -1.644388 1.818290 -0.025661 -1.041951
wb_dma_ch_sel/assign_120_valid 0.041127 -0.358738 -0.164172 -2.110032 0.869541 -0.858963 -1.033039 -3.310859 -0.867597 2.841035 -0.314937 1.601024 -0.417723 2.249578 2.789994 1.413642 0.750780 2.630017 -0.406681 0.108260
wb_dma/wire_wb1s_data_o 4.475092 1.662982 0.916389 0.507697 0.539895 0.180533 -0.856987 3.550224 1.081940 1.448718 -0.595513 -1.613100 -0.856899 -2.431162 0.613819 2.302819 -0.965639 -2.853205 -2.419929 0.701222
wb_dma_de/wire_adr0_cnt_next1 -2.767397 -0.879784 1.272767 -1.938700 3.218421 0.604405 1.429234 0.341330 0.471884 -3.063084 0.769959 -1.091659 3.536846 0.596345 -2.660632 1.132745 4.226520 3.273671 -2.320636 -1.081896
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.293055 -1.010760 -1.541014 -0.021855 -0.045786 0.117151 -0.930362 -1.775951 0.204333 0.583274 0.023598 0.325843 -1.831582 -0.110160 -0.398500 0.277811 -1.646327 1.820957 -0.014348 -1.050156
wb_dma/wire_pt0_sel_o 5.225600 1.013420 2.144140 -0.836127 0.055304 -1.355484 -0.256436 3.914383 2.593189 1.742556 -0.687080 -3.250227 -0.373459 -4.171994 0.233702 2.615441 -1.251978 -3.596864 -3.981873 0.354769
wb_dma/wire_pt0_sel_i -2.913401 -0.084719 1.653857 1.237652 2.234226 2.655272 0.848647 0.251241 -1.177884 -3.738310 -1.168453 -0.131880 -0.735226 -0.649250 -3.185754 -0.146699 2.816167 -3.366439 -3.002727 1.785611
wb_dma_ch_rf/always_11 -0.776394 0.264470 0.013241 -1.656058 0.375726 -0.917400 0.115562 -4.934841 0.430851 -0.389335 -1.373847 -0.503131 -3.181594 -0.994628 -0.441046 -1.208605 -3.709448 1.977168 -3.491598 -1.082291
wb_dma_ch_rf/always_10 0.067138 0.191516 1.577628 -0.818824 0.364945 -2.404227 0.539610 -2.802084 1.908483 2.906233 -0.369013 2.682383 -1.756261 1.545371 -0.021561 -0.979424 -1.697564 3.399252 -1.290635 1.071747
wb_dma_ch_rf/always_17 0.735863 2.950611 0.773275 2.335920 -1.628269 2.439438 -0.450464 -4.211394 -2.081480 -2.013889 -2.361848 -0.456157 -1.948239 -1.910719 -0.151527 0.150246 -0.152459 -1.428053 -2.807444 -1.058618
wb_dma_ch_rf/always_19 -1.850762 0.928362 -0.147017 -0.881982 0.370825 1.381640 -0.749031 0.272841 -2.784950 -2.065754 -0.946343 0.082783 0.348312 0.111521 1.390352 1.177966 0.950416 -1.823763 1.282064 -0.616897
wb_dma_ch_rf/input_de_csr_we 5.785046 -1.224673 1.881612 0.872785 1.817677 -0.222597 -2.680311 0.524991 1.327301 2.908102 -0.759654 -1.068385 -2.946778 -0.313337 2.545236 2.924597 -3.438318 0.965829 -6.056708 1.854924
wb_dma_ch_sel/assign_147_req_p0 -0.455968 0.411984 -1.190185 -1.462495 -0.571208 -0.674734 -0.893454 -3.292516 -0.962015 3.935664 0.317517 0.529505 0.237493 1.786851 2.575245 -0.917171 1.030690 1.189804 -0.360788 1.247121
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.827313 -0.615846 0.404822 -3.478828 -1.500281 -3.300610 1.401548 -2.262978 2.316063 3.950853 0.949929 -3.190770 1.598083 -0.808332 1.078128 -2.252771 0.836655 -0.318438 -3.222456 1.357540
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.599468 0.540978 -0.086824 -1.750087 -0.593265 -1.687554 -0.126572 -1.366951 0.249309 1.874802 -0.484290 -0.320401 -0.236383 -0.590962 1.471010 -0.429396 -1.160434 -0.093201 -0.334332 -0.230827
wb_dma_wb_if/wire_slv_dout -3.226243 3.335816 2.167828 3.919839 -0.311324 0.335079 1.780452 1.830217 1.562204 5.452098 1.630852 -1.117681 4.622774 0.324708 5.169441 0.608739 4.048978 -5.154415 -1.624522 3.587789
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.905852 3.805002 2.108145 0.374893 -0.103893 0.580435 1.270087 -2.192461 -2.686720 0.471222 -3.479432 1.811299 -1.271267 1.024397 0.514365 1.256608 2.143872 -3.403537 0.881240 1.727276
wb_dma/wire_pointer 2.692214 -3.577285 0.343372 4.729878 -0.290049 2.048622 -1.887916 -0.116920 0.165366 -1.369552 1.260565 0.690575 -1.535338 1.838572 -0.116184 0.361019 -2.346428 2.356034 -0.258041 0.664181
wb_dma_de/assign_75_mast1_dout/expr_1 4.447584 1.640377 0.890626 0.580234 0.509149 0.239963 -0.850127 3.458039 1.032683 1.390851 -0.633836 -1.540609 -0.910252 -2.314875 0.535481 2.199477 -0.935371 -2.792028 -2.405177 0.772734
wb_dma/wire_ch3_csr -0.056119 2.086455 1.191808 -0.713062 4.097154 2.045323 -0.577715 2.241408 -1.449632 0.454418 -0.824351 -2.565261 3.076413 0.210595 0.630770 1.021546 3.770225 -1.372586 -2.314029 1.972497
wb_dma_ch_rf/assign_27_ptr_inv 2.107824 -2.168842 -2.425762 2.239009 -1.369835 1.528518 -0.547772 -2.759178 0.482163 -1.474226 1.235588 -1.262005 -1.643186 -0.705509 -1.276964 -0.540444 -2.333002 1.659018 0.081995 -2.032883
wb_dma_de/reg_adr1_inc -0.688235 0.843223 -0.926537 0.453948 -1.443455 0.135156 0.181035 -0.110383 -0.216615 1.050730 0.521797 -1.175954 0.764968 -0.492001 -0.061220 -2.352892 0.283084 -1.546294 -0.070351 1.095389
wb_dma_ch_sel/input_ch6_csr -0.970127 0.075089 0.423327 0.648787 2.708081 2.916917 0.232351 1.013364 -1.146954 -1.474326 0.134575 -2.126419 2.265528 0.716941 -0.214605 0.799867 4.030663 -0.972275 -3.197704 1.980427
wb_dma_de/input_mast0_err 0.110518 0.105835 1.428491 -0.941304 0.380339 -2.422588 0.501075 -2.901084 1.933439 3.064510 -0.275650 2.517956 -1.678474 1.560285 0.084954 -0.926106 -1.567413 3.457710 -1.316002 1.011616
wb_dma_de/assign_68_de_txsz/expr_1 2.115033 2.213615 -1.157925 -1.921847 -0.432326 1.422028 -1.545525 -5.076112 -3.148622 0.329944 -2.830056 -1.521131 -1.899473 -1.524554 1.934912 1.809258 1.300362 -0.819383 -3.272215 -1.515695
wb_dma/wire_ch2_csr -0.001725 1.917234 1.221004 -0.559824 4.182855 2.247443 -0.744479 2.346457 -1.731373 0.146718 -0.962774 -2.511544 3.259404 0.295236 0.484448 1.092002 4.081469 -1.329017 -2.276714 1.999947
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.056711 1.059699 1.489426 2.154076 0.091351 -0.050723 -0.187766 -0.210665 0.716826 0.007273 -0.982500 2.918085 -2.173095 0.049156 -1.594082 -0.556778 -2.302873 1.316235 -0.097474 0.498836
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.215611 -0.998027 -1.617828 -0.104821 -0.082254 0.113223 -0.906241 -1.772294 0.184248 0.582364 0.043219 0.245278 -1.827392 -0.104789 -0.352650 0.247394 -1.623976 1.801167 -0.034103 -1.068776
wb_dma_rf/input_ndnr 4.210086 -0.887513 -1.302450 2.103579 -0.559442 1.227761 -0.588127 -3.755183 1.404758 1.373610 0.442426 -2.282135 -1.893216 -1.316793 -0.008822 0.711558 -1.203176 1.534168 -4.442350 -0.747350
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.281852 -1.034774 -1.550565 -0.070037 -0.045548 0.091512 -0.886694 -1.784100 0.216476 0.553120 0.033392 0.298811 -1.812568 -0.110706 -0.418114 0.265470 -1.591303 1.828608 -0.034222 -1.050261
wb_dma_de/always_19/stmt_1 1.248100 -2.229859 2.271690 -2.452576 -1.274185 -2.675340 1.375672 -1.020289 0.793610 -1.469159 -0.031619 0.572854 0.878624 0.940841 -3.589432 -0.388720 2.768644 2.515324 0.137969 -0.754631
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.099652 2.419420 1.341265 -0.260844 0.349677 0.008248 -1.021855 -0.232271 -1.609717 1.709689 -0.996337 1.565868 0.580232 0.584694 2.963052 1.432947 0.496469 -1.033547 0.635742 0.425387
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.627653 3.924574 5.383429 1.276152 2.221283 -1.767624 -0.750869 0.090771 1.868306 3.285287 0.513264 0.359420 2.963947 -0.588748 3.570288 2.573611 -3.875856 1.409145 -0.990378 -1.163205
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.510784 0.411670 -1.152995 -1.535027 -0.601062 -0.804046 -0.816328 -3.282960 -0.902754 3.955663 0.285499 0.475084 0.255348 1.756831 2.639281 -0.899663 1.007102 1.166618 -0.363685 1.214562
wb_dma_de/assign_78_mast0_go/expr_1 -1.989045 1.479825 1.650305 0.395129 -0.060196 -0.021821 0.854355 0.696675 -0.119266 -2.202658 -1.003675 0.888850 -0.783044 -0.623184 -1.410730 -1.184811 -1.230783 -1.216556 0.009712 0.382253
wb_dma/assign_6_pt1_sel_i 5.272389 1.047723 2.158565 -0.891959 0.073615 -1.435854 -0.313807 3.850676 2.620461 1.892896 -0.703015 -3.152945 -0.482178 -4.176516 0.318738 2.619559 -1.396160 -3.502937 -3.951886 0.300065
wb_dma/wire_mast1_adr 1.152570 -2.212685 2.292164 -2.622219 -1.223059 -2.849952 1.417719 -0.887400 0.865865 -1.324539 0.012568 0.484674 1.031307 0.925533 -3.514325 -0.378688 2.837123 2.444587 0.229441 -0.706591
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.881603 1.473859 1.663426 0.414408 -0.065129 -0.091616 0.855029 0.669744 -0.118546 -2.103034 -1.044933 0.948289 -0.886607 -0.620296 -1.419508 -1.185086 -1.377319 -1.147983 0.070274 0.348745
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.112876 0.128982 1.370885 -0.971063 0.407827 -2.339919 0.490821 -3.052773 1.855279 2.894280 -0.348897 2.482436 -1.821893 1.511473 0.046118 -0.924228 -1.699502 3.457606 -1.472651 0.922177
wb_dma_wb_slv/input_wb_stb_i -1.001685 1.623305 -0.845361 -3.226833 -2.550672 -3.917598 0.451555 -1.631745 1.287445 6.733768 0.926936 -0.410489 1.208976 0.244925 3.002382 -2.973255 -0.474361 -0.853728 1.125868 1.721000
wb_dma_de/reg_adr1_cnt 0.554310 0.082093 0.136816 0.614934 -2.217623 -0.661892 0.722648 -2.342814 0.965384 -0.658948 0.804181 -3.996103 2.661332 -2.908599 -3.181038 -2.968072 0.239015 0.430382 -1.041758 -2.095334
wb_dma_ch_sel/always_42/case_1/stmt_4 5.691739 -1.598947 0.824628 2.680521 1.109706 1.656219 -2.428814 2.287419 -0.275273 0.418732 -0.429141 0.987864 -2.254032 1.116845 0.284000 2.352487 -0.595852 0.479199 -1.663055 1.932869
wb_dma_ch_sel/always_42/case_1/stmt_2 4.006201 1.895083 1.090959 2.313648 0.178162 0.870117 -0.458599 1.296183 0.584109 0.014575 -1.536704 1.794330 -2.773215 -1.159650 -1.989227 0.649844 -1.260699 -0.633484 -1.170658 0.788743
wb_dma_ch_sel/always_42/case_1/stmt_3 5.896786 0.416293 -0.515547 1.915229 0.271108 0.943405 -1.248569 0.734684 0.690649 2.107342 -0.466664 0.821654 -1.890929 -0.580578 -0.608819 1.859027 0.125908 0.419340 -1.238758 0.496564
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.796490 -1.645909 0.867514 -2.147930 2.919666 -0.282856 -0.864043 2.666610 -0.784094 0.651673 -1.694943 -1.377802 2.041194 -1.142223 3.243372 3.961599 1.901445 -1.677844 -2.661649 0.905724
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.418552 -0.621551 -1.426466 4.778429 1.939788 4.945574 -0.779400 2.347923 -2.681591 -3.719880 -0.720638 -0.153746 0.563388 0.236222 -0.672036 1.081865 3.803477 -2.094275 -1.947641 1.530993
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.094550 1.503370 1.090518 -4.217872 -2.077615 -4.518655 0.265746 -1.104673 1.870976 7.418047 0.995295 -3.109641 4.240209 -1.849387 4.330563 -1.079156 0.756231 -2.061603 -0.317011 0.829556
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.904737 1.517499 1.647219 0.437001 -0.066378 -0.082189 0.850465 0.664602 -0.101729 -2.157895 -1.046301 0.985567 -0.911649 -0.651870 -1.463714 -1.212338 -1.409186 -1.140724 0.053210 0.342919
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -1.116466 3.278344 6.494511 0.344075 1.718425 -2.827749 -0.209939 0.361083 2.911993 3.099972 0.214692 -0.997001 3.386916 -2.130101 3.055555 2.775072 -3.532529 0.624802 -2.542642 -1.431205
wb_dma_ch_sel/always_3/stmt_1/expr_1 4.231031 -0.949092 -1.289138 2.042983 -0.540322 1.216950 -0.632933 -3.987665 1.346065 1.314932 0.365941 -2.292124 -2.018359 -1.283438 -0.062191 0.694178 -1.279863 1.646419 -4.560182 -0.814279
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.191907 -1.860937 -1.680960 2.586930 0.040869 0.666053 -0.450859 -0.131157 1.127761 1.400160 0.548889 2.649636 -1.016648 0.473594 -1.044001 0.083284 0.621007 2.714672 -0.971078 0.635706
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.476686 -0.751926 1.219183 -3.423808 0.089231 -2.556330 0.812800 -3.552187 1.929524 1.630329 -0.433897 -3.432968 0.104769 -1.981493 1.132905 0.051164 -0.926648 0.607933 -5.214523 -0.703185
wb_dma/wire_txsz 0.859468 3.004874 0.760170 2.405763 -1.613501 2.427962 -0.541158 -4.139089 -2.159834 -2.017218 -2.474047 -0.265793 -2.044657 -1.958768 -0.272717 0.192791 -0.174942 -1.351627 -2.690196 -1.092723
wb_dma_de/always_14/stmt_1 0.122796 0.159516 1.475964 -0.931340 0.343544 -2.383667 0.447052 -3.008760 1.866997 3.044215 -0.343982 2.526175 -1.711945 1.556639 0.137899 -0.902722 -1.610191 3.456689 -1.476991 0.996995
wb_dma_wb_slv/reg_rf_ack -1.117282 1.608185 -0.901393 -3.213428 -2.566071 -3.836095 0.461200 -1.551281 1.254991 6.574452 0.990068 -0.501294 1.269106 0.222421 2.911824 -3.015966 -0.386197 -0.908221 1.144284 1.719178
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.122489 4.907626 1.158304 -1.119844 -1.142637 -0.538054 -0.354557 -3.999074 -2.368766 2.156652 -2.685866 0.956273 0.754096 -0.513734 -1.323808 -1.775340 3.129092 0.642069 -0.647860 -0.226392
wb_dma/wire_de_csr_we 5.633789 -1.175785 1.850363 0.921211 1.838124 -0.080866 -2.616452 0.656296 1.263392 2.690155 -0.758662 -1.129019 -2.835819 -0.345652 2.418798 2.838019 -3.264191 0.854342 -5.903708 1.884699
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.730429 -0.656296 0.423180 -3.643255 -1.537249 -3.505208 1.403537 -2.300718 2.423715 4.104846 0.928416 -3.179216 1.586343 -0.895177 1.130816 -2.243081 0.719410 -0.300717 -3.245684 1.328694
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -3.231560 -0.303372 -2.063850 -1.434132 -4.343267 -1.338085 0.395261 0.676550 -1.865802 0.836304 -0.542357 -0.279096 -1.017728 1.024466 2.922815 -4.306098 0.819511 -3.634640 0.089214 4.040184
wb_dma/wire_ch1_txsz 1.830130 2.927743 2.612544 2.247737 0.195424 0.648112 0.475969 3.018736 0.446035 -0.405995 -1.517565 1.487278 -1.020556 -1.153167 -1.624779 0.414537 0.215318 -2.439359 -1.107244 1.751202
wb_dma_rf/inst_u9 0.237090 0.193505 1.465496 -0.886101 0.389538 -2.390932 0.449878 -3.058810 1.873562 3.071364 -0.349048 2.531594 -1.823045 1.550378 0.113142 -0.886408 -1.668241 3.452138 -1.590658 1.017598
wb_dma_rf/inst_u8 0.125622 0.169482 1.477417 -0.923343 0.453313 -2.301286 0.476611 -3.072504 1.875126 2.933739 -0.326846 2.483635 -1.753231 1.539614 0.023749 -0.903773 -1.626674 3.465834 -1.552566 1.005210
wb_dma_rf/inst_u7 -1.068645 0.071342 0.575968 0.636530 2.911886 3.078048 0.361181 1.257924 -1.228784 -1.802410 0.061045 -2.373354 2.383869 0.708508 -0.243200 0.991661 4.302780 -1.225896 -3.432898 2.039373
wb_dma_rf/inst_u6 -1.034274 -0.054687 0.421226 0.651415 2.951900 2.915043 0.343564 1.367342 -1.156108 -1.640820 0.050084 -2.066275 2.273670 0.695570 -0.262942 0.993639 4.164994 -1.121623 -3.201610 2.045730
wb_dma_rf/inst_u5 -1.144581 -0.226385 0.408685 0.829954 2.739793 2.930087 0.268166 1.204853 -1.245208 -1.806727 -0.033919 -1.998981 2.355833 0.589839 -0.373437 0.910182 4.112372 -0.947934 -3.094193 1.863899
wb_dma_rf/inst_u4 -0.635988 -0.106914 0.350535 0.577832 2.949704 3.023224 0.157449 1.339254 -1.280966 -1.645596 0.046105 -2.130797 2.033689 0.855227 -0.247621 1.033932 3.984898 -1.075773 -3.178531 2.101387
wb_dma_rf/inst_u3 -0.999741 0.098311 0.367210 0.784814 2.759748 3.038784 0.256276 1.249559 -1.250262 -1.662344 0.070712 -2.023215 2.235550 0.734451 -0.381825 0.763657 4.159270 -1.117246 -3.171285 2.037656
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.832650 -0.960660 -0.040456 -3.027923 0.334177 -2.290821 0.652523 -2.870882 1.186081 3.006054 0.600918 -0.319510 0.384760 1.484489 1.600045 -0.331663 0.590474 2.330286 -1.473557 0.503268
wb_dma_rf/inst_u1 -1.074309 0.045999 0.249056 0.633101 2.699964 2.958640 0.394255 1.037886 -1.252060 -1.573926 0.050570 -2.221186 2.214791 0.689001 -0.349736 0.628757 4.088261 -1.190820 -3.184539 2.032496
wb_dma_rf/inst_u0 -3.302436 -0.939936 2.128367 1.836506 0.129823 3.312474 0.933858 0.783415 -2.503864 -3.949406 -0.593746 -1.451030 2.289712 1.030490 0.254131 0.213605 5.185117 -3.259109 -3.243523 2.876118
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -1.115103 1.091919 4.154975 -0.858414 1.059885 -1.392054 0.377529 -1.891556 0.905170 -1.185627 -1.087492 -3.314177 1.347975 -2.553385 0.750967 1.804260 -2.590751 0.254263 -5.245768 -1.948962
wb_dma_inc30r/assign_2_out -0.926805 -0.373951 1.397868 -1.165924 0.339906 -0.953212 0.766906 -3.169152 0.126190 -3.239333 -1.220300 -3.465854 2.421402 -2.862655 -2.721747 -0.176396 -0.426015 2.403418 -1.121365 -4.620147
wb_dma/wire_mast1_din 4.591422 1.745530 0.968117 0.426119 0.557630 0.130706 -0.897645 3.575328 1.111269 1.532730 -0.655046 -1.626918 -0.923452 -2.475720 0.637273 2.375377 -1.113622 -2.872849 -2.433854 0.678873
wb_dma_ch_sel/assign_2_pri0 1.112365 -1.143548 -1.506997 -2.137638 0.493596 -0.897424 -0.650030 -5.592199 0.588937 1.828902 -0.332407 -1.433076 -2.257611 -0.356529 0.999598 -0.027125 -2.420004 3.157374 -3.548606 -1.362988
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.829967 -0.721715 0.383425 -3.612479 -1.477099 -3.421279 1.416473 -2.359096 2.344229 3.882208 0.952262 -3.202640 1.608394 -0.849024 1.106948 -2.195511 0.797468 -0.188101 -3.236274 1.205103
wb_dma_rf/input_de_adr0_we 0.304217 -0.648001 -0.036962 -1.035971 -0.247634 -1.439992 0.453919 0.996742 0.924619 1.991613 1.013003 1.422897 0.844471 1.668608 0.281982 -0.137667 1.196953 0.955724 2.271232 0.785725
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.168335 -1.742688 -1.610143 2.587610 0.047440 0.640529 -0.457619 -0.129222 1.127617 1.490400 0.506919 2.742583 -1.019447 0.472943 -0.933913 0.098500 0.626785 2.670783 -0.996819 0.695631
wb_dma_wb_mast/always_1/if_1/stmt_1 -1.083873 -1.587970 0.734304 1.865348 1.094905 1.912039 -0.325838 3.593555 -2.856318 -1.622701 -0.640162 -1.231357 0.949366 1.497689 0.610481 0.442693 3.145456 -2.517920 -3.290531 3.752683
wb_dma_ch_sel/always_48/case_1/cond 1.190727 1.036328 1.468604 2.042272 0.096612 -0.164989 -0.198993 -0.316900 0.843456 0.212395 -0.931873 2.966359 -2.243789 0.112962 -1.585864 -0.559136 -2.381014 1.460403 -0.097278 0.466451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.763352 -0.713574 0.286143 -3.606230 -1.541120 -3.476744 1.402520 -2.410382 2.401459 4.123833 1.038268 -3.185708 1.603552 -0.825985 1.102647 -2.328117 0.705576 -0.136974 -3.188204 1.240319
wb_dma_rf/input_wb_rf_we -3.431853 1.204813 1.292582 1.582986 -1.148772 2.362640 -2.414024 3.028058 -0.445853 -2.317087 2.033111 -0.229624 2.798005 -0.598329 0.573133 -1.994969 4.477613 0.791751 -5.711056 0.911314
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.117520 1.106714 1.520380 2.104809 0.073033 -0.109374 -0.214492 -0.297429 0.708613 0.099923 -0.994763 2.967653 -2.269207 0.081638 -1.623590 -0.532689 -2.338819 1.377607 -0.102549 0.465686
wb_dma/assign_7_pt0_sel_i -2.913153 -0.262132 1.517834 1.363264 2.289396 2.882349 0.808334 0.308974 -1.328190 -3.648245 -1.147613 -0.133545 -0.710400 -0.466817 -3.210507 -0.114433 3.333977 -3.596017 -3.073107 2.076053
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.953018 -2.125904 -2.330095 2.218378 -1.359956 1.531122 -0.494867 -2.593618 0.447813 -1.534998 1.207247 -1.189916 -1.563009 -0.634388 -1.279377 -0.565402 -2.190949 1.591338 0.078752 -1.926784
wb_dma_wb_mast/wire_mast_pt_out -0.273761 -0.508324 -0.897419 1.199554 -0.916486 1.773380 0.279033 1.505296 -1.979879 -2.478381 -1.285419 -0.508798 -1.336601 0.768342 0.123743 -1.120252 1.697826 -1.801765 -2.006186 2.884579
assert_wb_dma_ch_arb/input_state -1.159595 -0.174362 -0.004494 -2.218910 0.605787 -1.081588 0.222020 -4.111678 0.418523 1.374901 -0.367459 -1.777988 -0.508293 -0.209679 1.477427 -0.294698 -0.791145 1.485733 -3.755574 -0.340664
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.286767 -1.045247 -1.569299 -0.055807 -0.068765 0.121979 -0.925297 -1.805231 0.202384 0.604638 0.046253 0.283952 -1.839040 -0.082133 -0.410996 0.287666 -1.614465 1.854908 -0.051379 -1.042823
wb_dma/wire_ch0_csr -0.365993 -0.317691 4.804094 -1.127939 1.913569 0.110327 -0.811431 0.402652 -3.043123 -1.312809 -3.145479 -0.807260 2.619370 0.913880 0.814521 1.795740 2.563392 -1.290625 -1.854800 2.463948
wb_dma_de/assign_69_de_adr0/expr_1 -4.829773 -2.587996 1.613352 -0.361179 2.027275 -0.400117 1.924068 1.745518 1.341122 -0.757898 1.545876 1.432900 3.536227 2.755636 1.197012 2.074548 4.448367 2.391947 -1.445304 1.168929
wb_dma_wb_slv/wire_pt_sel -2.783965 -1.679722 2.581290 0.549701 -1.029230 2.626512 2.828274 3.325643 -0.547592 -6.411445 -1.213448 -3.635491 -0.908739 -1.964796 -1.103711 0.563522 4.832342 -8.246151 -7.067424 4.053052
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.449563 -0.304659 2.930046 0.368902 2.148102 0.464662 0.212970 -0.865075 -2.598819 -1.419863 -2.098767 2.404436 -1.815022 3.851785 1.486392 1.182788 -1.296502 -1.115636 1.438828 2.679936
wb_dma_ch_sel/wire_de_start 0.709627 4.882024 1.662644 0.086190 -0.721007 0.145497 1.267617 -3.623627 -3.193625 0.823197 -3.329234 0.559560 0.682983 0.411545 -1.814080 -1.342281 3.089021 -2.089036 1.310654 0.783194
wb_dma_wb_mast/assign_3_mast_drdy 4.188329 2.627345 -1.807296 -0.112468 1.946608 1.652496 1.279977 -1.408081 1.854576 3.822439 1.388538 -0.545067 -2.863810 2.016178 -0.463977 -0.436501 1.455233 -0.313646 -2.529508 2.808289
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.661617 1.083758 -0.593663 -0.996562 1.129008 1.251797 -1.718639 -2.882707 -1.665683 1.200095 -1.786105 -0.682185 -1.907368 -0.629008 2.152487 2.623471 0.309703 0.037054 -3.471986 -0.487815
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.842725 -0.906524 -0.067611 -3.026567 0.322645 -2.297165 0.615217 -2.908551 1.189736 3.018335 0.619773 -0.361084 0.370956 1.470745 1.633879 -0.371160 0.555750 2.329075 -1.512855 0.443538
wb_dma_de/always_5/stmt_1 -0.001882 0.303352 -0.271047 -1.257018 1.044525 0.280685 -1.553573 -4.590335 -1.570831 1.306851 -1.283636 0.377018 -1.523478 0.516858 2.580731 1.515580 -0.922021 2.037366 -2.479786 -0.837057
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.882899 1.505241 1.655824 0.451470 -0.110463 -0.116104 0.858282 0.647390 -0.104156 -2.131725 -1.063937 1.024408 -0.919410 -0.671400 -1.468781 -1.242506 -1.460575 -1.113384 0.103096 0.318259
wb_dma_de/input_mast1_err 0.027560 0.137958 1.450220 -0.892552 0.403230 -2.312373 0.491709 -2.955949 1.892555 2.868860 -0.328393 2.453256 -1.705819 1.473717 0.019443 -0.921348 -1.673761 3.403366 -1.523303 0.961008
wb_dma_de/reg_mast0_adr 1.068340 2.474631 -3.544954 0.962602 0.358439 3.124722 1.056028 -0.722075 0.008542 2.422120 2.704640 -2.891734 -0.081867 1.589989 -0.058919 -2.751042 2.329414 -2.631535 -0.603608 2.811501
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 5.931030 -0.245792 -0.573011 0.740152 -0.041742 -0.556782 -0.728752 1.664952 1.586583 3.932426 0.566688 2.152795 -0.939025 1.093714 -0.283760 1.688825 1.354755 1.309755 1.054816 1.211313
wb_dma_ch_rf/assign_15_ch_am0_we -0.212475 0.773103 0.767195 -3.025491 2.308049 -0.261441 0.093652 1.233687 0.887072 -0.025036 1.152438 -0.873069 -0.458748 0.822298 1.424878 1.653112 -1.818126 -0.348528 -0.279928 0.217980
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.034231 -0.449071 -0.192844 1.640859 0.159320 -0.042645 -1.040105 -0.969162 0.885829 2.197616 0.080192 1.955976 -1.364867 0.703510 -0.160871 0.638273 -1.030446 2.525530 -0.127455 0.114682
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.293660 -1.009426 -1.529898 -0.047039 -0.047650 0.116505 -0.909660 -1.725645 0.224116 0.588595 0.021644 0.293216 -1.800525 -0.086855 -0.410823 0.236987 -1.594869 1.798806 -0.007220 -1.024274
wb_dma_rf/inst_u2 -1.492829 0.374805 -0.236229 1.371538 3.297568 3.836312 -0.439621 2.665545 -1.177308 -2.081175 0.629297 -2.216023 2.803488 0.457335 -0.225953 0.596872 5.096929 -1.086542 -4.341919 2.338265
wb_dma_ch_rf/wire_ch_adr1_dewe -0.684941 0.887244 -0.902468 0.481169 -1.420609 0.160418 0.153938 -0.131770 -0.247640 1.055014 0.459366 -1.113023 0.678244 -0.491265 -0.089938 -2.348025 0.305763 -1.559518 -0.128236 1.105945
wb_dma_ch_rf/always_17/if_1 1.108879 3.134866 0.879054 2.353873 -1.677189 2.327996 -0.619578 -4.343770 -2.093576 -1.684157 -2.476973 -0.188289 -2.059334 -1.887035 -0.135534 0.274770 -0.130810 -1.263214 -2.802210 -1.086818
wb_dma_de/assign_71_de_csr 5.543363 -1.634874 0.852339 2.710228 1.043996 1.626111 -2.326821 2.241102 -0.216882 0.508846 -0.373947 1.000200 -2.121043 1.156510 0.320861 2.277197 -0.488788 0.562740 -1.688585 1.949517
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.919939 1.445871 1.658194 0.422504 -0.082826 -0.048748 0.862579 0.670202 -0.097980 -2.115758 -1.012354 0.917464 -0.830975 -0.629104 -1.439476 -1.181029 -1.284219 -1.137793 0.022017 0.353148
wb_dma_ch_sel/always_42/case_1 -2.031511 -2.117998 3.155992 -1.439123 3.474430 -0.152852 -1.193030 3.797202 -1.308281 -1.493298 -2.419724 -0.624907 1.309296 -0.307361 2.790043 3.124123 0.329180 -1.904953 -2.963186 2.203865
wb_dma_ch_sel/always_1/stmt_1/expr_1 5.334507 -0.625686 1.618905 2.307981 -0.701318 0.289827 -1.714776 1.520530 -0.296130 2.524001 -0.454763 2.868004 -0.698628 2.414681 0.490340 1.576087 2.396706 1.073335 0.417363 2.595035
wb_dma_ch_sel/always_6/stmt_1 5.912579 1.535952 0.376215 1.700832 -1.494533 -0.347120 -0.726850 0.072096 0.582546 4.300510 -0.621573 2.888023 -0.441599 0.804355 -0.369299 1.121656 3.165824 1.003826 0.836824 1.280005
wb_dma_ch_rf/reg_ch_chk_sz_r -1.906639 1.847802 1.400929 -0.777120 0.990109 0.230474 -0.693356 -3.756521 -1.595930 -0.753170 -2.293223 1.373066 -2.326771 -0.072862 1.113789 0.309920 -2.223024 0.853558 -2.287752 -0.503236
wb_dma_ch_sel/always_3/stmt_1 4.024013 -0.933850 -1.250679 1.994517 -0.464195 1.305497 -0.559243 -3.823465 1.314927 1.141248 0.341000 -2.334636 -1.865079 -1.272068 -0.053053 0.689274 -1.088758 1.532608 -4.565371 -0.771930
wb_dma/wire_pointer2_s -0.860073 -0.144089 -1.263268 1.495214 0.387875 2.013368 -0.729992 2.146950 -0.504337 -1.544354 0.785445 -0.410384 0.695219 -0.167328 -0.397770 -0.593461 2.135252 -0.669148 -1.483883 0.931995
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.046960 1.046570 1.559321 2.161676 0.077418 -0.102884 -0.189994 -0.251464 0.771743 0.036701 -0.975191 2.972347 -2.193922 0.079888 -1.586874 -0.542288 -2.260203 1.363392 -0.134723 0.526159
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.028162 -1.590574 -0.464628 0.420352 -2.110902 1.625131 2.418406 1.719730 -1.416476 -4.644524 -0.732328 -1.950199 -1.644921 1.140189 0.251771 -0.747259 1.120312 -4.230334 -0.602421 2.946317
wb_dma_ch_rf/input_de_txsz 1.828955 0.753437 -1.894477 -2.902839 0.895217 1.324629 -1.550896 -3.637199 -2.415094 -0.225355 -1.868215 -2.444534 -2.269444 -1.452444 2.130461 2.319001 -0.207678 -0.859785 -3.345562 -1.596514
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.031571 -1.862091 -1.671144 2.644610 0.038358 0.715694 -0.377673 -0.104443 1.110126 1.373398 0.493155 2.811746 -0.981432 0.495437 -1.054110 0.042295 0.781043 2.710758 -1.104647 0.770094
wb_dma_wb_if/input_pt_sel_i -0.534847 -0.239574 2.718182 0.747697 2.107129 1.885972 0.464522 2.451677 -0.021940 -2.670315 -1.426240 -1.399953 -0.460686 -2.540518 -2.527334 1.763305 3.107550 -4.897157 -5.074885 1.901428
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.820479 -0.873980 -0.028466 -3.026056 0.317909 -2.273906 0.628172 -2.922370 1.191029 2.955103 0.576821 -0.376840 0.348210 1.462342 1.647478 -0.364866 0.537336 2.274887 -1.492186 0.472551
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.067651 -0.404781 -0.153388 1.696626 0.158217 -0.097868 -1.071189 -0.921440 0.877990 2.230253 0.066042 2.034981 -1.390278 0.680948 -0.191102 0.635417 -1.071014 2.569465 -0.078692 0.116227
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 6.793368 1.981525 -3.096884 2.373206 1.760146 3.843691 -0.278740 0.256708 0.790777 2.952190 1.634879 -1.014272 -2.401303 1.242947 -0.585183 1.208394 2.105549 -0.949311 -1.598499 1.945304
wb_dma/wire_mast0_go -1.769169 1.456300 1.572553 0.392933 -0.070544 -0.110711 0.777076 0.644987 -0.064499 -2.007621 -1.039795 0.996480 -0.892771 -0.648808 -1.455853 -1.193533 -1.420887 -1.091377 0.084273 0.264490
wb_dma_ch_rf/always_1/stmt_1 -1.654416 0.267342 -0.066971 -1.819870 0.116221 0.024421 -0.267970 1.420537 -1.982429 -0.267680 0.034763 1.469560 1.275161 1.818898 1.616170 1.045585 2.300066 -1.074183 3.462299 0.236678
wb_dma_ch_rf/always_10/if_1 0.139445 0.116033 1.431264 -0.807558 0.458793 -2.252930 0.491998 -3.066756 1.870921 2.804838 -0.323823 2.468020 -1.823672 1.529075 -0.055640 -0.911291 -1.590440 3.508912 -1.648062 1.009364
wb_dma_ch_sel/assign_165_req_p1 -1.758619 1.462704 1.554863 0.440107 -0.071711 -0.055047 0.764079 0.657313 -0.122331 -2.058012 -1.043272 0.948756 -0.892264 -0.611832 -1.422679 -1.137452 -1.361235 -1.101933 0.098236 0.302621
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.989744 1.799984 1.348365 -0.859307 0.954211 0.190988 -0.717295 -3.760235 -1.630522 -0.779744 -2.251121 1.264210 -2.267341 -0.110417 1.164913 0.272199 -2.222574 0.775460 -2.315761 -0.500250
wb_dma_de/always_23/block_1/case_1/block_8/if_2 5.097032 -0.084485 -1.831419 0.159497 0.026970 1.044984 -1.068857 -0.062335 0.046793 0.531119 -0.539019 -0.858575 -2.287097 -1.354120 -0.803155 1.475897 -0.422102 -0.290548 -1.146787 -0.659862
wb_dma_de/always_23/block_1/case_1/block_8/if_3 5.792934 1.363119 0.238293 1.517829 -1.473607 -0.517935 -0.689739 0.046783 0.664717 4.384710 -0.526475 2.861546 -0.421935 0.859555 -0.312120 1.092469 2.992378 1.108260 0.957893 1.166583
wb_dma_de/always_23/block_1/case_1/block_8/if_1 5.722914 0.426227 -0.493571 1.824075 0.270850 0.876793 -1.232064 0.718005 0.681723 2.107524 -0.441879 0.817168 -1.796747 -0.530584 -0.548368 1.823210 0.176872 0.394875 -1.236795 0.491676
wb_dma_ch_sel/always_2/stmt_1 1.061702 -1.106284 -1.539721 -2.287034 0.450807 -1.032611 -0.671581 -5.809022 0.637639 2.029657 -0.361847 -1.510436 -2.285101 -0.361358 1.193319 -0.020658 -2.411261 3.214089 -3.730960 -1.367850
wb_dma_ch_sel/assign_115_valid 0.287382 -0.345199 -0.328308 -2.076907 0.787350 -0.884842 -1.159684 -3.367971 -0.816778 2.953279 -0.342169 1.686770 -0.665400 2.151043 2.777115 1.399823 0.491453 2.689804 -0.304210 0.037858
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.473277 -0.326610 4.579470 0.014173 3.335274 1.073555 -1.343271 -0.453023 -2.359344 -5.998886 -2.358502 -0.006189 -1.827896 1.082756 1.250784 3.908014 -3.841715 1.380198 -3.343104 -1.653879
wb_dma/wire_de_txsz 2.175856 2.143383 -1.174281 -1.840271 -0.516159 1.422744 -1.531995 -5.048718 -3.096247 0.309530 -2.833803 -1.515746 -1.893462 -1.553256 1.826355 1.743024 1.372503 -0.836887 -3.289944 -1.477384
wb_dma_wb_slv/input_slv_pt_in -0.094409 -0.406479 -0.966076 1.304422 -0.982939 1.768860 0.245777 1.593882 -1.988305 -2.361021 -1.357705 -0.599692 -1.394842 0.707054 0.174495 -1.158084 1.663892 -2.026777 -2.065622 3.031883
assert_wb_dma_ch_sel/input_ch0_csr 2.287371 -1.014498 -1.562459 -0.033442 -0.042714 0.123985 -0.922343 -1.798043 0.219396 0.546083 0.060839 0.275830 -1.855077 -0.132080 -0.418260 0.266005 -1.624797 1.828837 -0.018468 -1.053744
wb_dma_de/always_23/block_1/case_1/block_7/if_1 6.374378 3.553535 -2.235528 3.077119 0.274195 3.866270 -0.147010 -1.202262 -0.060552 3.332801 0.709734 -0.357844 -1.627138 1.123048 -0.544736 0.619780 4.034059 -1.209081 -1.588449 2.034694
wb_dma_ch_sel/assign_149_req_p0 -0.565877 0.386029 -1.222257 -1.580069 -0.522331 -0.647649 -0.896484 -3.281697 -1.056563 3.701258 0.266476 0.404720 0.181838 1.713301 2.584365 -0.931642 0.846078 1.098283 -0.307477 1.098800
wb_dma_de/wire_adr0_cnt_next -2.596701 -0.918154 1.171697 -1.824660 3.170972 0.627355 1.316767 0.343465 0.495026 -3.020747 0.816476 -1.017858 3.598339 0.526838 -2.815651 1.076528 4.122996 3.414034 -2.160178 -1.192495
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.837759 1.835930 3.773795 1.081156 2.563543 1.241233 2.003740 -1.754174 -0.326348 -0.662399 0.226251 -3.385542 1.137308 2.538751 0.929573 1.849945 0.005400 -1.956291 -1.477368 1.306543
wb_dma_ch_rf/always_23/if_1/block_1 -0.767567 -0.353454 -1.763139 2.873542 -2.735177 1.583230 0.466640 -1.072416 0.051349 -0.986134 1.686319 -2.582675 0.807696 -0.997615 -1.016673 -3.114453 -0.468322 -1.532116 -0.034483 0.126332
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.258308 -1.787242 -1.650684 2.568553 0.017287 0.593833 -0.460804 -0.116895 1.151151 1.483008 0.494937 2.810116 -1.047807 0.456225 -1.033681 0.055271 0.533112 2.736465 -0.912603 0.618508
wb_dma_rf/wire_ch0_txsz 2.786642 2.718788 0.155555 -0.160481 -0.312610 1.288699 -1.695658 -4.233275 -2.525213 1.716748 -2.835931 0.194041 -1.444917 -0.828113 2.003461 2.130122 1.962093 -0.196183 -3.254609 -0.424659
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.559595 -2.515749 -2.035992 0.410267 -2.352156 -0.249575 0.506228 -2.519369 1.138272 1.626772 1.659999 -1.568735 1.208198 -0.855500 0.541896 -1.761477 1.460795 0.373333 -2.379727 0.433472
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 3.141315 -1.459777 1.753801 2.310718 -0.759788 -0.568020 -1.637091 0.087199 -0.030715 2.783849 0.094961 4.156985 -0.425163 3.626429 0.814727 0.499047 1.141245 3.150629 1.727465 2.209026
wb_dma_de/always_6/if_1/if_1 0.795022 2.965744 0.800261 2.414738 -1.658552 2.391885 -0.492653 -4.303084 -2.070537 -1.942914 -2.371166 -0.319067 -1.965922 -1.958375 -0.242884 0.151358 -0.188331 -1.284027 -2.710926 -1.179703
wb_dma_ch_sel/assign_128_req_p0 -1.032912 0.045973 -1.260939 -3.604427 -0.984486 -0.661314 -0.612432 -4.615559 -1.156542 0.784920 -0.868336 -4.042418 -0.522245 -2.342584 1.930908 -0.846258 -1.053615 -1.296099 -3.750366 -1.077610
wb_dma_de/assign_77_read_hold/expr_1 -2.030387 1.536557 1.706338 0.430677 -0.072505 -0.030722 0.887427 0.712683 -0.143490 -2.245972 -1.065979 0.959891 -0.856196 -0.646285 -1.513150 -1.251998 -1.355042 -1.218841 0.037853 0.347304
wb_dma_de/wire_de_adr0 -4.943802 -2.375071 1.783762 -0.555119 2.223396 -0.398004 1.927314 1.784019 1.255248 -0.764169 1.521122 1.360968 3.550839 2.781739 1.392191 2.252708 4.400553 2.279261 -1.516194 1.177398
wb_dma_de/wire_de_adr1 -0.174198 -1.226201 -0.875720 2.308793 -1.253556 1.389055 0.317074 -0.752221 0.301558 -1.988215 1.196770 -1.413027 0.212269 -0.505056 -0.978335 -0.754850 -0.665887 -0.052345 0.182541 -0.954967
wb_dma_wb_mast/always_4 -1.825683 1.466051 1.605597 0.416073 -0.111399 -0.095036 0.795202 0.653436 -0.115357 -2.088396 -1.037264 0.965160 -0.922952 -0.630551 -1.427917 -1.205953 -1.397178 -1.105120 0.141276 0.292499
wb_dma_wb_mast/always_1 -0.822140 -1.534111 0.716464 1.953364 1.143850 2.017272 -0.416913 3.626810 -2.733352 -1.535379 -0.594006 -1.110122 0.876306 1.577368 0.709070 0.615000 3.170748 -2.449760 -3.205510 3.788327
wb_dma_rf/wire_ch3_csr 0.044613 2.031120 1.049001 -0.530191 4.008420 2.156758 -0.679333 2.276062 -1.604307 0.512525 -0.866113 -2.373453 3.217377 0.264655 0.446818 0.891854 4.064209 -1.301639 -2.064701 2.021051
wb_dma_ch_rf/reg_ptr_valid 2.673203 -3.528923 0.432740 4.673285 -0.305747 2.032390 -1.841294 -0.105209 0.170907 -1.366081 1.282528 0.719038 -1.491005 1.845027 -0.122855 0.363988 -2.233298 2.343011 -0.390766 0.755092
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.962930 1.123240 1.524490 2.085164 0.069038 -0.104723 -0.137834 -0.225021 0.735119 0.060464 -0.935606 2.925091 -2.157868 0.060719 -1.593350 -0.584903 -2.267126 1.269958 -0.092393 0.525883
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.786072 -0.660903 0.370896 -3.671449 -1.514234 -3.527754 1.377403 -2.439682 2.383281 4.132255 0.947461 -3.129101 1.546586 -0.803351 1.180066 -2.298134 0.655302 -0.121718 -3.166386 1.272992
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.891487 -0.698929 0.334457 -3.511966 -1.471319 -3.334425 1.382659 -2.410957 2.309227 3.931463 0.944819 -3.193516 1.565938 -0.776631 1.122935 -2.256703 0.764513 -0.207285 -3.249928 1.261962
wb_dma_ch_sel/always_9/stmt_1 3.149399 -0.462948 -0.200574 1.651947 0.137162 -0.109669 -1.114477 -1.055610 0.889826 2.259502 0.068136 2.059135 -1.499615 0.684197 -0.206869 0.655431 -1.155614 2.603281 -0.111329 0.073404
wb_dma_rf/assign_6_csr_we/expr_1 -3.860084 -0.862564 2.267978 0.300351 -0.052555 -0.566102 -3.178087 -0.116373 -2.637363 -0.169371 -1.125793 4.755398 -1.352913 3.117941 3.148052 -1.058491 -0.753976 2.095642 -0.693399 2.277925
wb_dma_ch_sel/assign_154_req_p0 -0.682672 0.425521 -1.170959 -1.545983 -0.624004 -0.712271 -0.813469 -3.250940 -1.008312 3.822568 0.298600 0.407634 0.294573 1.695201 2.621756 -1.021304 1.015667 1.032570 -0.427670 1.187172
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.575655 2.208010 -1.846812 -3.384517 -0.486490 -0.308408 -1.968079 -2.224834 -1.993614 2.302433 -2.002691 -1.326427 -2.263314 -2.124763 3.272948 2.005977 -1.548727 -2.259821 -0.689623 -1.442025
wb_dma/wire_ch5_csr -1.208071 -0.170547 0.470055 0.518570 3.000421 2.812006 0.383425 1.320297 -1.077178 -1.697760 0.065472 -2.206335 2.334686 0.681712 -0.221695 1.017479 4.057201 -1.038520 -3.341501 1.945265
wb_dma_ch_pri_enc/wire_pri10_out 1.226822 1.008487 1.423136 2.155707 0.066334 -0.118725 -0.237412 -0.302252 0.737762 0.155246 -0.955717 2.984554 -2.297688 0.104503 -1.644030 -0.507415 -2.369696 1.410493 -0.028195 0.436391
wb_dma_ch_rf/assign_20_ch_done_we 1.134416 1.887323 0.880357 -1.602869 0.806755 -0.152312 -0.512581 -1.038580 -0.980846 0.904559 -1.791319 1.610486 -1.924266 0.380423 0.954528 1.415646 0.260229 -0.359149 -1.011004 0.586265
wb_dma_wb_mast/input_wb_ack_i -0.855023 0.611340 -0.768522 2.621941 0.648279 3.958863 0.647777 2.701188 -3.369678 -2.545836 -1.003425 -1.885410 -1.645703 2.744159 0.790486 -1.774465 3.442939 -3.627226 -5.109356 6.153166
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.029566 3.064039 0.697989 2.277977 -1.598528 2.327497 -0.522158 -4.428882 -2.003332 -1.723806 -2.415236 -0.338987 -2.080011 -1.986919 -0.170323 0.209228 -0.252780 -1.196983 -2.801078 -1.202393
wb_dma_rf/input_dma_rest 0.199596 -2.038260 1.265381 1.003187 0.828391 0.821632 -1.189649 1.657459 -0.888984 -1.612008 0.058223 0.320461 -0.470327 1.689430 0.750359 0.556821 -0.676509 0.132394 -0.292454 1.451080
wb_dma_ch_sel/always_5/stmt_1 1.443374 4.388186 2.550983 -0.156998 0.685988 0.089382 1.035089 -3.399049 -3.093044 -0.055583 -4.003742 1.892514 -0.097699 0.827851 -1.668215 0.836697 2.709184 -0.851157 1.531998 -0.148029
wb_dma_ch_sel/always_40/case_1 2.581697 -3.532698 0.358920 4.646465 -0.351127 2.051558 -1.814617 -0.213716 0.128186 -1.478840 1.227524 0.636029 -1.514439 1.801124 -0.170852 0.305249 -2.252131 2.282167 -0.384292 0.648583
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.108936 -1.097414 -0.827565 2.216226 -1.244439 1.349875 0.278477 -1.012078 0.287775 -1.872912 1.162062 -1.471105 0.177048 -0.533247 -0.833684 -0.737293 -0.701409 -0.042630 0.093433 -0.998113
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.834309 -0.960037 -0.062183 -3.069623 0.368106 -2.386832 0.665795 -2.928752 1.247275 3.100315 0.648362 -0.353785 0.356142 1.502612 1.649562 -0.344431 0.584294 2.363476 -1.430193 0.470680
wb_dma/wire_de_csr 5.402780 -1.661263 0.985923 2.713489 1.053413 1.620802 -2.328971 2.381511 -0.266900 0.383407 -0.368902 1.003290 -2.097163 1.195228 0.356702 2.337216 -0.436702 0.426853 -1.705869 2.054686
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.735867 1.780974 3.674698 1.009145 2.368192 1.193864 1.929736 -1.869402 -0.439456 -0.696383 0.200365 -3.231789 0.974213 2.634390 0.931295 1.741255 -0.137271 -1.951323 -1.294039 1.309238
wb_dma_ch_sel/always_37/if_1/if_1 -3.289816 -2.487829 4.408820 -0.636064 -1.851053 -0.091140 0.098827 -1.199010 -0.723560 -4.537776 -0.152069 1.128805 1.688972 1.325686 0.557513 1.346946 3.603998 1.999673 -2.320991 -0.367712
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.880131 1.476357 1.634576 0.366606 -0.058047 -0.099896 0.841725 0.630315 -0.076201 -2.057508 -1.013513 0.932349 -0.863330 -0.644062 -1.444247 -1.182760 -1.356686 -1.083804 0.064757 0.330804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.005401 -0.503738 -0.235144 1.587311 0.134409 -0.048969 -1.059473 -0.988846 0.805023 2.136289 0.067477 1.887909 -1.395058 0.647975 -0.132754 0.623320 -1.042842 2.502411 -0.132906 0.069004
wb_dma_de/always_23/block_1/case_1/block_9/if_2 5.993798 1.383222 0.236046 1.583010 -1.445829 -0.400120 -0.728865 0.127350 0.620593 4.298922 -0.575772 2.852129 -0.523563 0.857445 -0.329902 1.191958 3.054914 1.011537 0.979259 1.209789
wb_dma_ch_rf/always_10/if_1/if_1 0.145503 0.109027 1.409134 -0.843733 0.436789 -2.273287 0.489800 -3.012587 1.824534 2.762712 -0.347049 2.468410 -1.826169 1.515678 -0.067798 -0.914601 -1.614763 3.479234 -1.531460 0.959211
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.044492 1.101612 1.544987 2.092451 0.067590 -0.129999 -0.152247 -0.229706 0.767001 0.057436 -0.952741 2.991394 -2.214916 0.096055 -1.619535 -0.608791 -2.307884 1.309525 -0.007668 0.477785
wb_dma_ch_sel/input_ch3_adr0 -2.144429 -3.357409 -0.780838 1.445032 -1.273090 1.337820 1.284999 0.046938 -0.489326 -3.979576 0.372809 1.541797 -1.084213 1.193563 -2.389158 -0.803362 2.690941 0.390228 -1.940854 1.313239
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 5.604336 -0.712885 1.575387 2.229792 -0.687351 0.231015 -1.781146 1.612636 -0.240644 2.650094 -0.435348 2.836473 -0.757835 2.442124 0.602174 1.662328 2.298303 1.115426 0.510585 2.620078
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.995722 -0.417909 -0.088051 1.686761 0.147938 -0.070285 -1.034459 -0.910764 0.874676 2.220303 0.096250 2.016814 -1.351543 0.740435 -0.135370 0.662779 -0.956758 2.482618 -0.145258 0.183221
wb_dma_de/wire_de_txsz 2.376643 2.241500 -1.211775 -1.808082 -0.503933 1.454644 -1.599899 -5.079112 -3.085256 0.415805 -2.873899 -1.479093 -1.977746 -1.572724 1.843630 1.820876 1.416231 -0.816917 -3.331618 -1.459612
wb_dma_rf/input_de_adr1 -0.122312 -1.228871 -0.907205 2.349749 -1.317605 1.447399 0.289965 -0.943606 0.337476 -1.984127 1.213596 -1.456087 0.122278 -0.569950 -0.919259 -0.777871 -0.766819 -0.006697 0.130244 -1.027497
wb_dma_rf/input_de_adr0 -5.810011 -2.244063 1.110092 -1.280854 2.089583 0.171323 1.853285 1.865490 -0.255057 -3.141289 0.501534 2.704815 1.527876 3.439746 0.923441 2.101532 3.978975 1.630085 -0.613537 1.043179
wb_dma_de/always_2/if_1 -4.042924 -1.497552 1.952531 -0.888007 2.687641 -0.700205 1.493924 0.265091 0.584731 -0.746168 0.835665 1.670949 4.256137 2.697685 -0.425720 1.690627 5.061376 4.436275 -0.994132 -0.267790
wb_dma_ch_sel/assign_102_valid 0.214316 -0.439715 -0.264762 -2.118998 0.831042 -1.040919 -1.028216 -3.323458 -0.671039 3.040614 -0.200655 1.716410 -0.521775 2.280436 2.689969 1.363961 0.584130 2.890156 -0.234234 0.059599
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.410444 0.184864 2.893878 0.528455 -0.901511 1.087223 1.417024 0.206906 2.736600 -1.264461 2.936506 -2.498966 2.274122 0.388334 -0.196790 -0.281534 3.422321 0.814688 -5.509163 0.950868
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.271911 -1.713366 -1.577579 2.587149 0.030035 0.675504 -0.453468 -0.190979 1.077207 1.518893 0.495147 2.670395 -1.061125 0.495871 -0.925539 0.117187 0.607009 2.643406 -1.055799 0.715959
wb_dma_wb_mast/assign_4_mast_err 0.134645 0.107414 1.416469 -0.996706 0.447622 -2.343716 0.475239 -3.194317 1.843539 2.837374 -0.368884 2.457569 -1.881715 1.515797 -0.004103 -0.895718 -1.698347 3.592699 -1.636687 0.908050
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 5.832408 -0.199293 -0.380398 0.876371 -0.033141 -0.527882 -0.720096 1.797718 1.520895 3.948555 0.527167 2.218622 -0.889647 1.164667 -0.235981 1.671612 1.562043 1.203819 0.901158 1.403855
wb_dma_ch_rf/always_2/if_1 2.604528 -3.615809 0.354687 4.631111 -0.318579 2.005010 -1.832537 -0.226124 0.205996 -1.395445 1.316465 0.623118 -1.463783 1.815672 -0.152125 0.353608 -2.292905 2.368388 -0.393105 0.636586
wb_dma/input_wb1_err_i 0.150910 0.198892 1.471909 -0.866533 0.380583 -2.448374 0.507484 -2.909839 1.932177 3.029284 -0.293231 2.670351 -1.775375 1.594484 -0.048389 -0.993252 -1.684236 3.473141 -1.297014 1.023302
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.296192 -2.523433 -2.262433 0.395668 -2.243886 -0.163658 0.331552 -2.602560 1.049113 1.699125 1.721458 -1.389498 0.986999 -0.752537 0.620937 -1.647960 1.207294 0.575330 -2.051060 0.272094
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.430478 0.402741 -1.321032 -1.594973 -0.677158 -0.724980 -0.938870 -3.478969 -1.024704 3.903959 0.229860 0.441340 0.111308 1.674969 2.584783 -1.010759 0.867867 1.167883 -0.401662 1.147345
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.851578 -0.837365 -0.031511 -3.094584 0.320264 -2.366720 0.659045 -3.031723 1.186097 3.086692 0.567945 -0.431928 0.308327 1.427259 1.700300 -0.387717 0.464004 2.293775 -1.578403 0.416319
wb_dma_ch_sel/assign_121_valid 0.053375 -0.447471 -0.303277 -2.176673 0.836935 -0.903367 -1.064027 -3.369731 -0.787656 2.866475 -0.253354 1.499227 -0.497395 2.222018 2.801804 1.410388 0.625272 2.731156 -0.371973 -0.004284
wb_dma_ch_sel/assign_4_pri1 0.460556 0.430838 0.002829 0.372605 -0.139755 0.048029 -0.119346 -1.122635 0.056674 -1.533659 -0.983051 1.246625 -2.743922 -0.729955 -1.844361 -0.898339 -3.011232 0.712105 0.103815 -0.753004
wb_dma_de/always_2/if_1/cond 0.950220 0.164417 0.450463 -1.791732 0.460505 -2.052376 0.201813 -0.659562 0.360878 1.751498 0.345515 1.433145 2.109354 1.487743 -1.710590 -0.464411 2.108460 3.558304 2.807882 -1.152721
wb_dma_ch_rf/reg_ch_csr_r 0.943498 -0.433179 3.361908 0.713441 0.571587 1.651763 3.875132 -0.758559 1.861130 -2.299726 1.972893 -2.988609 0.727396 2.914134 -1.209635 1.095607 1.975078 -1.654541 -1.580508 2.394192
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.986570 1.060699 1.574536 2.124414 0.035963 -0.115002 -0.140632 -0.219417 0.742463 -0.058348 -1.009726 2.968411 -2.244854 0.047802 -1.635792 -0.594114 -2.373610 1.276220 -0.048802 0.460196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.752331 -0.643694 0.403355 -3.607954 -1.509769 -3.324378 1.331787 -2.440388 2.261942 3.906943 0.848886 -3.221320 1.505007 -0.859484 1.105848 -2.248894 0.765822 -0.262916 -3.396147 1.287346
wb_dma_wb_if/wire_slv_we -3.057553 0.752551 1.233782 1.748850 -1.244257 1.912800 -1.836814 2.903678 0.529281 -2.202408 2.297446 -0.457364 2.449133 -0.545909 -0.267471 -2.626481 4.082857 1.247749 -5.991618 1.122133
wb_dma_de/assign_70_de_adr1 -0.059801 -1.169052 -0.824964 2.247689 -1.271513 1.375975 0.307728 -0.973459 0.338245 -1.917689 1.145976 -1.419443 0.110104 -0.542019 -0.927222 -0.773847 -0.762540 0.015575 0.109403 -0.995197
wb_dma_ch_sel/always_38/case_1/stmt_4 5.790758 0.443949 -0.448737 1.889253 0.295897 0.933109 -1.224508 0.720602 0.701438 2.078585 -0.493185 0.838964 -1.847618 -0.565261 -0.586739 1.852420 0.184552 0.459274 -1.296707 0.483466
wb_dma_ch_sel/reg_ch_sel_r -3.168789 -2.456851 4.411966 -0.724633 -1.860813 -0.203460 0.014525 -0.926241 -0.615858 -4.601589 -0.139922 1.289680 1.601804 1.253054 0.464179 1.329218 3.319344 1.998175 -1.942719 -0.530352
wb_dma_ch_sel/always_38/case_1/stmt_1 2.465233 3.584513 0.269325 0.053827 -0.823232 0.245683 0.563923 -3.841591 -3.151548 2.534761 -2.431870 -0.036121 1.420943 0.958907 -0.679834 -0.383724 4.186576 -1.329097 1.700912 0.597392
wb_dma_ch_sel/always_38/case_1/stmt_3 5.734185 0.478792 -0.509096 1.784170 0.268275 0.913701 -1.195365 0.688926 0.663701 2.094389 -0.458240 0.749815 -1.791732 -0.559682 -0.503588 1.816991 0.231680 0.332203 -1.285631 0.487890
wb_dma_ch_sel/always_38/case_1/stmt_2 3.886454 1.925349 1.149720 2.335875 0.191841 0.833264 -0.418048 1.354371 0.555503 0.041294 -1.499762 1.840574 -2.683266 -1.116714 -2.023903 0.629832 -1.174216 -0.667442 -1.186704 0.851487
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.916770 1.436691 1.632603 0.396731 -0.098528 -0.053832 0.836088 0.701424 -0.104383 -2.140171 -0.996436 0.881034 -0.819313 -0.614989 -1.424592 -1.184729 -1.279154 -1.146573 0.055642 0.318997
wb_dma_ch_pri_enc/wire_pri30_out 1.111949 0.997241 1.499321 2.084308 0.081967 -0.143095 -0.198710 -0.360517 0.735789 0.053901 -0.959507 2.919564 -2.232330 0.068560 -1.582834 -0.541341 -2.363520 1.432544 -0.106162 0.440245
wb_dma_ch_sel/reg_ch_sel_d 1.875514 -3.674639 2.214624 2.121547 -1.952285 -1.227149 1.097926 -1.553145 2.906702 0.054331 1.358659 -1.806309 1.213192 -0.491975 -3.736430 -2.551296 1.422351 2.567826 -5.057783 1.642060
wb_dma_ch_rf/assign_14_ch_adr0_we -4.713093 -2.386359 1.688643 -0.552937 2.256032 -0.363598 1.910897 1.876169 1.453676 -0.613884 1.669790 1.340153 3.560451 2.817801 1.308126 2.179666 4.448956 2.356601 -1.502706 1.276662
wb_dma_rf/wire_ch1_csr -0.237820 2.097460 1.002095 -0.788249 3.997700 2.228509 -0.547912 2.149847 -1.604448 0.481977 -0.670178 -2.672812 3.325996 0.307483 0.574609 0.892867 4.255029 -1.503421 -2.372381 2.090440
wb_dma_inc30r/always_1/stmt_1/expr_1 1.545456 0.135093 -0.043735 2.705258 -0.052120 0.736322 0.176214 -1.056141 1.689653 0.940565 2.154182 -2.341270 4.921626 -1.322982 -2.945576 -0.979227 2.911257 3.401305 0.600882 -2.399285
wb_dma_rf/wire_pause_req -3.344733 -1.962974 4.288217 -0.135048 -1.796983 0.726491 -0.009077 -1.462523 -2.916767 -4.028613 -0.964132 2.771366 -2.114837 4.601740 1.798673 -0.512509 0.673882 -1.519327 -0.122345 3.717079
wb_dma_ch_sel/assign_95_valid 0.220846 5.704404 1.043249 -2.117618 3.676718 0.667451 1.294596 -1.585427 0.745836 3.849631 0.376378 -3.007577 4.125160 -0.060880 0.790754 1.152736 4.795014 0.407711 -2.246817 -0.464915
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 2.044624 -2.161059 -2.391568 2.187327 -1.319269 1.535802 -0.576480 -2.680180 0.458710 -1.462084 1.212889 -1.219879 -1.598125 -0.648483 -1.277403 -0.521496 -2.250522 1.702741 0.088722 -2.015468
wb_dma_ch_rf/reg_ch_stop 0.009984 0.176655 1.476140 -0.968859 0.372823 -2.346367 0.491581 -3.048476 1.809294 2.674622 -0.431556 2.425779 -1.845890 1.400566 -0.028226 -0.960528 -1.767057 3.325322 -1.542699 0.898427
wb_dma_ch_sel/assign_146_req_p0 -0.641302 0.618862 -1.235293 -1.716907 -0.656072 -0.795769 -0.910255 -3.302022 -1.085900 3.939662 0.189864 0.386764 0.221269 1.576923 2.776692 -0.931805 0.749222 0.959735 -0.252209 1.078141
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.760705 0.885502 -0.964635 0.475366 -1.531268 0.120032 0.205773 -0.100523 -0.185735 1.128130 0.602265 -1.256070 0.782489 -0.527848 -0.125191 -2.521291 0.307523 -1.605613 -0.090891 1.126485
wb_dma_de/input_dma_abort 0.119176 0.097626 1.484327 -0.856935 0.390127 -2.312887 0.467540 -2.989512 1.831213 2.777800 -0.344520 2.433398 -1.754022 1.495484 0.029357 -0.920608 -1.610009 3.407123 -1.521927 0.980584
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.996988 1.066517 1.504299 2.040997 0.035000 -0.154643 -0.184778 -0.316616 0.735825 0.042892 -0.999903 2.923074 -2.236290 0.033911 -1.589732 -0.575683 -2.428782 1.325368 -0.026708 0.410227
wb_dma_de/input_adr1 -0.673257 0.875244 -0.928438 0.436332 -1.460392 0.094532 0.210417 -0.126881 -0.214914 1.088840 0.535837 -1.209305 0.764388 -0.510583 -0.087206 -2.390080 0.308493 -1.535815 -0.114704 1.107413
wb_dma_de/input_adr0 -3.055300 -3.738438 0.766477 2.917879 -0.862346 -0.744850 1.768546 1.350147 2.117368 1.589476 2.364481 2.854482 3.809349 2.691979 0.338722 0.467915 5.899453 2.825300 -0.790886 2.052943
wb_dma_ch_arb/reg_next_state 1.786888 -3.776459 2.133651 2.168083 -1.952936 -1.347073 1.120788 -1.485344 3.012866 0.201567 1.438514 -1.644037 1.302755 -0.430886 -3.879642 -2.662300 1.508084 2.756422 -4.956337 1.655349
wb_dma_wb_mast/input_wb_err_i 0.123789 0.075502 1.392471 -0.893306 0.403100 -2.301024 0.491163 -2.991493 1.899398 2.814341 -0.294428 2.405569 -1.769362 1.503437 0.016123 -0.933635 -1.689722 3.444205 -1.496987 0.943097
wb_dma_wb_if/wire_wbs_data_o 4.458852 1.655714 0.890873 0.487004 0.512501 0.230587 -0.873628 3.512239 0.997946 1.325346 -0.669201 -1.527368 -0.936983 -2.398503 0.535138 2.299785 -0.995571 -2.806699 -2.385783 0.712616
wb_dma_de/assign_73_dma_busy -2.066715 -2.086022 0.226973 -1.478964 -3.932229 1.478401 -1.730608 -2.634668 -3.126878 -4.433848 0.061124 1.245679 -1.911830 1.350257 1.531783 -0.282480 1.232847 -0.315861 -0.143138 -0.390636
wb_dma_de/always_22/if_1 -0.350267 0.522943 4.327002 0.086425 -0.558043 1.375258 1.209420 -1.957262 -0.931512 -2.686502 1.193851 -2.466973 0.261684 3.504912 1.606422 0.670359 0.735611 -2.013650 -1.335173 1.763719
wb_dma_rf/wire_ch2_csr -0.028291 2.209238 1.010436 -0.657794 4.171139 2.166126 -0.697260 2.126979 -1.688411 0.615616 -0.907065 -2.429011 3.208554 0.296749 0.652650 0.982127 3.927066 -1.303501 -2.174155 1.927163
wb_dma_de/input_de_start 0.960478 5.135843 1.737101 0.185303 -0.767762 0.043660 1.250623 -3.734568 -3.207748 1.120412 -3.394928 0.777220 0.641158 0.412475 -1.791137 -1.384343 3.021086 -2.007812 1.497056 0.811025
wb_dma_pri_enc_sub/always_3/if_1 1.104417 1.075207 1.475178 2.078843 0.034739 -0.147404 -0.208574 -0.315373 0.756501 0.068867 -0.992643 2.971826 -2.271364 0.053920 -1.647490 -0.570276 -2.408366 1.373786 -0.024469 0.427178
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -2.534621 1.504581 -0.144476 -2.493422 -0.240878 -0.233247 -0.839488 -0.990600 -2.692190 -0.355138 -1.494356 -0.129912 0.125559 -0.479995 2.821050 0.781378 -0.134695 -2.060412 1.002260 -0.806001
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.780759 -0.740694 0.456052 -3.505874 -1.429585 -3.352946 1.379041 -2.285151 2.325782 3.890807 0.901418 -3.079485 1.552818 -0.792363 1.059395 -2.167344 0.829659 -0.202678 -3.238656 1.290898
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.487110 -2.471861 -2.146532 0.366681 -2.269447 -0.192427 0.435188 -2.645961 1.016066 1.681403 1.701922 -1.531598 1.187456 -0.780766 0.647922 -1.637914 1.429199 0.469017 -2.202004 0.318978
wb_dma_ch_rf/always_25/if_1/if_1 -0.531144 0.881979 0.099377 0.586053 0.451408 0.356619 -1.065744 -0.080397 -2.005744 -1.253128 -1.651982 0.417977 1.793868 -0.949408 -3.330075 -1.740597 2.422141 2.224711 -0.721444 -1.072362
wb_dma_ch_sel/assign_98_valid/expr_1 -2.203130 0.901379 -0.931752 0.321806 1.371081 1.919182 1.957550 -3.795988 0.780369 1.266588 2.697090 -2.351165 3.948595 1.889463 0.256453 0.170252 5.713270 2.455758 -2.410859 -0.510537
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.499304 -0.063710 3.165227 0.059314 0.819106 2.450694 3.143727 -1.255643 0.368182 -2.904961 1.627898 -3.039791 0.897153 3.171394 -0.209305 1.947613 2.731747 -2.043339 -1.354113 1.885965
wb_dma_ch_sel/reg_pointer 2.579528 -3.563391 0.425426 4.657920 -0.321384 2.008784 -1.819016 -0.175605 0.188932 -1.393483 1.286321 0.638578 -1.447314 1.841026 -0.096254 0.359998 -2.298901 2.353363 -0.385740 0.679081
wb_dma_wb_if/input_wb_err_i 0.141525 0.061057 1.427486 -0.980371 0.403906 -2.331174 0.498029 -3.039882 1.873278 2.935931 -0.262170 2.413069 -1.691589 1.562859 0.059982 -0.875088 -1.521369 3.522070 -1.568054 0.949793
wb_dma_rf/input_de_csr 5.525865 -1.670735 0.904319 2.632998 1.100717 1.661884 -2.348237 2.428114 -0.249577 0.376138 -0.400724 0.977928 -2.168257 1.138916 0.325578 2.367545 -0.501826 0.410106 -1.668094 1.987976
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.929874 1.525468 1.680232 0.424548 -0.089507 -0.092931 0.874611 0.671725 -0.100903 -2.100079 -1.015413 0.898300 -0.827385 -0.646761 -1.433422 -1.215598 -1.312528 -1.144029 0.003763 0.368293
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.858589 -0.111940 -1.280953 1.462343 0.370829 1.997316 -0.685664 2.222807 -0.586865 -1.600818 0.742203 -0.412324 0.664814 -0.167901 -0.380750 -0.533784 2.090309 -0.794773 -1.278837 0.885159
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.174686 1.047104 1.458649 2.105596 0.083184 -0.116538 -0.235988 -0.255455 0.765999 0.126925 -0.960437 2.962586 -2.237392 0.090040 -1.604425 -0.507418 -2.367002 1.393372 -0.046204 0.446470
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.907993 1.547730 1.651022 0.448346 -0.054554 -0.094483 0.883184 0.651582 -0.077784 -2.145446 -1.030003 0.983669 -0.898550 -0.660975 -1.499343 -1.238394 -1.423546 -1.149002 0.063842 0.324454
wb_dma_ch_rf/input_de_adr0_we 0.226924 -0.685064 -0.037575 -1.036839 -0.285803 -1.404871 0.495582 1.101202 0.867802 1.907927 1.043001 1.414256 0.934450 1.733482 0.328250 -0.130202 1.381873 0.832548 2.285962 0.868219
wb_dma_ch_sel/assign_161_req_p1 -1.992356 1.502119 1.702929 0.466906 -0.103982 -0.031727 0.865902 0.775391 -0.164548 -2.283604 -1.077037 0.958265 -0.911203 -0.660502 -1.483746 -1.217641 -1.392578 -1.264095 0.089774 0.327724
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.744135 -0.332200 3.445278 0.598735 0.551489 1.705001 3.938070 -1.023468 1.684271 -2.592252 1.841931 -3.013044 0.537213 3.056235 -1.015507 1.153399 1.733425 -1.738971 -1.549272 2.276271
wb_dma_ch_sel/assign_129_req_p0 -0.889105 0.030350 -1.215248 -3.609142 -1.129699 -0.815282 -0.561052 -4.591033 -0.944361 0.889891 -0.800763 -4.260721 -0.459639 -2.576065 1.859437 -0.944754 -1.100139 -1.390728 -3.930898 -1.055704
wb_dma_de/wire_de_ack 5.333841 -0.740433 1.578640 2.269919 -0.727753 0.344027 -1.683348 1.591347 -0.345024 2.411891 -0.422242 2.890528 -0.676178 2.510024 0.554713 1.565863 2.524255 1.046317 0.455021 2.650219
wb_dma_ch_arb 0.520417 -3.136085 1.937162 1.403899 -1.388988 -0.105659 0.343260 -1.368960 0.710869 -1.454208 0.813845 -1.771967 1.812776 -0.302574 -2.734513 -1.455809 2.253986 1.610027 -3.853794 0.871630
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.233833 -1.726408 -1.609816 2.615934 0.039466 0.706792 -0.498682 -0.118124 1.035767 1.389188 0.435794 2.757448 -1.078389 0.471969 -0.993826 0.106640 0.609904 2.629264 -0.966628 0.690113
wb_dma_pri_enc_sub/always_3/if_1/cond -1.862669 1.476937 1.649889 0.405042 -0.059411 -0.090974 0.868635 0.635460 -0.090305 -2.065983 -1.027096 0.948712 -0.868758 -0.616338 -1.450603 -1.222905 -1.364387 -1.103968 0.070436 0.327830
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 2.146148 -2.217665 -2.500289 2.329063 -1.410819 1.562055 -0.563397 -2.788182 0.558854 -1.443806 1.275103 -1.262355 -1.668024 -0.715232 -1.386466 -0.594780 -2.423241 1.728096 0.153073 -2.079988
wb_dma/wire_de_txsz_we 2.395905 2.245782 -1.905915 -3.622142 -0.485485 -0.465463 -2.043392 -2.465857 -2.087004 2.368387 -2.051205 -1.256592 -2.315299 -2.134821 3.468987 2.079465 -1.732430 -2.168650 -0.552251 -1.619102
wb_dma_ch_pri_enc/wire_pri16_out 1.119711 0.978916 1.428493 2.046818 0.110071 -0.115997 -0.211752 -0.341053 0.754382 0.092098 -0.917539 2.805541 -2.186584 0.105256 -1.582650 -0.548198 -2.273474 1.379058 -0.161414 0.446993
wb_dma_ch_pri_enc 1.145184 0.976666 1.416453 2.046039 0.056550 -0.117587 -0.222671 -0.282747 0.716538 0.057626 -0.919688 2.866572 -2.227665 0.092066 -1.599269 -0.537240 -2.334094 1.348915 -0.046921 0.440932
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.232273 -0.979629 -1.503782 -0.079099 -0.030232 0.097904 -0.860516 -1.717779 0.211931 0.570672 0.025767 0.290322 -1.751104 -0.093874 -0.378620 0.266998 -1.557787 1.766738 -0.014028 -1.007962
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.848140 0.282606 0.108289 -1.694361 0.420930 -0.943559 0.181383 -4.982456 0.440322 -0.460539 -1.398424 -0.514807 -3.207560 -1.011823 -0.461016 -1.266173 -3.803148 2.036513 -3.550935 -1.118415
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.785114 -0.640090 0.343390 -3.543107 -1.469712 -3.333530 1.353609 -2.418456 2.287155 3.970579 0.931496 -3.148554 1.540388 -0.766664 1.136920 -2.234919 0.804165 -0.213121 -3.212066 1.285722
wb_dma_ch_pri_enc/wire_pri7_out 1.126431 1.043512 1.431524 2.059831 0.092381 -0.156181 -0.205090 -0.288995 0.766804 0.087611 -0.971158 2.965580 -2.256805 0.047084 -1.621435 -0.573671 -2.385657 1.362045 0.015574 0.422145
wb_dma_ch_sel/always_6/stmt_1/expr_1 6.006159 1.442121 0.293266 1.672685 -1.387800 -0.399970 -0.710886 0.225006 0.637757 4.398465 -0.538779 2.897455 -0.473107 0.888711 -0.368678 1.162446 3.136729 1.025124 0.918049 1.333482
wb_dma_wb_if/wire_mast_err 0.114483 0.076988 1.501122 -0.794639 0.405153 -2.260045 0.467627 -3.058487 1.869329 2.808218 -0.324216 2.474473 -1.760427 1.564962 0.016569 -0.891190 -1.588434 3.480438 -1.674185 1.023782
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.543978 1.574897 -0.722163 1.945579 -1.626631 2.445860 -1.233740 -4.862649 -1.947769 0.109296 -1.398412 -1.299783 -1.047914 -1.313048 1.240124 1.281520 1.244332 -0.326084 -2.870766 -1.329961
wb_dma_wb_if/input_wb_cyc_i -1.937538 -0.788496 0.067357 -0.945801 -1.180421 0.551960 0.473456 2.229785 -0.717449 -0.517856 -0.927411 -2.892314 0.231469 -2.660290 0.625147 -0.341490 4.377427 -6.738903 -5.190794 3.195920
wb_dma_ch_sel/assign_97_valid -0.679947 3.933771 -0.130482 -1.935765 3.338819 0.480870 0.633570 -3.409399 0.484704 5.265718 1.405090 -2.867855 5.134622 1.356706 2.383554 0.982797 5.275793 2.483228 -1.602699 -0.723571
wb_dma/wire_mast0_drdy 2.930791 2.952413 -1.653138 0.550459 3.026684 4.258207 0.606499 -0.336021 -0.791811 0.406225 0.943434 -0.051187 -2.261229 2.847597 -0.495893 1.166257 3.248028 -1.346208 -1.251448 2.308424
wb_dma_ch_pri_enc/wire_pri8_out 1.141790 0.995147 1.429012 2.124046 0.107788 -0.042486 -0.237485 -0.205940 0.680973 0.042246 -0.919740 2.873032 -2.181191 0.086493 -1.584376 -0.513286 -2.196817 1.312198 -0.093421 0.499309
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.017031 1.072039 1.505458 2.053867 0.025493 -0.128221 -0.166378 -0.269122 0.686386 -0.055677 -1.012174 2.931456 -2.230127 0.020764 -1.631378 -0.592276 -2.424593 1.258324 0.006543 0.408371
wb_dma_wb_if/wire_pt_sel_o -0.808098 -0.280698 2.603977 0.856413 2.226838 2.164013 0.458711 2.365055 -0.195167 -2.797765 -1.319320 -1.410931 -0.401943 -2.328067 -2.456681 1.750972 3.459730 -4.920108 -5.109069 2.030263
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.859414 1.492494 1.629603 0.427298 -0.115460 -0.113271 0.829421 0.584309 -0.122453 -2.034144 -1.019490 0.971632 -0.886922 -0.643771 -1.406209 -1.169517 -1.371620 -1.100512 0.059757 0.295626
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.063815 -1.731214 -1.577093 2.620197 0.065854 0.720712 -0.379225 0.014983 1.076691 1.336484 0.483977 2.712891 -0.931113 0.469890 -1.045951 0.080638 0.722562 2.559152 -0.962018 0.732547
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.034585 1.018635 1.498752 2.078904 0.095770 -0.049962 -0.166443 -0.224697 0.682291 -0.029191 -0.933584 2.795944 -2.160459 0.093464 -1.633350 -0.557571 -2.165101 1.246333 -0.165312 0.489146
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.811970 -0.261932 -1.780385 2.826580 -2.745173 1.563341 0.440240 -1.183272 0.033068 -0.870815 1.659402 -2.548256 0.838101 -1.000305 -0.980538 -3.190058 -0.460489 -1.537627 -0.010365 0.147452
wb_dma_ch_pri_enc/wire_pri22_out 1.029744 1.023625 1.457230 2.090784 0.053581 -0.072554 -0.210756 -0.261717 0.710368 0.020631 -0.940693 2.868264 -2.186051 0.067330 -1.562226 -0.521466 -2.289137 1.317761 -0.053883 0.471292
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.234616 -1.921888 -1.687589 2.747689 0.044643 0.721525 -0.470246 0.009178 1.220218 1.462955 0.613596 2.863449 -0.988599 0.537342 -1.071450 0.099955 0.700633 2.830587 -0.973127 0.709636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.840462 -0.860014 -0.018468 -3.138639 0.287674 -2.393531 0.629083 -2.882546 1.249749 3.153087 0.638450 -0.370354 0.406751 1.500880 1.696628 -0.347276 0.592602 2.262521 -1.415218 0.481825
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.605773 0.441493 -1.246784 -1.554077 -0.630534 -0.616808 -0.898867 -3.201060 -1.101886 3.657609 0.226461 0.407007 0.160840 1.616799 2.580799 -0.920632 0.867604 0.950232 -0.257436 1.055871
wb_dma_ch_sel/assign_135_req_p0 -0.540645 0.483720 -1.224217 -1.485475 -0.643670 -0.654068 -0.896930 -3.247642 -1.086491 3.895767 0.292892 0.454359 0.289577 1.738050 2.624460 -0.970556 1.027533 1.027472 -0.260838 1.186558
wb_dma_ch_sel/wire_gnt_p0_d 3.214378 -5.216585 0.916125 1.958839 -1.922118 -1.052816 0.357155 -1.810129 2.849555 1.593646 2.355550 -2.727090 2.303617 0.211041 -2.389814 -1.416663 2.996766 3.450428 -5.145645 1.510721
wb_dma_de/assign_20_adr0_cnt_next -0.169401 0.714240 0.803609 -2.910434 2.288482 -0.249368 0.070693 1.218285 0.878676 -0.062642 1.100582 -0.876603 -0.430306 0.811260 1.465573 1.733059 -1.778065 -0.351372 -0.349745 0.204253
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.631535 -1.423770 0.204507 1.068316 2.054546 2.601787 0.236186 0.370732 -1.162397 -2.343337 -0.425003 -0.575470 -0.098857 -0.348774 -2.164512 0.811997 3.590916 -2.925056 -2.019420 1.373461
wb_dma_ch_sel/assign_153_req_p0 -0.613863 0.391328 -1.193497 -1.506591 -0.594008 -0.598607 -0.880974 -3.179088 -1.145178 3.627614 0.229643 0.456542 0.258179 1.707034 2.575283 -0.866646 0.992330 0.977836 -0.257989 1.100421
wb_dma_de/assign_82_rd_ack/expr_1 0.845703 2.628912 1.029345 -0.646227 0.996977 1.069041 -0.951988 -2.158805 -1.780793 -0.640921 -2.747853 0.293374 -2.682732 -1.203188 0.865810 1.495682 -1.007137 -1.108279 -3.275664 -0.162595
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.003310 1.999442 1.123440 -1.472189 0.828168 -0.032662 -0.385244 -0.970754 -1.023453 0.777714 -1.844250 1.555531 -1.850256 0.428504 0.889146 1.394916 0.457493 -0.479230 -1.266888 0.730864
wb_dma_de/reg_de_csr_we 5.729870 -1.028916 1.880803 0.922612 1.688352 -0.182656 -2.593613 0.643571 1.271877 2.848534 -0.812428 -1.027637 -2.918848 -0.418025 2.440317 2.859947 -3.365401 0.774483 -5.817282 1.847771
wb_dma/wire_wb0_ack_o -0.299262 -0.526931 -1.048885 1.134327 -0.937607 1.808347 0.266570 1.457130 -2.010473 -2.503106 -1.318750 -0.504413 -1.354534 0.798289 0.112364 -1.199107 1.630758 -1.855188 -1.928897 2.875184
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.151628 -0.476076 -0.243347 1.720047 0.181212 -0.051614 -1.082874 -1.003739 0.889763 2.199741 0.074450 2.031037 -1.491337 0.683010 -0.188987 0.640822 -1.110282 2.605525 -0.122616 0.071003
wb_dma_ch_pri_enc/wire_pri23_out 1.189883 1.010563 1.445522 2.131069 0.089652 -0.120661 -0.239025 -0.276308 0.778109 0.157808 -0.916903 2.967008 -2.217300 0.088760 -1.584184 -0.513584 -2.353925 1.446426 -0.061919 0.442410
wb_dma_ch_sel/assign_103_valid 0.099955 -0.409140 -0.282467 -2.114541 0.805015 -1.000681 -1.074306 -3.318966 -0.698630 3.062638 -0.205184 1.618828 -0.475538 2.248629 2.843338 1.397263 0.632718 2.775257 -0.317212 0.057345
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.579097 0.253875 -0.105389 -1.841405 0.072756 -0.065601 -0.295091 1.343444 -1.913339 -0.166596 0.025097 1.497023 1.232957 1.820679 1.637844 1.057312 2.277459 -0.932180 3.507062 0.196518
wb_dma_rf/wire_ch1_txsz 1.857695 2.867365 2.597538 2.404368 0.223899 0.745119 0.377976 3.012938 0.406928 -0.473763 -1.498441 1.530825 -1.026737 -1.110664 -1.641037 0.397982 0.252505 -2.381174 -1.161050 1.774113
wb_dma_de/always_23/block_1/stmt_13 2.666958 3.991745 2.092741 -0.006788 -0.222284 0.171794 -0.796343 0.580959 -2.707987 1.551873 -2.054376 2.722045 3.011914 0.884618 -0.836743 1.721345 6.428367 0.316804 2.838858 -0.394637
wb_dma_de/always_23/block_1/stmt_14 -5.751195 -2.482634 0.042941 -2.754928 1.544748 1.143654 0.065545 -5.943297 -2.792833 -5.753771 -0.757264 -1.486982 -1.755064 1.777056 3.504616 2.834983 -2.495085 1.783317 -2.691135 -3.142457
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.701132 1.445238 0.095766 1.465624 -0.193812 2.325541 -0.596743 -3.056844 -1.355044 -2.344011 -1.542581 -1.111063 -2.478527 -1.704595 -0.024371 0.724883 -1.708110 -1.026988 -3.042748 -1.127334
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.281319 -0.711450 0.015709 -0.996737 -0.297064 -1.465142 0.478115 1.143277 0.915915 1.949976 1.060141 1.459164 0.932708 1.801404 0.319778 -0.123730 1.413025 0.876983 2.329918 0.912900
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.692887 0.891685 -0.901809 0.511574 -1.443324 0.179610 0.222465 -0.088980 -0.262606 1.016664 0.518050 -1.195464 0.721559 -0.539486 -0.079608 -2.346428 0.302165 -1.647857 -0.106400 1.133876
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.032172 0.287718 -0.231877 -1.206394 1.025211 0.269268 -1.569902 -4.489133 -1.521183 1.379553 -1.267395 0.397226 -1.444016 0.578852 2.570019 1.464638 -0.843343 2.028145 -2.383787 -0.803239
wb_dma_ch_rf/input_ch_sel 1.522628 -3.407565 2.298418 -0.043143 -3.048588 1.318638 -2.601420 2.116502 -2.542314 -2.918416 0.480187 3.208223 -1.797082 3.808502 2.315560 1.643860 2.595445 -0.525618 0.745326 2.686871
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.054627 -1.239927 -0.876760 2.388603 -1.251491 1.418348 0.267518 -0.879854 0.339129 -1.988021 1.203792 -1.425295 0.134527 -0.533636 -0.972811 -0.798462 -0.735051 0.029143 0.181273 -0.979193
wb_dma_wb_if/wire_wb_addr_o 0.029366 0.269965 0.459353 -0.815532 -1.833338 -1.325853 0.708691 0.298267 1.215413 1.301093 0.366593 -2.798565 1.183151 -2.250231 -0.372684 -1.916237 0.096165 -2.325508 -1.828384 0.781534
wb_dma_ch_rf/wire_ch_txsz_we 2.496932 1.586128 -0.685819 1.972282 -1.538646 2.513996 -1.267926 -4.901224 -2.045530 0.018682 -1.461076 -1.345413 -1.031964 -1.269360 1.253146 1.328486 1.388988 -0.315331 -3.006588 -1.321370
wb_dma_de/assign_70_de_adr1/expr_1 -0.044995 -1.214366 -0.904232 2.346856 -1.283735 1.410380 0.305251 -0.994138 0.338269 -1.963834 1.177804 -1.460076 0.120927 -0.598927 -0.943646 -0.795276 -0.810105 -0.029937 0.150413 -1.054086
wb_dma_ch_sel/assign_116_valid 0.074755 -0.395823 -0.273817 -2.162795 0.760732 -1.006773 -1.073086 -3.262731 -0.735493 2.988336 -0.269131 1.641781 -0.466664 2.142270 2.818892 1.382932 0.547665 2.639972 -0.240575 0.042338
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.252527 0.617511 0.567267 1.382151 -1.570200 -1.373686 -0.567577 -1.499371 0.772475 4.473627 -0.015500 4.087874 -0.036921 2.109681 0.072937 -0.030595 1.940000 3.076938 2.147010 0.913876
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.243286 0.737152 0.793633 -2.973994 2.322803 -0.281795 0.100750 1.255409 0.951910 -0.043510 1.160367 -0.946048 -0.389775 0.790409 1.385306 1.686337 -1.816734 -0.298091 -0.327373 0.165593
wb_dma_wb_mast/wire_wb_addr_o 0.023578 0.251467 0.455774 -0.899812 -1.806264 -1.406032 0.729618 0.233163 1.294971 1.397736 0.335286 -2.808090 1.211610 -2.280832 -0.332229 -1.943621 0.068221 -2.281321 -1.802812 0.754362
wb_dma_ch_rf/reg_ch_csr_r2 -1.018186 0.352374 0.216489 -1.699389 0.408160 -0.966086 0.252537 -4.895770 0.411425 -0.473513 -1.448557 -0.514967 -3.098861 -0.971902 -0.440620 -1.272952 -3.678927 1.851591 -3.602252 -0.996969
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.518122 0.955327 0.188761 0.514219 0.400999 0.265596 -1.042775 -0.142710 -1.993227 -1.132999 -1.674384 0.445728 1.762499 -0.926197 -3.191527 -1.714008 2.388866 2.151881 -0.695678 -1.055239
wb_dma_ch_sel/assign_11_pri3 2.331491 -1.015230 -1.561219 -0.014022 -0.059845 0.101335 -0.924235 -1.791182 0.208075 0.589770 0.032322 0.308563 -1.888945 -0.126647 -0.427504 0.235384 -1.633179 1.883143 0.008366 -1.038279
wb_dma_de -1.250907 0.223742 2.871020 0.739470 -0.322260 1.909470 1.443725 -0.804360 -0.376016 -2.400146 1.444581 -1.338142 1.149701 2.709310 0.548424 0.497559 2.696396 -1.309478 -1.405967 1.724151
wb_dma_wb_slv/wire_wb_data_o -3.561803 -1.195067 1.310879 -1.309149 -3.124106 -0.655572 3.185400 0.598628 1.047254 -3.864767 1.001318 -2.786759 1.330691 -1.353677 0.656236 -0.444920 0.758576 -3.917840 -0.245038 -0.589260
wb_dma_inc30r/always_1/stmt_1 -0.038128 -0.203775 1.441073 0.354647 0.756708 -0.604227 0.881018 -1.331555 1.878797 -0.598805 0.497915 -4.333027 5.693971 -3.302995 -2.797393 -0.098390 2.461784 2.885719 -1.231988 -3.865856
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.870404 1.494497 1.687302 0.436479 -0.050782 -0.092545 0.886212 0.622490 -0.037315 -2.096894 -1.030653 0.960147 -0.917399 -0.625952 -1.471187 -1.211831 -1.407840 -1.085488 0.021632 0.323165
wb_dma_ch_sel/assign_127_req_p0 1.038500 -1.176386 -1.522349 -2.158256 0.552363 -0.937162 -0.656136 -5.736026 0.611416 1.860045 -0.348001 -1.473351 -2.249462 -0.341233 1.064583 -0.021919 -2.370251 3.214643 -3.772676 -1.364215
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.022498 1.062092 1.486556 2.049085 0.079350 -0.093789 -0.178579 -0.295759 0.745098 0.124056 -0.918079 2.820294 -2.115091 0.083223 -1.508471 -0.532590 -2.223763 1.306842 -0.116032 0.449249
wb_dma_ch_sel/assign_94_valid 0.563145 4.915076 1.721249 0.190696 -0.784337 0.242812 1.304199 -3.592036 -3.393801 0.594592 -3.355210 0.736960 0.692988 0.492128 -1.801257 -1.365240 3.164536 -2.189496 1.491560 0.808287
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.818966 2.901011 0.789763 2.494357 -1.632333 2.485356 -0.480099 -4.304121 -2.059451 -2.074243 -2.408373 -0.372819 -2.031301 -1.894261 -0.293237 0.136016 -0.136795 -1.271790 -2.904439 -1.113769
wb_dma_ch_pri_enc/wire_pri12_out 1.265359 0.980074 1.433951 2.092443 0.086736 -0.147782 -0.260866 -0.364510 0.817635 0.143503 -0.961675 3.014210 -2.360457 0.075124 -1.645955 -0.536522 -2.509425 1.495942 -0.029804 0.369339
wb_dma_ch_rf/always_20/if_1/block_1 -4.832579 -2.505891 1.639449 -0.358054 2.153708 -0.373285 1.853317 1.651735 1.445984 -0.566039 1.680363 1.382376 3.459094 2.797759 1.382334 2.094168 4.232829 2.440978 -1.680896 1.216230
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.187439 -1.801467 -1.693844 2.612871 0.051647 0.673490 -0.480100 -0.181549 1.081436 1.411988 0.486717 2.745483 -1.052202 0.477390 -1.004354 0.103602 0.646380 2.674209 -1.026265 0.680103
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.185530 0.913966 1.502971 -0.072018 0.564047 -1.117748 -0.002431 -4.162289 1.084820 1.253037 -1.372470 1.088677 -2.626709 -0.215977 -0.072532 -0.842607 -3.103919 2.578131 -3.720493 0.112784
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.897691 0.984595 -0.112038 -0.859651 0.367707 1.395879 -0.804119 0.294104 -2.904173 -2.102229 -0.995596 0.155111 0.377745 0.129937 1.371636 1.222957 0.983445 -1.899625 1.334434 -0.666165
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.991992 -2.528635 1.145856 2.588060 0.948849 0.694852 -2.255494 0.658582 -0.078370 0.552464 0.139227 2.229940 -1.819834 2.397614 0.661832 1.166979 -1.747302 2.629398 -0.446253 1.589105
wb_dma_wb_if/input_slv_din -3.341738 -1.180760 1.243657 -1.219499 -3.036212 -0.546285 3.028691 0.410753 0.909585 -3.851623 0.857805 -2.656393 1.189648 -1.332099 0.567539 -0.416398 0.795082 -3.664395 -0.427427 -0.605197
wb_dma_ch_sel/assign_94_valid/expr_1 0.779461 4.980202 1.609247 0.292972 -0.872726 0.133170 1.251200 -3.507683 -3.173872 0.985914 -3.371076 0.642094 0.700725 0.300243 -1.691100 -1.421602 3.027248 -2.297712 1.345454 0.912237
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.769413 2.857706 1.242922 -2.067567 -0.296588 -1.648076 -1.075688 -1.488352 -1.354381 3.435555 -1.424031 1.166943 0.421154 -0.064212 4.352727 0.979194 -0.650647 -1.146189 0.358569 0.198689
wb_dma_de/always_21 5.814730 -0.252798 -0.432411 0.825919 -0.022611 -0.543247 -0.712077 1.680562 1.537158 3.863915 0.531889 2.252576 -0.950221 1.166693 -0.267784 1.651770 1.453569 1.315215 0.955568 1.299529
wb_dma_de/always_22 -0.628506 0.453472 4.339728 0.116678 -0.864846 1.300837 1.050856 -1.761620 -1.031092 -2.922820 1.180705 -2.133080 0.289939 3.411867 1.577850 0.560113 0.636838 -2.029622 -1.063043 1.695440
wb_dma_de/always_23 -0.574877 0.374733 4.233642 0.049310 -0.569193 1.353237 0.947285 -2.025771 -1.107912 -2.836283 1.131449 -2.303594 0.091582 3.531418 1.707935 0.648844 0.418056 -1.896201 -1.282305 1.663379
wb_dma_ch_pri_enc/wire_pri1_out 1.011813 1.076387 1.520152 2.177109 0.082424 -0.064232 -0.158507 -0.214469 0.693940 0.021117 -0.965198 2.907733 -2.127619 0.128313 -1.558921 -0.524050 -2.177886 1.317876 -0.132973 0.515287
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.845264 1.466820 1.604805 0.396234 -0.070621 -0.094673 0.841503 0.629149 -0.109261 -2.066002 -1.038055 0.953371 -0.894311 -0.628276 -1.413245 -1.202470 -1.354948 -1.123635 0.070149 0.331692
wb_dma_de/assign_78_mast0_go -1.855155 1.490404 1.674200 0.404801 -0.074259 -0.082233 0.805598 0.636279 -0.098116 -2.132897 -1.039387 0.995586 -0.918501 -0.655914 -1.472872 -1.217394 -1.432818 -1.123156 0.116708 0.306974
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.678703 0.878015 -0.945486 0.389064 -1.445467 0.049124 0.213095 -0.163530 -0.183260 1.173147 0.539854 -1.170533 0.736441 -0.481862 -0.061475 -2.399081 0.209726 -1.495406 -0.059621 1.067122
wb_dma_de/wire_dma_done 1.769760 2.063928 3.088278 -0.635539 0.840212 0.064658 -1.611633 -2.107467 -3.008515 -0.392456 -3.025537 2.298189 -0.309283 1.504673 -0.504362 0.951741 2.204795 1.995676 -0.588355 0.151136
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.374163 0.379543 -1.291416 -1.442016 -0.570754 -0.623688 -0.939180 -3.337200 -1.040505 3.883412 0.265389 0.457031 0.182289 1.725251 2.622428 -0.913868 0.911080 1.201909 -0.403395 1.139095
wb_dma_rf/input_wb_rf_adr -6.485311 2.005467 5.888824 2.101703 -1.938096 -0.135310 1.002280 1.903310 -1.709989 -0.984572 -2.276257 0.072096 4.640304 -0.884818 3.208734 0.508954 4.304809 -4.467701 -2.692583 2.600847
wb_dma_wb_if -3.183497 -1.593490 1.004343 2.741053 1.444718 3.084836 1.167616 2.873409 -1.785990 -3.432449 -0.150625 -2.072968 0.764146 1.007132 -0.902439 -0.260576 4.435785 -4.153722 -4.359578 3.954135
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.591374 -1.207249 1.873924 0.886235 1.729282 -0.109738 -2.651860 0.634896 1.185147 2.710110 -0.770572 -1.085974 -2.897172 -0.272878 2.561755 2.840997 -3.399952 0.786577 -5.855106 1.896482
wb_dma_ch_pri_enc/wire_pri25_out 1.076470 1.001961 1.463469 2.147497 0.020270 -0.088613 -0.229286 -0.254003 0.691647 -0.029969 -0.938164 2.942217 -2.241420 0.066386 -1.605082 -0.558825 -2.351174 1.332611 -0.044767 0.418107
wb_dma_wb_mast/reg_mast_cyc -1.860561 1.490264 1.614825 0.463201 -0.076684 -0.038302 0.846066 0.711696 -0.109363 -2.104179 -1.031764 0.942506 -0.883001 -0.612387 -1.452028 -1.186617 -1.315569 -1.149613 0.103206 0.344067
wb_dma_ch_rf/input_wb_rf_we -1.917864 1.137496 1.411858 0.509588 -0.351125 2.670942 -0.944048 2.371408 0.187748 -2.613284 2.314403 -1.772897 2.818510 -0.282122 -0.191603 -0.768605 4.921208 0.403443 -5.634353 0.791434
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -4.928527 -2.573357 1.677548 -0.365006 2.180499 -0.452879 1.897523 1.807194 1.394089 -0.585861 1.610892 1.493808 3.580709 2.910081 1.421237 2.151095 4.383553 2.444328 -1.452707 1.244906
wb_dma_ch_rf/always_20 -4.803057 -2.438835 1.595515 -0.495451 2.184515 -0.457300 1.926575 1.690938 1.465792 -0.619662 1.609824 1.240268 3.517133 2.636791 1.319715 2.162380 4.222456 2.357996 -1.628860 1.111416
wb_dma_de/always_6/if_1 0.897414 2.979169 0.655521 2.451731 -1.682433 2.581026 -0.558048 -4.325072 -2.178673 -2.022974 -2.379301 -0.417500 -1.944756 -1.944082 -0.168217 0.252706 0.013643 -1.334280 -2.713326 -1.177370
wb_dma_wb_slv/always_4/stmt_1 -3.115316 3.568346 1.904902 3.866703 -0.220824 0.404424 1.704983 2.122835 1.490307 5.626946 1.668206 -1.234492 4.559849 0.219127 5.306955 0.600528 4.131670 -5.477251 -1.539794 3.694380
wb_dma_de/assign_3_ptr_valid 2.659502 -3.542754 0.388562 4.650148 -0.290145 2.073996 -1.874248 -0.280134 0.165676 -1.408809 1.250298 0.644749 -1.529994 1.785530 -0.113584 0.413175 -2.295145 2.339676 -0.415208 0.626510
wb_dma_wb_mast/input_pt_sel 3.240103 2.434493 3.629759 -0.619333 -0.126062 -1.610440 0.531318 4.177094 2.537895 -0.048245 -1.661302 -2.172412 -1.292155 -4.679785 -1.072105 1.281607 -2.698084 -4.377982 -3.739553 0.533691
wb_dma_ch_pri_enc/wire_pri15_out 1.012421 1.089462 1.599515 2.125957 0.078977 -0.164533 -0.145038 -0.182706 0.809354 0.028285 -0.991473 2.974522 -2.228200 0.052464 -1.662790 -0.596497 -2.385589 1.290771 -0.064028 0.482890
wb_dma_wb_slv/input_wb_we_i -1.488611 4.162401 2.644237 -4.928205 -0.229774 -4.622923 0.752638 2.229965 3.008138 5.178291 0.917168 -0.632934 -0.546659 -0.747397 3.397356 -1.538231 -5.322762 -3.098146 -0.270494 2.526561
wb_dma_de/reg_tsz_cnt_is_0_r 1.992278 0.636303 -1.960677 -2.718490 0.877611 1.351195 -1.541765 -3.533124 -2.261057 -0.281847 -1.818364 -2.396794 -2.313537 -1.469611 1.913061 2.239043 -0.339314 -0.783098 -3.284522 -1.614678
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.383991 3.266366 3.376595 -1.081082 4.128622 0.131124 -1.089936 -1.967120 -1.076461 -1.945084 -2.713820 -0.821448 -0.424158 -1.434958 2.332067 4.226879 -4.101074 1.657187 -3.396548 -3.508612
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.056502 1.047848 1.535928 2.131387 0.061327 -0.138080 -0.193996 -0.252128 0.782928 0.048750 -0.929879 2.969932 -2.188693 0.076644 -1.624924 -0.580754 -2.318937 1.332372 -0.035636 0.504343
wb_dma/wire_mast1_drdy -2.114104 0.953084 2.800510 1.204780 0.910089 -0.067133 0.929717 -1.245728 0.384986 -1.305495 -1.318143 1.216812 -0.846803 0.257877 -1.122374 -0.921651 -0.659251 0.952481 -3.129392 1.185946
wb_dma_ch_rf/wire_ch_csr_we -0.885666 0.469911 2.811675 -0.321616 -0.631523 1.634232 0.819621 0.050086 1.556414 -1.717995 2.810492 -2.471633 2.510954 0.613267 0.703902 0.573923 3.946502 0.395122 -5.004105 0.511029
wb_dma_ch_pri_enc/inst_u9 0.948214 1.055631 1.524828 2.046861 0.082274 -0.138642 -0.148064 -0.264210 0.747333 0.004032 -0.965347 2.895347 -2.132162 0.034788 -1.583171 -0.597242 -2.296539 1.269492 -0.093264 0.444579
wb_dma_ch_rf/assign_8_ch_csr -2.864775 -1.021237 2.358844 -0.116994 -0.845444 2.036201 1.405604 0.346483 -1.021689 -3.623730 0.781478 -1.730116 1.929876 1.313199 1.057512 0.101069 4.475832 -2.899271 -2.975790 2.417487
wb_dma_ch_rf/wire_this_ptr_set 2.806849 -2.511787 1.134561 2.510435 0.949051 0.735526 -2.130429 0.741058 -0.072855 0.419553 0.158003 2.097585 -1.665001 2.354241 0.685692 1.130180 -1.652931 2.495427 -0.451009 1.599280
wb_dma_ch_pri_enc/inst_u5 1.030986 1.017990 1.516863 2.163370 0.071483 -0.075354 -0.198752 -0.222337 0.756083 0.036571 -0.894977 2.948727 -2.122490 0.126013 -1.581357 -0.554546 -2.235170 1.345592 -0.088573 0.521142
wb_dma_ch_pri_enc/inst_u4 1.113218 1.101896 1.452971 2.100073 0.045788 -0.085417 -0.215267 -0.202337 0.731189 0.028933 -0.965684 2.966267 -2.286280 0.046555 -1.644004 -0.576805 -2.421364 1.331939 0.017782 0.443129
wb_dma_ch_pri_enc/inst_u7 1.153654 1.025531 1.422951 2.072701 0.059444 -0.125628 -0.189747 -0.320014 0.766128 0.160154 -0.900923 2.920885 -2.203676 0.061459 -1.589682 -0.533932 -2.352848 1.388088 -0.060106 0.450599
wb_dma_ch_pri_enc/inst_u6 1.056369 0.988118 1.412979 2.099488 0.055255 -0.061012 -0.190789 -0.228222 0.738973 0.009187 -0.927940 2.884986 -2.175952 0.066839 -1.595405 -0.522413 -2.307302 1.319584 -0.052956 0.455992
wb_dma_ch_pri_enc/inst_u1 1.036576 1.076000 1.501531 2.081824 0.090882 -0.117356 -0.171206 -0.255542 0.729771 0.083628 -0.948372 2.898282 -2.226722 0.032724 -1.575565 -0.580483 -2.319123 1.319494 -0.060012 0.459657
wb_dma_ch_pri_enc/inst_u0 0.969832 1.055212 1.517586 2.061598 0.086901 -0.116675 -0.141203 -0.315239 0.725170 -0.006960 -0.938218 2.874498 -2.181841 0.066688 -1.606757 -0.616001 -2.301041 1.286156 -0.157126 0.488523
wb_dma_ch_pri_enc/inst_u3 0.944712 1.086057 1.513905 2.018754 0.081431 -0.115229 -0.177986 -0.293983 0.680445 0.001789 -0.981435 2.858284 -2.158777 0.032349 -1.571952 -0.581646 -2.334885 1.240570 -0.089757 0.424748
wb_dma_ch_pri_enc/inst_u2 1.074746 1.012944 1.420826 2.068088 0.055470 -0.089911 -0.198344 -0.272970 0.764599 0.065695 -0.935078 2.897418 -2.206910 0.051209 -1.604783 -0.559976 -2.305357 1.359893 -0.062399 0.399245
wb_dma/wire_de_start 0.815272 5.047355 1.735260 0.291995 -0.668654 0.254290 1.209195 -3.490117 -3.287163 0.782256 -3.427736 0.679559 0.608079 0.371639 -1.769126 -1.304981 3.024945 -2.301627 1.385469 0.855460
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.778286 0.043885 -1.179477 -3.826191 -1.037354 -0.948117 -0.592705 -4.814207 -0.874681 1.072744 -0.855035 -4.251492 -0.472361 -2.553748 1.891382 -0.890649 -1.219735 -1.184486 -3.957220 -1.142656
wb_dma_rf/wire_ch_stop 0.044419 0.157151 1.521154 -0.912051 0.374443 -2.473538 0.527912 -2.914658 1.964106 2.917869 -0.314083 2.591165 -1.725559 1.518535 0.033801 -1.002188 -1.757094 3.460501 -1.418499 0.963744
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.344182 -1.005572 -1.609757 -0.061837 -0.071794 0.100700 -0.910930 -1.836851 0.201235 0.646625 0.030517 0.310390 -1.867010 -0.087901 -0.389621 0.268990 -1.684995 1.851421 -0.012919 -1.059167
wb_dma_ch_rf/input_de_adr0 -5.681040 -2.097906 1.089618 -1.382632 2.090424 0.222252 1.874222 1.984771 -0.257694 -3.113463 0.507461 2.607646 1.518546 3.328354 0.841265 2.057847 3.965230 1.454945 -0.587034 1.023135
wb_dma_ch_rf/input_de_adr1 -0.100696 -1.227997 -0.904610 2.317064 -1.341531 1.389796 0.317483 -1.024197 0.316182 -2.010086 1.214935 -1.466703 0.099774 -0.566642 -0.929646 -0.853348 -0.753497 -0.004399 0.120914 -1.026775
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.875439 1.421712 1.599893 0.433842 -0.116792 -0.029025 0.820085 0.686723 -0.149856 -2.130987 -1.040988 0.896975 -0.836616 -0.608461 -1.400341 -1.172526 -1.313609 -1.142993 0.079772 0.286997
wb_dma_wb_if/input_wbs_data_i -1.023565 -1.454609 0.776650 1.967247 1.182004 2.076922 -0.233968 3.657990 -2.806448 -1.625695 -0.574442 -1.284126 1.038266 1.587987 0.645273 0.533994 3.370794 -2.651864 -3.331689 3.846381
wb_dma_de/reg_tsz_dec -0.116686 1.681684 -0.466690 -2.829414 0.994223 1.218706 -0.759273 -1.961323 -2.567007 -0.731047 -1.922993 -2.716342 -0.615320 -1.400412 2.452054 2.126935 1.258433 -2.535812 -3.392209 -0.636770
wb_dma_ch_sel/input_ch0_am0 -0.197197 0.690697 0.744310 -2.938002 2.250880 -0.329477 0.098602 1.232718 0.964851 -0.003278 1.141535 -0.884224 -0.384426 0.812117 1.392733 1.635851 -1.752240 -0.311438 -0.253062 0.185929
wb_dma_ch_sel/input_ch0_am1 0.691928 0.834543 0.496719 -0.821799 0.729861 -0.725171 -0.257386 -1.796826 -0.507507 -0.091967 -0.669703 0.100891 1.322432 -0.237791 -2.095597 -0.351868 0.840887 2.855415 0.591114 -2.072947
wb_dma_ch_sel/assign_162_req_p1 -1.882000 1.479303 1.653945 0.436576 -0.097415 -0.079786 0.841236 0.631882 -0.104107 -2.114934 -1.014610 0.922404 -0.837613 -0.614626 -1.437329 -1.174050 -1.309466 -1.107643 -0.010155 0.316043
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 5.090954 -0.129944 -1.872613 0.251128 0.059506 1.101090 -1.110666 -0.065693 0.042149 0.477905 -0.516730 -0.854171 -2.295410 -1.299165 -0.821766 1.444880 -0.415979 -0.270291 -1.190961 -0.630736
wb_dma_rf/wire_ch5_csr -1.037186 -0.109402 0.417914 0.841409 2.951355 3.049635 0.324342 1.231767 -1.207294 -1.757486 0.047398 -1.979193 2.158563 0.812055 -0.298092 0.975514 4.111306 -0.908929 -3.213855 1.965925
wb_dma_ch_rf/wire_ch_am1_we -0.416697 0.945583 0.051097 0.542062 0.434757 0.322192 -1.115362 -0.183299 -2.102731 -1.194761 -1.701772 0.515374 1.707895 -0.870913 -3.322664 -1.760254 2.396413 2.244003 -0.658222 -1.084571
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.852532 1.511307 1.625777 0.502646 -0.133974 -0.018916 0.839797 0.750750 -0.137176 -2.187644 -1.076277 1.037531 -0.953881 -0.688300 -1.520351 -1.236758 -1.467979 -1.195922 0.153321 0.309481
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.494805 -3.458787 0.387829 4.462253 -0.305567 1.867875 -1.794232 -0.245738 0.179651 -1.237692 1.241294 0.631639 -1.449902 1.822348 -0.002315 0.356330 -2.366810 2.319139 -0.322179 0.622578
wb_dma_inc30r/wire_out -2.004570 -2.058408 1.665079 -1.107332 1.629115 0.441828 1.978868 -0.254465 2.025143 -3.868187 1.603830 -3.434318 3.733043 -1.235141 -3.283837 0.715943 3.128600 2.406225 -3.435683 -1.917490
wb_dma_ch_pri_enc/reg_pri_out 0.992511 1.034097 1.517343 2.108192 0.052548 -0.091321 -0.197903 -0.166248 0.681752 -0.013158 -0.963273 2.893147 -2.129483 0.067603 -1.600440 -0.526694 -2.216573 1.291263 -0.079613 0.482744
wb_dma/input_wb0_we_i -1.421058 4.200982 2.573607 -4.930212 -0.236800 -4.633935 0.716716 2.099377 3.001892 5.336397 0.856952 -0.687260 -0.610634 -0.758094 3.444775 -1.584051 -5.323887 -3.100528 -0.380919 2.572576
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.718787 -0.866563 1.175331 -1.559048 3.023935 0.759607 1.355218 0.389737 0.276006 -3.253796 0.655746 -0.987502 3.465134 0.438279 -2.858977 0.875225 4.197812 3.156864 -2.198281 -1.052560
wb_dma_ch_rf/wire_ch_txsz_dewe 2.392592 2.282235 -1.883698 -3.576329 -0.453515 -0.363484 -2.017068 -2.395821 -2.119878 2.296869 -2.065317 -1.332727 -2.256219 -2.155504 3.413722 2.043074 -1.585717 -2.301694 -0.651981 -1.540519
wb_dma_de/always_22/if_1/stmt_2 -0.546014 0.350434 4.400893 0.313179 -0.606270 1.340286 1.041723 -1.773923 -0.971497 -2.779479 1.165416 -2.317620 0.338391 3.438010 1.736854 0.691149 0.569481 -2.019838 -1.250680 1.744579
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.681471 1.464797 0.045248 -3.033606 -0.883178 -2.976480 -0.208444 -2.633632 0.801962 4.094397 -0.531814 -0.626457 -0.378624 -0.992388 2.987784 -0.573396 -2.288176 -0.103771 -0.855764 -0.325879
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.078585 1.050515 1.454286 2.122626 0.058173 -0.089732 -0.209165 -0.198481 0.691194 -0.059115 -0.996964 2.936906 -2.264091 0.062614 -1.642333 -0.585728 -2.355980 1.286866 -0.040665 0.435125
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.545694 1.003078 0.119685 0.479310 0.468367 0.359276 -1.066295 -0.225643 -2.213411 -1.394516 -1.822549 0.503906 1.757940 -0.938180 -3.356196 -1.749224 2.435317 2.227496 -0.647666 -1.166954
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.305137 0.414988 -1.291329 -1.502797 -0.579634 -0.744943 -0.990522 -3.504001 -0.968936 4.053891 0.240019 0.592359 0.022094 1.744929 2.573374 -0.936011 0.714328 1.344167 -0.334930 1.050361
wb_dma/wire_de_ack 5.507202 -0.609322 1.649713 2.355497 -0.655409 0.314275 -1.765551 1.699125 -0.308502 2.521386 -0.484673 2.911557 -0.735387 2.445693 0.549828 1.620150 2.378228 0.994966 0.438581 2.684266
wb_dma_wb_mast/always_1/if_1 -1.125190 -1.677132 0.751272 1.950922 1.207042 2.036010 -0.344653 3.809627 -2.917300 -1.700200 -0.628250 -1.253684 1.042188 1.637207 0.756089 0.642672 3.434829 -2.625262 -3.403862 3.935741
wb_dma_wb_if/wire_wb_cyc_o -1.795003 1.487148 1.634918 0.446496 -0.080320 -0.069591 0.828370 0.618728 -0.122787 -2.101213 -1.043669 0.995954 -0.970399 -0.666373 -1.488770 -1.208470 -1.483737 -1.126609 0.104462 0.259490
wb_dma_ch_sel/assign_143_req_p0 -0.499831 0.340430 -1.272152 -1.543128 -0.602565 -0.642723 -0.900009 -3.293056 -1.010245 3.747110 0.313851 0.373029 0.217699 1.667741 2.562798 -0.891794 0.889593 1.106199 -0.323624 1.071280
wb_dma_wb_mast/wire_mast_err 0.009154 0.194241 1.469880 -0.931112 0.393775 -2.335967 0.539765 -2.958691 1.859933 2.794502 -0.381528 2.409540 -1.732856 1.440001 -0.011281 -0.948983 -1.639001 3.330997 -1.538758 0.976498
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.358834 -1.034974 -1.576282 -0.057898 -0.072040 0.087770 -0.920125 -1.816496 0.221404 0.603275 0.036941 0.298065 -1.849734 -0.102927 -0.415576 0.258582 -1.663102 1.868435 -0.002172 -1.055586
wb_dma/wire_slv0_dout -3.890350 3.826744 2.038746 3.428586 -0.465320 1.027736 1.120228 1.967187 0.291855 4.749670 1.529624 -1.164931 4.923869 0.322808 6.060345 1.140497 4.902953 -5.888124 -1.476626 3.336020
wb_dma_ch_sel/reg_am1 0.685325 0.884513 0.510502 -0.848640 0.714571 -0.693823 -0.286050 -1.754233 -0.538863 -0.128804 -0.690680 0.072217 1.325343 -0.225307 -2.079205 -0.350915 0.887669 2.836255 0.670723 -2.054549
wb_dma_ch_sel/input_next_ch 1.939592 2.059864 3.296729 -0.571748 0.951163 0.021268 -1.671421 -2.211917 -2.854433 -0.284629 -3.060538 2.292941 -0.356483 1.487473 -0.453399 1.045063 2.080665 2.152108 -0.830666 0.159136
wb_dma_de/always_9 -0.103261 1.671664 -0.435709 -2.753309 0.968178 1.211230 -0.743060 -1.884305 -2.491882 -0.708455 -1.853278 -2.603654 -0.650637 -1.323368 2.352171 2.059474 1.153274 -2.445083 -3.266339 -0.634094
wb_dma_de/always_8 -1.912669 1.654975 1.316679 -0.691155 1.020461 0.339326 -0.669688 -3.606466 -1.616239 -0.806065 -2.145290 1.231107 -2.111072 0.005919 1.169310 0.349181 -1.862329 0.803437 -2.434767 -0.383437
wb_dma_wb_mast/always_1/if_1/cond -1.180065 -1.493034 0.798600 1.926877 1.159328 2.102065 -0.260002 3.757499 -2.937992 -1.792009 -0.610388 -1.402499 1.073682 1.565611 0.746294 0.573889 3.508660 -2.790382 -3.526118 3.938683
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.828804 -0.613598 0.448018 -3.624551 -1.524301 -3.462289 1.418560 -2.188873 2.373604 4.096930 0.932002 -3.172614 1.650064 -0.847731 1.183375 -2.280526 0.815929 -0.379011 -3.176356 1.360247
wb_dma_rf/always_1/case_1/stmt_12 -0.772576 -0.705560 -0.763695 3.725590 1.710401 3.497639 -0.173892 0.936707 -2.472052 -3.009223 -1.505104 0.321854 -0.199291 0.204201 -0.672152 1.590563 1.728778 -1.773175 -0.086947 0.492791
wb_dma_rf/always_1/case_1/stmt_13 -1.153757 0.074031 -0.273815 1.240974 -0.254249 0.962728 -0.784446 1.249473 -1.602597 -1.228346 -1.111128 0.294164 0.558552 -0.723234 -1.335429 -1.324650 1.694943 -0.290317 -1.434506 0.732997
wb_dma_de/always_3 0.593663 0.052538 0.095727 0.496286 -2.203601 -0.749926 0.690381 -2.326435 0.999057 -0.424646 0.823674 -3.869184 2.667777 -2.811173 -3.135655 -2.999597 0.206587 0.548339 -0.870775 -2.108732
wb_dma_de/always_2 -4.287715 -1.451610 2.010728 -1.049374 2.722468 -0.816932 1.566145 0.339766 0.529640 -0.834561 0.771871 1.596514 4.437913 2.583967 -0.352060 1.725836 5.184718 4.361398 -1.018911 -0.285123
wb_dma_de/always_5 0.007775 0.267468 -0.296592 -1.227536 1.119941 0.323469 -1.573345 -4.547246 -1.532958 1.325556 -1.254014 0.358937 -1.443944 0.603940 2.580813 1.538829 -0.782844 2.079156 -2.455043 -0.818351
wb_dma_de/always_4 -1.946656 1.793660 1.255376 -0.824459 1.016368 0.423182 -0.730242 -3.734272 -1.821068 -1.020350 -2.328761 1.242349 -2.288863 -0.051705 1.108864 0.408572 -2.073789 0.704654 -2.249369 -0.587936
wb_dma_de/always_7 1.841583 0.628336 -1.937967 -2.815757 0.974499 1.462222 -1.558388 -3.651330 -2.443014 -0.405710 -1.846893 -2.545707 -2.282006 -1.412902 2.026279 2.338871 -0.172892 -0.842175 -3.428796 -1.627785
wb_dma_de/always_6 1.056522 3.090975 0.745620 2.300133 -1.664366 2.352891 -0.549177 -4.386940 -2.102190 -1.767591 -2.500719 -0.338978 -2.153201 -2.016546 -0.192121 0.170979 -0.261049 -1.315182 -2.786983 -1.109781
wb_dma_ch_sel/input_ch3_txsz 3.193063 -0.460260 -0.165019 1.701170 0.173916 -0.073509 -1.104436 -1.035713 0.900210 2.323669 0.076895 2.051744 -1.456167 0.715239 -0.156754 0.638306 -1.053531 2.648247 -0.168228 0.153901
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.883757 0.962508 -0.130214 -0.887015 0.375230 1.352923 -0.758120 0.242899 -2.848943 -2.101102 -1.026321 0.121847 0.323423 0.121396 1.337924 1.166218 0.874194 -1.847092 1.318093 -0.659942
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.879306 1.470001 1.631693 0.434109 -0.069529 -0.075912 0.834132 0.685375 -0.110457 -2.126473 -1.064259 0.938836 -0.898810 -0.654604 -1.441343 -1.195872 -1.364290 -1.179081 0.061769 0.304725
wb_dma_ch_rf/always_11/if_1 -0.928917 0.246726 0.173960 -1.660925 0.432858 -0.868763 0.237844 -4.833628 0.447609 -0.445979 -1.290100 -0.589857 -2.958702 -0.920569 -0.436288 -1.197496 -3.499514 1.964979 -3.625497 -0.968160
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.668124 0.473551 -1.180991 -1.546445 -0.648687 -0.602728 -0.824647 -3.231835 -1.143643 3.658250 0.199077 0.337861 0.298120 1.649079 2.622087 -0.955817 1.028457 0.918626 -0.358112 1.175427
wb_dma_ch_sel/always_45/case_1/cond -0.759819 -0.297368 -1.750495 2.688422 -2.711790 1.443128 0.461993 -1.217203 0.104966 -0.795512 1.642018 -2.607178 0.830854 -1.055959 -0.937479 -3.095305 -0.520404 -1.468454 0.006821 0.078741
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.714530 0.908570 -0.901792 0.426726 -1.418304 0.112381 0.211283 -0.149040 -0.228868 1.111186 0.505213 -1.184358 0.731186 -0.516418 -0.072613 -2.361788 0.277007 -1.544497 -0.110881 1.096137
wb_dma_de/assign_68_de_txsz 2.170737 2.309420 -1.215660 -2.022134 -0.553408 1.257865 -1.551361 -5.129376 -3.078846 0.545401 -2.848721 -1.523432 -1.887612 -1.615687 1.963329 1.730513 1.334732 -0.842069 -3.168848 -1.538912
wb_dma_de/always_23/block_1/case_1/block_10/if_2 5.886305 1.401049 0.180335 1.570271 -1.473692 -0.498815 -0.707790 0.029465 0.676658 4.426523 -0.476119 2.931674 -0.421242 0.885350 -0.355946 1.100562 3.019229 1.183325 1.065666 1.144193
wb_dma_ch_rf/always_20/if_1 -4.816019 -2.543308 1.710384 -0.294826 2.167707 -0.385939 1.857763 1.881150 1.378962 -0.650308 1.583927 1.400323 3.609232 2.771791 1.361936 2.198587 4.401182 2.346142 -1.501662 1.233902
wb_dma/input_wb0s_data_i -1.126850 -1.611346 0.643472 1.850450 1.106849 1.870777 -0.301190 3.519544 -2.764630 -1.609046 -0.588276 -1.256503 0.966364 1.476767 0.637345 0.499116 3.130468 -2.416606 -3.275506 3.675551
wb_dma_de/reg_dma_done_d 1.378794 1.518253 2.831042 -0.008579 0.175118 0.512301 -1.576788 -0.930139 -2.503069 0.141596 -2.580585 2.443199 -1.772079 1.787076 1.753273 1.385579 1.091121 -0.404380 -1.264112 2.007593
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.266219 -0.699447 -0.007082 -0.991014 -0.281113 -1.437419 0.454876 1.026102 0.914649 1.985690 1.006370 1.458485 0.889237 1.723172 0.292192 -0.137299 1.275414 0.884927 2.291616 0.860585
wb_dma_wb_slv/assign_1_rf_sel -2.846359 -0.572202 -2.436512 -1.409322 -4.211265 -0.930061 0.240576 0.351033 -2.193729 0.511833 -0.639116 -0.377318 -1.486146 1.260957 2.771134 -4.224895 0.953538 -3.415378 -0.239501 4.092313
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.798809 -1.156845 1.887241 1.052259 1.900948 0.154664 -2.707464 0.751186 1.111094 2.456120 -0.855447 -1.211512 -2.948231 -0.355687 2.414894 3.003366 -3.250012 0.701287 -6.131599 1.892227
wb_dma_de/always_4/if_1/if_1/cond -1.864638 1.743860 1.394964 -0.792857 1.023301 0.197565 -0.656389 -3.934985 -1.524354 -0.726183 -2.295588 1.314382 -2.377716 -0.061811 1.052003 0.284627 -2.204011 1.006354 -2.453477 -0.492538
wb_dma_ch_sel/assign_376_gnt_p1 -1.856187 1.438825 1.618199 0.431941 -0.077785 -0.025056 0.798619 0.670798 -0.136144 -2.109721 -1.002508 0.965568 -0.884162 -0.625127 -1.439250 -1.200768 -1.319331 -1.119507 0.070275 0.292920
wb_dma_de/wire_wr_ack 0.731471 2.635059 1.029739 -0.638237 1.062033 1.160478 -0.870551 -2.076814 -1.764540 -0.833283 -2.736734 0.225975 -2.724220 -1.251166 0.768859 1.439148 -1.045329 -1.239898 -3.333624 -0.130096
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 5.091041 -0.145848 -1.874670 0.189757 0.054539 1.106659 -1.092131 -0.089506 0.019561 0.510905 -0.500640 -0.896445 -2.325167 -1.344631 -0.793826 1.484805 -0.395946 -0.255271 -1.168583 -0.643241
wb_dma_ch_arb/always_1 1.735891 -3.845554 2.149942 2.057993 -1.951809 -1.196950 1.092627 -1.502260 2.791915 -0.173449 1.390317 -1.920893 1.177515 -0.520444 -3.790707 -2.571482 1.361566 2.529861 -5.007815 1.602487
wb_dma_ch_arb/always_2 1.934849 -3.593250 2.224899 2.249845 -1.800327 -1.081186 0.990488 -1.637058 2.656672 -0.048342 1.223990 -1.782013 1.141232 -0.374750 -3.787827 -2.495700 1.520997 2.577094 -5.100266 1.650780
wb_dma/wire_ch0_txsz 2.619564 2.766532 0.094525 -0.345216 -0.247249 1.319829 -1.666836 -4.236139 -2.636948 1.691890 -2.797160 -0.001609 -1.359131 -0.819616 2.133508 2.177024 2.022388 -0.298904 -3.273280 -0.479507
wb_dma_de/always_19 1.240980 -2.285031 2.244776 -2.632369 -1.187500 -2.910860 1.405128 -0.967518 1.027637 -1.191901 0.118087 0.509637 1.051724 0.941625 -3.537873 -0.394337 2.664306 2.719120 0.207130 -0.819254
wb_dma_de/always_18 1.075172 2.551044 -3.614014 1.038204 0.266338 3.205534 1.031815 -0.616320 -0.012542 2.469746 2.683838 -2.971267 -0.076709 1.544468 -0.085654 -2.881476 2.355133 -2.829794 -0.624813 2.838061
wb_dma_de/always_15 2.632869 1.231907 -0.447049 -0.888127 1.121854 1.214568 -1.669547 -2.674133 -1.656305 1.201789 -1.797977 -0.659718 -1.838048 -0.658323 2.092267 2.630178 0.347682 -0.158930 -3.526073 -0.351045
wb_dma_de/always_14 0.127765 0.098992 1.444060 -0.942631 0.391253 -2.354108 0.509687 -3.100345 1.860461 2.926776 -0.338971 2.420528 -1.744365 1.496644 0.077467 -0.902821 -1.627718 3.481062 -1.562198 0.943976
wb_dma_de/always_11 -0.735775 0.875798 -0.863990 0.520330 -1.418661 0.219205 0.220336 -0.040656 -0.259796 0.931018 0.472251 -1.147525 0.741437 -0.515126 -0.102771 -2.340442 0.329091 -1.604932 -0.158758 1.131317
wb_dma_de/always_13 1.989165 1.980890 3.087622 -0.744517 0.756574 -0.272368 -1.710317 -2.387378 -2.776328 -0.017550 -3.017719 2.436067 -0.410459 1.524286 -0.405353 0.924420 1.892934 2.433110 -0.515742 -0.035740
wb_dma_de/always_12 -2.064335 1.805398 1.384819 -0.859343 0.992380 0.238367 -0.671300 -3.759555 -1.655560 -0.872428 -2.321316 1.268568 -2.302084 -0.096050 1.117458 0.273604 -2.196794 0.780791 -2.406472 -0.501024
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -5.521198 3.636591 2.814697 -1.211851 -2.081339 -3.102663 -1.638709 0.816491 -1.732404 3.338455 -1.607221 5.497828 0.656147 1.011378 4.052362 -2.064484 0.160731 -0.825167 1.819958 1.981194
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.447471 0.379599 -1.193713 -1.563206 -0.614865 -0.796127 -0.846653 -3.322443 -0.854141 3.950638 0.343558 0.471699 0.224461 1.720545 2.550320 -1.009486 0.844230 1.238412 -0.387000 1.129851
wb_dma_ch_pri_enc/wire_pri13_out 1.002231 1.046333 1.523653 2.078620 0.065051 -0.121588 -0.147109 -0.249813 0.698129 0.039510 -0.947752 2.833844 -2.112946 0.084547 -1.524281 -0.552296 -2.238618 1.262151 -0.112858 0.461115
wb_dma_de/reg_read_r 2.696005 1.082375 -0.627960 -0.928335 1.167622 1.351245 -1.755461 -2.853353 -1.732775 1.072663 -1.809697 -0.757320 -2.000616 -0.654742 2.048355 2.669272 0.263517 0.001370 -3.515272 -0.480338
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.756513 1.689127 1.122873 0.260300 0.695723 -0.074542 -0.201514 -2.235799 0.919217 1.216430 -1.806476 -0.026264 -3.037939 -1.403685 -0.478338 0.452976 -1.791527 0.468533 -4.724255 0.529346
wb_dma/assign_9_slv0_pt_in -0.388389 -0.384900 -0.875758 1.217429 -1.028255 1.737708 0.360674 1.595248 -1.965478 -2.434769 -1.270849 -0.660537 -1.186740 0.685482 0.179393 -1.208450 1.817270 -2.077547 -2.054869 2.998613
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 5.615598 1.385808 0.340208 1.574754 -1.423319 -0.398211 -0.602021 0.174058 0.598674 4.227262 -0.507117 2.858091 -0.321479 0.929315 -0.283206 1.098692 3.173101 0.970189 0.960511 1.319436
wb_dma_ch_rf/always_17/if_1/block_1 0.752004 3.146801 0.889587 2.335312 -1.725880 2.345850 -0.450340 -4.192194 -2.095735 -1.950533 -2.464838 -0.245239 -2.002256 -1.987725 -0.232041 0.108175 -0.141744 -1.481186 -2.712837 -1.034075
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.011324 -0.571457 2.820842 0.171027 0.425642 1.920841 4.432529 -2.760669 1.190018 -2.925945 1.739421 -2.813987 0.828835 3.625652 -1.529089 0.560558 3.081454 -1.115519 -0.983452 2.010833
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.030177 0.364192 -0.231810 -1.111702 1.057095 0.412442 -1.575104 -4.283614 -1.623544 1.233528 -1.287724 0.460268 -1.449691 0.547645 2.537506 1.577732 -0.831626 1.890663 -2.240360 -0.822771
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.207192 0.710935 0.781222 -2.973791 2.288383 -0.325411 0.099244 1.189783 0.950177 -0.034199 1.142810 -0.945625 -0.414135 0.816395 1.427503 1.701438 -1.768447 -0.337120 -0.277300 0.171593
wb_dma_ch_pri_enc/wire_pri2_out 0.907086 1.086949 1.583240 2.159007 0.066073 -0.096522 -0.137817 -0.181965 0.711650 -0.099911 -0.979713 2.920178 -2.175319 0.081064 -1.654663 -0.603630 -2.275067 1.221720 -0.081686 0.500531
wb_dma_de/always_11/stmt_1 -0.691179 0.873737 -0.947087 0.390265 -1.448095 0.071017 0.202627 -0.143977 -0.194415 1.151422 0.512869 -1.173484 0.698014 -0.497578 -0.057870 -2.377865 0.239204 -1.523060 -0.072677 1.088661
wb_dma_ch_rf/wire_ch_adr1_we -0.705177 -0.263098 -1.743174 2.655721 -2.651356 1.470863 0.465269 -1.136968 0.112155 -0.723607 1.627696 -2.524325 0.823800 -0.989223 -0.938832 -3.044571 -0.481437 -1.460075 0.032122 0.124128
wb_dma_ch_sel_checker/input_ch_sel 0.817139 0.551936 1.382996 1.765478 0.221431 -0.184136 -0.188276 0.836193 0.698133 1.667556 0.052176 1.770105 0.380798 0.826831 0.181803 0.375530 0.505159 0.778933 -0.009858 1.139882
wb_dma_ch_sel/input_ch1_adr1 -0.066393 -1.249831 -0.955903 2.390921 -1.305339 1.440076 0.322221 -0.936235 0.377454 -2.068044 1.261481 -1.511440 0.149334 -0.583433 -1.002364 -0.819719 -0.780284 0.017790 0.188441 -1.048811
wb_dma/wire_slv0_pt_in -0.124889 -0.427571 -0.895490 1.287356 -0.881085 1.765797 0.295082 1.478639 -1.975520 -2.343977 -1.428389 -0.442220 -1.385789 0.780666 0.074941 -1.123067 1.714486 -1.780988 -2.190107 3.046339
wb_dma_rf/always_2/if_1/if_1/cond -3.872951 -0.911385 2.259352 0.432245 -0.069144 -0.525965 -3.228571 0.052527 -2.677938 -0.305124 -1.126191 4.806642 -1.363358 3.050667 3.072088 -1.106229 -0.793014 2.031249 -0.685250 2.274130
wb_dma_pri_enc_sub/reg_pri_out_d 1.003081 1.039508 1.558857 2.120801 0.070456 -0.142350 -0.163640 -0.258625 0.784281 0.063192 -0.908172 2.935820 -2.172688 0.104228 -1.601244 -0.585521 -2.252045 1.340020 -0.123692 0.520238
wb_dma_ch_pri_enc/always_4/case_1 1.161517 1.064415 1.485018 2.095164 0.094370 -0.140700 -0.216779 -0.291923 0.787934 0.106643 -0.934726 2.985880 -2.304642 0.073664 -1.643400 -0.577859 -2.472403 1.393215 -0.030801 0.445196
wb_dma_ch_pri_enc/wire_pri29_out 1.227545 1.015782 1.415472 2.020699 0.058914 -0.178293 -0.232915 -0.375725 0.774928 0.193574 -0.924319 2.968948 -2.275288 0.081855 -1.572194 -0.555163 -2.408073 1.490634 -0.037461 0.420412
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 5.953952 0.442634 -0.525445 1.883928 0.254375 0.946128 -1.268143 0.688258 0.729857 2.135584 -0.482940 0.811117 -1.926605 -0.610960 -0.600999 1.871874 0.072047 0.456222 -1.316409 0.426237
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.064228 3.105183 0.791763 2.518507 -1.717550 2.507408 -0.555629 -4.449568 -2.107148 -1.815003 -2.423356 -0.395499 -2.031444 -1.967242 -0.176292 0.210199 -0.105853 -1.337330 -2.867351 -1.079946
wb_dma_de/wire_read_hold -1.831473 1.460644 1.578498 0.386633 -0.087810 -0.068128 0.839555 0.656520 -0.089273 -2.081468 -1.045810 0.940659 -0.885708 -0.633175 -1.400639 -1.195683 -1.375932 -1.136554 0.055235 0.279002
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.786102 -0.252975 -1.796292 2.566811 -2.717106 1.368598 0.490440 -1.233042 0.136813 -0.708473 1.707848 -2.647335 0.867898 -1.060978 -0.902630 -3.167211 -0.600588 -1.517461 0.066777 0.037182
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.189723 -1.026901 -1.496808 -0.067968 -0.028382 0.102362 -0.872524 -1.715833 0.197698 0.546312 0.068667 0.259991 -1.752323 -0.081540 -0.368641 0.275606 -1.536838 1.778334 -0.059301 -0.991112
wb_dma_ch_rf/wire_sw_pointer 0.452206 2.561813 1.231630 0.887599 -0.678695 0.781474 -2.392729 -0.564466 -4.191897 -0.224081 -3.200938 1.342633 0.831670 -0.052526 -2.053547 -2.628056 2.994040 0.680589 -1.171682 1.231126
wb_dma/wire_slv0_din -8.741827 -0.691880 3.169241 4.351000 -0.961606 1.569594 2.751302 -0.144969 -2.990076 -5.178195 -2.662874 0.216987 2.667793 0.682502 3.321618 1.186767 3.302658 -4.531357 -1.206338 0.834965
wb_dma_ch_rf/input_dma_err 0.168927 0.134063 1.334589 -1.081607 0.329841 -2.494489 0.470279 -3.107590 1.934752 3.159199 -0.289963 2.425186 -1.690423 1.497149 0.182796 -0.905590 -1.690579 3.472324 -1.426588 0.917295
wb_dma_ch_sel/assign_158_req_p1 -1.895280 1.533620 1.597796 0.449826 -0.071378 -0.052721 0.827377 0.722804 -0.141245 -2.145345 -1.050718 0.966895 -0.881874 -0.649274 -1.450629 -1.185364 -1.374792 -1.215155 0.135018 0.329423
wb_dma_ch_rf/assign_17_ch_am1_we -0.529233 0.949468 0.066222 0.494797 0.437127 0.295677 -1.091482 -0.186019 -2.137129 -1.162469 -1.723418 0.471845 1.786818 -0.928440 -3.271001 -1.741722 2.450500 2.240487 -0.734914 -1.073553
wb_dma_ch_rf/assign_7_pointer_s -0.858921 -0.104288 -1.143725 1.472694 0.378921 2.029611 -0.709226 2.073216 -0.613795 -1.583858 0.672350 -0.394724 0.641488 -0.133938 -0.353918 -0.548668 2.056311 -0.757219 -1.472104 0.918136
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.988462 1.036191 1.491387 2.101602 0.077106 -0.063855 -0.170936 -0.213089 0.697167 -0.067433 -0.953908 2.891448 -2.212424 0.030996 -1.623980 -0.574772 -2.287217 1.274505 -0.076489 0.479662
wb_dma_wb_slv/always_5/stmt_1 -1.052340 1.580455 -0.894155 -3.111969 -2.606927 -3.831384 0.465562 -1.441204 1.213802 6.589396 0.945844 -0.423651 1.242326 0.233951 2.921581 -2.977748 -0.351448 -0.987280 1.198519 1.769807
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.862672 1.501863 1.658783 0.463246 -0.080239 -0.057307 0.825423 0.650962 -0.109098 -2.151206 -1.038788 0.980840 -0.944317 -0.642711 -1.497714 -1.190520 -1.424270 -1.152552 0.067236 0.301672
wb_dma_ch_rf/input_dma_rest 0.211797 -2.115432 1.305148 1.034230 0.843282 0.809945 -1.254884 1.654412 -0.886211 -1.592637 0.098737 0.348567 -0.496299 1.755511 0.784317 0.596594 -0.741748 0.250021 -0.332516 1.486783
wb_dma_ch_sel/input_de_ack 5.523098 -0.692316 1.583341 2.326337 -0.650088 0.263714 -1.764033 1.685700 -0.291361 2.592111 -0.435241 2.926695 -0.684019 2.504559 0.596168 1.646522 2.452598 1.039194 0.556700 2.644060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.702729 -0.683328 0.437164 -3.630030 -1.422082 -3.385931 1.354163 -2.404684 2.285893 3.927546 0.858116 -3.073142 1.494288 -0.790983 1.062356 -2.156714 0.830460 -0.151393 -3.228765 1.257349
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.022414 -1.214165 -1.546557 -2.272446 0.511386 -0.953261 -0.671481 -5.883523 0.599869 1.889716 -0.371850 -1.568711 -2.248777 -0.351454 1.120336 -0.042633 -2.324725 3.243497 -3.783155 -1.385707
wb_dma_ch_sel/reg_valid_sel 0.821687 5.126752 1.983982 0.292654 -0.700718 0.144497 1.347183 -3.665276 -3.221910 0.931401 -3.497712 0.834212 0.605382 0.547638 -1.805679 -1.354860 3.163145 -2.209691 1.372914 1.059001
wb_dma_de/assign_63_chunk_cnt_is_0_d -2.053239 1.761222 1.235872 -0.868502 1.048767 0.389582 -0.762510 -3.709885 -1.836197 -1.058521 -2.294559 1.206932 -2.286708 -0.054462 1.190167 0.390588 -2.052640 0.694065 -2.240524 -0.561985
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.536551 1.449361 0.131211 1.708863 -0.201999 2.505193 -0.478003 -2.848147 -1.356841 -2.773519 -1.509788 -1.237442 -2.436554 -1.773422 -0.229893 0.638756 -1.668684 -1.270796 -3.119765 -1.102163
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.786649 -0.070599 -1.211933 1.468302 0.379779 2.023675 -0.712107 2.168565 -0.590661 -1.611559 0.678006 -0.381667 0.530931 -0.144184 -0.374893 -0.539747 1.987882 -0.874236 -1.318988 0.910097
wb_dma_wb_mast/always_4/stmt_1 -1.992198 1.481146 1.656092 0.413223 -0.086576 -0.017612 0.877498 0.694568 -0.141831 -2.193372 -1.035023 0.900077 -0.796765 -0.611879 -1.417784 -1.209006 -1.254706 -1.203031 0.015393 0.373861
wb_dma_ch_sel/assign_375_gnt_p0 3.379291 -5.177227 0.855671 2.147523 -1.930430 -0.874600 0.373545 -1.796085 2.777695 1.358873 2.227618 -2.809677 2.124439 0.011711 -2.655183 -1.497055 2.917612 3.266704 -5.258617 1.514404
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.808782 1.456682 1.593505 0.456970 -0.068514 -0.069520 0.833040 0.625427 -0.082185 -2.098498 -1.027056 0.988656 -0.913360 -0.628074 -1.452562 -1.184703 -1.424554 -1.086667 0.080733 0.302587
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.904269 -0.709678 0.291240 -3.445090 -1.534576 -3.238480 1.398352 -2.195291 2.252531 3.827198 0.984155 -3.219820 1.640807 -0.756161 1.048736 -2.329178 0.950472 -0.341110 -3.145492 1.355411
wb_dma/inst_u2 -1.363566 0.065012 2.939261 0.671830 -0.320844 1.960467 1.577757 -0.747995 -0.317847 -2.447515 1.625747 -1.598890 1.302953 2.815814 0.695340 0.553754 2.909252 -1.504444 -1.455053 1.872371
wb_dma/inst_u1 -1.768143 -0.940010 2.147255 0.212063 0.500439 2.611271 0.899186 0.178914 -1.773411 -3.177463 0.306038 -1.491047 1.460299 2.360489 0.487013 0.508636 4.134969 -2.455804 -1.971206 3.013996
wb_dma/inst_u0 -3.225018 -0.821291 1.430033 2.098469 0.490024 3.607130 0.385531 1.761792 -1.907528 -3.828939 0.133871 -1.486621 2.507795 0.803805 0.481332 0.128320 5.175988 -2.935414 -3.582857 2.840103
wb_dma/inst_u4 -0.691004 -1.070179 0.203219 0.663718 0.626382 1.121814 0.494554 1.591461 -0.323233 -0.941236 -1.551482 -0.982592 -1.794884 -1.423596 -1.853508 -0.841058 2.328335 -4.161215 -4.920867 3.860625
wb_dma_ch_rf/assign_2_ch_adr1 -0.702505 -0.266775 -1.727633 2.689356 -2.622663 1.473098 0.401530 -1.126861 0.090254 -0.756961 1.647418 -2.499361 0.792267 -1.015977 -0.940568 -3.058657 -0.547903 -1.474689 -0.014607 0.172227
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.279884 -1.777889 -1.710992 2.595604 0.037922 0.604561 -0.461320 -0.153599 1.161549 1.523688 0.499145 2.848391 -1.106082 0.464664 -1.034524 0.112106 0.532752 2.777513 -0.905476 0.660340
wb_dma_de/wire_de_csr 5.453135 -1.615957 0.962213 2.688970 1.028612 1.656403 -2.331335 2.320888 -0.292181 0.300265 -0.442057 0.962436 -2.135639 1.156536 0.292355 2.299548 -0.467121 0.425718 -1.735996 2.001872
wb_dma_ch_sel/always_40/case_1/stmt_1 2.712602 -1.572338 -0.991527 3.911038 -1.126707 1.310843 -0.665944 -1.751806 1.146297 0.155359 1.272482 0.530731 -1.104755 0.159702 -1.053854 -0.176859 -1.652835 2.360095 0.115954 -0.852589
wb_dma_ch_sel/always_40/case_1/stmt_2 2.996541 -0.394092 -0.133526 1.685514 0.150018 -0.067538 -1.054369 -0.925261 0.879824 2.187484 0.072316 1.978873 -1.343826 0.704550 -0.142822 0.621726 -1.001195 2.497487 -0.119795 0.170844
wb_dma_ch_sel/always_40/case_1/stmt_3 0.846108 0.559470 1.392654 1.797140 0.230625 -0.181239 -0.153641 0.811754 0.675268 1.689191 0.040284 1.765614 0.430509 0.840727 0.199124 0.417705 0.579591 0.784151 -0.109796 1.190200
wb_dma_ch_sel/always_40/case_1/stmt_4 2.928203 -2.588513 1.111298 2.561143 0.905314 0.781229 -2.203671 0.779259 -0.131706 0.366543 0.162620 2.128660 -1.769549 2.401528 0.659023 1.136467 -1.674781 2.479859 -0.417232 1.622301
wb_dma_pri_enc_sub 1.062637 1.045026 1.446314 2.045373 0.067738 -0.130429 -0.209334 -0.348186 0.765718 0.032706 -0.964467 2.913137 -2.278367 0.021635 -1.629091 -0.563633 -2.412048 1.414112 -0.094327 0.425547
wb_dma_ch_rf/reg_ch_am1_r -0.358417 0.893578 0.048749 0.593230 0.456847 0.332374 -1.149893 -0.169110 -2.081219 -1.201681 -1.713812 0.497354 1.748479 -0.979249 -3.407247 -1.761520 2.419718 2.370362 -0.746147 -1.139804
wb_dma_de/assign_72_dma_err 0.240995 0.064692 1.448361 -0.862949 0.356848 -2.357170 0.443965 -2.962669 1.904066 2.890613 -0.344317 2.602483 -1.861897 1.574939 -0.047721 -0.924839 -1.722024 3.539901 -1.381814 0.977801
wb_dma_de/reg_ptr_adr_low 1.792342 1.694328 -2.704484 0.583307 1.693023 3.008365 0.854393 -0.471450 0.284575 1.494349 2.217031 -1.755927 -0.745749 2.081003 0.061492 -0.442729 2.125323 -1.244020 -0.445084 1.769313
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.130169 -1.813675 -1.703282 2.546010 0.042008 0.621046 -0.398424 -0.192151 1.175521 1.498215 0.562852 2.683855 -0.962474 0.450426 -0.976288 0.075504 0.708342 2.763886 -1.052034 0.681460
wb_dma_de/reg_state -0.461165 0.478619 4.395336 0.282408 -0.716029 1.063799 1.096556 -2.018490 -0.887991 -2.510106 1.005652 -2.083880 0.244452 3.318022 1.593169 0.558466 0.509583 -1.791929 -1.289239 1.639700
wb_dma_ch_rf/always_26/if_1 0.219861 2.843643 1.547337 0.955070 -0.719394 0.755077 -2.298767 -0.500247 -4.219055 -0.003797 -3.223612 1.344715 1.100914 0.010675 -1.794939 -2.639735 3.313335 0.422448 -1.465391 1.473548
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.667623 -0.275008 4.708862 -0.270024 3.277049 0.869205 -1.322596 -0.950107 -2.398620 -5.698252 -2.407169 0.034224 -1.729289 1.179422 1.496871 3.904964 -3.559107 1.551352 -3.571702 -1.618100
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 5.852002 1.338051 0.270001 1.631278 -1.419070 -0.396724 -0.681375 0.238843 0.661649 4.278281 -0.532084 2.893007 -0.434065 0.911547 -0.374880 1.159176 3.123601 1.017550 1.017079 1.275606
wb_dma_ch_sel/assign_113_valid 0.228424 -0.502983 -0.272844 -1.981936 0.858949 -0.780873 -1.108683 -3.307760 -0.830941 2.685025 -0.322990 1.691334 -0.595700 2.256866 2.581547 1.391585 0.619176 2.789733 -0.328869 0.030500
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.286729 -0.666321 0.006302 -0.980609 -0.283243 -1.420534 0.449832 1.037121 0.866124 1.896755 1.012306 1.412011 0.863582 1.703265 0.300752 -0.116470 1.287806 0.875720 2.223902 0.850564
wb_dma_inc30r/always_1 0.019581 -0.065322 1.514617 0.447147 0.830046 -0.448843 0.799079 -1.239319 1.734614 -0.779185 0.373103 -4.423518 5.519447 -3.370600 -2.798710 -0.119037 2.340429 2.636430 -1.294116 -3.800453
wb_dma_de/always_23/block_1/case_1/cond -0.236107 0.517669 4.374077 0.281968 -0.614341 1.334537 1.040725 -1.699115 -0.907214 -2.718945 1.175844 -2.352316 0.237778 3.334726 1.680308 0.829452 0.343475 -2.088189 -1.150230 1.632099
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.864555 -0.148545 -1.160087 -3.680691 -1.040052 -0.756048 -0.550312 -4.616394 -0.914723 0.668189 -0.820795 -4.227395 -0.532356 -2.529389 1.771974 -0.838580 -1.171563 -1.242690 -3.969466 -1.179813
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.133471 0.230711 -0.308668 -1.222892 1.124560 0.388321 -1.491204 -4.530856 -1.560114 1.236734 -1.240620 0.257225 -1.370284 0.564921 2.588550 1.532848 -0.694001 2.021133 -2.577276 -0.806852
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.062839 -0.429633 -0.132354 1.714940 0.173047 -0.037259 -1.073704 -0.887973 0.881471 2.222595 0.086049 2.043234 -1.335676 0.740635 -0.155333 0.651384 -0.971772 2.549991 -0.112024 0.189429
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.533688 0.245070 -0.487399 0.173397 1.888017 4.170219 -0.586785 0.660777 -3.333216 -4.828090 -1.409875 -2.066363 -0.304417 -0.403925 -0.453981 2.719421 3.410273 -2.456745 -2.545971 -0.382043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.049759 -3.425186 -2.042265 1.145595 -2.740435 -1.372207 1.220789 -2.892823 3.629538 3.430447 2.610002 -1.946219 0.897350 -0.985634 -0.602874 -2.901643 0.675567 1.912264 -3.777393 1.049588
wb_dma_ch_sel/assign_148_req_p0 -0.478127 0.450804 -1.118909 -1.530808 -0.599826 -0.740745 -0.873397 -3.332283 -0.952238 3.866486 0.246808 0.499601 0.200635 1.650265 2.553409 -0.967678 0.842564 1.174767 -0.379006 1.137833
wb_dma/wire_ndr 1.092508 -1.285865 -1.612095 -2.138348 0.550586 -0.824733 -0.659514 -5.764697 0.559788 1.688364 -0.347077 -1.477420 -2.343516 -0.336658 0.978684 -0.028280 -2.380975 3.319958 -3.722016 -1.437282
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.078418 -0.448504 -0.136973 1.710848 0.147485 -0.053177 -1.093675 -0.950266 0.900560 2.273345 0.086414 2.058456 -1.414192 0.711906 -0.188899 0.647405 -1.018889 2.580009 -0.141723 0.132200
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.986899 0.975992 1.413741 2.032597 0.048231 -0.107498 -0.189858 -0.243747 0.738955 0.024045 -0.909402 2.836608 -2.158621 0.035951 -1.574321 -0.561449 -2.285820 1.274472 -0.027712 0.426613
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.957558 -2.516288 1.216082 2.634834 0.947339 0.717754 -2.218895 0.744073 -0.081041 0.494436 0.131852 2.286311 -1.820377 2.411397 0.709221 1.178112 -1.700443 2.589337 -0.491384 1.641495
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.943318 -2.809615 -2.440474 4.756777 -1.163466 2.030622 -0.107953 -1.073497 1.369901 -0.381634 1.596491 1.329345 -0.849474 -0.065845 -1.753576 -0.684689 0.059040 2.553463 -1.001027 -0.140585
wb_dma_rf/input_dma_done_all 2.967018 1.179534 -0.639148 -0.988850 1.163989 1.170568 -1.776989 -2.775801 -1.614912 1.431649 -1.788313 -0.696001 -1.958560 -0.668845 2.141153 2.729888 0.249163 0.036700 -3.450709 -0.484819
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.666606 -0.114488 -1.236837 1.389489 0.391347 1.905644 -0.726704 2.047860 -0.523186 -1.417966 0.664402 -0.296932 0.510126 -0.146284 -0.358892 -0.538433 1.842472 -0.634684 -1.281884 0.838631
wb_dma_de/assign_66_dma_done 1.824312 2.069571 3.217741 -0.803077 0.947132 -0.088894 -1.654532 -2.213493 -2.965039 -0.339540 -3.042328 2.210668 -0.123923 1.523655 -0.521519 1.000692 2.217850 2.251349 -0.617830 -0.025393
wb_dma/wire_ch4_csr -1.395786 -0.088643 0.617442 1.000427 2.635925 3.166857 0.452918 1.338106 -1.302096 -1.961899 0.175606 -2.163038 2.476689 0.807690 -0.372837 0.679666 4.605978 -1.302774 -3.420571 2.312840
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.781281 1.485617 1.603130 0.380322 -0.066462 -0.090959 0.815596 0.586770 -0.070776 -2.037051 -1.004671 0.957871 -0.890733 -0.620423 -1.442430 -1.179107 -1.407651 -1.074719 0.041533 0.301587
wb_dma_ch_sel/input_ch3_csr -0.142968 2.061776 1.230898 -0.581251 4.133930 2.251748 -0.700457 2.452420 -1.739897 0.268009 -0.923158 -2.564092 3.203892 0.198966 0.655951 1.084897 3.883941 -1.636215 -2.310549 2.058868
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.174510 -1.826124 -1.706136 2.578383 0.045932 0.636141 -0.446766 -0.091789 1.137891 1.496541 0.571365 2.728667 -1.020398 0.465068 -0.981929 0.041697 0.664734 2.662858 -0.978001 0.699473
wb_dma_de/wire_adr1_cnt_next 1.336757 -0.750993 1.035307 -0.035609 -0.869193 -0.978417 0.540175 -2.278005 1.266106 -1.476480 0.281682 -2.877953 1.822425 -2.445077 -3.068956 -0.656556 -0.193435 1.964315 -0.931875 -3.232304
wb_dma/wire_de_adr0 -4.697823 -2.396899 1.606490 -0.451219 2.145740 -0.448960 1.855685 1.692508 1.396098 -0.489083 1.588209 1.423838 3.507516 2.706843 1.300550 2.132677 4.281641 2.404555 -1.343533 1.122091
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.061473 0.999343 1.446943 2.094421 0.053844 -0.072036 -0.172016 -0.194615 0.705824 0.068886 -0.900361 2.890655 -2.116862 0.076616 -1.564045 -0.525577 -2.227890 1.311315 0.018865 0.472392
wb_dma_de/reg_adr0_cnt -4.178691 -1.355457 2.053879 -0.947715 2.650114 -0.670032 1.520744 0.288316 0.456759 -0.921566 0.720532 1.626895 4.283472 2.639197 -0.393552 1.708936 5.192918 4.238698 -1.079186 -0.223826
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.144601 0.951634 1.423315 2.123522 0.041323 -0.127981 -0.208154 -0.315580 0.751808 0.115217 -0.915268 2.919825 -2.227220 0.078993 -1.599313 -0.557563 -2.309460 1.386551 -0.035484 0.428894
wb_dma/wire_am0 -0.313140 0.730941 0.724483 -3.041817 2.330697 -0.324682 0.087279 1.342499 0.916109 -0.061327 1.195806 -0.903359 -0.349714 0.819108 1.416925 1.689658 -1.780196 -0.358792 -0.157082 0.138204
wb_dma/wire_am1 0.656546 0.712868 0.442549 -0.769149 0.724959 -0.655355 -0.211272 -1.657473 -0.478249 -0.137439 -0.593577 0.010221 1.330910 -0.208874 -2.016687 -0.341522 0.856308 2.733150 0.550555 -1.949934
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.538036 0.400880 -1.234201 -1.559234 -0.587898 -0.586235 -0.915384 -3.250151 -1.127070 3.637685 0.202686 0.396883 0.161717 1.633806 2.597342 -0.877535 0.917583 1.017297 -0.418941 1.097463
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.549539 0.387994 -1.216083 -1.566847 -0.561006 -0.646528 -0.874255 -3.352612 -1.115359 3.723646 0.190741 0.409092 0.156236 1.692205 2.539649 -0.920481 0.885762 1.103068 -0.376339 1.088053
wb_dma_ch_rf/always_22/if_1/if_1 -0.241472 0.630215 0.766331 -2.928332 2.285576 -0.308948 0.118393 1.258270 0.974854 -0.028992 1.165524 -0.898762 -0.392191 0.866939 1.389812 1.679903 -1.735906 -0.284013 -0.235432 0.154726
wb_dma_de/assign_69_de_adr0 -4.747009 -2.365250 1.598422 -0.474447 2.178007 -0.349967 1.865579 1.643002 1.335478 -0.647602 1.509272 1.301081 3.390103 2.669195 1.381107 2.122596 4.231265 2.253727 -1.582840 1.150281
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.884060 -0.932799 -0.040635 -3.004365 0.382576 -2.268428 0.684129 -2.945688 1.214867 2.881967 0.618060 -0.416222 0.329266 1.493581 1.606163 -0.387747 0.567728 2.299566 -1.560007 0.508435
wb_dma_de/wire_mast0_go -1.882544 1.441833 1.605555 0.407327 -0.053762 -0.044517 0.810978 0.658322 -0.144449 -2.069962 -0.994898 0.886597 -0.819486 -0.610147 -1.378406 -1.159551 -1.272806 -1.150148 0.022257 0.332755
wb_dma_wb_slv/input_slv_din -3.460821 -1.284757 1.196739 -1.215787 -3.126492 -0.570267 3.099880 0.494013 1.016100 -4.005000 0.945644 -2.824222 1.277895 -1.430695 0.506194 -0.417776 0.819981 -3.798612 -0.406970 -0.666604
wb_dma_de/always_3/if_1/if_1 0.634104 0.022961 0.200562 0.624524 -2.219680 -0.674482 0.671261 -2.257701 0.998247 -0.588210 0.790127 -3.936181 2.543624 -2.841106 -3.182381 -2.953770 0.194713 0.453154 -1.111397 -2.011258
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.120758 -1.766766 -1.580735 2.636191 0.062399 0.665091 -0.449794 -0.055017 1.105500 1.443248 0.506377 2.750156 -0.969921 0.474277 -0.978272 0.089294 0.711685 2.635448 -1.023724 0.738036
wb_dma_ch_sel/always_47/case_1 0.734346 0.832175 0.496483 -0.878764 0.751233 -0.736525 -0.270493 -1.834909 -0.466574 -0.059055 -0.631311 0.127483 1.353454 -0.180084 -2.113771 -0.377416 0.876420 2.979812 0.619318 -2.074748
wb_dma_ch_sel/assign_152_req_p0 -0.477740 0.318477 -1.248213 -1.390360 -0.533577 -0.450307 -0.928629 -3.468095 -1.109825 3.541808 0.234767 0.376521 0.097557 1.686239 2.430982 -0.923016 0.892110 1.198406 -0.530501 1.051572
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 5.841108 1.374246 0.141609 1.430868 -1.426244 -0.479113 -0.691171 0.053469 0.630278 4.331438 -0.549436 2.790605 -0.481339 0.819349 -0.298582 1.140689 3.008174 1.056181 1.012623 1.177728
wb_dma_de/reg_de_adr0_we 0.268902 -0.664052 0.017349 -0.985730 -0.264068 -1.399627 0.448241 1.024959 0.856536 1.886776 0.969047 1.391390 0.867947 1.704607 0.315544 -0.114719 1.295627 0.825437 2.185927 0.818356
wb_dma_ch_sel/assign_114_valid 0.297155 -0.389736 -0.329720 -2.204931 0.818850 -0.990344 -1.169722 -3.531625 -0.775778 3.072850 -0.331436 1.718476 -0.646819 2.282976 2.811557 1.424845 0.508635 2.873655 -0.281143 -0.033971
wb_dma_ch_rf/assign_4_ch_am1 -0.381350 0.901515 0.030158 0.524867 0.491718 0.282313 -1.113931 -0.193601 -2.038887 -1.132258 -1.730665 0.532950 1.731381 -0.922071 -3.341886 -1.779114 2.406697 2.354219 -0.709788 -1.075645
wb_dma_de/wire_dma_done_all 2.722303 1.184814 -0.652613 -1.085176 1.140635 1.241867 -1.786923 -2.863411 -1.768556 1.205134 -1.824276 -0.712614 -1.937875 -0.688330 2.179260 2.714037 0.250536 -0.005009 -3.421798 -0.564951
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.800931 -0.678096 0.411373 -3.556019 -1.464008 -3.344857 1.390229 -2.433837 2.349776 3.891331 0.945076 -3.261841 1.564041 -0.871030 1.042736 -2.228412 0.730437 -0.163064 -3.343006 1.224610
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.796557 5.231509 1.689296 0.214598 -0.692380 0.198620 1.190965 -3.620807 -3.399425 0.919030 -3.576379 0.880522 0.556867 0.406588 -1.748227 -1.297614 3.073150 -2.279154 1.567700 0.840841
wb_dma_wb_slv/input_wb_data_i -3.347558 3.467764 1.992078 4.012896 -0.290010 0.386793 1.685336 2.029819 1.434952 5.536845 1.553192 -1.046469 4.532650 0.182539 5.210240 0.540013 3.943073 -5.371519 -1.550911 3.636126
wb_dma_de/input_nd 1.059246 -1.188288 -1.559348 -2.156588 0.475260 -0.930464 -0.649182 -5.605712 0.598918 1.803128 -0.337951 -1.458362 -2.238276 -0.383641 1.065322 -0.040487 -2.431234 3.140017 -3.519883 -1.404487
wb_dma_ch_sel/assign_126_ch_sel -3.858354 -1.694763 3.994905 -0.402462 -2.486742 0.061474 -0.034262 -1.301328 -1.040591 -3.868394 0.139461 0.438970 2.294607 1.137143 0.449195 -0.163298 3.563621 1.259330 -2.310594 0.242826
wb_dma/wire_mast1_err 0.095033 0.094737 1.411659 -0.939771 0.397020 -2.327685 0.504578 -2.994208 1.831442 2.798544 -0.323714 2.396201 -1.774641 1.459378 0.000228 -0.944066 -1.686246 3.417434 -1.519171 0.940676
wb_dma_de/wire_ptr_valid 2.630310 -3.411101 0.334648 4.532099 -0.295117 1.901860 -1.840666 -0.250244 0.202200 -1.231097 1.266937 0.673217 -1.456150 1.770078 -0.066656 0.370866 -2.327468 2.371080 -0.329239 0.616485
wb_dma/wire_ch_sel 1.278358 -3.347059 2.327735 -0.148040 -3.034213 1.370836 -2.579258 2.278336 -2.587987 -2.955667 0.472580 3.025026 -1.556440 3.714354 2.416723 1.656574 2.911700 -0.769906 0.578593 2.701603
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.911697 -2.778268 -2.396898 4.731174 -1.263619 1.988409 -0.109090 -1.164611 1.345208 -0.385072 1.604332 1.289329 -0.863428 -0.069090 -1.745523 -0.740977 0.022022 2.508988 -1.001421 -0.195772
wb_dma_de/always_12/stmt_1/expr_1 -1.796470 1.736036 1.075262 -0.929501 0.989425 0.255913 -0.823645 -3.770752 -1.728428 -0.735040 -2.276915 1.232329 -2.351175 -0.095186 1.264581 0.406937 -2.236460 0.794100 -2.101290 -0.652312
wb_dma/wire_dma_req 5.418425 -0.600070 1.590436 2.291001 -0.669611 0.325736 -1.709454 1.741028 -0.315614 2.517181 -0.429271 2.879802 -0.638631 2.497226 0.573354 1.623216 2.513624 0.929795 0.605811 2.683201
wb_dma_ch_sel/assign_136_req_p0 -0.358064 0.402481 -1.206136 -1.383296 -0.574493 -0.597739 -0.918013 -3.273227 -1.027409 3.772557 0.277586 0.570456 0.129633 1.714696 2.479197 -0.901204 0.826475 1.189670 -0.338139 1.124723
wb_dma_ch_rf/assign_5_sw_pointer 0.073081 2.544204 1.471123 0.997226 -0.613174 0.973548 -2.387478 -0.358984 -4.376906 -0.513363 -3.152950 1.315152 0.981227 0.062086 -1.832764 -2.582502 3.252919 0.438319 -1.365536 1.437393
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 5.715202 0.513329 -0.391767 1.915385 0.277295 0.952512 -1.206051 0.773123 0.685064 2.050793 -0.508825 0.784689 -1.807627 -0.566907 -0.534032 1.852571 0.266138 0.308867 -1.378373 0.576379
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.418488 0.931971 0.116037 0.571917 0.449965 0.293004 -1.003511 -0.085568 -2.011291 -1.151697 -1.634126 0.413631 1.773893 -0.917569 -3.284064 -1.737050 2.401437 2.131616 -0.643947 -1.055248
wb_dma_ch_sel/assign_97_valid/expr_1 -0.539549 3.986768 -0.167230 -2.105893 3.303906 0.470177 0.658334 -3.427052 0.411960 5.229050 1.334962 -2.915736 5.074514 1.292208 2.234191 0.951974 5.412901 2.388727 -1.604092 -0.743334
wb_dma_de/always_9/stmt_1 -0.167787 1.713861 -0.376981 -2.714890 1.020268 1.262761 -0.770091 -2.003283 -2.586520 -0.793109 -1.965789 -2.582994 -0.675667 -1.332115 2.414479 2.099029 1.185916 -2.493318 -3.377784 -0.567669
wb_dma_de/input_pause_req -2.796561 -2.179096 3.902949 0.175941 -1.724934 0.698117 -0.170634 -1.151213 -2.635336 -3.835531 -0.852188 2.807575 -2.250027 4.292652 1.513040 -0.476760 0.331907 -1.199242 -0.050058 3.515479
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 5.740644 1.382197 0.239075 1.519279 -1.392136 -0.402981 -0.681482 0.051626 0.590183 4.271414 -0.543486 2.835621 -0.422231 0.883350 -0.289655 1.109471 3.050719 1.043860 0.943438 1.211802
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 5.679570 -1.659788 0.858720 2.669446 1.023298 1.665354 -2.358179 2.366233 -0.219254 0.452932 -0.394461 1.009054 -2.205956 1.121909 0.270246 2.361532 -0.507547 0.487573 -1.651967 1.952103
wb_dma_de/wire_dma_busy -1.863003 -2.015163 0.180845 -1.322424 -3.805573 1.530180 -1.775394 -2.621210 -3.132354 -4.181790 -0.021175 1.330200 -2.020226 1.369244 1.523571 -0.338232 1.251330 -0.275396 -0.221441 -0.240588
wb_dma_ch_sel/always_37/if_1/if_1/cond 5.800710 0.446867 -0.420679 1.955500 0.270620 0.905216 -1.206284 0.756681 0.723267 2.098567 -0.471568 0.964857 -1.883643 -0.493300 -0.602571 1.819517 0.159778 0.487601 -1.223741 0.543868
wb_dma_ch_pri_enc/always_2/if_1 0.939722 1.101669 1.509420 2.071947 0.066966 -0.103387 -0.165387 -0.280799 0.713677 -0.057147 -0.986724 2.893935 -2.235028 0.022527 -1.620819 -0.613157 -2.348022 1.303304 -0.088075 0.459216
wb_dma_de/always_6/if_1/stmt_1 2.092108 1.067609 -2.100107 0.406039 -1.813771 2.687263 -1.219068 -5.877602 -2.685374 -1.384204 -1.549682 -2.899044 -1.717081 -2.089246 1.039250 0.964154 0.554290 -0.929748 -2.859571 -2.459044
wb_dma_ch_rf/input_de_txsz_we 2.465547 2.242620 -1.911579 -3.626292 -0.492414 -0.504808 -2.012988 -2.423813 -2.019352 2.412150 -2.059330 -1.298217 -2.298252 -2.160323 3.398133 2.041569 -1.747093 -2.145915 -0.616655 -1.588136
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.888039 1.539592 1.642961 0.429128 -0.061996 -0.058185 0.857902 0.686038 -0.134980 -2.126475 -1.062910 0.988990 -0.918263 -0.628363 -1.492344 -1.219496 -1.424126 -1.186323 0.133326 0.303609
wb_dma_wb_if/input_wb_addr_i -4.567476 1.173077 3.558295 2.640308 -2.096600 0.179132 1.541518 2.768617 -1.438759 -1.510343 -2.518463 -0.706384 2.882743 -0.657036 2.027175 -0.929397 3.414935 -3.836776 -3.010537 3.646189
wb_dma_ch_sel/always_7/stmt_1 5.765064 0.451011 -0.429777 1.865403 0.275222 0.877955 -1.231034 0.652561 0.690513 2.141983 -0.478822 0.879850 -1.898197 -0.523329 -0.556940 1.805146 0.114567 0.506170 -1.324551 0.469790
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.069216 -0.623462 2.630981 0.130791 0.498097 2.128678 4.600777 -2.696250 1.071677 -3.154531 1.743680 -2.938288 0.654693 3.765496 -1.679785 0.494523 3.275213 -1.293988 -1.045731 2.166806
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.894086 0.335595 3.530790 1.364958 1.800665 -0.146949 -1.793965 1.314796 1.205466 0.794945 -1.752129 -0.194856 -3.712353 -0.896017 1.062578 1.751790 -4.591977 -0.316195 -6.047258 2.310007
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.776010 -0.593810 0.377769 -3.475032 -1.473960 -3.320755 1.315135 -2.349055 2.229776 3.954294 0.885503 -3.075732 1.547216 -0.770290 1.144650 -2.242796 0.810121 -0.250248 -3.165180 1.336643
wb_dma_ch_rf/always_4/if_1/block_1 -1.325817 -0.615089 -1.492736 4.757395 1.864722 4.846464 -0.773950 2.314065 -2.501022 -3.460382 -0.623992 -0.166223 0.649879 0.144656 -0.707421 0.940486 3.763687 -1.917615 -2.052545 1.471545
wb_dma_de/reg_dma_abort_r 0.210162 0.112123 1.465795 -0.849510 0.384946 -2.288355 0.469724 -3.051353 1.816977 2.939144 -0.309450 2.453495 -1.712237 1.592109 0.111170 -0.882657 -1.508404 3.471788 -1.619191 1.000528
wb_dma_ch_sel/input_ch2_txsz 5.722437 0.423363 -0.497797 1.870401 0.256726 0.920365 -1.216944 0.665710 0.701223 2.113988 -0.447443 0.763672 -1.798957 -0.542178 -0.550890 1.825532 0.124903 0.443070 -1.308302 0.468113
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.872304 1.531823 1.675611 0.423228 -0.087809 -0.072799 0.866218 0.654999 -0.098691 -2.135968 -1.041232 0.986462 -0.924901 -0.649584 -1.475954 -1.233159 -1.369483 -1.138298 0.039759 0.316791
wb_dma_ch_sel/input_ch5_csr -1.045271 -0.232039 0.251674 0.957200 2.790681 2.990879 0.316813 1.193774 -1.185847 -1.613726 0.141208 -2.129762 2.373582 0.713457 -0.376254 0.774339 4.227593 -0.930555 -3.165554 1.942775
wb_dma_ch_sel/assign_150_req_p0 -0.535743 0.351050 -1.202515 -1.458433 -0.548345 -0.648213 -0.816907 -3.239616 -0.956601 3.725341 0.310758 0.490242 0.214102 1.770841 2.468433 -0.964625 0.987093 1.170036 -0.330571 1.158069
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.860256 1.531159 1.637872 0.464688 -0.093502 -0.059705 0.829560 0.678518 -0.112338 -2.184682 -1.082432 1.017236 -0.978947 -0.649990 -1.532308 -1.255605 -1.483490 -1.185017 0.120612 0.289719
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.220068 -0.670094 0.026478 -0.994200 -0.257475 -1.357570 0.461316 1.055728 0.853939 1.775514 0.984729 1.348669 0.903773 1.653903 0.288899 -0.096569 1.338588 0.827872 2.166789 0.831169
wb_dma_ch_sel/assign_155_req_p0 -0.509930 0.398237 -1.329425 -1.546127 -0.655450 -0.666993 -0.910602 -3.370847 -1.060089 3.840552 0.314329 0.400124 0.207833 1.723440 2.553586 -1.047770 0.885806 1.142663 -0.317654 1.117154
wb_dma_ch_sel/always_43/case_1/stmt_4 3.008297 -0.486765 -0.140082 1.732692 0.175846 -0.030638 -1.033576 -0.887717 0.891178 2.239992 0.098376 2.042756 -1.362701 0.714797 -0.175576 0.659582 -0.955140 2.552656 -0.080698 0.173494
wb_dma_ch_sel/always_43/case_1/stmt_3 5.756577 0.402421 -0.505025 1.774695 0.235968 0.817234 -1.198141 0.623149 0.751217 2.244352 -0.459315 0.838380 -1.817945 -0.546201 -0.490096 1.799042 0.122019 0.516527 -1.281914 0.439741
wb_dma_ch_sel/always_43/case_1/stmt_2 1.632808 2.837176 2.660271 2.301732 0.197189 0.661902 0.513682 2.941394 0.433875 -0.529003 -1.518069 1.546796 -0.987672 -1.072508 -1.615808 0.342178 0.277383 -2.377582 -1.149624 1.773062
wb_dma_ch_sel/always_43/case_1/stmt_1 2.652360 2.756426 0.218312 -0.217772 -0.348725 1.187109 -1.628871 -4.245132 -2.513651 1.786304 -2.773011 0.113072 -1.302247 -0.862317 2.123688 2.091706 1.985537 -0.206314 -3.299657 -0.446315
wb_dma_de/always_19/stmt_1/expr_1 1.241728 -2.332243 2.362927 -2.611449 -1.251320 -2.907825 1.407468 -1.033924 0.940306 -1.277366 -0.010273 0.628501 0.897179 1.029227 -3.525524 -0.329976 2.726207 2.694133 0.092699 -0.727421
wb_dma_ch_rf/wire_ch_err_we -0.020577 0.211416 1.558932 -0.956017 0.315183 -2.419202 0.495221 -3.043402 1.869176 2.872319 -0.378864 2.478890 -1.777367 1.400788 0.051994 -0.990227 -1.778675 3.359309 -1.589639 0.974265
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.599325 -2.057019 1.625604 -0.545053 -3.747251 0.570068 -0.394727 -1.229738 -1.509743 -3.682609 0.364238 1.196054 -0.981736 1.541201 0.665409 -1.339052 1.717600 -0.447789 -0.943507 1.177873
wb_dma_rf/wire_ch1_adr1 -0.140104 -1.120363 -0.845850 2.268615 -1.285982 1.391609 0.286509 -0.926405 0.291161 -1.930807 1.140292 -1.424586 0.149465 -0.504353 -0.924467 -0.765008 -0.669281 -0.072319 0.135800 -0.927792
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.275284 1.375574 1.105751 1.217170 4.091957 1.997367 -0.421385 -0.583407 0.791121 2.205872 2.757013 -2.710564 0.905791 3.186319 5.202358 1.154583 -3.400528 0.137417 -2.052137 1.852494
assert_wb_dma_wb_if/input_pt_sel_i -1.572391 -1.372368 0.343621 1.139566 2.143773 2.689118 0.254533 0.411402 -1.124967 -2.443154 -0.560374 -0.671695 -0.172732 -0.485438 -2.293177 0.873849 3.673967 -3.197769 -2.310315 1.483518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.123206 -1.472709 1.216492 -4.218346 -0.104685 -3.709917 1.161285 -2.449975 2.627614 3.122240 0.440255 -2.061000 0.823792 -0.409598 1.264861 0.061895 0.258293 1.454283 -3.072416 0.030966
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871026 1.484747 1.629212 0.441438 -0.067502 -0.047643 0.836171 0.685445 -0.104482 -2.097112 -1.041460 0.921252 -0.873081 -0.634789 -1.412354 -1.192831 -1.365118 -1.134845 0.044567 0.290867
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.961488 -0.462695 -0.161681 1.660627 0.187413 -0.066856 -1.042512 -0.916034 0.841248 2.198840 0.066250 1.967119 -1.303224 0.710855 -0.125655 0.626045 -0.967996 2.471383 -0.173433 0.163203
wb_dma_rf/input_paused -0.237728 0.713643 0.841810 1.206447 0.662228 0.777121 1.569590 -0.040883 -1.213628 -0.854554 -1.090562 -0.056245 -0.035084 1.052646 -0.347440 0.433538 0.376819 -2.763276 1.726334 1.320278
wb_dma/wire_mast0_adr 1.268357 2.570985 -3.731772 1.076574 0.347617 3.269764 1.040732 -0.652921 -0.000672 2.605580 2.787555 -3.013422 -0.103950 1.632934 -0.063804 -2.813494 2.416684 -2.773018 -0.602874 2.901796
wb_dma_ch_pri_enc/inst_u8 0.993726 1.042892 1.468945 2.064873 0.041953 -0.117082 -0.162067 -0.262306 0.704310 -0.044221 -0.968585 2.893953 -2.255264 0.057325 -1.604546 -0.598803 -2.362546 1.283480 -0.053497 0.393672
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.554216 0.371893 -1.299711 -1.607816 -0.590764 -0.651950 -0.949646 -3.297933 -1.062481 3.759555 0.269289 0.458656 0.169251 1.664981 2.626651 -0.838827 0.879170 1.129821 -0.227244 1.039503
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -2.491588 1.494864 -0.153035 -2.550968 -0.233278 -0.287531 -0.835791 -1.011034 -2.574206 -0.266902 -1.458972 -0.222799 0.159313 -0.515141 2.808530 0.747317 -0.167129 -2.021533 0.916136 -0.763988
wb_dma_ch_arb/always_2/block_1 1.811905 -3.766537 2.214195 2.221070 -1.853605 -1.159371 1.070181 -1.494052 2.841327 -0.027257 1.432263 -1.858877 1.372301 -0.370722 -3.852867 -2.592937 1.575238 2.655483 -5.083433 1.701451
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.680188 1.085013 -0.568163 -0.984468 1.212505 1.310424 -1.696596 -2.805636 -1.673735 1.200875 -1.740816 -0.753111 -1.875690 -0.588070 2.091817 2.680833 0.350045 0.008377 -3.585161 -0.445948
wb_dma_ch_sel/always_40/case_1/cond 2.461565 -3.460090 0.395229 4.628260 -0.305948 2.061271 -1.810466 -0.217795 0.130823 -1.477181 1.254332 0.575036 -1.428140 1.753170 -0.068552 0.368260 -2.278062 2.250258 -0.369515 0.596648
wb_dma_ch_rf/assign_22_ch_err_we 0.045327 0.138797 1.474931 -0.877526 0.371616 -2.318250 0.505933 -3.014456 1.872083 2.796804 -0.354759 2.392974 -1.737784 1.454271 0.049580 -0.943922 -1.710705 3.376178 -1.569645 0.909386
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.728276 -0.665454 0.332688 -3.443082 -1.517038 -3.267198 1.362271 -2.298091 2.303238 3.888873 0.952419 -3.170704 1.527304 -0.859429 1.010180 -2.243388 0.776639 -0.317627 -3.206946 1.294710
wb_dma_ch_rf/wire_pointer 1.859528 -3.706232 -0.556950 7.306142 1.464360 5.037153 -1.773186 0.527313 -2.180923 -3.781163 -0.204247 0.637900 -1.573225 1.880365 -0.439587 2.033597 -0.784882 0.233404 0.068721 0.917028
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.954379 1.073102 1.573211 2.117579 0.113105 -0.108367 -0.118116 -0.185317 0.742245 0.015242 -0.932393 2.913375 -2.146743 0.071899 -1.602927 -0.602223 -2.236945 1.269918 -0.131508 0.502625
wb_dma_ch_pri_enc/wire_pri19_out 1.126021 1.006148 1.403844 2.080534 0.092802 -0.076646 -0.229756 -0.361970 0.745836 0.059872 -0.928370 2.855470 -2.243935 0.081259 -1.612804 -0.544516 -2.290660 1.394461 -0.152485 0.445172
wb_dma_ch_sel/assign_5_pri1 0.340926 0.414207 0.022775 0.345129 -0.144457 0.127519 -0.059594 -1.017762 0.053931 -1.528661 -0.911384 1.103187 -2.537808 -0.722884 -1.784979 -0.891711 -2.783973 0.571783 0.053596 -0.713006
wb_dma_rf/inst_u26 0.081967 0.197487 1.566390 -0.888827 0.319371 -2.408027 0.529651 -2.991969 1.833537 2.994427 -0.349552 2.519805 -1.697390 1.579273 0.095847 -0.913904 -1.536732 3.362340 -1.503968 1.072763
wb_dma_rf/inst_u27 0.157353 0.151388 1.433848 -0.994496 0.377209 -2.347543 0.477851 -3.060212 1.850712 2.912916 -0.337766 2.459748 -1.764352 1.515228 0.048060 -0.925591 -1.650753 3.421573 -1.572458 0.986032
wb_dma_de/always_23/block_1/case_1/block_10 5.706227 1.297758 0.256667 1.482371 -1.488770 -0.510653 -0.660319 0.106503 0.664127 4.269179 -0.500159 2.891249 -0.394891 0.878099 -0.328369 1.058311 3.046217 1.102746 1.057548 1.206168
wb_dma_de/always_23/block_1/case_1/block_11 6.006795 -0.227439 -0.508355 0.889163 -0.020002 -0.536452 -0.803871 1.652016 1.580327 3.997720 0.503231 2.243644 -1.046483 1.168058 -0.310618 1.691276 1.366771 1.380238 0.941350 1.264560
wb_dma_rf/inst_u22 0.247167 0.082183 1.342842 -0.934987 0.372267 -2.330324 0.469896 -3.040282 1.852123 2.887231 -0.339443 2.468940 -1.877969 1.452848 0.015591 -0.947731 -1.800089 3.446579 -1.436410 0.871096
wb_dma_rf/inst_u23 0.148545 0.072258 1.445004 -0.882294 0.404351 -2.237553 0.444218 -3.044627 1.785594 2.828303 -0.317778 2.410446 -1.756627 1.517075 0.022895 -0.854724 -1.551360 3.446173 -1.559532 0.953274
wb_dma_rf/inst_u20 0.156693 0.093482 1.379854 -0.993480 0.420393 -2.424991 0.475396 -3.044053 1.890546 3.022593 -0.308634 2.502864 -1.751280 1.593900 0.092920 -0.939983 -1.652373 3.483901 -1.479853 0.998970
wb_dma_de/assign_86_de_ack 5.522933 -0.714751 1.603994 2.386223 -0.629835 0.373909 -1.761503 1.822827 -0.304412 2.434933 -0.432814 2.876249 -0.743138 2.496817 0.479009 1.674684 2.424160 0.976235 0.492969 2.702711
wb_dma_rf/inst_u28 0.221304 0.155060 1.274311 -1.081724 0.304024 -2.502272 0.406537 -3.049709 1.877507 3.083667 -0.355861 2.542159 -1.885111 1.431092 0.141545 -0.951920 -1.914095 3.466776 -1.263915 0.835938
wb_dma_rf/inst_u29 0.094477 0.194521 1.435372 -0.958210 0.378171 -2.448312 0.498424 -3.055650 1.890588 2.990601 -0.358854 2.501950 -1.799064 1.486416 0.099254 -0.973602 -1.731716 3.432435 -1.483319 0.942474
wb_dma_ch_sel/always_1/stmt_1 5.447690 -0.762352 1.643946 2.278534 -0.572186 0.365975 -1.761503 1.803061 -0.313327 2.403648 -0.418020 2.776366 -0.711419 2.509211 0.586486 1.693871 2.412900 0.945083 0.464475 2.659329
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.100570 1.846330 -0.447650 -0.675339 0.480185 2.256047 -0.984955 1.787571 -2.910923 -1.981591 -1.520658 -0.938672 -0.227709 -1.093192 0.993691 2.388664 1.977807 -3.809446 0.195788 -0.280718
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.482089 0.347590 -1.209934 -1.500468 -0.546711 -0.596997 -0.876094 -3.297850 -1.016032 3.734704 0.271460 0.403542 0.234887 1.727417 2.512861 -0.925702 0.974967 1.150064 -0.439161 1.147668
wb_dma_rf/inst_check_wb_dma_rf -1.246822 0.242029 -0.193150 1.213009 -0.329820 0.850934 -0.859976 1.289010 -1.714133 -1.173894 -1.256556 0.469386 0.646976 -0.889797 -1.408246 -1.445644 1.610667 -0.297461 -1.223309 0.610495
wb_dma_rf/reg_wb_rf_dout -9.428235 -0.578898 3.100733 5.054100 -1.329095 1.880360 2.261872 0.805810 -4.150646 -5.930090 -3.718320 0.561517 3.095513 -0.018818 1.965422 -0.058811 4.315801 -4.646600 -1.995377 1.277064
wb_dma/input_dma_req_i 5.817397 -0.628931 1.582344 2.434508 -0.641829 0.322238 -1.791867 1.632195 -0.229300 2.730323 -0.457789 3.012462 -0.804125 2.500166 0.517320 1.709873 2.328046 1.214454 0.501593 2.608488
wb_dma_de/input_am1 0.589792 0.742085 0.449014 -0.809884 0.693761 -0.676103 -0.212258 -1.593992 -0.462447 -0.131626 -0.545931 0.053533 1.349073 -0.161452 -1.984435 -0.344829 0.894223 2.676597 0.621425 -1.912871
wb_dma_de/input_am0 -0.195133 0.723682 0.738389 -2.911775 2.271555 -0.287909 0.077986 1.250707 0.865881 -0.046883 1.113127 -0.849095 -0.421757 0.797611 1.378866 1.651496 -1.760594 -0.333411 -0.244203 0.193742
wb_dma_ch_sel/reg_next_start 1.518340 4.198844 2.426622 -0.067748 0.641136 0.217341 1.152679 -3.263559 -3.090822 -0.242411 -3.849103 1.800150 0.043035 0.855926 -1.835263 0.903242 3.028793 -0.884543 1.610174 -0.135412
wb_dma_ch_sel/input_ch4_csr -1.290577 0.027394 0.431038 0.761956 2.915866 3.058713 0.401328 1.294423 -1.172332 -1.772951 0.138657 -2.194515 2.209985 0.773642 -0.262589 0.764170 4.105058 -1.223518 -3.437574 2.180613
wb_dma/wire_mast0_dout -1.090750 -1.605992 0.696987 1.705304 1.072617 1.886320 -0.405752 3.482098 -2.866219 -1.643286 -0.612873 -1.247689 0.969650 1.591598 0.804986 0.544634 3.164743 -2.463077 -3.171952 3.664238
wb_dma_ch_sel/assign_107_valid 0.148522 -0.432346 -0.394983 -2.266435 0.873464 -0.934265 -1.102049 -3.457058 -0.823587 2.929722 -0.276676 1.636297 -0.571460 2.242737 2.820297 1.445570 0.541838 2.800095 -0.227647 -0.068885
wb_dma/wire_next_ch 1.895653 2.080631 3.252886 -0.576551 0.969250 0.064253 -1.731084 -2.152370 -3.051065 -0.446186 -3.144771 2.289425 -0.383641 1.545835 -0.416748 1.069748 2.052830 2.103799 -0.684487 0.138316
wb_dma_rf/wire_ch2_txsz 5.774091 0.471588 -0.448940 1.879983 0.286636 0.926226 -1.238610 0.711458 0.683707 2.138396 -0.476144 0.857051 -1.816621 -0.500419 -0.548698 1.845386 0.211815 0.432239 -1.264703 0.500944
wb_dma_ch_rf/wire_ch_am0 -0.319350 0.696857 0.775442 -2.989596 2.312611 -0.317439 0.109079 1.331015 0.955925 -0.013201 1.188986 -0.911499 -0.335072 0.875297 1.511299 1.698304 -1.711748 -0.377429 -0.222078 0.219076
wb_dma_ch_rf/wire_ch_am1 -0.405515 0.920907 0.057772 0.525879 0.482966 0.267525 -1.112632 -0.211078 -2.016590 -1.174951 -1.679129 0.498385 1.736292 -1.005466 -3.359986 -1.748532 2.337854 2.402204 -0.703243 -1.197419
wb_dma/wire_ch6_csr -1.214420 -0.230695 0.228476 0.830029 2.766655 3.080009 0.477269 1.119489 -1.136016 -1.940258 0.255947 -2.107496 2.223451 0.748857 -0.575707 0.752218 4.216609 -0.955876 -3.261148 1.986144
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.071907 1.052677 1.469757 2.097328 0.098008 -0.047049 -0.218623 -0.242188 0.696309 0.016735 -0.947151 2.909677 -2.202374 0.053780 -1.593587 -0.538538 -2.279371 1.292934 -0.071432 0.447929
wb_dma_de/input_csr 1.278133 -0.876241 6.221805 -2.061527 4.276080 -3.801179 -0.538095 2.292268 3.773994 3.324503 -0.986089 -1.096561 0.415000 -0.343236 4.179177 4.696510 -4.115548 1.680852 -5.705479 1.150516
wb_dma_de/reg_read 0.818941 2.611840 0.973076 -0.721727 1.078162 1.108823 -0.894839 -2.214578 -1.757258 -0.654724 -2.755417 0.086995 -2.688427 -1.282865 0.844644 1.509171 -0.969009 -1.148886 -3.434779 -0.157046
wb_dma/input_wb1_cyc_i -1.523669 -1.391519 0.247532 1.063201 2.078420 2.634616 0.203108 0.202435 -1.168789 -2.346637 -0.527242 -0.573774 -0.266556 -0.408165 -2.294047 0.800563 3.538539 -2.991708 -2.137429 1.377754
wb_dma_ch_rf/wire_ch_adr0_we -4.639776 -2.503118 1.570098 -0.432137 2.062868 -0.472662 1.918688 1.700488 1.443631 -0.426805 1.625733 1.476204 3.409123 2.842591 1.287517 2.039333 4.424458 2.360617 -1.554138 1.361458
wb_dma_ch_sel/assign_140_req_p0 -0.506736 0.350601 -1.231339 -1.634685 -0.614937 -0.730903 -0.826064 -3.207522 -0.960646 3.908247 0.366545 0.398354 0.306259 1.760414 2.591044 -0.928154 1.069166 1.118273 -0.311853 1.161382
wb_dma_rf/wire_ch3_txsz 3.115958 -0.463165 -0.220573 1.662800 0.152413 -0.068058 -1.084530 -1.015581 0.866170 2.225606 0.082065 2.014250 -1.434412 0.716972 -0.178258 0.643114 -1.081231 2.562752 -0.107108 0.122512
wb_dma_rf/input_wb_rf_din -3.771449 3.875260 2.148521 3.450357 -0.321094 0.965088 1.072881 1.818596 0.346871 5.169571 1.504156 -1.089261 5.037839 0.371577 6.164963 1.250467 4.916212 -5.683564 -1.551270 3.357272
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -4.731205 -2.409681 1.578854 -0.560029 2.194992 -0.409843 1.902242 1.673137 1.416009 -0.598008 1.595603 1.435482 3.387466 2.835598 1.335484 2.162261 4.283706 2.432873 -1.497939 1.137953
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.701752 0.887694 -0.937224 0.482116 -1.506824 0.128760 0.208199 -0.132329 -0.241935 1.068857 0.504232 -1.229011 0.740146 -0.547668 -0.105246 -2.439630 0.278362 -1.611165 -0.156032 1.166352
wb_dma_pri_enc_sub/reg_pri_out_d1 1.168388 1.033289 1.406573 2.042338 0.062782 -0.159841 -0.230275 -0.389752 0.770484 0.095030 -0.950087 2.998007 -2.344920 0.019942 -1.651785 -0.578895 -2.529805 1.473186 -0.040124 0.367737
wb_dma_ch_rf/always_19/if_1/block_1 -1.959816 0.929322 -0.104214 -0.834228 0.366570 1.450180 -0.719123 0.352938 -2.890706 -2.181416 -0.981839 0.104861 0.427253 0.148105 1.350216 1.184896 1.055748 -1.936675 1.260329 -0.627445
wb_dma_ch_rf/always_2 2.854042 -3.649654 0.396446 4.781908 -0.302642 2.011041 -1.907766 -0.227366 0.276850 -1.257956 1.287856 0.808203 -1.539419 1.904775 -0.180528 0.403351 -2.345742 2.534240 -0.398878 0.695077
wb_dma_ch_rf/always_1 -1.588261 0.289538 -0.088432 -1.830235 0.117714 0.009443 -0.311083 1.366335 -1.940465 -0.245980 0.000990 1.488420 1.230390 1.790248 1.617326 1.046278 2.253190 -1.028277 3.439362 0.216025
wb_dma_de/input_mast0_drdy 3.329583 3.128448 -1.822280 0.484811 3.037380 4.307573 0.577714 -0.237996 -0.711860 0.754444 1.066878 -0.171767 -2.301430 2.883012 -0.396241 1.211366 3.296137 -1.496172 -1.174104 2.356703
wb_dma_ch_rf/always_6 0.721856 -0.631311 3.315691 0.681197 0.438793 1.497997 4.080411 -0.943085 1.852905 -2.564244 1.765169 -2.936308 0.556866 2.891496 -1.300038 0.973260 1.736807 -1.688009 -1.484435 2.266465
wb_dma_ch_rf/always_5 -0.904774 -0.123700 -1.190271 1.466576 0.438819 2.088141 -0.682132 2.149873 -0.626548 -1.645407 0.684284 -0.477317 0.658775 -0.102441 -0.329164 -0.463623 2.192299 -0.894631 -1.511074 1.015732
wb_dma_ch_rf/always_4 -1.450743 -0.464782 -1.421510 4.525397 2.023312 4.743985 -0.721812 2.472732 -2.507936 -3.362616 -0.611894 -0.199598 0.720481 0.229673 -0.414623 1.121915 3.748123 -2.133832 -1.875231 1.553048
wb_dma_ch_rf/always_9 0.149707 0.092824 1.463884 -0.807151 0.401050 -2.287444 0.486221 -2.859301 1.849465 2.780808 -0.321413 2.556631 -1.776820 1.532798 -0.064321 -0.899961 -1.595210 3.453663 -1.429866 0.974747
wb_dma_ch_rf/always_8 -4.009016 -1.139302 1.921823 -1.136891 -3.650066 1.624603 -0.965864 -1.354464 -3.504012 -4.903508 -0.207359 1.113560 -0.391908 1.727765 1.860283 -0.473959 2.982654 -1.680079 -0.725671 0.860983
assert_wb_dma_rf/input_wb_rf_dout -1.095269 0.187483 -0.236061 1.320690 -0.272311 0.886543 -0.872091 1.254207 -1.636014 -1.152134 -1.217848 0.424212 0.560390 -0.836169 -1.435719 -1.429335 1.605891 -0.244103 -1.312101 0.632344
wb_dma/wire_wb1_addr_o 0.813053 -0.664020 1.263955 -1.383429 -0.420315 -1.567997 0.530882 0.373743 1.586976 0.328182 -0.138133 -1.745364 0.428077 -1.849061 -0.350531 0.373745 -0.355784 -0.745562 -1.694824 -0.390789
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.142749 1.034394 1.364385 1.989446 0.053268 -0.158658 -0.213572 -0.394704 0.736451 0.122362 -0.959793 2.919405 -2.304003 0.008446 -1.592832 -0.572814 -2.479707 1.410956 -0.009103 0.343778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.838716 -0.807412 -0.061603 -3.159288 0.321317 -2.401781 0.633554 -2.969902 1.219729 3.195366 0.601301 -0.422103 0.411026 1.447907 1.786831 -0.342290 0.497786 2.264365 -1.508220 0.466553
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.044195 1.558357 -0.942801 -3.341562 -2.564525 -4.020225 0.434734 -1.649245 1.341611 6.724613 0.964562 -0.448495 1.218325 0.181027 2.939203 -2.993001 -0.533237 -0.804764 1.224211 1.599538
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.937575 0.795342 1.408405 1.870888 -1.180918 1.826437 -1.890314 3.160809 0.743434 -1.893081 2.426477 -0.458323 2.604390 -0.589673 -0.015903 -2.438259 3.921370 1.218071 -6.086770 1.189610
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.877473 2.910268 0.736506 -2.835711 -2.572339 -3.939419 1.270378 -0.884554 1.206902 4.491992 0.004095 0.511272 0.364313 -0.324537 1.553250 -4.042542 -1.718548 -1.874324 1.259004 1.957922
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.233401 -0.992646 -1.536453 -0.090156 -0.070127 0.071180 -0.896940 -1.736458 0.192758 0.557059 0.045160 0.244332 -1.800473 -0.132981 -0.355430 0.250711 -1.594099 1.768040 0.031536 -1.033533
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.941803 1.533409 1.698981 0.405704 -0.077437 -0.094748 0.844772 0.631845 -0.088025 -2.095702 -1.080143 0.966318 -0.902488 -0.629676 -1.471215 -1.227829 -1.361155 -1.160214 0.029159 0.326458
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.168506 -1.747484 -1.661288 2.572865 0.068668 0.586541 -0.416996 -0.035057 1.200454 1.495603 0.578057 2.735018 -0.962012 0.403006 -0.981125 0.068726 0.543674 2.700346 -0.852471 0.614978
wb_dma_wb_slv/reg_slv_dout -3.191664 3.393558 2.204204 4.034586 -0.333204 0.298384 1.667705 1.876017 1.384514 5.519495 1.428956 -0.883350 4.540802 0.349526 5.255593 0.707313 3.991432 -5.245242 -1.544675 3.697487
wb_dma_ch_pri_enc/always_2 0.895143 1.073118 1.522441 2.061652 0.063724 -0.073438 -0.139972 -0.234709 0.661751 -0.128243 -0.987995 2.860014 -2.176003 0.047132 -1.598094 -0.583418 -2.277950 1.222417 -0.087507 0.438257
wb_dma_ch_pri_enc/always_4 1.078065 0.988964 1.390274 2.056811 0.085807 -0.046393 -0.240685 -0.240251 0.689130 -0.034944 -0.941100 2.806341 -2.191952 0.040358 -1.595807 -0.553016 -2.274524 1.237717 -0.070928 0.441939
wb_dma/inst_u3 -2.716088 -1.589018 0.756521 2.723912 1.397639 2.953840 0.891386 2.880723 -1.619125 -3.117800 -0.110383 -1.853988 0.440135 0.887560 -0.827856 -0.176719 3.942801 -3.906706 -4.147675 3.783382
wb_dma_wb_slv/always_1/stmt_1 -5.833433 1.728779 5.675882 2.694247 -1.977050 -0.706240 1.499405 2.079145 -0.753202 -0.593643 -2.405058 0.392961 3.884818 -1.122761 2.314510 -0.160840 3.112120 -4.060736 -2.528856 2.723646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.804612 -0.598945 0.396717 -3.641612 -1.496229 -3.460056 1.311988 -2.579240 2.286915 4.102724 0.903874 -3.133389 1.500956 -0.753433 1.181131 -2.269905 0.689062 -0.082032 -3.327611 1.258578
wb_dma_rf/wire_ch0_am0 -0.214349 0.684829 0.735468 -2.948762 2.234496 -0.305854 0.083507 1.200319 0.935355 -0.045131 1.142831 -0.910472 -0.425999 0.819204 1.406504 1.660295 -1.785334 -0.347484 -0.304052 0.179149
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.856150 -0.691362 0.304165 -3.509449 -1.482055 -3.283581 1.367502 -2.331433 2.306032 3.888920 0.968221 -3.181926 1.542524 -0.803967 1.103612 -2.249498 0.736776 -0.213227 -3.209338 1.267417
wb_dma_wb_mast/wire_mast_drdy 3.988199 2.527556 -1.777276 -0.037959 1.969314 1.570267 1.251844 -1.385323 1.853933 3.682222 1.343056 -0.326162 -2.791461 2.103891 -0.529434 -0.419238 1.434005 -0.108396 -2.379542 2.781950
wb_dma_wb_if/wire_mast_pt_out -0.370336 -0.508285 -0.977956 1.172015 -1.115606 1.763329 0.340051 1.532588 -2.039454 -2.585476 -1.359751 -0.498960 -1.433630 0.747526 0.174949 -1.230494 1.534310 -2.037411 -1.911940 2.983789
wb_dma_ch_sel/assign_95_valid/expr_1 0.257634 5.831531 1.104751 -2.067545 3.684398 0.664656 1.364440 -1.666329 0.748984 3.898116 0.312657 -3.004783 4.154721 -0.054748 0.862460 1.224562 4.833944 0.423261 -2.240208 -0.509300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.073091 1.066364 1.428868 2.066081 0.054414 -0.113663 -0.188894 -0.210371 0.682517 -0.003639 -0.933732 2.907218 -2.188533 0.034897 -1.569239 -0.525738 -2.310302 1.257464 0.019744 0.424372
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.191052 0.994950 1.376311 2.093663 0.085698 -0.116947 -0.232719 -0.337384 0.794292 0.153451 -0.901889 2.917246 -2.215699 0.075617 -1.537152 -0.541229 -2.393740 1.416639 -0.029628 0.404928
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.085413 1.037744 1.422460 2.037662 0.038997 -0.098326 -0.191518 -0.277595 0.752076 0.089249 -0.939541 2.906957 -2.198300 0.075018 -1.576444 -0.576751 -2.338652 1.363878 -0.041898 0.418997
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.223917 -3.441278 -1.860340 1.310951 -2.669902 -1.297776 1.179716 -2.951861 3.572375 3.215695 2.462427 -1.694082 0.725641 -0.886687 -0.793937 -2.786359 0.674930 2.111873 -3.769323 1.030545
wb_dma/constraint_slv0_din -2.715027 0.821392 1.098803 2.213032 -0.973954 0.401468 -0.283506 0.204446 -2.284541 -0.469979 -1.262474 2.088572 0.305112 1.266415 0.814984 -1.385799 1.333053 -1.923522 0.821588 2.017010
wb_dma_de/always_4/if_1/if_1 -1.956684 1.738903 1.383388 -0.664020 1.023035 0.434632 -0.703073 -3.647488 -1.726108 -1.077447 -2.294644 1.291196 -2.267980 -0.053905 0.984274 0.352039 -2.050814 0.766126 -2.347138 -0.500682
wb_dma_rf/always_2 -3.622062 -0.122394 3.078501 1.653185 0.495910 0.026896 -1.563302 0.167014 -3.347586 -0.695764 -1.963839 4.436316 -1.284962 3.859820 2.570342 -0.720335 -0.406929 -0.657875 0.809360 3.504368
wb_dma_rf/inst_u24 0.112339 0.145530 1.505131 -0.923357 0.380198 -2.338145 0.445896 -3.085962 1.826063 3.024101 -0.341326 2.444221 -1.653411 1.566862 0.147562 -0.891326 -1.496758 3.471398 -1.633100 1.043986
wb_dma_rf/always_1 -9.107222 -0.463715 2.818262 5.318812 -1.082858 2.043735 2.019647 0.777596 -4.052362 -5.462047 -3.575667 0.541339 3.233539 -0.063090 1.928302 -0.001412 4.427575 -4.337034 -2.078489 1.225789
wb_dma_ch_sel/always_38 0.566774 5.094133 1.874303 0.319667 -0.802191 0.059509 1.396125 -3.589066 -3.217316 0.868766 -3.448354 0.842050 0.744326 0.471501 -1.952148 -1.587092 3.031526 -2.221220 1.573498 0.956221
wb_dma_ch_sel/always_39 1.018763 -1.186254 -1.508406 -2.201853 0.549284 -0.862881 -0.675181 -5.772148 0.585782 1.788701 -0.333442 -1.489668 -2.255584 -0.338055 1.087080 -0.026968 -2.329743 3.223919 -3.761419 -1.375888
wb_dma_ch_sel/always_37 -2.874937 -2.526124 4.307516 -0.541071 -1.728789 -0.146516 -0.109434 -0.853148 -0.499747 -4.218633 -0.010959 1.333720 1.625101 1.381101 0.624503 1.510026 3.393428 2.142799 -2.019207 -0.454716
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.863658 -0.898137 -0.029074 -3.111811 0.317296 -2.378904 0.666931 -3.000224 1.240354 3.120932 0.614866 -0.382176 0.379992 1.475154 1.688316 -0.389021 0.543586 2.319292 -1.506918 0.464985
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.450993 0.384872 5.024750 -1.200468 2.158539 -1.592656 0.398753 -1.761416 1.362941 -1.864305 -1.423688 -2.442981 0.740016 -2.196611 0.864020 3.759112 -2.606623 1.356428 -5.487999 -2.641764
wb_dma_ch_sel/assign_10_pri3 2.203193 -0.999192 -1.508064 -0.036181 -0.031178 0.147535 -0.881661 -1.691070 0.202717 0.540155 0.017585 0.283195 -1.777163 -0.110608 -0.382290 0.262278 -1.541635 1.758308 -0.042384 -1.020739
wb_dma_rf/inst_u21 0.253054 0.066005 1.486908 -0.783626 0.407921 -2.289325 0.458827 -2.999341 1.862317 2.858740 -0.353568 2.581460 -1.821981 1.602169 -0.053917 -0.912406 -1.637941 3.531027 -1.504154 1.018237
wb_dma_rf/wire_ch3_adr0 -2.048506 -3.426228 -0.752442 1.466996 -1.171719 1.305053 1.257785 0.114199 -0.417904 -3.902519 0.453115 1.619391 -1.076778 1.300011 -2.411587 -0.767957 2.629361 0.544177 -1.829847 1.279309
wb_dma_ch_rf/input_dma_busy -3.895257 -1.229660 2.014468 -1.141337 -3.582164 1.604996 -0.846807 -1.363509 -3.351586 -4.883026 -0.091072 1.063859 -0.350344 1.844509 1.854154 -0.374112 3.038260 -1.669914 -0.737000 0.923811
wb_dma_ch_sel/assign_134_req_p0 -1.363019 -2.476004 -2.095146 0.416295 -2.289181 -0.119834 0.358820 -2.796966 0.990050 1.522322 1.592478 -1.595114 0.995609 -0.822525 0.566071 -1.662162 1.283167 0.513875 -2.412083 0.276201
wb_dma/wire_wb0m_data_o -3.481976 -1.213967 1.198748 -1.135900 -3.001323 -0.485344 3.107634 0.626211 0.927467 -4.033665 0.905508 -2.826821 1.308556 -1.365239 0.495372 -0.349995 0.805717 -3.858751 -0.291918 -0.675218
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.860853 -0.932311 -0.042084 -3.094152 0.397371 -2.320864 0.693167 -2.954775 1.240859 2.982131 0.631258 -0.433367 0.393782 1.457902 1.638340 -0.345233 0.583750 2.333652 -1.539603 0.456309
wb_dma_ch_rf/always_6/if_1 0.640682 -0.453020 3.521936 0.559618 0.622432 1.808526 3.859068 -0.962360 1.486376 -2.891561 1.703310 -3.042550 0.589206 3.033925 -1.122604 1.214911 2.040764 -1.715427 -1.758694 2.287548
wb_dma -3.337953 -1.904133 0.914842 2.223156 1.660552 3.357021 0.485845 3.168424 -2.354532 -3.321505 -0.448655 -2.045584 1.420076 0.629403 -0.203070 0.071127 4.991824 -4.512650 -4.532026 4.442933
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.868350 1.482666 0.096293 1.567653 -0.194904 2.386106 -0.570705 -2.981251 -1.364516 -2.414094 -1.511069 -1.205364 -2.532334 -1.796604 -0.120194 0.707169 -1.691418 -1.154562 -3.087689 -1.124858
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.857563 0.917305 -0.108010 -0.796388 0.363546 1.363504 -0.729501 0.302323 -2.762625 -2.046731 -0.936460 0.094121 0.421452 0.114793 1.325839 1.149992 0.973106 -1.840996 1.256856 -0.613475
assert_wb_dma_rf/input_wb_rf_adr -1.034983 0.197458 -0.290358 1.269215 -0.309008 0.954475 -0.900351 1.173948 -1.745312 -1.222776 -1.280963 0.487405 0.438085 -0.791394 -1.512368 -1.427904 1.591386 -0.212073 -1.266440 0.622896
wb_dma_ch_rf/always_6/if_1/if_1 0.488037 -0.300314 3.307537 0.562148 0.498595 1.542579 3.996948 -1.174954 1.547543 -2.521777 1.608742 -2.863724 0.619451 2.909156 -1.100073 1.063064 1.779349 -1.750028 -1.379902 2.162521
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.028977 1.013132 1.511122 2.132457 0.104884 -0.027929 -0.199032 -0.244521 0.729167 -0.034380 -0.927591 2.855866 -2.149844 0.098684 -1.573280 -0.542378 -2.234767 1.328593 -0.117515 0.495308
wb_dma_ch_arb/wire_gnt 1.893505 -3.896533 1.952681 2.231200 -1.893294 -1.156816 1.080776 -1.517865 3.006203 0.064908 1.543604 -2.004617 1.329237 -0.478721 -3.852139 -2.639076 1.462652 2.760021 -5.136416 1.613717
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.091253 0.205066 1.547869 -0.875566 0.414814 -2.385139 0.492472 -2.972761 1.932626 2.958630 -0.381903 2.556554 -1.772457 1.501042 -0.000973 -0.942396 -1.655275 3.491785 -1.490754 0.977625
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.151406 0.997348 0.935380 1.148010 0.720668 0.725344 1.602696 -0.223814 -1.313827 -0.682049 -1.255217 0.062808 -0.151900 1.205739 -0.268193 0.489732 0.361880 -2.805329 1.863565 1.377830
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.084259 -1.252567 -1.525853 -2.170672 0.540495 -0.841612 -0.677159 -5.797106 0.572261 1.749994 -0.371680 -1.468925 -2.318003 -0.303365 1.007576 0.006349 -2.368243 3.268881 -3.749010 -1.381825
wb_dma_rf/always_1/case_1/cond -9.073015 -0.248038 3.128013 5.190845 -1.128017 1.969567 2.104789 0.727881 -4.095402 -5.430534 -3.694446 0.470658 3.307692 0.025948 2.005503 0.050202 4.595828 -4.581420 -2.137282 1.349114
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.092059 1.071992 1.486604 2.074698 0.078519 -0.135067 -0.213283 -0.310096 0.737339 0.016294 -0.983285 2.930122 -2.284909 0.041340 -1.625848 -0.563872 -2.439038 1.324025 -0.011081 0.438088
wb_dma_wb_slv/assign_4/expr_1 -2.635719 -1.558380 0.500208 0.263451 -3.456053 1.263632 3.053289 1.658056 -0.723649 -5.383339 -0.267870 -3.226320 -0.156595 -0.330492 0.869981 -1.077668 2.516824 -4.989184 -3.017329 2.441047
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 5.738080 0.376375 -0.518328 1.852241 0.235457 0.909610 -1.239973 0.702562 0.705440 2.134241 -0.432523 0.834430 -1.788730 -0.535431 -0.567966 1.806972 0.141884 0.487949 -1.245800 0.450440
wb_dma_de/always_3/if_1/stmt_1 -0.708744 0.882955 -0.959918 0.506050 -1.512148 0.130838 0.207420 -0.165834 -0.228269 1.120816 0.574669 -1.255367 0.796190 -0.550189 -0.117764 -2.505958 0.349065 -1.644153 -0.143175 1.170661
wb_dma_ch_sel/assign_104_valid 0.318193 -0.410373 -0.357288 -2.212215 0.808964 -0.947675 -1.159449 -3.497544 -0.857661 3.028351 -0.316188 1.745592 -0.641984 2.310708 2.782853 1.480886 0.603137 2.831402 -0.188873 -0.012746
wb_dma_ch_rf/always_9/stmt_1 0.015721 0.158548 1.398993 -0.990946 0.337415 -2.337064 0.492350 -2.937976 1.809591 2.808050 -0.352565 2.442670 -1.752859 1.432879 0.031687 -0.923792 -1.727466 3.283045 -1.353059 0.904862
wb_dma_wb_if/input_mast_adr 0.003102 0.318360 0.395734 -0.945035 -1.848321 -1.462660 0.709919 0.224645 1.312983 1.502110 0.389226 -2.784546 1.208016 -2.270986 -0.333084 -1.943112 0.038718 -2.293737 -1.732341 0.736848
assert_wb_dma_ch_arb/input_req -1.096649 -0.092073 -0.036543 -2.226337 0.504151 -1.129063 0.164642 -4.011854 0.401903 1.494558 -0.423548 -1.740238 -0.515568 -0.284877 1.593847 -0.277691 -0.929614 1.412910 -3.593993 -0.401364
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.118191 -1.710538 -1.539548 2.561571 0.002271 0.661265 -0.436714 -0.150026 1.082374 1.411529 0.473656 2.698529 -1.008791 0.493977 -0.917264 0.083036 0.675177 2.600618 -1.034702 0.724371
wb_dma_wb_if/input_wbm_data_i -3.212486 3.488468 2.088211 4.038005 -0.308915 0.476451 1.634678 1.918737 1.323984 5.461339 1.498754 -1.039563 4.482414 0.246021 5.278625 0.686739 4.011279 -5.341628 -1.670250 3.649377
wb_dma_de/wire_tsz_cnt_is_0_d 0.782846 1.518940 0.080726 1.582490 -0.241661 2.433033 -0.616498 -2.803973 -1.416049 -2.503019 -1.564147 -1.106089 -2.524889 -1.803216 -0.042743 0.757091 -1.744704 -1.280572 -2.918621 -1.112725
wb_dma/wire_dma_err 0.041091 0.191647 1.556607 -0.843151 0.343866 -2.367887 0.514490 -2.916331 1.892498 2.798393 -0.374633 2.566090 -1.814339 1.491271 -0.058383 -0.978964 -1.743980 3.417404 -1.426254 0.965612
wb_dma_ch_sel_checker/input_ch_sel_r 0.856217 0.536756 1.378404 1.747264 0.228523 -0.160639 -0.198497 0.787000 0.657379 1.645558 0.028741 1.775052 0.384588 0.802374 0.181783 0.383686 0.490667 0.768525 -0.069363 1.131185
wb_dma_ch_sel/assign_119_valid 0.148123 -0.378602 -0.279437 -2.087429 0.832281 -0.928398 -1.115833 -3.296129 -0.830432 2.890421 -0.331990 1.756012 -0.521056 2.205155 2.749558 1.386277 0.590936 2.773145 -0.193659 0.020001
wb_dma_inc30r/input_in -0.349025 -2.764513 -0.269119 3.744601 -1.059317 1.838258 1.303419 -1.461474 1.109378 -2.631657 2.146457 -0.916413 3.616937 -0.105306 -4.859133 -1.437636 5.223020 3.712991 -1.867084 -1.038978
wb_dma_ch_pri_enc/inst_u15 0.986062 1.039581 1.465706 2.123812 0.067862 -0.035230 -0.198386 -0.219635 0.695246 -0.045253 -0.972144 2.838159 -2.175079 0.021824 -1.590822 -0.570296 -2.250960 1.271252 -0.092777 0.475923
wb_dma_ch_pri_enc/inst_u14 1.047753 1.049604 1.457808 2.105808 0.051644 -0.098743 -0.213187 -0.270180 0.723736 0.003419 -0.959666 2.908881 -2.231769 0.030142 -1.599659 -0.586286 -2.367293 1.328462 -0.042686 0.418179
wb_dma_ch_pri_enc/inst_u17 1.022387 1.024368 1.454868 2.047363 0.112384 -0.068754 -0.185044 -0.253052 0.705274 0.001182 -0.912361 2.855405 -2.178178 0.092153 -1.572782 -0.580208 -2.243688 1.296596 -0.098820 0.443483
wb_dma_de/wire_dma_err 0.128601 0.220405 1.536862 -0.902425 0.346909 -2.359678 0.454142 -3.040552 1.857225 2.968792 -0.414912 2.453519 -1.760938 1.471509 0.112290 -0.919985 -1.710331 3.339082 -1.556686 1.000129
wb_dma_ch_pri_enc/inst_u11 1.200532 0.997516 1.376076 2.081125 0.039156 -0.092285 -0.253980 -0.267289 0.709608 -0.018313 -0.987989 2.932926 -2.332788 0.009315 -1.665182 -0.557449 -2.423809 1.355384 0.038293 0.365407
wb_dma_ch_pri_enc/inst_u10 1.029476 1.060314 1.530331 2.081344 0.079025 -0.137242 -0.162061 -0.288611 0.774554 0.055408 -0.943231 2.897636 -2.186515 0.058694 -1.619727 -0.571512 -2.299510 1.348243 -0.131969 0.458636
wb_dma_ch_pri_enc/inst_u13 0.977953 1.092651 1.533926 2.075354 0.068442 -0.141283 -0.151091 -0.284242 0.738783 -0.005136 -0.962418 2.888772 -2.181099 0.024023 -1.633739 -0.615534 -2.347683 1.314406 -0.098031 0.461469
wb_dma_ch_pri_enc/inst_u12 0.998108 1.080047 1.506808 2.121605 0.079439 -0.103931 -0.195326 -0.239073 0.741694 0.033557 -0.960758 2.939250 -2.202642 0.095711 -1.592440 -0.549313 -2.291273 1.268522 -0.069836 0.501287
wb_dma_ch_pri_enc/inst_u19 0.986892 1.020482 1.448770 2.036653 0.073147 -0.062578 -0.181508 -0.310096 0.712246 -0.073089 -0.967879 2.849206 -2.195666 0.034544 -1.642330 -0.576298 -2.266725 1.304616 -0.127437 0.418551
wb_dma_ch_pri_enc/inst_u18 1.172135 1.024984 1.477784 2.130266 0.123835 -0.126605 -0.223596 -0.288790 0.777378 0.132178 -0.898145 2.924584 -2.191549 0.096837 -1.606592 -0.549871 -2.266305 1.430688 -0.121633 0.492357
wb_dma_ch_sel/assign_110_valid 0.193576 -0.419339 -0.333113 -2.256999 0.810344 -1.026960 -1.144105 -3.522622 -0.751576 3.060458 -0.297968 1.639760 -0.600743 2.223939 2.821704 1.392879 0.557591 2.871526 -0.352415 -0.024719
wb_dma_rf/inst_u30 0.220246 0.155175 1.463347 -1.102915 0.290387 -2.621858 0.450185 -3.164064 1.957360 3.367977 -0.302889 2.582893 -1.714241 1.580935 0.255303 -0.899761 -1.684738 3.586192 -1.425206 0.977350
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.464502 0.621645 0.485309 1.368374 -1.550297 -1.439399 -0.596878 -1.537072 0.845970 4.664102 -0.007349 4.140607 -0.127265 2.121219 0.009208 -0.011463 1.894794 3.233094 2.279845 0.821806
wb_dma_ch_pri_enc/wire_pri6_out 1.059675 1.030090 1.434693 2.072437 0.070381 -0.090931 -0.205900 -0.273841 0.721239 0.000559 -0.903378 2.826886 -2.181817 0.044319 -1.617078 -0.536971 -2.282183 1.316983 -0.127444 0.459363
wb_dma_rf/assign_6_csr_we -3.837679 -0.675607 2.181322 0.234896 -0.107856 -0.591821 -3.081326 -0.145189 -2.582088 -0.145053 -1.143358 4.647908 -1.359152 2.914031 3.076397 -1.129452 -0.782416 1.976199 -0.677325 2.187432
wb_dma_de/assign_82_rd_ack 0.751575 2.558650 0.981664 -0.651310 1.038995 1.094877 -0.907109 -2.184093 -1.772745 -0.825696 -2.758898 0.225728 -2.730128 -1.258717 0.773345 1.462334 -1.068240 -1.142623 -3.293002 -0.177043
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.923877 -2.438446 1.208476 2.605952 0.949855 0.678843 -2.153199 0.780772 -0.040180 0.568005 0.143671 2.247548 -1.719370 2.379996 0.689546 1.175181 -1.676204 2.503395 -0.446654 1.602151
wb_dma_ch_sel/assign_96_valid -1.785267 3.312901 2.358933 -1.156716 4.016360 0.595147 0.250555 -1.864479 -0.073027 2.645964 0.665178 -1.828784 3.988468 2.260310 1.714117 0.270089 2.862756 2.196092 -1.399432 0.429459
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.991115 1.079010 1.463224 2.121805 0.049501 -0.041259 -0.166046 -0.092421 0.670880 -0.091228 -0.928477 2.860332 -2.139321 0.046080 -1.573709 -0.555355 -2.204292 1.177810 -0.009618 0.505870
wb_dma_de/reg_next_ch 1.755924 2.087638 3.206105 -0.761135 0.936757 -0.016092 -1.711549 -2.181539 -3.017451 -0.344144 -3.069088 2.196243 -0.289806 1.543142 -0.333597 1.056305 2.114535 2.056368 -0.665683 0.093397
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.834793 1.516784 1.623743 0.410161 -0.087749 -0.066238 0.833968 0.657507 -0.118292 -2.091668 -1.054229 0.993056 -0.907836 -0.636786 -1.450643 -1.220082 -1.415754 -1.124512 0.118448 0.314651
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.885168 1.515403 1.660455 0.444629 -0.093587 -0.069528 0.835728 0.671444 -0.095199 -2.179928 -1.076077 0.993240 -0.945473 -0.689399 -1.480302 -1.196276 -1.468565 -1.167163 0.110557 0.293232
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.802776 -2.569994 1.140646 2.557218 0.925003 0.698482 -2.133881 0.697154 -0.043889 0.419426 0.200271 2.173857 -1.701904 2.388624 0.660582 1.142288 -1.727818 2.589950 -0.460585 1.543291
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.441217 2.160881 -1.890211 -3.562114 -0.472905 -0.415533 -1.963525 -2.305323 -1.933883 2.349239 -1.944813 -1.367180 -2.202476 -2.145206 3.380225 1.995998 -1.611935 -2.182939 -0.668731 -1.553513
assert_wb_dma_ch_arb -1.152481 -0.154110 -0.024111 -2.206657 0.578049 -1.104197 0.224728 -3.995005 0.431414 1.376014 -0.390384 -1.745426 -0.504777 -0.244672 1.517239 -0.255409 -0.867738 1.422341 -3.640108 -0.369236
wb_dma/wire_csr -1.821789 -1.984487 3.102993 -1.497859 3.574512 -0.174958 -1.231666 3.926911 -1.248336 -1.427938 -2.307305 -0.499341 1.070187 -0.145261 2.842782 3.220931 0.029163 -1.918338 -2.718410 2.247484
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.971134 1.516029 1.701628 0.404870 -0.068329 -0.070106 0.889079 0.657151 -0.114472 -2.156565 -1.072983 0.993671 -0.901534 -0.641409 -1.505315 -1.255860 -1.381712 -1.174164 0.036059 0.315552
wb_dma_wb_if/input_mast_din 4.427585 1.629852 0.909961 0.586870 0.544677 0.285468 -0.833712 3.531013 0.970375 1.323619 -0.601319 -1.598105 -0.839060 -2.338560 0.530431 2.273203 -0.903910 -2.884547 -2.408968 0.769658
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.220463 -0.650050 0.032763 -0.986387 -0.277641 -1.344324 0.459841 1.090276 0.833574 1.829602 0.990847 1.371735 0.851981 1.700473 0.313411 -0.115845 1.373199 0.804351 2.164485 0.860595
wb_dma_ch_rf/reg_sw_pointer_r 0.471523 2.627919 1.351326 1.131296 -0.703174 0.936733 -2.277727 -0.620401 -4.156584 -0.295658 -3.033044 1.430592 0.810870 0.159380 -2.082438 -2.661276 3.071620 0.608362 -1.184251 1.376394
wb_dma_ch_sel/assign_142_req_p0 -0.444989 0.441331 -1.228603 -1.565732 -0.663931 -0.777396 -0.899095 -3.380567 -1.018788 3.982958 0.254485 0.477656 0.218234 1.709479 2.626725 -0.973747 0.878928 1.129468 -0.275647 1.101876
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.853238 -0.724133 0.324806 -3.490025 -1.462360 -3.205887 1.369562 -2.383698 2.223494 3.719890 0.923524 -3.302195 1.551419 -0.879203 1.025015 -2.250087 0.850122 -0.289676 -3.405045 1.251534
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.286431 -1.020568 -1.525816 -0.041581 -0.024988 0.125684 -0.884222 -1.753399 0.228340 0.578155 0.039457 0.302652 -1.816500 -0.092021 -0.402186 0.237417 -1.546677 1.837443 -0.046841 -0.994289
wb_dma_rf -3.360610 -0.675649 1.267799 1.929271 0.522695 3.752637 0.371866 1.556276 -2.161066 -3.930267 -0.094299 -1.427993 2.339665 0.769615 0.546479 0.218906 5.355340 -3.122166 -3.683160 2.813720
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.331652 0.405756 0.590104 -1.203259 1.517575 0.041448 0.190397 -0.798271 -1.261816 -2.175219 -1.669104 -0.590839 0.633795 -0.489417 0.240673 0.784177 -0.263058 0.543787 -0.270585 -1.614635
wb_dma_de/reg_chunk_cnt -1.997895 1.725291 1.375316 -0.731282 0.956278 0.297635 -0.684619 -3.721818 -1.646679 -0.866999 -2.245680 1.225108 -2.249677 -0.086975 1.085107 0.327747 -2.088827 0.800788 -2.434227 -0.436636
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.624256 0.496429 5.206745 -1.117741 2.283884 -1.276243 0.378752 -1.480110 0.994799 -2.488277 -1.612552 -2.408082 0.771427 -2.186235 0.623159 3.821774 -2.392066 1.140314 -5.359290 -2.615162
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.903534 1.045602 4.055755 -0.712890 1.055608 -1.282943 0.438769 -1.955259 1.021574 -1.156775 -0.945582 -3.426080 1.385414 -2.506961 0.615247 1.772348 -2.471028 0.373147 -5.258912 -1.955198
wb_dma/input_wb0m_data_i -3.504306 3.358873 2.225199 3.959789 -0.323510 0.255224 1.624402 2.173322 1.424497 5.472955 1.548401 -0.839149 4.672114 0.304935 5.393112 0.645168 4.043200 -5.191792 -1.574871 3.615090
wb_dma_de/always_15/stmt_1 2.541548 1.075754 -0.613213 -1.015445 1.147447 1.277290 -1.695649 -2.783908 -1.701996 1.150467 -1.744529 -0.789345 -1.807459 -0.659449 2.172886 2.655413 0.336241 -0.075949 -3.507625 -0.496128
wb_dma/wire_ch7_csr -0.956781 -0.047603 0.454305 0.984807 2.774543 2.994251 0.286591 1.289499 -1.233788 -1.659982 0.006214 -2.030288 2.258058 0.633683 -0.345015 0.839661 4.067483 -1.092956 -3.277275 2.080480
wb_dma/input_wb0_ack_i -0.403474 0.739465 0.525256 3.192753 1.806992 4.371678 0.456902 2.507682 -2.829053 -2.427992 -0.219027 -1.661503 -0.694259 2.551505 -0.358540 -0.512972 3.942502 -3.248230 -4.818525 4.963099
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.848571 -0.654222 0.363471 -3.552995 -1.445525 -3.321582 1.366356 -2.469681 2.236706 3.830527 0.916433 -3.190573 1.518498 -0.813870 1.122451 -2.208810 0.796203 -0.196954 -3.323136 1.273862
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.791609 -0.674492 0.282607 -3.686312 -1.568418 -3.515849 1.367781 -2.452078 2.423787 4.245548 1.023245 -3.129406 1.605919 -0.792002 1.241342 -2.289466 0.714731 -0.161137 -3.059924 1.272711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.843438 -0.612177 0.399754 -3.677652 -1.499404 -3.408536 1.333498 -2.367605 2.254039 3.972476 0.858396 -3.079952 1.556858 -0.780674 1.185928 -2.170351 0.755309 -0.214892 -3.179241 1.263590
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.613600 1.489247 -0.012315 -3.074441 -0.852583 -2.978333 -0.198012 -2.780313 0.776377 4.136468 -0.547033 -0.646438 -0.395034 -0.996400 2.970400 -0.532653 -2.315239 -0.025701 -0.914316 -0.317767
wb_dma_ch_sel/assign_125_de_start 1.052340 5.199528 1.615270 0.100555 -0.686626 -0.015220 1.215280 -3.546200 -3.069350 1.155625 -3.359361 0.837803 0.593644 0.299232 -1.849382 -1.317166 2.804039 -1.975369 1.736210 0.624471
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.886638 -2.545331 1.153594 2.546492 0.911443 0.757587 -2.204830 0.650030 -0.093916 0.450514 0.169629 2.149856 -1.771447 2.376083 0.663352 1.152838 -1.728591 2.558388 -0.524120 1.603705
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.493403 -2.030097 1.603612 -0.452042 -3.813508 0.539261 -0.498947 -1.199818 -1.425095 -3.487460 0.460551 1.257642 -0.899796 1.576454 0.670837 -1.435239 1.827820 -0.343649 -0.995818 1.225420
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.812830 1.459254 1.615723 0.440295 -0.100695 -0.055414 0.806247 0.702796 -0.115940 -2.116642 -1.049895 1.005161 -0.907606 -0.618485 -1.446511 -1.204582 -1.414507 -1.137034 0.176163 0.285271
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 5.833606 1.360446 0.234461 1.517803 -1.417312 -0.511082 -0.657570 0.164017 0.695666 4.407742 -0.488426 2.911144 -0.411305 0.928898 -0.278825 1.137988 3.125948 1.074202 1.017489 1.268840
wb_dma_ch_sel/input_dma_busy 2.182520 -0.983943 -1.501925 0.004950 -0.065266 0.152979 -0.881335 -1.700707 0.164928 0.521354 0.032350 0.283471 -1.768391 -0.107036 -0.383638 0.262791 -1.499845 1.759320 -0.036620 -0.982807
wb_dma_inc30r -1.908755 -1.948719 1.665577 -1.197045 1.582437 0.346103 1.921189 -0.379560 2.078678 -3.652307 1.663088 -3.545401 3.844645 -1.353578 -3.280334 0.601947 3.103555 2.465451 -3.549258 -1.951428
wb_dma_ch_sel/always_45/case_1 -0.803617 -0.304824 -1.821673 2.659502 -2.711716 1.428513 0.479051 -1.118776 0.136208 -0.739902 1.737381 -2.636568 0.881080 -1.078082 -0.941626 -3.178860 -0.518052 -1.560433 0.054930 0.117410
wb_dma_ch_sel/assign_117_valid 0.077287 -0.368290 -0.258145 -2.143464 0.816780 -0.880043 -1.095009 -3.385095 -0.842931 2.886516 -0.307907 1.660510 -0.542373 2.210009 2.758450 1.383765 0.656284 2.682166 -0.334526 0.013275
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 5.676840 1.389615 0.305520 1.440570 -1.424623 -0.443909 -0.653297 0.011121 0.589990 4.204972 -0.558036 2.774278 -0.434895 0.863390 -0.282760 1.103357 3.078244 1.031505 0.836019 1.226633
wb_dma/wire_ch3_adr0 -2.204010 -3.415405 -0.746811 1.364675 -1.303102 1.292856 1.329312 0.111048 -0.479657 -3.956025 0.438167 1.564159 -1.051207 1.297828 -2.392020 -0.803041 2.788233 0.391789 -1.843347 1.370069
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.701790 0.900925 -0.927368 0.535121 -1.510020 0.207835 0.221598 -0.101093 -0.244330 0.999391 0.546585 -1.234520 0.767614 -0.509234 -0.117038 -2.455544 0.321151 -1.636184 -0.118746 1.132483
wb_dma_de/always_6/if_1/if_1/cond 0.037003 1.649302 -0.464474 -2.684010 1.006487 1.257766 -0.740780 -1.940884 -2.464021 -0.731501 -1.871607 -2.672994 -0.719800 -1.355112 2.295730 2.099289 1.179377 -2.475435 -3.386841 -0.609264
wb_dma/wire_mast1_pt_out -0.216592 -0.489285 -0.975721 1.182371 -0.985855 1.738262 0.261668 1.487205 -1.945217 -2.359704 -1.252910 -0.528256 -1.374394 0.818368 0.211747 -1.178301 1.588833 -1.866874 -1.955340 2.925089
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.858813 -0.852984 -0.021396 -3.079000 0.330191 -2.317642 0.656812 -2.907299 1.175344 3.085309 0.605987 -0.383286 0.419143 1.484686 1.726361 -0.346704 0.628928 2.212190 -1.524199 0.503375
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.334460 -0.707742 -0.012420 -0.975773 -0.286064 -1.468942 0.447956 1.099836 0.917880 1.991961 1.028126 1.516610 0.876567 1.766349 0.309250 -0.118662 1.375039 0.919926 2.295797 0.907230
wb_dma_ch_sel/always_48 1.583975 -3.671562 2.284443 2.433643 -1.899876 -0.939178 1.149221 -1.458795 2.708846 -0.259558 1.368811 -1.759023 1.370555 -0.272014 -3.855032 -2.567845 1.845745 2.496775 -5.175539 1.797089
wb_dma_ch_sel/always_43 0.706270 3.089549 0.875039 2.341847 -1.640542 2.453797 -0.458417 -4.287184 -2.218258 -2.002785 -2.428709 -0.420642 -1.853602 -1.902545 -0.151637 0.144519 0.053603 -1.452077 -2.860132 -1.007107
wb_dma_ch_sel/always_42 -1.834689 -2.048374 2.943991 -1.323369 3.432043 -0.067646 -1.169225 3.827651 -1.272590 -1.406117 -2.311532 -0.479236 1.201064 -0.244011 2.641155 3.048662 0.338200 -1.870126 -2.742354 2.273127
wb_dma_ch_sel/always_40 2.548565 -3.524589 0.324564 4.635235 -0.415376 2.047558 -1.806936 -0.353659 0.212143 -1.474151 1.328996 0.496527 -1.495663 1.696555 -0.147157 0.314605 -2.415397 2.311821 -0.371312 0.525669
wb_dma_ch_sel/always_47 0.644511 0.776527 0.452496 -0.799936 0.712765 -0.650771 -0.226480 -1.659723 -0.520404 -0.149644 -0.605424 0.064912 1.354375 -0.200343 -2.091057 -0.364705 0.897489 2.762666 0.594767 -1.986759
wb_dma_ch_sel/always_46 -0.180586 0.727360 0.790762 -2.975314 2.304155 -0.313804 0.102330 1.211421 0.980156 0.039568 1.155627 -0.889814 -0.405983 0.828528 1.468992 1.705811 -1.839848 -0.297556 -0.320208 0.181147
wb_dma_ch_sel/always_45 -0.736101 -0.293896 -1.808989 2.728958 -2.712764 1.431252 0.459086 -1.199811 0.094496 -0.729750 1.674865 -2.519764 0.802036 -0.984437 -0.937742 -3.111078 -0.525147 -1.443592 0.028547 0.107748
wb_dma_ch_sel/always_44 -3.030676 -3.651906 0.729360 2.827628 -0.823959 -0.751150 1.755345 1.415830 2.076252 1.680822 2.326031 3.019062 3.759013 2.746441 0.348410 0.460351 5.979186 2.804077 -0.674286 2.125398
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.449767 0.390178 -1.180953 -1.410000 -0.540312 -0.629390 -0.865510 -3.168861 -0.979318 3.745248 0.290826 0.434312 0.236723 1.691527 2.478177 -0.947349 0.939410 1.095105 -0.400034 1.154425
wb_dma_ch_rf/input_ndnr 4.136539 -1.005184 -1.337132 2.087203 -0.547425 1.250840 -0.588445 -3.970159 1.427215 1.249400 0.446641 -2.317217 -1.955193 -1.268715 -0.133024 0.608456 -1.357987 1.735619 -4.436929 -0.865670
wb_dma_de/always_4/if_1/stmt_1 -0.086851 0.285697 -0.232484 -1.124539 1.078162 0.383397 -1.561323 -4.387714 -1.595448 1.245430 -1.304139 0.396835 -1.424915 0.576090 2.564720 1.523319 -0.744125 1.928643 -2.426952 -0.797500
wb_dma_ch_pri_enc/wire_pri4_out 1.053285 1.075998 1.473045 2.096594 0.072448 -0.075060 -0.188109 -0.150748 0.724917 0.002697 -0.981026 2.906425 -2.244132 0.020376 -1.669739 -0.575475 -2.341927 1.236139 -0.011336 0.451979
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.741260 0.892292 -0.962267 0.486648 -1.516292 0.174966 0.251409 -0.085692 -0.249504 1.042825 0.546860 -1.299235 0.803845 -0.557105 -0.102791 -2.441080 0.398996 -1.676652 -0.148399 1.176916
wb_dma_ch_sel/assign_111_valid 0.210543 -0.455080 -0.315670 -2.061002 0.793285 -0.946277 -1.062889 -3.268266 -0.696247 2.944196 -0.290250 1.737028 -0.603739 2.207907 2.688367 1.377269 0.514008 2.805537 -0.240930 0.053323
wb_dma_wb_slv/assign_2_pt_sel -2.677720 -1.748215 2.369193 0.662273 -1.067935 2.696006 2.846609 3.014875 -0.579034 -6.372455 -1.139544 -3.475897 -0.948711 -1.870791 -1.203136 0.569715 4.934088 -7.994799 -6.816538 3.868678
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.761444 3.464688 -0.353610 -1.296989 -1.201063 -0.324983 -1.110424 -4.269947 -2.355247 3.882059 -1.690616 -0.028682 1.691677 0.020414 0.031922 -0.632525 4.534467 1.365248 -0.641320 -0.439241
wb_dma_ch_sel/assign_144_req_p0 -0.445321 0.363142 -1.296591 -1.486092 -0.653800 -0.756824 -0.874671 -3.248931 -0.949606 3.930588 0.362526 0.478809 0.215027 1.730102 2.509863 -1.037529 0.882727 1.163707 -0.175727 1.162656
wb_dma_de/input_pointer 2.599209 -3.663930 0.309403 4.768659 -0.400776 2.113881 -1.825846 -0.299561 0.208122 -1.531921 1.338875 0.605803 -1.464299 1.779341 -0.202588 0.291728 -2.356399 2.433590 -0.346577 0.569585
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 5.939703 -0.246806 -0.463299 0.933461 0.001541 -0.412058 -0.766345 1.804154 1.505923 3.844860 0.522317 2.197791 -0.964425 1.138237 -0.310418 1.698288 1.495288 1.217089 0.890229 1.317172
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 3.067657 -1.479523 1.841033 2.254184 -0.769604 -0.588687 -1.644953 0.189428 -0.178819 2.672046 0.077031 4.197817 -0.390156 3.754301 0.889363 0.507027 1.229929 3.047093 1.842224 2.335161
wb_dma_ch_rf/input_wb_rf_adr 0.615442 4.345180 5.666616 -3.251633 -2.163588 -3.072909 -0.592617 1.884761 2.504404 5.588455 1.080866 -0.375799 3.296902 -1.202377 2.970817 -0.040181 1.589929 -1.921311 -1.966296 2.741177
wb_dma_ch_sel/input_pointer0 2.790216 -1.592361 -1.071058 3.961769 -1.164851 1.377601 -0.686696 -1.947225 1.131610 0.154808 1.258148 0.402842 -1.171998 0.082906 -1.037999 -0.180464 -1.730797 2.318410 0.002028 -0.896464
wb_dma_ch_sel/input_pointer1 3.157604 -0.457194 -0.211554 1.666419 0.153071 -0.114122 -1.091497 -0.979365 0.888067 2.295133 0.085608 2.040882 -1.489650 0.675968 -0.198854 0.613723 -1.135973 2.613750 -0.067200 0.048084
wb_dma_ch_sel/input_pointer2 0.888691 0.572333 1.341239 1.714170 0.233390 -0.203195 -0.204922 0.739484 0.728947 1.702441 0.059323 1.788577 0.348205 0.800520 0.195965 0.399523 0.426318 0.821046 -0.020828 1.091757
wb_dma_ch_sel/input_pointer3 2.811891 -2.456810 1.115367 2.526548 0.878107 0.709198 -2.103700 0.658774 -0.070975 0.434740 0.146583 2.143774 -1.682174 2.337560 0.648385 1.110066 -1.617659 2.455647 -0.442599 1.561342
wb_dma_de/reg_chunk_0 -1.894993 1.786986 1.370417 -0.766809 0.977670 0.285502 -0.725492 -3.696239 -1.641046 -0.775648 -2.278360 1.312203 -2.242912 -0.026379 1.145730 0.356409 -2.086439 0.797211 -2.336010 -0.418769
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.264642 -1.021333 -1.578834 -0.073772 -0.063315 0.125334 -0.913876 -1.794780 0.217094 0.588908 0.049330 0.275551 -1.818146 -0.092987 -0.373519 0.283018 -1.595527 1.832780 -0.005682 -1.070527
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.439540 0.370038 -1.230163 -1.438339 -0.590886 -0.628314 -0.856554 -3.289140 -1.009048 3.786950 0.315444 0.475267 0.209221 1.716915 2.465005 -0.941510 1.014481 1.161409 -0.396995 1.185915
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.713624 0.502195 -1.159274 -1.511788 -0.599839 -0.618936 -0.877820 -3.014444 -1.171338 3.690460 0.235859 0.422624 0.346100 1.624668 2.692107 -0.871834 1.043923 0.807420 -0.212202 1.190753
wb_dma_ch_sel/reg_am0 -0.181052 0.764099 0.748882 -2.988385 2.238860 -0.292456 0.107383 1.175377 0.941293 -0.012338 1.128923 -0.917814 -0.456026 0.820777 1.425038 1.631738 -1.799177 -0.369497 -0.322475 0.205654
wb_dma/assign_2_dma_req 5.749088 -0.667770 1.521564 2.368503 -0.600720 0.373964 -1.889697 1.587183 -0.309946 2.589324 -0.476364 2.976761 -0.920095 2.496206 0.549528 1.630600 2.201988 1.154625 0.502773 2.604106
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.003091 -1.225072 -0.733933 5.078924 -1.318066 1.881810 0.768881 -0.497823 1.248135 -2.419779 0.628305 2.083272 -1.617427 -0.681974 -3.067685 -1.897232 -1.337342 1.301222 -0.857898 0.139788
wb_dma_ch_rf/wire_ch_csr -2.481402 -1.114990 2.375557 -0.108249 -0.680547 2.056387 1.371593 0.551368 -0.783104 -3.513748 0.951140 -1.964747 1.895284 1.323893 1.120567 0.315668 4.152914 -2.832068 -3.041477 2.359786
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.928439 0.221715 0.211340 1.372057 0.419875 0.003721 0.260780 1.645764 2.058786 2.814822 1.740389 -1.268796 3.677901 -0.762604 -0.230510 0.062282 2.766684 0.723202 -0.064563 0.326910
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.906944 1.523208 1.657488 0.382724 -0.074246 -0.105778 0.874752 0.595769 -0.073892 -2.051613 -1.025894 0.966927 -0.889866 -0.632750 -1.467063 -1.193393 -1.337105 -1.127199 0.038540 0.325143
wb_dma_ch_sel/assign_118_valid 0.019903 -0.448045 -0.265476 -2.147123 0.883948 -0.861365 -1.103817 -3.368004 -0.878017 2.736110 -0.314288 1.671028 -0.545734 2.226418 2.739742 1.449605 0.632282 2.720262 -0.262749 -0.030159
wb_dma_ch_rf/input_de_adr1_we -0.701681 0.873970 -0.934232 0.496091 -1.493813 0.174441 0.222911 -0.138719 -0.264825 1.069093 0.524575 -1.206514 0.764792 -0.506755 -0.079010 -2.436473 0.358952 -1.597720 -0.149899 1.168195
wb_dma_de/always_8/stmt_1/expr_1 -1.999324 1.807932 1.333114 -0.791994 0.997703 0.238893 -0.704833 -3.778178 -1.642437 -0.843944 -2.272965 1.341431 -2.306192 -0.080744 1.132267 0.318983 -2.211383 0.848723 -2.318958 -0.512851
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.200964 -0.236250 0.387546 1.533046 -1.225824 2.063841 -2.473951 3.088042 0.203919 -1.448730 2.716066 -1.073360 3.082412 -0.316104 0.781740 -1.650589 4.767915 1.512984 -5.852006 0.883984
wb_dma_de/always_2/if_1/stmt_1 -2.971300 -3.493268 0.774285 3.095453 -0.861617 -0.502782 1.700867 1.430640 1.895060 1.600233 2.191721 2.853890 3.776498 2.639311 0.323062 0.440929 6.067102 2.597236 -0.875344 2.213813
wb_dma_de/assign_65_done/expr_1 0.812995 2.631686 0.976280 -0.620973 0.985537 1.093552 -0.925281 -2.018473 -1.745883 -0.756733 -2.746348 0.227291 -2.725919 -1.309979 0.772755 1.460574 -1.046471 -1.253481 -3.202960 -0.189210
wb_dma_ch_sel/reg_de_start_r 1.186177 4.911960 1.185772 -0.988591 -1.185415 -0.486598 -0.443548 -3.837379 -2.408902 2.023431 -2.709327 1.047076 0.711237 -0.568885 -1.321053 -1.581859 3.095313 0.580990 -0.442192 -0.319015
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.892349 1.533411 1.612645 0.422735 -0.127505 -0.098522 0.811414 0.660230 -0.151081 -2.120563 -1.055748 1.010808 -0.934211 -0.667524 -1.483825 -1.204322 -1.467461 -1.162341 0.130940 0.269458
wb_dma_wb_mast/assign_1 2.706478 3.226149 2.753531 -0.136798 -1.414775 -1.513939 0.602615 4.139927 2.334705 1.161414 -1.101757 -3.309456 -0.563767 -5.063734 -0.954605 -0.838617 -2.421739 -5.799651 -3.909431 1.694450
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.603976 -3.497477 0.332135 4.614083 -0.399421 1.977333 -1.782560 -0.302003 0.210251 -1.339739 1.287804 0.634601 -1.456602 1.719761 -0.143803 0.309706 -2.294381 2.361480 -0.325228 0.588874
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.134863 -1.795659 -1.631417 2.549087 0.061479 0.673070 -0.456041 -0.188142 1.115170 1.513290 0.505658 2.820276 -1.030915 0.515507 -0.971007 0.098854 0.683332 2.743438 -1.062935 0.692318
wb_dma_ch_rf/wire_pointer_s -0.774971 -0.082427 -1.213094 1.450572 0.392158 1.991627 -0.697512 2.126062 -0.575036 -1.538190 0.650988 -0.333899 0.549766 -0.181916 -0.374085 -0.527277 1.955576 -0.761207 -1.280748 0.899725
wb_dma_ch_sel/reg_ndnr 4.308720 -0.893460 -1.368670 2.001488 -0.583903 1.110726 -0.650998 -3.894120 1.451887 1.441284 0.387351 -2.219263 -2.020806 -1.344568 -0.033002 0.659833 -1.417878 1.662506 -4.342297 -0.863414
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.727805 0.930948 -0.931132 0.451897 -1.462289 0.107416 0.208810 -0.141089 -0.252153 1.133852 0.533783 -1.207143 0.767150 -0.496516 -0.091383 -2.418959 0.324346 -1.630323 -0.096066 1.137434
wb_dma_ch_sel/reg_txsz 0.819446 2.930535 0.824388 2.560038 -1.665273 2.424224 -0.498190 -4.299560 -2.024427 -2.046067 -2.395758 -0.279136 -2.020324 -1.942520 -0.311210 0.083290 -0.266169 -1.246545 -2.792462 -1.131663
wb_dma_ch_pri_enc/inst_u28 1.054314 0.991649 1.463347 2.112802 0.093331 -0.036453 -0.177368 -0.261829 0.682313 -0.053285 -0.940766 2.909665 -2.227641 0.069187 -1.657492 -0.546743 -2.292571 1.341213 -0.093498 0.459527
wb_dma_ch_pri_enc/inst_u29 1.088946 1.055472 1.487767 2.141497 0.064800 -0.085154 -0.211936 -0.217359 0.729105 0.020456 -0.957420 2.934136 -2.184840 0.100356 -1.643018 -0.548557 -2.278096 1.331010 -0.036254 0.498343
wb_dma/wire_de_adr1 -0.115430 -1.152536 -0.848489 2.235049 -1.286434 1.387936 0.304912 -0.898756 0.305617 -1.953792 1.132633 -1.468146 0.171209 -0.576623 -0.943568 -0.799792 -0.680870 -0.103670 0.115738 -0.963886
wb_dma_ch_arb/always_2/block_1/case_1 2.010823 -3.586269 2.171568 2.147592 -1.831715 -1.317096 1.094145 -1.664783 3.001550 0.486458 1.421296 -1.783807 1.235958 -0.384904 -3.665343 -2.564926 1.564690 2.748121 -5.214199 1.808447
wb_dma_de/always_18/stmt_1/expr_1 1.057676 2.447171 -3.498426 1.022930 0.306015 3.097419 0.997170 -0.741814 -0.001559 2.460381 2.632961 -2.887727 -0.054912 1.556323 -0.016701 -2.746229 2.362456 -2.640850 -0.717461 2.802537
wb_dma_ch_arb/always_1/if_1 1.841571 -3.822701 2.169674 2.276352 -1.848546 -1.098098 1.045477 -1.561944 2.931198 0.135869 1.482269 -1.969811 1.316410 -0.385496 -3.595707 -2.457177 1.547438 2.641242 -5.271710 1.771514
wb_dma_ch_pri_enc/inst_u20 1.097496 1.045735 1.403968 2.021043 0.084063 -0.119522 -0.189683 -0.294492 0.751773 0.033361 -0.976041 2.896414 -2.298520 0.003641 -1.651058 -0.605685 -2.431112 1.359022 -0.029368 0.373634
wb_dma_ch_pri_enc/inst_u21 0.985503 1.107935 1.481891 1.993752 0.040005 -0.145308 -0.144900 -0.386268 0.718373 -0.002724 -0.982300 2.894264 -2.248670 0.038518 -1.634265 -0.623870 -2.389592 1.306623 -0.127242 0.403350
wb_dma_ch_pri_enc/inst_u22 1.127552 0.988814 1.416334 2.052814 0.075321 -0.099586 -0.205786 -0.392802 0.706413 0.035518 -0.969185 2.903118 -2.268608 0.067930 -1.590547 -0.528510 -2.380277 1.377069 -0.123179 0.429409
wb_dma_ch_pri_enc/inst_u23 1.084014 1.037267 1.506052 2.191682 0.034585 -0.073488 -0.202920 -0.095960 0.735068 0.070537 -0.946858 2.989581 -2.130374 0.097925 -1.589043 -0.556296 -2.284983 1.257349 0.024820 0.482493
wb_dma_ch_pri_enc/inst_u24 1.025097 1.006282 1.428994 2.099117 0.039868 -0.075393 -0.208024 -0.265594 0.758334 -0.028738 -0.961175 2.917173 -2.224418 0.057435 -1.627544 -0.573732 -2.345200 1.349847 -0.062813 0.416401
wb_dma_ch_pri_enc/inst_u25 1.275703 0.978374 1.344737 2.064647 0.067176 -0.125919 -0.267880 -0.392227 0.769487 0.178424 -0.930161 2.964189 -2.328186 0.087064 -1.617939 -0.531856 -2.414730 1.474848 -0.061016 0.379460
wb_dma_ch_pri_enc/inst_u26 1.132670 0.943352 1.375130 2.003194 0.054361 -0.099072 -0.222965 -0.304869 0.728934 0.091524 -0.903084 2.840701 -2.147246 0.063491 -1.548267 -0.541309 -2.247503 1.402191 -0.077568 0.390527
wb_dma_ch_pri_enc/inst_u27 1.039754 1.043590 1.449875 2.050088 0.076360 -0.171305 -0.204207 -0.300802 0.745687 0.086492 -0.930460 2.911978 -2.237875 0.064660 -1.552070 -0.578887 -2.386203 1.337697 -0.084072 0.450596
wb_dma/wire_dma_busy -1.913958 -2.033830 0.289024 -1.385710 -3.846151 1.550445 -1.689652 -2.716753 -3.104580 -4.256844 0.028098 1.317216 -1.961629 1.470869 1.591359 -0.265103 1.339556 -0.286261 -0.215449 -0.220953
wb_dma_ch_sel/reg_ack_o 5.569443 -0.610285 1.617633 2.385291 -0.697265 0.251002 -1.803161 1.498565 -0.285547 2.628624 -0.500372 2.989598 -0.724424 2.481609 0.558801 1.596651 2.324991 1.185138 0.553101 2.577746
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.305251 -1.032390 -1.619589 -0.072820 -0.078835 0.115363 -0.905455 -1.816679 0.214077 0.577057 0.035116 0.248950 -1.814386 -0.134932 -0.386544 0.239341 -1.635154 1.840092 -0.021012 -1.053072
wb_dma_rf/reg_csr_r -3.765315 -0.219526 2.974184 1.656916 0.496789 0.321147 -1.483413 -0.021348 -3.491748 -1.351148 -2.119729 4.101378 -1.380499 3.634731 2.364302 -0.705466 -0.441037 -0.843579 0.550337 3.387105
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.892791 -0.861245 -0.024677 -3.046947 0.337535 -2.339437 0.671189 -2.879882 1.215215 3.071624 0.616082 -0.342667 0.418181 1.466464 1.712299 -0.359924 0.544102 2.250645 -1.461451 0.511917
assert_wb_dma_ch_sel 2.328864 -1.020104 -1.559916 -0.048793 -0.051266 0.091406 -0.919958 -1.778308 0.218727 0.592942 0.030184 0.281385 -1.885828 -0.127659 -0.416453 0.283831 -1.651941 1.876969 -0.018946 -1.088447
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.281225 2.830127 2.340820 -0.099850 -0.450264 0.109323 -1.539253 -2.301405 -3.150025 0.723292 -2.503500 1.286767 0.376227 1.158505 -0.577898 -1.285486 2.317377 0.856049 -0.651449 1.130303
wb_dma_ch_sel/inst_ch2 0.910211 0.560106 1.360801 1.748083 0.200604 -0.190368 -0.181770 0.786301 0.729179 1.704095 0.021483 1.782505 0.350795 0.831093 0.214578 0.367376 0.452775 0.839593 -0.024210 1.125298
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.291717 -1.045310 -1.570295 -0.059902 -0.055865 0.120011 -0.920754 -1.771387 0.204939 0.561034 0.046007 0.298500 -1.818164 -0.085812 -0.404989 0.251827 -1.598880 1.811538 -0.014426 -1.024959
wb_dma_ch_sel/assign_122_valid 0.165839 -0.420396 -0.266600 -2.027208 0.846145 -0.887512 -1.072790 -3.287922 -0.794564 2.860523 -0.307256 1.672703 -0.534145 2.200979 2.729933 1.425637 0.610656 2.722392 -0.333763 0.039426
wb_dma_rf/wire_dma_abort 0.137671 0.191971 1.434887 -0.868660 0.330917 -2.360387 0.465427 -2.966587 1.878018 2.921471 -0.370931 2.540278 -1.786754 1.503957 0.056718 -0.941474 -1.716697 3.414219 -1.400615 0.996209
wb_dma_de/assign_67_dma_done_all/expr_1 2.723640 1.212483 -0.611483 -1.020975 1.160006 1.247997 -1.752310 -2.812554 -1.766597 1.255662 -1.858752 -0.682216 -1.977329 -0.665540 2.178985 2.654335 0.182372 -0.112309 -3.362916 -0.527182
wb_dma_de/always_4/if_1/cond -1.933814 1.809911 1.319408 -0.756469 0.954362 0.274074 -0.722050 -3.647202 -1.633589 -0.853595 -2.288014 1.364618 -2.302712 -0.093376 1.098827 0.288837 -2.219575 0.782827 -2.156013 -0.531524
wb_dma_de/always_3/if_1/if_1/stmt_1 1.323414 -0.723870 1.089168 -0.000433 -0.918460 -0.931536 0.508913 -2.469930 1.265812 -1.462341 0.238224 -2.834424 1.816656 -2.423365 -3.000877 -0.661775 -0.193749 2.049992 -0.950630 -3.265082
wb_dma_wb_slv/always_3/stmt_1/expr_1 -3.153191 0.965587 1.490373 1.729492 -1.253924 1.777104 -1.822736 3.157611 0.601177 -2.015638 2.281981 -0.419214 2.722931 -0.615311 -0.108092 -2.575288 4.237031 1.205448 -6.145446 1.232784
wb_dma_ch_sel/assign_156_req_p0 -0.419521 0.347249 -1.365191 -1.439631 -0.503166 -0.551437 -0.983057 -3.428964 -1.062333 3.639339 0.239699 0.500738 0.020137 1.650789 2.486086 -0.889147 0.704321 1.265285 -0.334095 0.959807
assert_wb_dma_ch_arb/input_advance -1.138475 -0.164073 -0.044525 -2.198325 0.558433 -1.088864 0.218642 -4.031656 0.389670 1.355285 -0.383902 -1.735230 -0.512650 -0.220757 1.473573 -0.252815 -0.796939 1.444044 -3.644967 -0.339957
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.298533 -0.710432 -0.017158 -1.063543 -0.266276 -1.479880 0.445600 1.061593 0.918767 1.971617 1.032302 1.442163 0.878780 1.748669 0.298081 -0.117042 1.323398 0.912123 2.313009 0.849037
wb_dma_ch_rf/reg_ch_tot_sz_r 1.912182 0.913793 -2.027199 0.387711 -1.659527 2.701430 -1.212026 -5.617672 -2.703646 -1.564214 -1.509001 -2.814114 -1.566275 -1.997800 0.932137 0.991615 0.681071 -0.820516 -2.824246 -2.438679
wb_dma_ch_rf/wire_ch_adr0 -5.053291 -2.551132 1.686279 -0.413045 2.191386 -0.321204 1.990859 1.839555 1.304100 -0.834302 1.610725 1.278268 3.664753 2.806438 1.350575 2.218804 4.613790 2.246930 -1.644610 1.272215
wb_dma_ch_rf/wire_ch_adr1 -0.715281 -0.163556 -1.795115 2.651747 -2.703605 1.414687 0.473882 -1.182081 0.089902 -0.662621 1.631988 -2.553339 0.792964 -1.019331 -0.901043 -3.135569 -0.506820 -1.515931 -0.006192 0.177730
wb_dma/wire_ch0_adr0 -0.866089 0.253446 1.912541 -0.751507 2.195660 -1.840693 0.509881 2.400100 3.138083 5.424047 3.007462 0.773980 4.234886 2.460792 3.603060 2.323440 2.292108 2.004587 0.606779 1.478037
wb_dma/wire_ch0_adr1 -0.700209 0.889973 -0.973690 0.446954 -1.527370 0.110143 0.234066 -0.165211 -0.229903 1.119804 0.546511 -1.235778 0.778806 -0.539962 -0.107028 -2.444036 0.329161 -1.585778 -0.154478 1.118537
wb_dma_ch_pri_enc/wire_pri24_out 1.060353 1.106424 1.564490 2.138528 0.099548 -0.102126 -0.181420 -0.254536 0.768840 0.098100 -0.969034 2.906747 -2.186608 0.097880 -1.584871 -0.559658 -2.244897 1.335899 -0.132443 0.527918
wb_dma/input_dma_rest_i 0.158478 -2.175763 1.300151 1.003067 0.883198 0.764513 -1.258732 1.703854 -0.878140 -1.564953 0.093888 0.321969 -0.456805 1.789407 0.824180 0.587747 -0.783463 0.264645 -0.373730 1.489764
wb_dma_inc30r/assign_1_out -0.226211 0.719954 0.801265 -2.936190 2.297109 -0.303814 0.109126 1.233512 0.892840 -0.023675 1.083144 -0.901540 -0.401426 0.774040 1.467586 1.696557 -1.808536 -0.414277 -0.306917 0.163218
wb_dma_ch_sel/assign_133_req_p0 -1.322863 -2.471381 -2.086012 0.418886 -2.289856 -0.226110 0.429212 -2.774347 1.131352 1.796732 1.692406 -1.517282 1.111625 -0.775519 0.615719 -1.724806 1.346821 0.551741 -2.366500 0.403421
wb_dma_ch_rf/always_23 -0.790933 -0.264903 -1.758778 2.735400 -2.684097 1.470174 0.452460 -1.128392 0.099270 -0.803038 1.697862 -2.578250 0.834244 -1.012924 -0.933600 -3.139378 -0.533584 -1.513164 0.032462 0.114386
wb_dma_inc30r/reg_out_r 0.087832 -0.047632 1.569048 0.442929 0.737421 -0.570758 0.771811 -1.426216 1.871207 -0.565377 0.409604 -4.397978 5.620066 -3.398368 -2.808865 -0.166159 2.282951 2.841437 -1.292190 -3.893297
wb_dma/wire_pointer2 0.822776 0.577173 1.389840 1.780830 0.207562 -0.190652 -0.181839 0.834180 0.672222 1.706035 0.053669 1.767172 0.421905 0.800841 0.211558 0.365322 0.525481 0.788577 -0.061636 1.164357
wb_dma/wire_pointer3 2.909508 -2.525898 1.173450 2.628966 0.954740 0.722454 -2.175799 0.788804 -0.021752 0.518130 0.179021 2.161648 -1.706909 2.398126 0.673090 1.202489 -1.648266 2.583786 -0.508699 1.590457
wb_dma/wire_pointer0 2.713426 -1.520550 -0.987810 3.812397 -1.116999 1.290510 -0.680594 -1.866005 1.125823 0.223403 1.255871 0.438166 -1.123627 0.146974 -0.980103 -0.149507 -1.673535 2.328619 -0.030035 -0.827533
wb_dma/wire_pointer1 3.064594 -0.416215 -0.158362 1.690216 0.156814 -0.088871 -1.042521 -0.923618 0.887728 2.276735 0.061230 2.049379 -1.378771 0.662839 -0.149986 0.605433 -1.092951 2.540708 -0.060252 0.124253
wb_dma/wire_mast0_err 0.149839 0.117841 1.427704 -0.920438 0.412898 -2.243091 0.471252 -3.067070 1.818046 2.853671 -0.367372 2.363382 -1.749845 1.486308 0.051410 -0.862047 -1.575607 3.393655 -1.670317 0.953931
wb_dma_ch_rf/always_26 0.213533 2.518447 1.393738 1.006077 -0.572411 0.964120 -2.328467 -0.494212 -4.250183 -0.391707 -3.043552 1.246825 1.008197 0.168353 -1.913399 -2.610663 3.326017 0.527666 -1.401578 1.426889
wb_dma_de/always_23/block_1/case_1/block_5 -1.886894 -0.388097 4.801876 -0.404248 3.448148 0.773808 -1.230411 -0.944456 -2.265437 -5.779480 -2.335438 -0.008576 -1.774472 1.374306 1.608909 3.981649 -3.881578 1.687294 -3.605521 -1.600512
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.475924 0.478363 -1.313038 -1.466943 -0.630694 -0.595373 -0.949328 -3.288585 -1.123766 3.691442 0.184938 0.407282 0.103123 1.581962 2.542865 -0.979064 0.841651 1.003315 -0.292138 1.068535
wb_dma_ch_rf/wire_ch_am0_we -0.263466 0.758091 0.812142 -2.994652 2.328424 -0.277647 0.071030 1.282109 0.874601 -0.012228 1.080415 -0.902583 -0.438862 0.783672 1.526348 1.693797 -1.793549 -0.418541 -0.325482 0.188850
wb_dma_ch_rf/always_25 -0.418791 1.004026 0.107147 0.574424 0.447607 0.326699 -1.128118 -0.075488 -2.150030 -1.239696 -1.775658 0.552055 1.722480 -0.998712 -3.349280 -1.784173 2.399725 2.173096 -0.619246 -1.113472
wb_dma/wire_dma_rest 0.063676 -2.064222 1.276309 0.999851 0.775265 0.820499 -1.188753 1.661924 -0.878642 -1.609836 0.056956 0.311235 -0.448434 1.696649 0.731556 0.527370 -0.709892 0.128415 -0.301930 1.449035
wb_dma_wb_mast/input_mast_adr 0.009070 0.272582 0.441423 -0.813186 -1.805742 -1.317175 0.739201 0.287325 1.234537 1.299149 0.338178 -2.789982 1.219715 -2.212782 -0.331475 -1.905163 0.105780 -2.382994 -1.805700 0.789877
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.249615 -1.751721 -1.565282 2.657711 0.077906 0.750058 -0.463084 -0.115885 1.055868 1.391375 0.476600 2.709543 -1.036423 0.498161 -0.997464 0.124832 0.758869 2.575660 -1.072645 0.762897
wb_dma_ch_sel/always_44/case_1 -2.807864 -3.483232 0.699721 2.969990 -0.938160 -0.648105 1.703786 1.420847 1.973858 1.686266 2.239141 2.881610 3.640456 2.648998 0.254355 0.360944 5.879230 2.559051 -0.645576 2.184853
wb_dma/wire_ch0_am0 -0.207313 0.689729 0.791447 -2.934229 2.298165 -0.326874 0.106735 1.303185 0.916161 -0.059697 1.144493 -0.863806 -0.360136 0.806798 1.390574 1.686914 -1.749732 -0.309113 -0.193127 0.132297
wb_dma/wire_ch0_am1 0.712390 0.845947 0.484197 -0.882782 0.751443 -0.698316 -0.250571 -1.851267 -0.497922 -0.049665 -0.654982 0.087473 1.333634 -0.192814 -2.066994 -0.353542 0.911997 2.919073 0.558963 -2.045554
wb_dma_ch_rf/always_19/if_1 -1.858676 0.871195 -0.093191 -0.789184 0.343323 1.393468 -0.697625 0.336646 -2.733871 -2.068941 -0.912924 0.074000 0.397676 0.123379 1.346985 1.168684 1.037042 -1.872074 1.185568 -0.560331
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -5.067391 -2.364548 1.615030 -0.368347 2.156506 -0.281640 1.918297 1.707415 1.250282 -0.694115 1.530691 1.426457 3.571759 2.784056 1.447685 2.151120 4.483851 2.207891 -1.557531 1.260476
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.408274 1.100586 1.197308 1.139295 4.209585 1.879469 -0.253313 -0.382278 0.972084 2.219987 2.939827 -2.691753 1.221051 3.392760 5.173109 1.226969 -2.969306 0.286213 -2.004719 1.942530
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.871221 1.744314 -2.869776 0.584587 1.786493 3.111709 0.838630 -0.517896 0.263660 1.509872 2.265549 -1.824596 -0.829229 2.090605 -0.010512 -0.434051 2.078847 -1.274165 -0.421425 1.740735
wb_dma_de/always_3/if_1 0.572082 0.046934 0.159663 0.408369 -2.311288 -0.823103 0.744568 -2.401776 1.095461 -0.437821 0.828396 -4.060647 2.631037 -2.914330 -3.135805 -3.045793 0.162937 0.475314 -1.043127 -2.123880
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.814840 1.510982 1.586706 0.427498 -0.097575 -0.069842 0.812854 0.624027 -0.124660 -2.080085 -1.070608 1.037975 -0.960053 -0.655686 -1.469680 -1.203711 -1.469611 -1.101375 0.155476 0.293772
wb_dma_ch_rf/assign_16_ch_adr1_we -0.730484 -0.260779 -1.675132 2.684428 -2.636611 1.478518 0.449079 -1.112480 0.093360 -0.799068 1.633355 -2.475159 0.810248 -0.959715 -0.952137 -3.048591 -0.469591 -1.472196 0.011437 0.100361
wb_dma_wb_if/wire_wbm_data_o -3.351391 -1.266855 1.235250 -1.269943 -3.125090 -0.591295 3.144063 0.599246 1.063281 -3.938483 1.021053 -2.827941 1.285254 -1.385216 0.501015 -0.422233 0.816120 -3.808362 -0.339542 -0.603359
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.122735 1.028640 1.479055 2.142304 0.070653 -0.118204 -0.201923 -0.267205 0.778014 0.060347 -0.962013 2.952445 -2.304927 0.027377 -1.637298 -0.569528 -2.411904 1.373716 -0.031938 0.449687
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.075840 -1.262665 -1.568225 -2.137798 0.561621 -0.793660 -0.664840 -5.766946 0.529222 1.643008 -0.373608 -1.542861 -2.295763 -0.326997 0.972778 -0.001534 -2.275061 3.234238 -3.788691 -1.359189
wb_dma_ch_sel/always_48/case_1/stmt_1 3.492568 -5.111704 0.718486 2.051074 -1.817993 -0.838534 0.262341 -1.861489 2.799588 1.455691 2.269377 -2.849018 2.057724 -0.051348 -2.620045 -1.464023 2.757134 3.437215 -5.291303 1.329325
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.923925 1.491702 1.669810 0.386542 -0.077581 -0.058949 0.866026 0.659078 -0.111315 -2.103184 -1.029314 0.936987 -0.823578 -0.623553 -1.428946 -1.211191 -1.285318 -1.149248 0.039802 0.321577
assert_wb_dma_ch_arb/input_grant0 -1.079374 -0.189341 -0.000681 -2.179126 0.600437 -1.031961 0.170743 -4.062983 0.416337 1.305696 -0.405268 -1.765664 -0.495791 -0.240175 1.487936 -0.267374 -0.831238 1.477279 -3.717032 -0.366601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.946252 1.505818 1.653597 0.435010 -0.113910 -0.058048 0.865681 0.704773 -0.158104 -2.161846 -1.044990 0.929281 -0.838187 -0.667711 -1.431247 -1.207184 -1.325027 -1.178862 0.074592 0.302114
wb_dma_ch_pri_enc/wire_pri18_out 0.944129 1.022765 1.499064 2.108262 0.095137 -0.049751 -0.185236 -0.190364 0.694134 -0.059921 -0.946092 2.840949 -2.110375 0.107704 -1.598876 -0.536154 -2.190463 1.269725 -0.119956 0.514005
wb_dma_de/assign_6_adr0_cnt_next -2.366593 0.391112 0.544019 -1.186093 1.474615 0.059637 0.183186 -0.809177 -1.286673 -2.177759 -1.652575 -0.641478 0.645187 -0.487756 0.223399 0.735410 -0.242836 0.525413 -0.294039 -1.634256
wb_dma_ch_rf/reg_ch_err 0.080362 0.101419 1.443521 -0.862641 0.413592 -2.269475 0.492996 -2.976454 1.861696 2.799155 -0.320826 2.400951 -1.729951 1.482001 -0.018464 -0.927660 -1.600706 3.441089 -1.599588 0.957124
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.216120 -1.020515 -1.562905 -0.054174 -0.054970 0.107391 -0.894792 -1.721513 0.209049 0.551791 0.063225 0.242367 -1.793284 -0.102635 -0.396487 0.255721 -1.586153 1.772593 -0.027511 -1.028852
wb_dma_wb_slv/input_wb_addr_i -4.654353 1.008556 3.689084 2.624610 -1.905506 0.283996 1.551024 2.633732 -1.457079 -1.822780 -2.574671 -0.946377 2.772405 -0.687805 2.099932 -0.726453 3.105875 -4.005235 -3.142688 3.605276
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.009143 1.526242 1.682640 0.475496 -0.095545 -0.081908 0.861700 0.729826 -0.133011 -2.255003 -1.076741 0.986680 -0.929298 -0.653008 -1.540480 -1.247015 -1.449293 -1.215751 0.102835 0.337325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.878048 1.537273 1.656745 0.408595 -0.107632 -0.105688 0.865865 0.634443 -0.090968 -2.149318 -1.095911 1.027728 -0.921334 -0.639039 -1.501114 -1.220133 -1.463362 -1.146222 0.099523 0.308788
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.889677 1.454308 1.646946 0.448331 -0.095114 -0.060831 0.844285 0.692225 -0.106733 -2.138912 -1.019147 0.973425 -0.856727 -0.604924 -1.427186 -1.209299 -1.365746 -1.134348 0.084517 0.339966
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.654236 1.165507 -0.614521 -1.022240 1.222524 1.341581 -1.770588 -2.713964 -1.819440 1.033531 -1.880424 -0.772405 -1.981285 -0.721372 2.176166 2.730867 0.239264 -0.133775 -3.486928 -0.529535
