<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 22. ISCA 1995</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca95">22. ISCA 1995:
Santa Margherita Ligure, Italy</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca95">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca95">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca95">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca95">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
</ul>




<h2>Multiprocessors and Applications</h2>
 

<ul>
<li id="AgarwalBCJKKLMY95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bianchini:Ricardo">Ricardo Bianchini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaiken:David">David Chaiken</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Kirk_L=">Kirk L. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kranz:David_A=">David A. Kranz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kubiatowicz:John">John Kubiatowicz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lim:Beng=Hong">Beng-Hong Lim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mackenzie:Kenneth">Kenneth Mackenzie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeung:Donald">Donald Yeung</a>:<br /><b>The MIT Alewife Machine: Architecture and Performance.</b> 2-13<br /><small><a href="http://doi.acm.org/10.1145/223982.223985"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AgarwalBCJKKLMY95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AgarwalBCJKKLMY95.xml">XML</a></small></small></li>
<li id="KodamaSSYSY95"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kodama:Yuetsu">Yuetsu Kodama</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sakane:Hirohumi">Hirohumi Sakane</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sato:Mitsuhisa">Mitsuhisa Sato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yamana:Hayato">Hayato Yamana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sakai:Shuichi">Shuichi Sakai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yamaguchi:Yoshinori">Yoshinori Yamaguchi</a>:<br /><b>The EM-X Parallel Computer: Architecture and Basic Performance.</b> 14-23<br /><small><a href="http://doi.acm.org/10.1145/223982.223987"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KodamaSSYSY95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KodamaSSYSY95.xml">XML</a></small></small></li>
<li id="WooOTSG95"><a href="http://dblp.dagstuhl.de/pers/hc/w/Woo:Steven_Cameron">Steven Cameron Woo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ohara:Moriyoshi">Moriyoshi Ohara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrie:Evan">Evan Torrie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Jaswinder_Pal">Jaswinder Pal Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Anoop">Anoop Gupta</a>:<br /><b>The SPLASH-2 Programs: Characterization and Methodological Considerations.</b> 24-36<br /><small><a href="http://doi.acm.org/10.1145/223982.223990"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WooOTSG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WooOTSG95.xml">XML</a></small></small></li>
</ul>



<h2>Cache Coherence</h2>
 

<ul>
<li id="GrahnS95"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grahn:H=aring=kan">H&#229;kan Grahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Efficient Strategies for Software-Only Protocols in Shared-Memory Multiprocessors.</b> 38-47<br /><small><a href="http://doi.acm.org/10.1145/223982.225958"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GrahnS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GrahnS95.xml">XML</a></small></small></li>
<li id="LebeckW95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors.</b> 48-59<br /><small><a href="http://doi.acm.org/10.1145/223982.223995"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LebeckW95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LebeckW95.xml">XML</a></small></small></li>
<li id="Dahlgren95"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dahlgren:Fredrik">Fredrik Dahlgren</a>:<br /><b>Boosting the Performance of Hybrid Snooping Cache Protocols.</b> 60-69<br /><small><a href="http://doi.acm.org/10.1145/223982.223998"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Dahlgren95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Dahlgren95.xml">XML</a></small></small></li>
</ul>



<h2>Interconnect Technology and I/O</h2>
 

<ul>
<li id="NowatzykBKP95"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nowatzyk:Andreas">Andreas Nowatzyk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Browne:Michael_C=">Michael C. Browne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kelly:Edmund_J=">Edmund J. Kelly</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parkin:Michael">Michael Parkin</a>:<br /><b>S-Connect: From Networks of Workstations to Supercomputer Performance.</b> 71-82<br /><small><a href="http://doi.acm.org/10.1145/223982.224004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NowatzykBKP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NowatzykBKP95.xml">XML</a></small></small></li>
<li id="VarmaJ95"><a href="http://dblp.dagstuhl.de/pers/hc/v/Varma:Anujan">Anujan Varma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacobson:Quinn">Quinn Jacobson</a>:<br /><b>Destage Algorithms for Disk Arrays with Non-Volatile Caches.</b> 83-95<br /><small><a href="http://doi.acm.org/10.1145/223982.224042"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VarmaJ95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VarmaJ95.xml">XML</a></small></small></li>
<li id="StollWCFLH95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stoll:Gordon">Gordon Stoll</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Bin">Bin Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Felten:Edward_W=">Edward W. Felten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hanrahan:Pat">Pat Hanrahan</a>:<br /><b>Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer.</b> 96-105<br /><small><a href="http://doi.acm.org/10.1145/223982.224043"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/StollWCFLH95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/StollWCFLH95.xml">XML</a></small></small></li>
<li id="NowatzykP95"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nowatzyk:Andreas">Andreas Nowatzyk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prucnal:Paul_R=">Paul R. Prucnal</a>:<br /><b>Are Crossbars Really Dead? The Case for Optical Multiprocessor Interconnect Systems.</b> 106-115<br /><small><a href="http://doi.acm.org/10.1145/223982.224364"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NowatzykP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NowatzykP95.xml">XML</a></small></small></li>
</ul>



<h2>Instruction Level Parallelism</h2>
 

<ul>
<li id="JourdanSL95"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jourdan:St=eacute=phan">St&#233;phan Jourdan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sainrat:Pascal">Pascal Sainrat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Litaize:Daniel">Daniel Litaize</a>:<br /><b>Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor.</b> 117-125<br /><small><a href="http://doi.acm.org/10.1145/223982.224366"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JourdanSL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JourdanSL95.xml">XML</a></small></small></li>
<li id="AndoNHN95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ando:Hideki">Hideki Ando</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakanishi:Chikako">Chikako Nakanishi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hara:Tetsuya">Tetsuya Hara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakaya:Masao">Masao Nakaya</a>:<br /><b>Unconstrained Speculative Execution with Predicated State Buffering.</b> 126-137<br /><small><a href="http://doi.acm.org/10.1145/223982.224367"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AndoNHN95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AndoNHN95.xml">XML</a></small></small></li>
<li id="MahlkeHMAH95"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hank:Richard_E=">Richard E. Hank</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McCormick:James_E=">James E. McCormick</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>A Comparison of Full and Partial Predicated Execution Support for ILP Processors.</b> 138-150<br /><small><a href="http://doi.acm.org/10.1145/223982.225965"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MahlkeHMAH95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MahlkeHMAH95.xml">XML</a></small></small></li>
</ul>



<h2>New Microarchitectures</h2>
 

<ul>
<li id="SimoneEIKMPRSTT95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Simone:Mike">Mike Simone</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Essen:A=">A. Essen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ike:A=">A. Ike</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamoorthy:A=">A. Krishnamoorthy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maruyama:Tak">Tak Maruyama</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patkar:Niteen">Niteen Patkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramaswami:M=">M. Ramaswami</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shebanow:Michael">Michael Shebanow</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thirumalaiswamy:V=">V. Thirumalaiswamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tovey:DeForest">DeForest Tovey</a>:<br /><b>Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor.</b> 151-162<br /><small><a href="http://doi.acm.org/10.1145/223982.224411"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SimoneEIKMPRSTT95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SimoneEIKMPRSTT95.xml">XML</a></small></small></li>
<li id="DiepNS95"><a href="http://dblp.dagstuhl.de/pers/hc/d/Diep:Trung_A=">Trung A. Diep</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nelson:Christopher">Christopher Nelson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Performance Evaluation of the PowerPC 620 Microarchitecture.</b> 163-175<br /><small><a href="http://doi.acm.org/10.1145/223982.224417"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DiepNS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DiepNS95.xml">XML</a></small></small></li>
</ul>



<h2>Managing Memory Hierarchies</h2>
 

<ul>
<li id="RomerOKB95"><a href="http://dblp.dagstuhl.de/pers/hc/r/Romer:Theodore_H=">Theodore H. Romer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ohlrich:Wayne_H=">Wayne H. Ohlrich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karlin:Anna_R=">Anna R. Karlin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bershad:Brian_N=">Brian N. Bershad</a>:<br /><b>Reducing TLB and Memory Overhead Using Online Superpage Promotion.</b> 176-187<br /><small><a href="http://doi.acm.org/10.1145/223982.224419"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RomerOKB95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RomerOKB95.xml">XML</a></small></small></li>
<li id="ZhangT95"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zheng">Zheng Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Speeding Up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching.</b> 188-199<br /><small><a href="http://doi.acm.org/10.1145/223982.224423"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhangT95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhangT95.xml">XML</a></small></small></li>
</ul>



<h2>Interconnection Network Routing</h2>
 

<ul>
<li id="AnjanP95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Anjan:K=_V=">K. V. Anjan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pinkston:Timothy_Mark">Timothy Mark Pinkston</a>:<br /><b>An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA.</b> 201-210<br /><small><a href="http://doi.acm.org/10.1145/223982.224431"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AnjanP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AnjanP95.xml">XML</a></small></small></li>
<li id="ShinD95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shin:Kang_G=">Kang G. Shin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Daniel:Stuart_W=">Stuart W. Daniel</a>:<br /><b>Analysis and implementation of hybrid switching.</b> 211-219<br /><small><a href="http://doi.acm.org/10.1145/223982.224432"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShinD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShinD95.xml">XML</a></small></small></li>
<li id="DaoDY95"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dao:Binh_Vien">Binh Vien Dao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>:<br /><b>Configurable Flow Control Mechanisms for Fault-Tolerant Routing.</b> 220-229<br /><small><a href="http://doi.acm.org/10.1145/223982.224433"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DaoDY95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DaoDY95.xml">XML</a></small></small></li>
<li id="CallahanG95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Callahan:Timothy_J=">Timothy J. Callahan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goldstein:Seth_Copen">Seth Copen Goldstein</a>:<br /><b>NIFDY: A Low Overhead, High Throughput Network Interface.</b> 230-241<br /><small><a href="http://doi.acm.org/10.1145/223982.224434"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CallahanG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CallahanG95.xml">XML</a></small></small></li>
</ul>



<h2>Novel Memory Access Mechanisms</h2>
 

<ul>
<li id="PeironVAL95"><a href="http://dblp.dagstuhl.de/pers/hc/p/Peiron:Montse">Montse Peiron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lang:Tom=aacute=s">Tom&#225;s Lang</a>:<br /><b>Vector Multiprocessors with Arbitrated Memory Access.</b> 243-252<br /><small><a href="http://doi.acm.org/10.1145/223982.224435"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PeironVAL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PeironVAL95.xml">XML</a></small></small></li>
<li id="KaviHPAS95"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kavi:Krishna_M=">Krishna M. Kavi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hurson:Ali_R=">Ali R. Hurson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patadia:Phenil">Phenil Patadia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abraham:Elizabeth">Elizabeth Abraham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shanmugam:Ponnarasu">Ponnarasu Shanmugam</a>:<br /><b>Design of Cache Memories for Multi-Threaded Dataflow Architecture.</b> 253-264<br /><small><a href="http://doi.acm.org/10.1145/223982.224436"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KaviHPAS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KaviHPAS95.xml">XML</a></small></small></li>
<li id="BodinS95"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bodin:Fran=ccedil=ois">Fran&#231;ois Bodin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Skewed Associativity Enhances Performance Predictability.</b> 265-274<br /><small><a href="http://doi.acm.org/10.1145/223982.224437"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BodinS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BodinS95.xml">XML</a></small></small></li>
</ul>



<h2>Branch Prediction</h2>
 

<ul>
<li id="YoungGS95"><a href="http://dblp.dagstuhl.de/pers/hc/y/Young:Cliff">Cliff Young</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gloy:Nicholas_C=">Nicholas C. Gloy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>A Comparative Analysis of Schemes for Correlated Branch Prediction.</b> 276-286<br /><small><a href="http://doi.acm.org/10.1145/223982.224438"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YoungGS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YoungGS95.xml">XML</a></small></small></li>
<li id="CalderG95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>:<br /><b>Next Cache Line and Set Prediction.</b> 287-296<br /><small><a href="http://doi.acm.org/10.1145/223982.224439"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CalderG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CalderG95.xml">XML</a></small></small></li>
</ul>



<h2>System Evaluation</h2>
 

<ul>
<li id="KaramchetiC95"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karamcheti:Vijay">Vijay Karamcheti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chien:Andrew_A=">Andrew A. Chien</a>:<br /><b>A Comparison of Architectural Support for Messaging in the TMC CM-5 and the Cray T3D.</b> 298-307<br /><small><a href="http://doi.acm.org/10.1145/223982.224440"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KaramchetiC95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KaramchetiC95.xml">XML</a></small></small></li>
<li id="StrickerG95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stricker:Thomas">Thomas Stricker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gross:Thomas_R=">Thomas R. Gross</a>:<br /><b>Optimizing Memory System Performance for Communication in Parallel Computers.</b> 308-319<br /><small><a href="http://doi.acm.org/10.1145/223982.224442"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/StrickerG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/StrickerG95.xml">XML</a></small></small></li>
<li id="Arpaci-DusseauCKSY95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Arpaci:Remzi_H=">Remzi H. Arpaci</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Culler:David_E=">David E. Culler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamurthy:Arvind">Arvind Krishnamurthy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steinberg:Steve_G=">Steve G. Steinberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yelick:Katherine_A=">Katherine A. Yelick</a>:<br /><b>Empirical Evaluation of the CRAY-T3D: A Compiler Perspective.</b> 320-331<br /><small><a href="http://doi.acm.org/10.1145/223982.224443"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Arpaci-DusseauCKSY95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Arpaci-DusseauCKSY95.xml">XML</a></small></small></li>
</ul>



<h2>Instruction Fetching</h2>
 

<ul>
<li id="ConteMMP95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Menezes:Kishore_N=">Kishore N. Menezes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mills:Patrick_M=">Patrick M. Mills</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Burzin_A=">Burzin A. Patel</a>:<br /><b>Optimization of Instruction Fetch Mechanisms for High Issue Rates.</b> 333-344<br /><small><a href="http://doi.acm.org/10.1145/223982.224444"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ConteMMP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ConteMMP95.xml">XML</a></small></small></li>
<li id="UhligNMSE95"><a href="http://dblp.dagstuhl.de/pers/hc/u/Uhlig:Richard">Richard Uhlig</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagle:David">David Nagle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sechrest:Stuart">Stuart Sechrest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Instruction Fetching: Coping with Code Bloat.</b> 345-356<br /><small><a href="http://doi.acm.org/10.1145/223982.224445"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/UhligNMSE95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/UhligNMSE95.xml">XML</a></small></small></li>
<li id="LeeBCG95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Dennis">Dennis Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>:<br /><b>Instruction Cache Fetch Policies for Speculative Execution.</b> 357-367<br /><small><a href="http://doi.acm.org/10.1145/223982.224446"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeBCG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeBCG95.xml">XML</a></small></small></li>
</ul>



<h2>Caches</h2>
 

<ul>
<li id="AustinPS95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pnevmatikatos:Dionisios_N=">Dionisios N. Pnevmatikatos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Streamlining Data Cache Access with Fast Address Calculation.</b> 369-380<br /><small><a href="http://doi.acm.org/10.1145/223982.224447"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AustinPS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AustinPS95.xml">XML</a></small></small></li>
<li id="WangSY95"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang_0003:Hong">Hong Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Tong">Tong Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Qing">Qing Yang</a>:<br /><b>CAT - Caching Address Tags: A Technique for Reducing Area Cost of On-Chip Caches.</b> 381-390<br /><small><a href="http://doi.acm.org/10.1145/223982.224448"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WangSY95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WangSY95.xml">XML</a></small></small></li>
</ul>



<h2>Processor Architecture</h2>
 

<ul>
<li id="TullsenEL95"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>Simultaneous Multithreading: Maximizing On-Chip Parallelism.</b> 392-403<br /><small><a href="http://doi.acm.org/10.1145/223982.224449"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TullsenEL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TullsenEL95.xml">XML</a></small></small></li>
<li id="HoYHD95"><a href="http://dblp.dagstuhl.de/pers/hc/h/Ho:Richard_C=">Richard C. Ho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:C=_Han">C. Han Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dill:David_L=">David L. Dill</a>:<br /><b>Architecture Validation for Processors.</b> 404-413<br /><small><a href="http://doi.acm.org/10.1145/223982.224450"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HoYHD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HoYHD95.xml">XML</a></small></small></li>
<li id="SohiBV95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Breach:Scott_E=">Scott E. Breach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Multiscalar Processors.</b> 414-425<br /><small><a href="http://doi.acm.org/10.1145/223982.224451"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SohiBV95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SohiBV95.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
