Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 12 23:12:07 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-440814543.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                12583        0.018        0.000                      0                12579        0.264        0.000                       0                  4253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.635        0.000                      0                   13        0.175        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       31.593        0.000                      0                  443        0.106        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       30.183        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.330        0.000                      0                11900        0.018        0.000                      0                11900        3.750        0.000                       0                  3898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.638        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.467        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.439        0.000                      0                    1                                                                        
                       sys_clk                      2.382        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.773ns (33.424%)  route 1.540ns (66.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.478     6.689 r  FDPE_3/Q
                         net (fo=5, routed)           1.540     8.229    clk200_rst
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.295     8.524 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.524    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.031    11.158    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.362%)  route 1.405ns (68.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.405     8.125    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     8.249 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.249    soc_netsoc_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.077    11.226    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.664ns (32.092%)  route 1.405ns (67.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.405     8.125    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.146     8.271 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.271    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.535%)  route 1.115ns (63.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.645    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.769 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.535%)  route 1.115ns (63.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.645    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.769 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.535%)  route 1.115ns (63.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.645    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.769 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.642ns (36.535%)  route 1.115ns (63.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.645    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.769 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.959    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.642ns (33.700%)  route 1.263ns (66.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     7.983    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.107 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.107    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    11.230    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.668ns (34.593%)  route 1.263ns (65.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     7.983    soc_netsoc_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.150     8.133 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.133    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.224%)  route 0.420ns (46.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.629     6.211    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.478     6.689 r  FDPE_3/Q
                         net (fo=5, routed)           0.420     7.109    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  3.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.071     2.092    soc_netsoc_reset_counter[2]
    SLICE_X65Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.137 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.137    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.092     1.962    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.243     2.264    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.044     2.308 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.308    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.243     2.264    soc_netsoc_reset_counter[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.309 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.309    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     1.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.174    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.249ns (50.471%)  route 0.244ns (49.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.244     2.250    soc_netsoc_reset_counter[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.101     2.351 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.351    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.119%)  route 0.178ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.119%)  route 0.178ns (41.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.128    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y31     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y31     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.428ns (17.496%)  route 6.734ns (82.504%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=7, routed)           1.217     3.236    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[4]
    SLICE_X31Y11         LUT2 (Prop_lut2_I0_O)        0.150     3.386 r  soc_ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=16, routed)          1.424     4.810    soc_ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     5.136 r  soc_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           1.150     6.287    soc_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.979     7.389    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.282     7.795    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.919 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.162     8.081    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.520     9.725    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y5          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X47Y5          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.458    
                         clock uncertainty           -0.035    41.423    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.105    41.318    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                 31.593    

Slack (MET) :             31.683ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 1.690ns (20.621%)  route 6.505ns (79.379%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.455     7.588    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.772     8.484    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y13         LUT3 (Prop_lut3_I2_O)        0.148     8.632 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.803     9.435    soc_ethphy_liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.328     9.763 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     9.763    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X32Y13         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.031    41.446    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.446    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                 31.683    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 1.428ns (17.956%)  route 6.525ns (82.044%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=7, routed)           1.217     3.236    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[4]
    SLICE_X31Y11         LUT2 (Prop_lut2_I0_O)        0.150     3.386 r  soc_ethmac_crc32_checker_crc_reg[29]_i_2/O
                         net (fo=16, routed)          1.424     4.810    soc_ethmac_crc32_checker_crc_reg[29]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     5.136 r  soc_ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           1.150     6.287    soc_ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.979     7.389    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.513 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.282     7.795    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.919 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.162     8.081    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.205 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.311     9.516    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X47Y9          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X47Y9          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.456    
                         clock uncertainty           -0.035    41.421    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)       -0.058    41.363    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 31.847    

Slack (MET) :             31.857ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 1.338ns (17.011%)  route 6.527ns (82.989%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.645     6.778    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.902 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.065     7.967    soc_ethmac_crc32_checker_fifo_out
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.091 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.342     9.433    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X44Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X44Y6          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_ethmac_rx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 31.857    

Slack (MET) :             31.857ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 1.338ns (17.011%)  route 6.527ns (82.989%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.645     6.778    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.902 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.065     7.967    soc_ethmac_crc32_checker_fifo_out
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.091 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.342     9.433    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X44Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X44Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X44Y6          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 31.857    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.338ns (17.102%)  route 6.486ns (82.898%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.645     6.778    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.902 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.065     7.967    soc_ethmac_crc32_checker_fifo_out
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.091 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.300     9.391    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y8          FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.338ns (17.102%)  route 6.486ns (82.898%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.645     6.778    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.902 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.065     7.967    soc_ethmac_crc32_checker_fifo_out
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.091 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.300     9.391    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y8          FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.898ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.338ns (17.102%)  route 6.486ns (82.898%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.645     6.778    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.902 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           1.065     7.967    soc_ethmac_crc32_checker_fifo_out
    SLICE_X36Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.091 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.300     9.391    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X45Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X45Y8          FDRE (Setup_fdre_C_CE)      -0.205    41.289    soc_ethmac_rx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 31.898    

Slack (MET) :             31.907ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.338ns (17.295%)  route 6.398ns (82.705%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.455     7.588    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.922     8.634    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.758 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.545     9.304    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X31Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X31Y12         FDRE (Setup_fdre_C_CE)      -0.205    41.211    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                 31.907    

Slack (MET) :             31.907ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.338ns (17.295%)  route 6.398ns (82.705%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.429     3.415    soc_ethmac_rx_cdc_graycounter0_q[1]
    SLICE_X37Y12         LUT6 (Prop_lut6_I3_O)        0.299     3.714 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.879     4.593    storage_12_reg_i_11_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.839     5.557    storage_12_reg_i_8_n_0
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.329     6.010    storage_12_reg_i_1_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.134 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.455     7.588    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.124     7.712 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.922     8.634    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X31Y13         LUT2 (Prop_lut2_I0_O)        0.124     8.758 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.545     9.304    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X31Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X31Y12         FDRE (Setup_fdre_C_CE)      -0.205    41.211    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                 31.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.777%)  route 0.302ns (70.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X45Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.128     0.694 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.302     0.995    soc_ethmac_rx_converter_converter_source_payload_data[39]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     0.889    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.237%)  route 0.310ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.566     0.566    eth_rx_clk
    SLICE_X45Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.128     0.694 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/Q
                         net (fo=1, routed)           0.310     1.003    soc_ethmac_rx_converter_converter_source_payload_data[38]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.242     0.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X37Y13         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl8_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl8_regs0[1]
    SLICE_X37Y13         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X37Y13         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl8_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl8_regs0[2]
    SLICE_X37Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    vns_xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X39Y11         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vns_xilinxmultiregimpl8_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.759    vns_xilinxmultiregimpl8_regs0[5]
    SLICE_X39Y11         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    eth_rx_clk
    SLICE_X39Y11         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.075     0.638    vns_xilinxmultiregimpl8_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_last_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.647%)  route 0.295ns (61.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X32Y12         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  soc_ethphy_liteethphymiirx_converter_converter_source_last_reg/Q
                         net (fo=12, routed)          0.295     0.998    soc_ethphy_liteethphymiirx_converter_converter_source_last_reg_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.043 r  soc_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.043    soc_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    eth_rx_clk
    SLICE_X37Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.091     0.918    soc_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl8_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl8_regs0[4]
    SLICE_X37Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X37Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    vns_xilinxmultiregimpl8_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     0.563    eth_rx_clk
    SLICE_X39Y11         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vns_xilinxmultiregimpl8_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.759    vns_xilinxmultiregimpl8_regs0[6]
    SLICE_X39Y11         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    eth_rx_clk
    SLICE_X39Y11         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.071     0.634    vns_xilinxmultiregimpl8_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl8_regs0_reg[3]/Q
                         net (fo=1, routed)           0.058     0.760    vns_xilinxmultiregimpl8_regs0[3]
    SLICE_X36Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    vns_xilinxmultiregimpl8_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl8_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.768    vns_xilinxmultiregimpl8_regs0[0]
    SLICE_X36Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.830     0.830    eth_rx_clk
    SLICE_X36Y12         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    vns_xilinxmultiregimpl8_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y38  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y38  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y13  soc_ethmac_ps_crc_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y13  soc_ethmac_ps_preamble_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y5   soc_ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y5   soc_ethmac_rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y5   soc_ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y5   soc_ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y6   soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y10  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y10  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.183ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 1.634ns (17.852%)  route 7.519ns (82.148%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.879     8.675    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.799 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.685     9.484    storage_11_reg_i_46_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.608 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.113    10.720    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.498    41.498    eth_tx_clk
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.035    41.470    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.904    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 30.183    

Slack (MET) :             30.763ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 1.510ns (17.613%)  route 7.063ns (82.387%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.791     8.587    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.430    10.140    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.498    41.498    eth_tx_clk
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.035    41.470    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.904    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                 30.763    

Slack (MET) :             31.057ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 1.510ns (18.238%)  route 6.769ns (81.762%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.852     8.648    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.772 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.075     9.847    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.498    41.498    eth_tx_clk
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.035    41.470    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.904    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 31.057    

Slack (MET) :             31.101ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.510ns (18.335%)  route 6.726ns (81.665%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.679     8.474    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.598 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.205     9.803    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.498    41.498    eth_tx_clk
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.035    41.470    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.904    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 31.101    

Slack (MET) :             31.145ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.191ns  (logic 1.510ns (18.435%)  route 6.681ns (81.565%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.434     8.230    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.124     8.354 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.405     9.759    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.498    41.498    eth_tx_clk
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.035    41.470    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.904    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 31.145    

Slack (MET) :             31.204ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 1.510ns (18.568%)  route 6.622ns (81.432%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.509     8.305    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X31Y44         LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.271     9.700    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.498    41.498    eth_tx_clk
    RAMB36_X1Y9          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.035    41.470    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.904    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                 31.204    

Slack (MET) :             31.386ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 1.634ns (19.127%)  route 6.909ns (80.873%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.879     8.675    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.799 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.809     9.607    storage_11_reg_i_46_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.379    10.110    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)       -0.036    41.496    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.496    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                 31.386    

Slack (MET) :             31.409ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 1.634ns (19.127%)  route 6.909ns (80.873%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.879     8.675    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.799 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.809     9.607    storage_11_reg_i_46_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.379    10.110    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)       -0.013    41.519    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.519    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                 31.409    

Slack (MET) :             31.548ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 1.634ns (19.486%)  route 6.751ns (80.514%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.879     8.675    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.799 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.685     9.484    storage_11_reg_i_46_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.608 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.345     9.953    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)       -0.031    41.501    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.501    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                 31.548    

Slack (MET) :             31.687ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 1.662ns (19.795%)  route 6.734ns (80.205%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     2.085 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.089     3.175    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.124     3.299 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.689     3.987    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.111 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.457     4.568    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.692 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.602     5.294    soc_ethmac_padding_inserter_source_valid
    SLICE_X30Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.418 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.811     6.229    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.353 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.453     6.806    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.930 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.741     7.671    soc_ethmac_tx_converter_converter_mux0
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.124     7.795 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.879     8.675    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.799 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           1.013     9.811    storage_11_reg_i_46_n_0
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.152     9.963 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     9.963    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X30Y43         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.119    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.118    41.650    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.650    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 31.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.076     0.640    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y43         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.761    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X31Y43         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y43         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.075     0.640    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y43         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.761    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X31Y43         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y43         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.071     0.636    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X29Y42         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.699%)  route 0.321ns (63.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X36Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDSE (Prop_fdse_C_Q)         0.141     0.706 r  soc_ethmac_crc32_inserter_reg_reg[8]/Q
                         net (fo=2, routed)           0.321     1.026    p_23_in
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.071 r  soc_ethmac_crc32_inserter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.071    soc_ethmac_crc32_inserter_next_reg[16]
    SLICE_X35Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X35Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[16]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X35Y44         FDSE (Hold_fdse_C_D)         0.091     0.919    soc_ethmac_crc32_inserter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X35Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDSE (Prop_fdse_C_Q)         0.141     0.705 r  soc_ethmac_crc32_inserter_reg_reg[16]/Q
                         net (fo=2, routed)           0.102     0.807    p_31_in
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.852 r  soc_ethmac_crc32_inserter_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.852    soc_ethmac_crc32_inserter_next_reg[24]
    SLICE_X34Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X34Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[24]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X34Y44         FDSE (Hold_fdse_C_D)         0.121     0.698    soc_ethmac_crc32_inserter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.065%)  route 0.330ns (63.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X36Y44         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDSE (Prop_fdse_C_Q)         0.141     0.706 r  soc_ethmac_crc32_inserter_reg_reg[13]/Q
                         net (fo=2, routed)           0.330     1.035    p_28_in
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.080 r  soc_ethmac_crc32_inserter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.080    soc_ethmac_crc32_inserter_next_reg[21]
    SLICE_X35Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X35Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[21]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X35Y45         FDSE (Hold_fdse_C_D)         0.091     0.919    soc_ethmac_crc32_inserter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.184ns (34.135%)  route 0.355ns (65.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X36Y46         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.141     0.706 r  soc_ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.355     1.061    p_30_in
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.043     1.104 r  soc_ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.104    soc_ethmac_crc32_inserter_next_reg[23]
    SLICE_X35Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X35Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X35Y45         FDSE (Hold_fdse_C_D)         0.107     0.935    soc_ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.906%)  route 0.301ns (57.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X35Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDSE (Prop_fdse_C_Q)         0.128     0.692 r  soc_ethmac_crc32_inserter_reg_reg[23]/Q
                         net (fo=2, routed)           0.301     0.992    p_8_in
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.098     1.090 r  soc_ethmac_crc32_inserter_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     1.090    soc_ethmac_crc32_inserter_next_reg[31]
    SLICE_X36Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X36Y45         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[31]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X36Y45         FDSE (Hold_fdse_C_D)         0.092     0.921    soc_ethmac_crc32_inserter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y44  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X30Y44  FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y45  soc_ethmac_padding_inserter_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y47  soc_ethmac_padding_inserter_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y47  soc_ethmac_padding_inserter_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y47  soc_ethmac_padding_inserter_counter_reg[15]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y44  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y44  FDPE_9/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y45  soc_ethmac_padding_inserter_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y47  soc_ethmac_padding_inserter_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y47  soc_ethmac_padding_inserter_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y47  soc_ethmac_padding_inserter_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y44  soc_ethmac_padding_inserter_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y44  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y44  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y44  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X30Y44  FDPE_9/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y45  soc_ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y45  soc_ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y46  soc_ethmac_padding_inserter_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.968ns (43.607%)  route 5.131ns (56.393%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.085     5.140    picorv32/tag_mem_reg[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.264 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.264    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.796 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.796    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.663     6.573    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.403     7.100    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.224 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.278     7.502    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.943     8.568    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.692 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.830     9.522    picorv32/instr_auipc_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.646 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.292     9.938    picorv32/instr_retirq_i_2_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.062 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.639    10.700    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.437    11.437    picorv32/clk100
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429    11.031    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.968ns (43.607%)  route 5.131ns (56.393%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.085     5.140    picorv32/tag_mem_reg[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.264 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.264    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.796 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.796    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.663     6.573    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.403     7.100    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.224 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.278     7.502    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.943     8.568    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.692 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.830     9.522    picorv32/instr_auipc_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.646 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.292     9.938    picorv32/instr_retirq_i_2_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.062 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.639    10.700    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.437    11.437    picorv32/clk100
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429    11.031    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.968ns (43.607%)  route 5.131ns (56.393%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.085     5.140    picorv32/tag_mem_reg[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.264 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.264    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.796 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.796    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.663     6.573    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.403     7.100    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.224 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.278     7.502    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.943     8.568    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.692 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.830     9.522    picorv32/instr_auipc_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.646 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.292     9.938    picorv32/instr_retirq_i_2_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.062 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.639    10.700    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.437    11.437    picorv32/clk100
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429    11.031    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.968ns (43.607%)  route 5.131ns (56.393%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.085     5.140    picorv32/tag_mem_reg[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.264 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.264    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.796 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.796    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.663     6.573    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.403     7.100    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.224 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.278     7.502    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.943     8.568    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.692 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.830     9.522    picorv32/instr_auipc_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.646 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.292     9.938    picorv32/instr_retirq_i_2_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.062 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.639    10.700    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.437    11.437    picorv32/clk100
    SLICE_X48Y24         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X48Y24         FDRE (Setup_fdre_C_R)       -0.429    11.031    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 3.968ns (43.635%)  route 5.126ns (56.365%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 11.434 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.601     1.601    sys_clk
    RAMB18_X1Y11         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.055 r  tag_mem_reg/DOADO[1]
                         net (fo=9, routed)           1.085     5.140    picorv32/tag_mem_reg[1]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.264 r  picorv32/tag_mem_reg_i_12/O
                         net (fo=1, routed)           0.000     5.264    picorv32/tag_mem_reg_i_12_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.796 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.796    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.910 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.663     6.573    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.697 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.403     7.100    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.224 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.278     7.502    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.626 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.943     8.568    picorv32/mem_rdata_q[23]_i_1_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.692 r  picorv32/instr_auipc_i_2/O
                         net (fo=5, routed)           0.830     9.522    picorv32/instr_auipc_i_2_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.646 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.292     9.938    picorv32/instr_retirq_i_2_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I3_O)        0.124    10.062 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.633    10.695    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X47Y24         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.434    11.434    picorv32/clk100
    SLICE_X47Y24         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.513    
                         clock uncertainty           -0.057    11.457    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    11.028    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.518ns (27.840%)  route 6.527ns (72.160%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.567     1.567    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           0.997     3.021    p_0_in6_in[3]
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.145 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13/O
                         net (fo=1, routed)           0.000     3.145    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.695    soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.966 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.884     4.850    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.373     5.223 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2/O
                         net (fo=7, routed)           0.552     5.775    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.899 f  soc_netsoc_sdram_trrdcon_ready_i_14/O
                         net (fo=2, routed)           0.650     6.548    soc_netsoc_sdram_trrdcon_ready_i_14_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  soc_netsoc_sdram_dfi_p1_ras_n_i_3/O
                         net (fo=3, routed)           0.615     7.287    soc_netsoc_sdram_dfi_p1_ras_n_i_3_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.411 f  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6/O
                         net (fo=4, routed)           0.815     8.227    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.351 f  vns_bankmachine1_state[3]_i_8/O
                         net (fo=5, routed)           0.634     8.984    vns_bankmachine1_state[3]_i_8_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.483     9.591    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.715 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.897    10.612    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.457    11.457    sys_clk
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[0]/C
                         clock pessimism              0.079    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.311    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.518ns (27.840%)  route 6.527ns (72.160%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.567     1.567    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           0.997     3.021    p_0_in6_in[3]
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.145 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13/O
                         net (fo=1, routed)           0.000     3.145    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.695    soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.966 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.884     4.850    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.373     5.223 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2/O
                         net (fo=7, routed)           0.552     5.775    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.899 f  soc_netsoc_sdram_trrdcon_ready_i_14/O
                         net (fo=2, routed)           0.650     6.548    soc_netsoc_sdram_trrdcon_ready_i_14_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  soc_netsoc_sdram_dfi_p1_ras_n_i_3/O
                         net (fo=3, routed)           0.615     7.287    soc_netsoc_sdram_dfi_p1_ras_n_i_3_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.411 f  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6/O
                         net (fo=4, routed)           0.815     8.227    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.351 f  vns_bankmachine1_state[3]_i_8/O
                         net (fo=5, routed)           0.634     8.984    vns_bankmachine1_state[3]_i_8_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.483     9.591    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.715 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.897    10.612    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.457    11.457    sys_clk
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[1]/C
                         clock pessimism              0.079    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.311    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.518ns (27.840%)  route 6.527ns (72.160%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.567     1.567    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           0.997     3.021    p_0_in6_in[3]
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.145 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13/O
                         net (fo=1, routed)           0.000     3.145    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.695    soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.966 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.884     4.850    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.373     5.223 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2/O
                         net (fo=7, routed)           0.552     5.775    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.899 f  soc_netsoc_sdram_trrdcon_ready_i_14/O
                         net (fo=2, routed)           0.650     6.548    soc_netsoc_sdram_trrdcon_ready_i_14_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  soc_netsoc_sdram_dfi_p1_ras_n_i_3/O
                         net (fo=3, routed)           0.615     7.287    soc_netsoc_sdram_dfi_p1_ras_n_i_3_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.411 f  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6/O
                         net (fo=4, routed)           0.815     8.227    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.351 f  vns_bankmachine1_state[3]_i_8/O
                         net (fo=5, routed)           0.634     8.984    vns_bankmachine1_state[3]_i_8_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.483     9.591    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.715 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.897    10.612    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.457    11.457    sys_clk
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[2]/C
                         clock pessimism              0.079    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.311    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.518ns (27.840%)  route 6.527ns (72.160%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.567     1.567    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           0.997     3.021    p_0_in6_in[3]
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.145 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13/O
                         net (fo=1, routed)           0.000     3.145    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.695    soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.966 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.884     4.850    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.373     5.223 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2/O
                         net (fo=7, routed)           0.552     5.775    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.899 f  soc_netsoc_sdram_trrdcon_ready_i_14/O
                         net (fo=2, routed)           0.650     6.548    soc_netsoc_sdram_trrdcon_ready_i_14_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  soc_netsoc_sdram_dfi_p1_ras_n_i_3/O
                         net (fo=3, routed)           0.615     7.287    soc_netsoc_sdram_dfi_p1_ras_n_i_3_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.411 f  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6/O
                         net (fo=4, routed)           0.815     8.227    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.351 f  vns_bankmachine1_state[3]_i_8/O
                         net (fo=5, routed)           0.634     8.984    vns_bankmachine1_state[3]_i_8_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.483     9.591    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.715 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.897    10.612    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.457    11.457    sys_clk
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[3]/C
                         clock pessimism              0.079    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.311    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 2.518ns (27.840%)  route 6.527ns (72.160%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        1.567     1.567    sys_clk
    SLICE_X43Y7          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           0.997     3.021    p_0_in6_in[3]
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.145 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13/O
                         net (fo=1, routed)           0.000     3.145    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_13_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.695 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.695    soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_8_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.966 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           0.884     4.850    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.373     5.223 r  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2/O
                         net (fo=7, routed)           0.552     5.775    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_2_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     5.899 f  soc_netsoc_sdram_trrdcon_ready_i_14/O
                         net (fo=2, routed)           0.650     6.548    soc_netsoc_sdram_trrdcon_ready_i_14_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I1_O)        0.124     6.672 f  soc_netsoc_sdram_dfi_p1_ras_n_i_3/O
                         net (fo=3, routed)           0.615     7.287    soc_netsoc_sdram_dfi_p1_ras_n_i_3_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.411 f  soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6/O
                         net (fo=4, routed)           0.815     8.227    soc_netsoc_sdram_bankmachine3_precharge_timer_count[2]_i_6_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.351 f  vns_bankmachine1_state[3]_i_8/O
                         net (fo=5, routed)           0.634     8.984    vns_bankmachine1_state[3]_i_8_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.108 f  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=8, routed)           0.483     9.591    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.715 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.897    10.612    soc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3898, routed)        1.457    11.457    sys_clk
    SLICE_X56Y2          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[4]/C
                         clock pessimism              0.079    11.536    
                         clock uncertainty           -0.057    11.480    
    SLICE_X56Y2          FDRE (Setup_fdre_C_CE)      -0.169    11.311    soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 picorv32/mem_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain0_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.765%)  route 0.232ns (62.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.558     0.558    picorv32/clk100
    SLICE_X49Y21         FDRE                                         r  picorv32/mem_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  picorv32/mem_wdata_reg[5]/Q
                         net (fo=8, routed)           0.232     0.931    soc_netsoc_netsoc_picorv32_ibus_dat_w[5]
    RAMB18_X1Y7          RAMB18E1                                     r  mem_grain0_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.871     0.871    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  mem_grain0_reg/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.913    mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.567     0.567    sys_clk
    SLICE_X47Y47         FDRE                                         r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.925    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y47         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.837     0.837    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y47         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.580    
    SLICE_X46Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.890    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.566     0.566    sys_clk
    SLICE_X39Y49         FDRE                                         r  soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[25]/Q
                         net (fo=2, routed)           0.067     0.774    soc_netsoc_netsoc_uart_phy_phase_accumulator_tx[25]
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.921 r  soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.921    soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[27]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.975 r  soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.975    soc_netsoc_netsoc_uart_phy_phase_accumulator_tx0[28]
    SLICE_X39Y50         FDRE                                         r  soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3898, routed)        0.828     0.828    sys_clk
    SLICE_X39Y50         FDRE                                         r  soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[28]/C
                         clock pessimism              0.000     0.828    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.933    soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y7   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y12  storage_9_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_8_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y19  storage_13_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  storage_13_reg_0_1_24_29/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y31         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.590     3.863    clk200_clk
    SLICE_X64Y31         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.739    
    SLICE_X64Y31         FDPE (Setup_fdpe_C_D)       -0.035     3.704    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.638    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.467ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X29Y38         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.563     2.563    eth_rx_clk
    SLICE_X29Y38         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.563    
                         clock uncertainty           -0.025     2.538    
    SLICE_X29Y38         FDPE (Setup_fdpe_C_D)       -0.005     2.533    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.533    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.467    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y44         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     2.565    eth_tx_clk
    SLICE_X30Y44         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X30Y44         FDPE (Setup_fdpe_C_D)       -0.035     2.505    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.505    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.439    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X62Y33         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3898, routed)        0.592     2.592    sys_clk
    SLICE_X62Y33         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.592    
                         clock uncertainty           -0.129     2.462    
    SLICE_X62Y33         FDPE (Setup_fdpe_C_D)       -0.005     2.457    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.457    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.382    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.139 (r) | FAST    |     2.491 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.041 (r) | SLOW    |    -0.745 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.436 (r) | SLOW    |    -0.904 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.886 (r) | SLOW    |    -0.662 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.495 (r) | SLOW    |    -0.910 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.783 (r) | SLOW    |    -0.963 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     3.302 (r) | SLOW    |    -0.617 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     1.816 (r) | SLOW    |    -0.092 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     3.749 (r) | SLOW    |    -0.989 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.513 (r) | SLOW    |    -0.286 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.304 (r) | SLOW    |    -1.692 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     5.840 (r) | SLOW    |    -1.592 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     5.720 (r) | SLOW    |    -1.610 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.003 (r) | SLOW    |    -1.484 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     4.901 (r) | SLOW    |    -1.349 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     4.626 (r) | SLOW    |    -1.265 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     4.741 (r) | SLOW    |    -1.321 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.605 (r) | SLOW    |    -1.233 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.550 (r) | SLOW    |      2.851 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.318 (r) | SLOW    |      2.753 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.550 (r) | SLOW    |      2.825 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.320 (r) | SLOW    |      2.738 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.486 (r) | SLOW    |      2.797 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.802 (r) | SLOW    |      1.673 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.404 (r) | SLOW    |      1.942 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.554 (r) | SLOW    |      2.006 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.939 (r) | SLOW    |      1.716 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.101 (r) | SLOW    |      1.806 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.694 (r) | SLOW    |      2.077 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.652 (r) | SLOW    |      1.611 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.951 (r) | SLOW    |      1.741 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.595 (r) | SLOW    |      1.634 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.034 (r) | SLOW    |      1.789 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.593 (r) | SLOW    |      1.640 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.735 (r) | SLOW    |      1.683 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.733 (r) | SLOW    |      1.682 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.894 (r) | SLOW    |      1.733 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.443 (r) | SLOW    |      1.575 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.745 (r) | SLOW    |      1.669 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.253 (r) | SLOW    |      1.858 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.292 (r) | SLOW    |      1.466 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.254 (r) | SLOW    |      1.865 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.293 (r) | SLOW    |      1.461 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      8.800 (r) | SLOW    |      2.823 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDRE           | -     |      8.751 (r) | SLOW    |      2.550 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.668 (r) | SLOW    |      2.856 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |      9.925 (r) | SLOW    |      3.306 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.841 (r) | SLOW    |      2.958 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.881 (r) | SLOW    |      2.974 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.545 (r) | SLOW    |      2.715 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.501 (r) | SLOW    |      2.661 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.477 (r) | SLOW    |      3.210 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.696 (r) | SLOW    |      3.284 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.365 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.407 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.834 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.817 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.833 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.799 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.781 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.670 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.834 ns
Ideal Clock Offset to Actual Clock: -2.078 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.041 (r) | SLOW    | -0.745 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.436 (r) | SLOW    | -0.904 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.886 (r) | SLOW    | -0.662 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.495 (r) | SLOW    | -0.910 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.495 (r) | SLOW    | -0.662 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.250 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.802 (r) | SLOW    |   1.673 (r) | FAST    |    0.358 |
ddram_dq[1]        |   7.404 (r) | SLOW    |   1.942 (r) | FAST    |    0.960 |
ddram_dq[2]        |   7.554 (r) | SLOW    |   2.006 (r) | FAST    |    1.110 |
ddram_dq[3]        |   6.939 (r) | SLOW    |   1.716 (r) | FAST    |    0.496 |
ddram_dq[4]        |   7.101 (r) | SLOW    |   1.806 (r) | FAST    |    0.658 |
ddram_dq[5]        |   7.694 (r) | SLOW    |   2.077 (r) | FAST    |    1.250 |
ddram_dq[6]        |   6.652 (r) | SLOW    |   1.611 (r) | FAST    |    0.208 |
ddram_dq[7]        |   6.951 (r) | SLOW    |   1.741 (r) | FAST    |    0.508 |
ddram_dq[8]        |   6.595 (r) | SLOW    |   1.634 (r) | FAST    |    0.151 |
ddram_dq[9]        |   7.034 (r) | SLOW    |   1.789 (r) | FAST    |    0.591 |
ddram_dq[10]       |   6.593 (r) | SLOW    |   1.640 (r) | FAST    |    0.150 |
ddram_dq[11]       |   6.735 (r) | SLOW    |   1.683 (r) | FAST    |    0.291 |
ddram_dq[12]       |   6.733 (r) | SLOW    |   1.682 (r) | FAST    |    0.290 |
ddram_dq[13]       |   6.894 (r) | SLOW    |   1.733 (r) | FAST    |    0.451 |
ddram_dq[14]       |   6.443 (r) | SLOW    |   1.575 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.745 (r) | SLOW    |   1.669 (r) | FAST    |    0.301 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.694 (r) | SLOW    |   1.575 (r) | FAST    |    1.250 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.253 (r) | SLOW    |   1.858 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   6.292 (r) | SLOW    |   1.466 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.254 (r) | SLOW    |   1.865 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   6.293 (r) | SLOW    |   1.461 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.254 (r) | SLOW    |   1.461 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.232 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.550 (r) | SLOW    |   2.851 (r) | FAST    |    0.232 |
eth_tx_data[1]     |   8.318 (r) | SLOW    |   2.753 (r) | FAST    |    0.015 |
eth_tx_data[2]     |   8.550 (r) | SLOW    |   2.825 (r) | FAST    |    0.232 |
eth_tx_data[3]     |   8.320 (r) | SLOW    |   2.738 (r) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.550 (r) | SLOW    |   2.738 (r) | FAST    |    0.232 |
-------------------+-------------+---------+-------------+---------+----------+




