// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
// Date        : Mon Apr 17 19:57:48 2017
// Host        : SchoolComputer running 64-bit Ubuntu 16.10
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_vdma_0_0_sim_netlist.v
// Design      : design_1_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-i-es2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    ram_empty_i_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    E,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    decerr_i_reg,
    Q,
    slverr_i_reg,
    interr_i_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    DINBDIN,
    m_axi_mm2s_rready,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    ram_full_fb_i_reg,
    ram_full_i_reg,
    p_27_out,
    m_axi_mm2s_rvalid,
    cmnd_wr,
    mm2s_halt,
    p_71_out,
    datamover_idle,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    in,
    p_59_out,
    srst_full_ff_i,
    p_61_out,
    sts_tready_reg,
    m_axi_mm2s_rresp);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output ram_empty_i_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output [0:0]E;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  output decerr_i_reg;
  output [0:0]Q;
  output slverr_i_reg;
  output interr_i_reg;
  output [63:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [8:0]DINBDIN;
  output m_axi_mm2s_rready;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input ram_full_fb_i_reg;
  input ram_full_i_reg;
  input p_27_out;
  input m_axi_mm2s_rvalid;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]p_71_out;
  input datamover_idle;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input [80:0]in;
  input p_59_out;
  input srst_full_ff_i;
  input p_61_out;
  input sts_tready_reg;
  input [1:0]m_axi_mm2s_rresp;

  wire [8:0]DINBDIN;
  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire halt_i_reg;
  wire [80:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_27_out;
  wire p_59_out;
  wire p_61_out;
  wire [0:0]p_71_out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire sig_rst2all_stop_request;
  wire slverr_i_reg;
  wire srst_full_ff_i;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.DINBDIN(DINBDIN),
        .E(E),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .decerr_i_reg(decerr_i_reg),
        .halt_i_reg(halt_i_reg),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_27_out(p_27_out),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .p_71_out(p_71_out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .slverr_i_reg(slverr_i_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .sts_tready_reg(sts_tready_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_init_reg2,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_wr_fifo,
    sig_halt_cmplt_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    SR,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_arready,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    in);
  output out;
  output sig_init_reg2;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_wr_fifo;
  output sig_halt_cmplt_reg;
  output [63:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input [0:0]SR;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_mm2s_arready;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input [68:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73 ;
  wire [0:0]SR;
  wire [68:0]in;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [82:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[63]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[82],p_1_out[79],p_1_out[77:76],p_1_out[70:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73 ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[82]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_halt_cmplt_reg));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[63]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_araddr[32]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_araddr[33]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_araddr[34]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_araddr[35]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_mm2s_araddr[36]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[41]),
        .Q(m_axi_mm2s_araddr[37]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[42]),
        .Q(m_axi_mm2s_araddr[38]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[43]),
        .Q(m_axi_mm2s_araddr[39]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_mm2s_araddr[40]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_araddr[41]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[46]),
        .Q(m_axi_mm2s_araddr[42]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_araddr[43]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[48]),
        .Q(m_axi_mm2s_araddr[44]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[49]),
        .Q(m_axi_mm2s_araddr[45]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(m_axi_mm2s_araddr[46]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[51]),
        .Q(m_axi_mm2s_araddr[47]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[52]),
        .Q(m_axi_mm2s_araddr[48]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[53]),
        .Q(m_axi_mm2s_araddr[49]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[54]),
        .Q(m_axi_mm2s_araddr[50]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[55]),
        .Q(m_axi_mm2s_araddr[51]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[56]),
        .Q(m_axi_mm2s_araddr[52]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[57]),
        .Q(m_axi_mm2s_araddr[53]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[58]),
        .Q(m_axi_mm2s_araddr[54]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[59]),
        .Q(m_axi_mm2s_araddr[55]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[60]),
        .Q(m_axi_mm2s_araddr[56]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[61]),
        .Q(m_axi_mm2s_araddr[57]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[62]),
        .Q(m_axi_mm2s_araddr[58]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[63]),
        .Q(m_axi_mm2s_araddr[59]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[64]),
        .Q(m_axi_mm2s_araddr[60]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[65]),
        .Q(m_axi_mm2s_araddr[61]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[66]),
        .Q(m_axi_mm2s_araddr[62]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[67]),
        .Q(m_axi_mm2s_araddr[63]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[79]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[68]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[69]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[70]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[76]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[77]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\sig_next_addr_reg[63]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_calc_error_reg_reg,
    E,
    sig_rd_sts_slverr_reg_reg,
    sig_inhibit_rdy_n,
    decerr_i_reg,
    Q,
    slverr_i_reg,
    interr_i_reg,
    FIFO_Full_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_reg0,
    in,
    cmnd_wr,
    mm2s_halt,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    p_61_out,
    sts_tready_reg,
    \s_axis_cmd_tdata_reg[95] ,
    sig_rd_sts_slverr_reg_reg_0,
    sig_init_reg2,
    sig_init_reg);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_calc_error_reg_reg;
  output [0:0]E;
  output sig_rd_sts_slverr_reg_reg;
  output sig_inhibit_rdy_n;
  output decerr_i_reg;
  output [0:0]Q;
  output slverr_i_reg;
  output interr_i_reg;
  output [0:0]FIFO_Full_reg;
  output [81:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_reg0;
  input [0:0]in;
  input cmnd_wr;
  input mm2s_halt;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input p_61_out;
  input sts_tready_reg;
  input [80:0]\s_axis_cmd_tdata_reg[95] ;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_init_reg2;
  input sig_init_reg;

  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire decerr_i_reg;
  wire [0:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [81:0]out;
  wire p_59_out;
  wire p_61_out;
  wire [80:0]\s_axis_cmd_tdata_reg[95] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(Q),
        .SR(SR),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(FIFO_Full_reg),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[95] (\s_axis_cmd_tdata_reg[95] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg0(sig_calc_error_reg0),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_calc_error_reg_reg,
    E,
    Q,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_reg0,
    in,
    cmnd_wr,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    \s_axis_cmd_tdata_reg[95] ,
    sig_init_reg2,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_calc_error_reg_reg;
  output [0:0]E;
  output [0:0]Q;
  output [81:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_reg0;
  input [0:0]in;
  input cmnd_wr;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input [80:0]\s_axis_cmd_tdata_reg[95] ;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [81:0]out;
  wire p_59_out;
  wire [80:0]\s_axis_cmd_tdata_reg[95] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[95] (\s_axis_cmd_tdata_reg[95] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg0(sig_calc_error_reg0),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_rd_sts_slverr_reg_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    decerr_i_reg,
    Q,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_61_out,
    sts_tready_reg,
    sig_rd_sts_slverr_reg_reg_0,
    sig_init_reg2,
    sig_init_reg);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_rd_sts_slverr_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output decerr_i_reg;
  output [0:0]Q;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_61_out;
  input sts_tready_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_init_reg2;
  input sig_init_reg;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (sig_init_reg2,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sel,
    sig_push_addr_reg1_out,
    SR,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_init_reg2;
  output sig_addr_valid_reg_reg;
  output [70:0]out;
  output sig_posted_to_axi_2_reg;
  output sel;
  output sig_push_addr_reg1_out;
  input [0:0]SR;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input [68:0]in;

  wire [0:0]SR;
  wire [68:0]in;
  wire m_axi_mm2s_aclk;
  wire [70:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty_reg,
    sig_first_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_cmd_cmplt_reg_reg_0,
    sel,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    D,
    out,
    E,
    sig_push_dqual_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    SR,
    m_axi_mm2s_aclk,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    m_axi_mm2s_rlast,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    ram_full_i_reg,
    p_27_out,
    srst_full_ff_i,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[2] ,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    in,
    sig_init_reg2,
    sig_init_reg);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_last_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output sig_first_dbeat_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output sig_next_cmd_cmplt_reg_reg_0;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [7:0]D;
  output [19:0]out;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_next_cmd_cmplt_reg_reg_1;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input m_axi_mm2s_rlast;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input ram_full_i_reg;
  input p_27_out;
  input srst_full_ff_i;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input [2:0]\sig_addr_posted_cntr_reg[2] ;
  input sig_next_calc_error_reg_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input [22:0]in;
  input sig_init_reg2;
  input sig_init_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire p_27_out;
  wire ram_full_i_reg;
  wire sel;
  wire [2:0]\sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire srst_full_ff_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .p_27_out(p_27_out),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_next_cmd_cmplt_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .srst_full_ff_i(srst_full_ff_i));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    ram_empty_i_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    E,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    decerr_i_reg,
    Q,
    slverr_i_reg,
    interr_i_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    DINBDIN,
    m_axi_mm2s_rready,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    ram_full_fb_i_reg,
    ram_full_i_reg,
    p_27_out,
    m_axi_mm2s_rvalid,
    cmnd_wr,
    mm2s_halt,
    p_71_out,
    datamover_idle,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    in,
    p_59_out,
    srst_full_ff_i,
    p_61_out,
    sts_tready_reg,
    m_axi_mm2s_rresp);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output ram_empty_i_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output [0:0]E;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  output decerr_i_reg;
  output [0:0]Q;
  output slverr_i_reg;
  output interr_i_reg;
  output [63:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [8:0]DINBDIN;
  output m_axi_mm2s_rready;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input ram_full_fb_i_reg;
  input ram_full_i_reg;
  input p_27_out;
  input m_axi_mm2s_rvalid;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]p_71_out;
  input datamover_idle;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input [80:0]in;
  input p_59_out;
  input srst_full_ff_i;
  input p_61_out;
  input sts_tready_reg;
  input [1:0]m_axi_mm2s_rresp;

  wire [8:0]DINBDIN;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire I_ADDR_CNTL_n_5;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_0;
  wire I_CMD_STATUS_n_1;
  wire I_CMD_STATUS_n_3;
  wire I_MSTR_PCC_n_1;
  wire I_MSTR_PCC_n_75;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_11;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire halt_i_reg;
  wire [80:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_27_out;
  wire p_59_out;
  wire p_61_out;
  wire [0:0]p_71_out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg0;
  wire [95:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_halt_reg_dly3;
  wire sig_input_reg_empty;
  wire [63:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire [2:0]sig_mstr2data_len;
  wire [2:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire sig_next_calc_error_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire [7:0]sig_xfer_strt_strb2use_im3;
  wire slverr_i_reg;
  wire srst_full_ff_i;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_5),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.E(E),
        .FIFO_Full_reg(\I_CMD_FIFO/sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[1] (I_CMD_STATUS_n_0),
        .Q(Q),
        .SR(sig_stream_rst),
        .cmnd_wr(cmnd_wr),
        .decerr_i_reg(decerr_i_reg),
        .in(I_MSTR_PCC_n_1),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[95:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .\s_axis_cmd_tdata_reg[95] (in),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(I_MSTR_PCC_n_75),
        .sig_calc_error_reg0(sig_calc_error_reg0),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rd_sts_slverr_reg_reg(I_CMD_STATUS_n_3),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.FIFO_Full_reg(I_MSTR_PCC_n_75),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\I_CMD_FIFO/sig_rd_empty ),
        .SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[95:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg0(sig_calc_error_reg0),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_1),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3}),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.DINBDIN(DINBDIN),
        .FIFO_Full_reg(I_CMD_STATUS_n_0),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (I_RD_DATA_CNTL_n_0),
        .Q(sig_addr_posted_cntr),
        .SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_mstr2data_len}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(sig_addr2data_addr_posted),
        .p_27_out(p_27_out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_11),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .srst_full_ff_i(srst_full_ff_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_coelsc_reg_full_reg(I_RD_DATA_CNTL_n_11),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_3),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.Q(sig_addr_posted_cntr),
        .SR(sig_stream_rst),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .halt_i_reg(halt_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_71_out(p_71_out),
        .sig_calc_error_reg_reg(I_ADDR_CNTL_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (sig_init_reg,
    in,
    sig_calc_error_reg0,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_mstr2data_sequential,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_next_cmd_cmplt_reg_reg,
    SR,
    m_axi_mm2s_aclk,
    out,
    sig_calc_error_reg_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_wr_fifo,
    sig_wr_fifo_0,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n);
  output sig_init_reg;
  output [68:0]in;
  output sig_calc_error_reg0;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output sig_mstr2data_sequential;
  output FIFO_Full_reg;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output [17:0]sig_next_cmd_cmplt_reg_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [81:0]out;
  input sig_calc_error_reg_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [0:0]SR;
  wire [68:0]in;
  wire lsig_acntr_msh_eq_max;
  wire lsig_acntr_msh_eq_max_reg;
  wire lsig_acntr_seg3_eq_max;
  wire lsig_acntr_seg3_eq_max_reg;
  wire m_axi_mm2s_aclk;
  wire [81:0]out;
  wire [15:0]p_0_in;
  wire [15:0]p_0_in__0;
  wire [15:0]p_0_in__1;
  wire [15:0]p_1_in;
  wire p_1_in14_in;
  wire [9:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[10]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[14]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg__0;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [63:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire [15:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_i_5_n_0;
  wire sig_btt_cntr_im00_carry__0_i_6_n_0;
  wire sig_btt_cntr_im00_carry__0_i_7_n_0;
  wire sig_btt_cntr_im00_carry__0_i_8_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__0_n_5;
  wire sig_btt_cntr_im00_carry__0_n_6;
  wire sig_btt_cntr_im00_carry__0_n_7;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_i_5_n_0;
  wire sig_btt_cntr_im00_carry_i_6_n_0;
  wire sig_btt_cntr_im00_carry_i_7_n_0;
  wire sig_btt_cntr_im00_carry_i_8_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire sig_btt_cntr_im00_carry_n_5;
  wire sig_btt_cntr_im00_carry_n_6;
  wire sig_btt_cntr_im00_carry_n_7;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_5;
  wire sig_btt_lt_b2mbaa_im01_carry_n_6;
  wire sig_btt_lt_b2mbaa_im01_carry_n_7;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire [17:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_9_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc1_reg_ns0_out;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]NLW_sig_btt_cntr_im00_carry_CO_UNCONNECTED;
  wire [7:3]NLW_sig_btt_cntr_im00_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [7:4]NLW_sig_btt_lt_b2mbaa_im01_carry_DI_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [7:4]NLW_sig_btt_lt_b2mbaa_im01_carry_S_UNCONNECTED;
  wire [7:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[7]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_sm_ld_calc1_reg_ns0_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_calc_error_reg0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns0_out));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_calc_error_reg0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F30000F2F2F2F2)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_wr_fifo_0),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg__0[15]),
        .I1(sig_addr_cntr_im0_msh_reg__0[13]),
        .I2(sig_addr_cntr_im0_msh_reg__0[11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg__0[12]),
        .I5(sig_addr_cntr_im0_msh_reg__0[14]),
        .O(lsig_acntr_msh_eq_max));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg__0[10]),
        .I1(sig_addr_cntr_im0_msh_reg__0[9]),
        .I2(sig_addr_cntr_im0_msh_reg__0[7]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg__0[6]),
        .I5(sig_addr_cntr_im0_msh_reg__0[8]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(lsig_acntr_msh_eq_max),
        .Q(lsig_acntr_msh_eq_max_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [15]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [13]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [14]),
        .O(lsig_acntr_seg3_eq_max));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [10]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [9]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [8]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(lsig_acntr_seg3_eq_max),
        .Q(lsig_acntr_seg3_eq_max_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1 
       (.I0(out[50]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1 
       (.I0(out[60]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [9]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [10]),
        .O(p_0_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [7]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1 
       (.I0(out[61]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .O(p_0_in__0[11]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1 
       (.I0(out[62]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .O(p_0_in__0[12]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1 
       (.I0(out[63]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [13]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .O(p_0_in__0[13]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1 
       (.I0(out[64]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0 ),
        .O(p_0_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [13]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(p_1_in14_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(sig_pop_xfer_reg0_out),
        .I4(lsig_acntr_msh_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2 
       (.I0(out[65]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0 ),
        .O(p_0_in__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [14]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [13]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1 
       (.I0(out[51]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1 
       (.I0(out[52]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1 
       (.I0(out[53]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1 
       (.I0(out[54]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1 
       (.I0(out[55]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [4]),
        .O(p_0_in__0[5]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [2]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1 
       (.I0(out[56]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1 
       (.I0(out[57]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1 
       (.I0(out[58]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [7]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [4]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [2]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [3]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1 
       (.I0(out[59]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [8]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0 ),
        .O(p_0_in__0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[10]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[11]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[12]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[13]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[14]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[15]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1 
       (.I0(out[66]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .O(p_0_in__1[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1 
       (.I0(out[76]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [10]),
        .O(p_0_in__1[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [8]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1 
       (.I0(out[77]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [11]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .O(p_0_in__1[11]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1 
       (.I0(out[78]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [12]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [11]),
        .O(p_0_in__1[12]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1 
       (.I0(out[79]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [13]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [11]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [12]),
        .O(p_0_in__1[13]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [10]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [9]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1 
       (.I0(out[80]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ),
        .O(p_0_in__1[14]));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(lsig_acntr_msh_eq_max_reg),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_predict_addr_lsh_ireg3),
        .I4(p_1_in14_in),
        .I5(lsig_acntr_seg3_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2 
       (.I0(out[81]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [14]),
        .O(p_0_in__1[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [13]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [11]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1 
       (.I0(out[67]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1 
       (.I0(out[68]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1 
       (.I0(out[69]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1 
       (.I0(out[70]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1 
       (.I0(out[71]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0 ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [3]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1 
       (.I0(out[72]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .O(p_0_in__1[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1 
       (.I0(out[73]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1 
       (.I0(out[74]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [8]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .O(p_0_in__1[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [4]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [3]),
        .I5(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1 
       (.I0(out[75]),
        .I1(sig_calc_error_reg0),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0 ),
        .O(p_0_in__1[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .I1(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .I3(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[10]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[11]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[12]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[13]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[14]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[15]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(FIFO_Full_reg));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(p_1_in14_in),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[0]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[1]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[2]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[3]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[4]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[5]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[6]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[7]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[8]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[9]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[10]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg__0[11]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[12]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[13]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(in[68]),
        .I1(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg__0[14]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg__0[15]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [0]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [1]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [2]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [3]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [4]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [5]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [6]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [7]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [8]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [9]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [10]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [11]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [12]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [13]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [14]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0 [15]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [0]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [1]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [2]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [3]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [4]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [5]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [6]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [7]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [8]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [9]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [10]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [11]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [12]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [13]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [14]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[62]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0 [15]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[63]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[67]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(out[34]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
    \sig_addr_cntr_im0_msh[10]_i_1 
       (.I0(out[44]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[8]),
        .I3(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg__0[9]),
        .I5(sig_addr_cntr_im0_msh_reg__0[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg__0[6]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg__0[7]),
        .O(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[11]_i_1 
       (.I0(out[45]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[12]_i_1 
       (.I0(out[46]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg__0[11]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[13]_i_1 
       (.I0(out[47]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[13]),
        .I3(sig_addr_cntr_im0_msh_reg__0[11]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg__0[12]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[14]_i_1 
       (.I0(out[48]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[14]),
        .I3(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg__0[13]),
        .I1(sig_addr_cntr_im0_msh_reg__0[11]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg__0[12]),
        .O(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \sig_addr_cntr_im0_msh[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(p_1_in14_in),
        .O(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(out[49]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[15]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sig_addr_cntr_im0_msh[15]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg__0[14]),
        .I1(sig_addr_cntr_im0_msh_reg__0[12]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg__0[11]),
        .I4(sig_addr_cntr_im0_msh_reg__0[13]),
        .O(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[1]_i_1 
       (.I0(out[35]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[0]),
        .I3(sig_addr_cntr_im0_msh_reg__0[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[2]_i_1 
       (.I0(out[36]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[2]),
        .I3(sig_addr_cntr_im0_msh_reg__0[0]),
        .I4(sig_addr_cntr_im0_msh_reg__0[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[3]_i_1 
       (.I0(out[37]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[3]),
        .I3(sig_addr_cntr_im0_msh_reg__0[1]),
        .I4(sig_addr_cntr_im0_msh_reg__0[0]),
        .I5(sig_addr_cntr_im0_msh_reg__0[2]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[4]_i_1 
       (.I0(out[38]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[4]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[5]_i_1 
       (.I0(out[39]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[5]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg__0[4]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg__0[2]),
        .I1(sig_addr_cntr_im0_msh_reg__0[0]),
        .I2(sig_addr_cntr_im0_msh_reg__0[1]),
        .I3(sig_addr_cntr_im0_msh_reg__0[3]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[6]_i_1 
       (.I0(out[40]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[6]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[7]_i_1 
       (.I0(out[41]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[7]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[8]_i_1 
       (.I0(out[42]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[8]),
        .I3(sig_addr_cntr_im0_msh_reg__0[7]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg__0[6]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg__0[4]),
        .I1(sig_addr_cntr_im0_msh_reg__0[2]),
        .I2(sig_addr_cntr_im0_msh_reg__0[0]),
        .I3(sig_addr_cntr_im0_msh_reg__0[1]),
        .I4(sig_addr_cntr_im0_msh_reg__0[3]),
        .I5(sig_addr_cntr_im0_msh_reg__0[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \sig_addr_cntr_im0_msh[9]_i_1 
       (.I0(out[43]),
        .I1(sig_calc_error_reg0),
        .I2(sig_addr_cntr_im0_msh_reg__0[9]),
        .I3(sig_addr_cntr_im0_msh_reg__0[8]),
        .I4(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_addr_cntr_im0_msh_reg__0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_addr_cntr_im0_msh_reg__0[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_addr_cntr_im0_msh_reg__0[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_addr_cntr_im0_msh_reg__0[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_addr_cntr_im0_msh_reg__0[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_addr_cntr_im0_msh_reg__0[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_addr_cntr_im0_msh_reg__0[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_addr_cntr_im0_msh_reg__0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_addr_cntr_im0_msh_reg__0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_addr_cntr_im0_msh_reg__0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_addr_cntr_im0_msh_reg__0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_addr_cntr_im0_msh_reg__0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_addr_cntr_im0_msh_reg__0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_addr_cntr_im0_msh_reg__0[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_addr_cntr_im0_msh_reg__0[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_addr_cntr_im0_msh_reg__0[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[18]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[28]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[29]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[30]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[31]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[32]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBFA)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[33]),
        .I1(sig_calc_error_reg0),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[19]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[20]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[21]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[22]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[23]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[24]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[25]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[26]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[27]),
        .I1(sig_calc_error_reg0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in14_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[50]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[51]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[52]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[53]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[54]),
        .Q(sig_addr_cntr_lsh_kh[36]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[55]),
        .Q(sig_addr_cntr_lsh_kh[37]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[56]),
        .Q(sig_addr_cntr_lsh_kh[38]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[57]),
        .Q(sig_addr_cntr_lsh_kh[39]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[58]),
        .Q(sig_addr_cntr_lsh_kh[40]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[59]),
        .Q(sig_addr_cntr_lsh_kh[41]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[60]),
        .Q(sig_addr_cntr_lsh_kh[42]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[61]),
        .Q(sig_addr_cntr_lsh_kh[43]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[62]),
        .Q(sig_addr_cntr_lsh_kh[44]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[63]),
        .Q(sig_addr_cntr_lsh_kh[45]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[64]),
        .Q(sig_addr_cntr_lsh_kh[46]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[65]),
        .Q(sig_addr_cntr_lsh_kh[47]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[66]),
        .Q(sig_addr_cntr_lsh_kh[48]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[67]),
        .Q(sig_addr_cntr_lsh_kh[49]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[68]),
        .Q(sig_addr_cntr_lsh_kh[50]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[69]),
        .Q(sig_addr_cntr_lsh_kh[51]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[70]),
        .Q(sig_addr_cntr_lsh_kh[52]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[71]),
        .Q(sig_addr_cntr_lsh_kh[53]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[72]),
        .Q(sig_addr_cntr_lsh_kh[54]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[73]),
        .Q(sig_addr_cntr_lsh_kh[55]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[74]),
        .Q(sig_addr_cntr_lsh_kh[56]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[75]),
        .Q(sig_addr_cntr_lsh_kh[57]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[76]),
        .Q(sig_addr_cntr_lsh_kh[58]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[77]),
        .Q(sig_addr_cntr_lsh_kh[59]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[78]),
        .Q(sig_addr_cntr_lsh_kh[60]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[79]),
        .Q(sig_addr_cntr_lsh_kh[61]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[80]),
        .Q(sig_addr_cntr_lsh_kh[62]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[81]),
        .Q(sig_addr_cntr_lsh_kh[63]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  LUT6 #(
    .INIT(64'h9999966696666666)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'h000017771777FFFF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[0]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[9]),
        .I2(sel0[8]),
        .I3(sel0[0]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  CARRY8 sig_btt_cntr_im00_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3,NLW_sig_btt_cntr_im00_carry_CO_UNCONNECTED[3],sig_btt_cntr_im00_carry_n_5,sig_btt_cntr_im00_carry_n_6,sig_btt_cntr_im00_carry_n_7}),
        .DI({sel0[1:0],\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] ,\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O(sig_btt_cntr_im00[7:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0,sig_btt_cntr_im00_carry_i_5_n_0,sig_btt_cntr_im00_carry_i_6_n_0,sig_btt_cntr_im00_carry_i_7_n_0,sig_btt_cntr_im00_carry_i_8_n_0}));
  CARRY8 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_cntr_im00_carry__0_CO_UNCONNECTED[7],sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3,NLW_sig_btt_cntr_im00_carry__0_CO_UNCONNECTED[3],sig_btt_cntr_im00_carry__0_n_5,sig_btt_cntr_im00_carry__0_n_6,sig_btt_cntr_im00_carry__0_n_7}),
        .DI({1'b0,sel0[8:2]}),
        .O(sig_btt_cntr_im00[15:8]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0,sig_btt_cntr_im00_carry__0_i_5_n_0,sig_btt_cntr_im00_carry__0_i_6_n_0,sig_btt_cntr_im00_carry__0_i_7_n_0,sig_btt_cntr_im00_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(sel0[9]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sel0[8]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_5
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_6
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_7
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_8
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_8
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(out[0]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[0]),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(out[10]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[10]),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(out[11]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[11]),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(out[12]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[12]),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(out[13]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[13]),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(out[14]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[14]),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(out[15]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[15]),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(out[1]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[1]),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(out[2]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[2]),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(out[3]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[3]),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(out[4]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[4]),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(out[5]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[5]),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(out[6]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[6]),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(out[7]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[7]),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(out[8]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[8]),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(out[9]),
        .I1(sig_calc_error_reg0),
        .I2(sig_btt_cntr_im00[9]),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(sel0[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(sel0[9]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY8 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED[7:4],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_5,sig_btt_lt_b2mbaa_im01_carry_n_6,sig_btt_lt_b2mbaa_im01_carry_n_7}),
        .DI({NLW_sig_btt_lt_b2mbaa_im01_carry_DI_UNCONNECTED[7:4],sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[7:0]),
        .S({NLW_sig_btt_lt_b2mbaa_im01_carry_S_UNCONNECTED[7:4],sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[68]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[68]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_init_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_init_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_init_reg),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_pop_input_reg),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[68]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[16]),
        .Q(in[67]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[17]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h0000000000FF0202)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_mstr2data_sequential),
        .I3(sig_calc_error_reg0),
        .I4(sig_init_reg),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in14_in),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_7 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_8 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_9 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_9 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ,\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_8_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ,\NLW_sig_predict_addr_lsh_ireg3_reg[7]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 }),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0}),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_calc_error_reg0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ),
        .I2(sig_first_xfer_im0),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT6 #(
    .INIT(64'hFFFFFA00CCCCFA00)) 
    \sig_strbgen_bytes_ireg2[2]_i_3 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00000000000001FE)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_full0,
    m_axi_mm2s_aclk,
    sig_coelsc_reg_full_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_decerr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_reg_full0;
  input m_axi_mm2s_aclk;
  input sig_coelsc_reg_full_reg;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_coelsc_reg_full_reg;
  wire sig_data2rsc_decerr;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_reg_full_reg),
        .Q(sig_rsc2data_ready),
        .S(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_inhibit_rdy_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_next_calc_error_reg,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    ram_empty_i_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    Q,
    sig_rd_sts_reg_full0,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    DINBDIN,
    m_axi_mm2s_rready,
    sig_push_rd_sts_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_fb_i_reg,
    ram_full_i_reg,
    p_27_out,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rlast,
    out,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    srst_full_ff_i,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    m_axi_mm2s_rresp,
    in,
    sig_init_reg2,
    sig_init_reg,
    sig_rst2all_stop_request);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_next_calc_error_reg;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output ram_empty_i_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output [2:0]Q;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [8:0]DINBDIN;
  output m_axi_mm2s_rready;
  output sig_push_rd_sts_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_fb_i_reg;
  input ram_full_i_reg;
  input p_27_out;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rlast;
  input out;
  input sig_rsc2data_ready;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input srst_full_ff_i;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input [1:0]m_axi_mm2s_rresp;
  input [22:0]in;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_rst2all_stop_request;

  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5_n_0 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10_n_0 ;
  wire [8:0]DINBDIN;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire [7:0]p_0_in__2;
  wire p_27_out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2_n_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:15]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_full_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_wr_fifo;
  wire srst_full_ff_i;

  LUT5 #(
    .INIT(32'hEEEEFEFF)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(ram_full_i_reg),
        .I1(p_27_out),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .I3(m_axi_mm2s_rvalid),
        .I4(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10_n_0 ),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DINBDIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(DINBDIN[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in__2),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15]}),
        .p_27_out(p_27_out),
        .ram_full_i_reg(ram_full_i_reg),
        .sel(sig_wr_fifo),
        .\sig_addr_posted_cntr_reg[2] (Q),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .\sig_dbeat_cntr_reg[3] (sig_last_dbeat_i_3_n_0),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .sig_next_cmd_cmplt_reg_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_next_cmd_cmplt_reg_reg_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .srst_full_ff_i(srst_full_ff_i));
  LUT5 #(
    .INIT(32'h0000FF01)) 
    m_axi_mm2s_rready_INST_0
       (.I0(ram_full_i_reg),
        .I1(p_27_out),
        .I2(srst_full_ff_i),
        .I3(sig_data2addr_stop_req),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .O(m_axi_mm2s_rready));
  LUT2 #(
    .INIT(4'hE)) 
    ram_empty_fb_i_i_3
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .I1(ram_full_fb_i_reg),
        .O(ram_empty_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(Q[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h9999E699)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg_reg_n_0),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h007FFE00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hCCEC99C9)) 
    \sig_addr_posted_cntr[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(out),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(Q[0]),
        .O(\sig_addr_posted_cntr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    sig_coelsc_reg_full_i_1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_data2rsc_valid),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_coelsc_reg_full_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36 ),
        .D(p_0_in__2[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_reg_empty_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    SR,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    p_71_out,
    mm2s_halt,
    datamover_idle,
    sig_calc_error_reg_reg,
    sig_next_calc_error_reg,
    Q);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input [0:0]p_71_out;
  input mm2s_halt;
  input datamover_idle;
  input sig_calc_error_reg_reg;
  input sig_next_calc_error_reg;
  input [2:0]Q;

  wire [2:0]Q;
  wire [0:0]SR;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire halt_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [0:0]p_71_out;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;

  LUT4 #(
    .INIT(16'hF3A0)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(p_71_out),
        .I2(mm2s_halt),
        .I3(datamover_idle),
        .O(datamover_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_2
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_2_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) (* C_FAMILY = "zynquplus" *) 
(* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) (* C_INCLUDE_MM2S = "1" *) 
(* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) (* C_INCLUDE_S2MM = "0" *) 
(* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) (* C_INCLUDE_SG = "0" *) 
(* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
(* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
(* C_MM2S_MAX_BURST_LENGTH = "8" *) (* C_MM2S_SOF_ENABLE = "1" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "40" *) 
(* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "64" *) (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "64" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "6" *) (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
(* C_S2MM_GENLOCK_MODE = "0" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
(* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
(* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) (* C_USE_S2MM_FSYNC = "2" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) (* iptype = "PERIPHERAL" *) 
(* run_ngcbuild = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [39:0]m_axis_mm2s_tdata;
  output [4:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_REG_INTERFACE_I_n_3;
  wire AXI_LITE_REG_INTERFACE_I_n_48;
  wire AXI_LITE_REG_INTERFACE_I_n_49;
  wire AXI_LITE_REG_INTERFACE_I_n_50;
  wire AXI_LITE_REG_INTERFACE_I_n_51;
  wire AXI_LITE_REG_INTERFACE_I_n_52;
  wire AXI_LITE_REG_INTERFACE_I_n_53;
  wire AXI_LITE_REG_INTERFACE_I_n_54;
  wire AXI_LITE_REG_INTERFACE_I_n_55;
  wire AXI_LITE_REG_INTERFACE_I_n_56;
  wire AXI_LITE_REG_INTERFACE_I_n_57;
  wire AXI_LITE_REG_INTERFACE_I_n_58;
  wire AXI_LITE_REG_INTERFACE_I_n_59;
  wire AXI_LITE_REG_INTERFACE_I_n_60;
  wire AXI_LITE_REG_INTERFACE_I_n_61;
  wire AXI_LITE_REG_INTERFACE_I_n_62;
  wire AXI_LITE_REG_INTERFACE_I_n_63;
  wire AXI_LITE_REG_INTERFACE_I_n_64;
  wire AXI_LITE_REG_INTERFACE_I_n_65;
  wire AXI_LITE_REG_INTERFACE_I_n_66;
  wire AXI_LITE_REG_INTERFACE_I_n_67;
  wire AXI_LITE_REG_INTERFACE_I_n_68;
  wire AXI_LITE_REG_INTERFACE_I_n_69;
  wire AXI_LITE_REG_INTERFACE_I_n_70;
  wire AXI_LITE_REG_INTERFACE_I_n_71;
  wire AXI_LITE_REG_INTERFACE_I_n_72;
  wire AXI_LITE_REG_INTERFACE_I_n_73;
  wire AXI_LITE_REG_INTERFACE_I_n_74;
  wire AXI_LITE_REG_INTERFACE_I_n_75;
  wire AXI_LITE_REG_INTERFACE_I_n_76;
  wire AXI_LITE_REG_INTERFACE_I_n_77;
  wire AXI_LITE_REG_INTERFACE_I_n_80;
  wire AXI_LITE_REG_INTERFACE_I_n_81;
  wire AXI_LITE_REG_INTERFACE_I_n_82;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_24 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_34 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_35 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_36 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_38 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_266 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_312 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_313 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_314 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_315 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_316 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_317 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_318 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_319 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_320 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_321 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_322 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_323 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_324 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_325 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_326 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_327 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_328 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_329 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_330 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_331 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_332 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_333 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_334 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_335 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_336 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_337 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_338 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_339 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_340 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_343 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_346 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ;
  wire I_AXI_DMA_INTRPT_n_19;
  wire I_PRMRY_DATAMOVER_n_10;
  wire I_PRMRY_DATAMOVER_n_11;
  wire I_PRMRY_DATAMOVER_n_3;
  wire I_PRMRY_DATAMOVER_n_4;
  wire I_PRMRY_DATAMOVER_n_5;
  wire I_PRMRY_DATAMOVER_n_6;
  wire I_PRMRY_DATAMOVER_n_8;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_13;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_15;
  wire \I_STS_MNGR/datamover_idle ;
  wire \VIDEO_REG_I/p_1_out ;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire cmnd_wr;
  wire [7:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dma_err;
  wire initial_frame;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [39:0]m_axis_mm2s_tdata;
  wire [4:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire mask_fsync_out_i;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [28:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire [5:0]mm2s_frame_ptr_in;
  wire [2:0]\^mm2s_frame_ptr_out ;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [63:0]\mm2s_reg_module_strt_addr_64[0] ;
  wire [63:0]\mm2s_reg_module_strt_addr_64[1] ;
  wire [63:0]\mm2s_reg_module_strt_addr_64[2] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire mm2s_soft_reset_clr;
  wire p_0_in;
  wire p_0_in_5;
  wire p_0_in__0;
  wire p_18_out;
  wire [0:0]p_1_in;
  wire p_26_out;
  wire p_27_out;
  wire p_2_in;
  wire p_2_out;
  wire p_2_out_2;
  wire [4:0]p_36_out;
  wire p_39_out;
  wire p_3_out;
  wire p_3_out_1;
  wire p_40_out;
  wire p_42_out;
  wire p_48_out;
  wire p_4_out;
  wire p_4_out_0;
  wire p_4_out_4;
  wire p_50_out;
  wire [12:1]p_52_out;
  wire p_53_out;
  wire p_59_out;
  wire [7:0]p_5_out;
  wire [95:0]p_60_out;
  wire p_61_out;
  wire p_67_out;
  wire [63:0]p_6_out;
  wire p_6_out_3;
  wire p_70_out;
  wire [31:0]p_71_out;
  wire p_73_out;
  wire p_77_out;
  wire [4:0]p_79_out;
  wire [4:0]p_80_out;
  wire [31:0]p_81_out;
  wire p_84_out;
  wire prmtr_update_complete;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_fifo_ainit_nosync;
  wire s_valid0;
  wire valid_frame_sync_d2;
  wire [0:0]vsize_counter;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awaddr[63] = \<const0> ;
  assign m_axi_s2mm_awaddr[62] = \<const0> ;
  assign m_axi_s2mm_awaddr[61] = \<const0> ;
  assign m_axi_s2mm_awaddr[60] = \<const0> ;
  assign m_axi_s2mm_awaddr[59] = \<const0> ;
  assign m_axi_s2mm_awaddr[58] = \<const0> ;
  assign m_axi_s2mm_awaddr[57] = \<const0> ;
  assign m_axi_s2mm_awaddr[56] = \<const0> ;
  assign m_axi_s2mm_awaddr[55] = \<const0> ;
  assign m_axi_s2mm_awaddr[54] = \<const0> ;
  assign m_axi_s2mm_awaddr[53] = \<const0> ;
  assign m_axi_s2mm_awaddr[52] = \<const0> ;
  assign m_axi_s2mm_awaddr[51] = \<const0> ;
  assign m_axi_s2mm_awaddr[50] = \<const0> ;
  assign m_axi_s2mm_awaddr[49] = \<const0> ;
  assign m_axi_s2mm_awaddr[48] = \<const0> ;
  assign m_axi_s2mm_awaddr[47] = \<const0> ;
  assign m_axi_s2mm_awaddr[46] = \<const0> ;
  assign m_axi_s2mm_awaddr[45] = \<const0> ;
  assign m_axi_s2mm_awaddr[44] = \<const0> ;
  assign m_axi_s2mm_awaddr[43] = \<const0> ;
  assign m_axi_s2mm_awaddr[42] = \<const0> ;
  assign m_axi_s2mm_awaddr[41] = \<const0> ;
  assign m_axi_s2mm_awaddr[40] = \<const0> ;
  assign m_axi_s2mm_awaddr[39] = \<const0> ;
  assign m_axi_s2mm_awaddr[38] = \<const0> ;
  assign m_axi_s2mm_awaddr[37] = \<const0> ;
  assign m_axi_s2mm_awaddr[36] = \<const0> ;
  assign m_axi_s2mm_awaddr[35] = \<const0> ;
  assign m_axi_s2mm_awaddr[34] = \<const0> ;
  assign m_axi_s2mm_awaddr[33] = \<const0> ;
  assign m_axi_s2mm_awaddr[32] = \<const0> ;
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[63] = \<const0> ;
  assign m_axi_s2mm_wdata[62] = \<const0> ;
  assign m_axi_s2mm_wdata[61] = \<const0> ;
  assign m_axi_s2mm_wdata[60] = \<const0> ;
  assign m_axi_s2mm_wdata[59] = \<const0> ;
  assign m_axi_s2mm_wdata[58] = \<const0> ;
  assign m_axi_s2mm_wdata[57] = \<const0> ;
  assign m_axi_s2mm_wdata[56] = \<const0> ;
  assign m_axi_s2mm_wdata[55] = \<const0> ;
  assign m_axi_s2mm_wdata[54] = \<const0> ;
  assign m_axi_s2mm_wdata[53] = \<const0> ;
  assign m_axi_s2mm_wdata[52] = \<const0> ;
  assign m_axi_s2mm_wdata[51] = \<const0> ;
  assign m_axi_s2mm_wdata[50] = \<const0> ;
  assign m_axi_s2mm_wdata[49] = \<const0> ;
  assign m_axi_s2mm_wdata[48] = \<const0> ;
  assign m_axi_s2mm_wdata[47] = \<const0> ;
  assign m_axi_s2mm_wdata[46] = \<const0> ;
  assign m_axi_s2mm_wdata[45] = \<const0> ;
  assign m_axi_s2mm_wdata[44] = \<const0> ;
  assign m_axi_s2mm_wdata[43] = \<const0> ;
  assign m_axi_s2mm_wdata[42] = \<const0> ;
  assign m_axi_s2mm_wdata[41] = \<const0> ;
  assign m_axi_s2mm_wdata[40] = \<const0> ;
  assign m_axi_s2mm_wdata[39] = \<const0> ;
  assign m_axi_s2mm_wdata[38] = \<const0> ;
  assign m_axi_s2mm_wdata[37] = \<const0> ;
  assign m_axi_s2mm_wdata[36] = \<const0> ;
  assign m_axi_s2mm_wdata[35] = \<const0> ;
  assign m_axi_s2mm_wdata[34] = \<const0> ;
  assign m_axi_s2mm_wdata[33] = \<const0> ;
  assign m_axi_s2mm_wdata[32] = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[7] = \<const0> ;
  assign m_axi_s2mm_wstrb[6] = \<const0> ;
  assign m_axi_s2mm_wstrb[5] = \<const0> ;
  assign m_axi_s2mm_wstrb[4] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_frame_ptr_out[5] = \<const0> ;
  assign mm2s_frame_ptr_out[4] = \<const0> ;
  assign mm2s_frame_ptr_out[3] = \<const0> ;
  assign mm2s_frame_ptr_out[2:0] = \^mm2s_frame_ptr_out [2:0];
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const1> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const1> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride[15:13]),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] (AXI_LITE_REG_INTERFACE_I_n_48),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] (mm2s_axi2ip_rdaddr),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] (AXI_LITE_REG_INTERFACE_I_n_74),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] (AXI_LITE_REG_INTERFACE_I_n_75),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 (AXI_LITE_REG_INTERFACE_I_n_76),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] (AXI_LITE_REG_INTERFACE_I_n_77),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 }),
        .\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr_64[0] [31:13]),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_320 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_322 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_323 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_324 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_325 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_326 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_327 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_328 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_329 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_330 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_331 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_332 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_333 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_334 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_335 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_336 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_337 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_338 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_339 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_340 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_312 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_314 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_316 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_318 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ({\mm2s_reg_module_strt_addr_64[2] [63:44],\mm2s_reg_module_strt_addr_64[2] [39:36],\mm2s_reg_module_strt_addr_64[2] [32]}),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (p_79_out),
        .Q(mm2s_axi2ip_wrdata),
        .SR(p_0_in_5),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_irqdelay_status(mm2s_irqdelay_status),
        .dly_irq_reg(AXI_LITE_REG_INTERFACE_I_n_83),
        .dly_irq_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_3),
        .\dmacr_i_reg[2] (AXI_LITE_REG_INTERFACE_I_n_80),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_49,AXI_LITE_REG_INTERFACE_I_n_50,AXI_LITE_REG_INTERFACE_I_n_51,AXI_LITE_REG_INTERFACE_I_n_52,AXI_LITE_REG_INTERFACE_I_n_53,AXI_LITE_REG_INTERFACE_I_n_54,AXI_LITE_REG_INTERFACE_I_n_55,AXI_LITE_REG_INTERFACE_I_n_56,AXI_LITE_REG_INTERFACE_I_n_57,AXI_LITE_REG_INTERFACE_I_n_58,AXI_LITE_REG_INTERFACE_I_n_59,AXI_LITE_REG_INTERFACE_I_n_60,AXI_LITE_REG_INTERFACE_I_n_61,AXI_LITE_REG_INTERFACE_I_n_62,AXI_LITE_REG_INTERFACE_I_n_63,AXI_LITE_REG_INTERFACE_I_n_64,AXI_LITE_REG_INTERFACE_I_n_65,AXI_LITE_REG_INTERFACE_I_n_66,AXI_LITE_REG_INTERFACE_I_n_67,AXI_LITE_REG_INTERFACE_I_n_68,AXI_LITE_REG_INTERFACE_I_n_69,AXI_LITE_REG_INTERFACE_I_n_70,AXI_LITE_REG_INTERFACE_I_n_71,AXI_LITE_REG_INTERFACE_I_n_72,AXI_LITE_REG_INTERFACE_I_n_73}),
        .ioc_irq_reg(AXI_LITE_REG_INTERFACE_I_n_82),
        .ioc_irq_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[28:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(p_81_out),
        .p_70_out(p_70_out),
        .p_71_out({p_71_out[31:16],p_71_out[4],p_71_out[0]}),
        .p_77_out(p_77_out),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_81),
        .\ptr_ref_i_reg[4] (p_80_out),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_266 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_321 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize[15:13]),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_313 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_315 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_317 ),
        .\reg_module_hsize_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_319 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(p_39_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr_64 \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR 
       (.D(p_1_in),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_343 ),
        .E(I_PRMRY_DATAMOVER_n_5),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3 ),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (vsize_counter),
        .\GEN_FREE_RUN_MODE.frame_sync_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3 ),
        .\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg (\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_24 ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] (\mm2s_reg_module_strt_addr_64[0] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] (\mm2s_reg_module_strt_addr_64[1] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] (\mm2s_reg_module_strt_addr_64[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_34 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_8),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_10),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_11),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (p_36_out),
        .Q(p_52_out),
        .SR(p_0_in__0),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_38 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_36 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_37 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .err_i_reg(I_RST_MODULE_n_13),
        .halted_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_35 ),
        .initial_frame(initial_frame),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in[2:0]),
        .mm2s_frame_ptr_out(\^mm2s_frame_ptr_out ),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_1_out(\VIDEO_REG_I/p_1_out ),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_2_out(p_2_out),
        .p_40_out(p_40_out),
        .p_42_out(p_42_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .p_67_out(p_67_out),
        .p_70_out(p_70_out),
        .p_71_out({p_71_out[3],p_71_out[1:0]}),
        .p_77_out(p_77_out),
        .prmry_resetn_i_reg(p_2_out_2),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_346 ),
        .\ptr_ref_i_reg[4] (p_80_out),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .\sig_addr_cntr_lsh_kh_reg[63] ({p_60_out[95:32],p_60_out[23],p_60_out[15:0]}),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_6),
        .\state_reg[1] (m_axis_mm2s_tvalid),
        .stop(p_39_out),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\wdata_reg[4] (mm2s_axi2ip_wrdata[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.D(p_1_in),
        .E(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6 ),
        .Q(vsize_counter),
        .SR(I_RST_MODULE_n_12),
        .all_idle_reg(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3 ),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_tlast(p_4_out),
        .m_axis_tuser(p_0_in),
        .m_axis_tvalid(p_3_out),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .p_26_out(p_26_out),
        .p_84_out(p_84_out),
        .s_valid0(s_valid0),
        .\sig_data_reg_out_reg[63] (p_6_out),
        .\sig_strb_reg_out_reg[7] (p_5_out),
        .\vsize_vid_reg[12] (p_52_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.Q(mm2s_irqthresh_status),
        .SR(p_0_in__0),
        .initial_frame(initial_frame),
        .initial_frame_reg(\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_2_out(p_2_out),
        .p_40_out(p_40_out),
        .p_4_out(p_4_out_0),
        .p_50_out(p_50_out),
        .p_71_out({p_71_out[4],p_71_out[0]}),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.DINBDIN({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep}),
        .E(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6 ),
        .Q(p_6_out),
        .in0(s_axis_fifo_ainit_nosync),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_tlast(p_4_out),
        .m_axis_tuser(p_0_in),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .p_27_out(p_27_out),
        .p_3_out(p_3_out_1),
        .p_84_out(p_84_out),
        .\r0_keep_reg[7] (p_5_out),
        .ram_full_fb_i_reg(I_PRMRY_DATAMOVER_n_3),
        .ram_full_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2 ),
        .ram_full_i_reg_0(I_PRMRY_DATAMOVER_n_4),
        .sig_next_cmd_cmplt_reg_reg(p_2_in),
        .srst_full_ff_i(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i ),
        .\state_reg[2] (p_3_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_343 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (p_2_out_2),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (p_80_out),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 (p_36_out),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (p_4_out_4),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_266 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_320 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_321 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_322 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_323 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_324 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_325 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_326 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_327 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_328 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_329 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0 (p_79_out),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_330 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_331 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_332 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_333 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_334 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_335 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_336 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_337 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_338 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_339 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_340 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_312 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_313 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_314 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_315 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_316 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_317 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_318 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_319 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_346 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] (\mm2s_reg_module_strt_addr_64[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] (\mm2s_reg_module_strt_addr_64[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] (\mm2s_reg_module_strt_addr_64[2] ),
        .Q({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 }),
        .SR(p_0_in__0),
        .\axi2ip_rdaddr_captured_reg[3] (mm2s_axi2ip_rdaddr),
        .\axi2ip_rdaddr_captured_reg[3]_0 (AXI_LITE_REG_INTERFACE_I_n_75),
        .\axi2ip_rdaddr_captured_reg[4] (AXI_LITE_REG_INTERFACE_I_n_77),
        .\axi2ip_rdaddr_captured_reg[5] (AXI_LITE_REG_INTERFACE_I_n_74),
        .\axi2ip_rdaddr_captured_reg[7] (AXI_LITE_REG_INTERFACE_I_n_76),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .\cmnds_queued_reg[5] (\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_24 ),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_38 ),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .\dmacr_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ),
        .\dmacr_i_reg[0]_0 (AXI_LITE_REG_INTERFACE_I_n_81),
        .err_d1_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .err_d1_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .err_d1_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_clr_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_35 ),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .in0({AXI_LITE_REG_INTERFACE_I_n_49,AXI_LITE_REG_INTERFACE_I_n_50,AXI_LITE_REG_INTERFACE_I_n_51,AXI_LITE_REG_INTERFACE_I_n_52,AXI_LITE_REG_INTERFACE_I_n_53,AXI_LITE_REG_INTERFACE_I_n_54,AXI_LITE_REG_INTERFACE_I_n_55,AXI_LITE_REG_INTERFACE_I_n_56,AXI_LITE_REG_INTERFACE_I_n_57,AXI_LITE_REG_INTERFACE_I_n_58,AXI_LITE_REG_INTERFACE_I_n_59,AXI_LITE_REG_INTERFACE_I_n_60,AXI_LITE_REG_INTERFACE_I_n_61,AXI_LITE_REG_INTERFACE_I_n_62,AXI_LITE_REG_INTERFACE_I_n_63,AXI_LITE_REG_INTERFACE_I_n_64,AXI_LITE_REG_INTERFACE_I_n_65,AXI_LITE_REG_INTERFACE_I_n_66,AXI_LITE_REG_INTERFACE_I_n_67,AXI_LITE_REG_INTERFACE_I_n_68,AXI_LITE_REG_INTERFACE_I_n_69,AXI_LITE_REG_INTERFACE_I_n_70,AXI_LITE_REG_INTERFACE_I_n_71,AXI_LITE_REG_INTERFACE_I_n_72,AXI_LITE_REG_INTERFACE_I_n_73}),
        .initial_frame(initial_frame),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[28:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_soft_reset_clr(mm2s_soft_reset_clr),
        .out(p_81_out),
        .p_18_out(p_18_out),
        .p_1_out(\VIDEO_REG_I/p_1_out ),
        .p_27_out(p_27_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_53_out(p_53_out),
        .p_67_out(p_67_out),
        .p_6_out(p_6_out_3),
        .p_70_out(p_70_out),
        .p_71_out({p_71_out[31:16],p_71_out[4:3],p_71_out[1:0]}),
        .p_73_out(p_73_out),
        .p_77_out(p_77_out),
        .prmry_resetn_i_reg(mm2s_prmry_resetn),
        .prmtr_update_complete(prmtr_update_complete),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_37 ),
        .stop(p_39_out),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize),
        .\wdata_reg[0] (AXI_LITE_REG_INTERFACE_I_n_3),
        .\wdata_reg[12] (AXI_LITE_REG_INTERFACE_I_n_82),
        .\wdata_reg[13] (AXI_LITE_REG_INTERFACE_I_n_83),
        .\wdata_reg[18] (AXI_LITE_REG_INTERFACE_I_n_48),
        .\wdata_reg[2] (AXI_LITE_REG_INTERFACE_I_n_80),
        .\wdata_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_36 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(mm2s_axis_resetn),
        .p_18_out(p_18_out),
        .p_26_out(p_26_out),
        .p_53_out(p_53_out),
        .prmry_resetn_i_reg(I_RST_MODULE_n_14),
        .prmry_resetn_i_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .s_valid0(s_valid0));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (I_AXI_DMA_INTRPT_n_19),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .Q(mm2s_irqdelay_status),
        .SR(p_4_out_4),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(mm2s_prmry_resetn),
        .p_18_out(p_18_out),
        .p_4_out(p_4_out_0),
        .p_53_out(p_53_out),
        .p_6_out(p_6_out_3),
        .p_71_out(p_71_out[31:16]),
        .p_73_out(p_73_out),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .prmry_resetn_i_reg_0(p_0_in__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.DINBDIN({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep}),
        .E(I_PRMRY_DATAMOVER_n_5),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (I_PRMRY_DATAMOVER_n_4),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_6),
        .decerr_i_reg(I_PRMRY_DATAMOVER_n_8),
        .halt_i_reg(I_RST_MODULE_n_15),
        .in({p_60_out[95:32],p_60_out[23],p_60_out[15:0]}),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_11),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .p_27_out(p_27_out),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .p_71_out(p_71_out[0]),
        .ram_empty_i_reg(I_PRMRY_DATAMOVER_n_3),
        .ram_full_fb_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2 ),
        .ram_full_i_reg(p_2_in),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .slverr_i_reg(I_PRMRY_DATAMOVER_n_10),
        .srst_full_ff_i(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i ),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_34 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module I_RST_MODULE
       (.\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (I_RST_MODULE_n_12),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] (p_0_in__0),
        .SR(p_0_in_5),
        .axi_resetn(axi_resetn),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_13),
        .dma_err(dma_err),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .in0(s_axis_fifo_ainit_nosync),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset_clr(mm2s_soft_reset_clr),
        .out(mm2s_prmry_resetn),
        .p_26_out(p_26_out),
        .p_3_out(p_3_out_1),
        .p_42_out(p_42_out),
        .p_71_out(p_71_out[0]),
        .p_77_out(p_77_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .s_valid_reg(I_RST_MODULE_n_14),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_15),
        .srst_full_ff_i(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i ),
        .stop(p_39_out),
        .sts_tready_reg(mm2s_axis_resetn));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
   (\cmnds_queued_reg[0] ,
    err_i_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    stop_reg,
    stop_i,
    \INFERRED_GEN.cnt_i_reg[1] ,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_addr_cntr_lsh_kh_reg[63] ,
    mm2s_prmry_resetn,
    m_axi_mm2s_aclk,
    SR,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_1_out,
    E,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    p_77_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    frame_sync_reg,
    mm2s_halt,
    p_71_out,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output \cmnds_queued_reg[0] ;
  output err_i_reg_0;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output stop_reg;
  output stop_i;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [80:0]\sig_addr_cntr_lsh_kh_reg[63] ;
  input mm2s_prmry_resetn;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input p_1_out;
  input [0:0]E;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  input p_77_out;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input frame_sync_reg;
  input mm2s_halt;
  input [0:0]p_71_out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [80:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [80:0]D;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]SR;
  wire \cmnds_queued_reg[0] ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_1_out;
  wire p_57_out;
  wire p_58_out;
  wire [0:0]p_71_out;
  wire p_77_out;
  wire [80:0]\sig_addr_cntr_lsh_kh_reg[63] ;
  wire stop_i;
  wire stop_reg;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(p_77_out),
        .I1(stop_reg),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I3(frame_sync_reg),
        .I4(mm2s_halt),
        .I5(p_71_out),
        .O(\FSM_sequential_dmacntrl_cs_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\cmnds_queued_reg[0] ),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(p_58_out),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(p_57_out),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(p_58_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(p_57_out),
        .I1(zero_hsize_err),
        .I2(zero_vsize_err),
        .I3(err_i_reg_0),
        .I4(p_58_out),
        .I5(stop_reg),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(stop_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(err_i_reg_0),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [0]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [10]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [11]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [12]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [13]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [14]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [15]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [1]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [16]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [2]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [17]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [18]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [19]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [20]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [21]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [22]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [23]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [24]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [3]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [25]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [26]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [27]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [28]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [29]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [30]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [31]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [32]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [33]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [34]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [4]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [35]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [36]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [37]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [38]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [39]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [40]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [41]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [42]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [43]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [44]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [5]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [45]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [46]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [47]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [48]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[49]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [49]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[50]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [50]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[51]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [51]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[52]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [52]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[53]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [53]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[54]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [54]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [6]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[55]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [55]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[56]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [56]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[57]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [57]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[58]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [58]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[59]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [59]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[60]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [60]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[61]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [61]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[62]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [62]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[63]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [63]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[64]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [64]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [7]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[65]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [65]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[66]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [66]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[67]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [67]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[68]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [68]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[69]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [69]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[70]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [70]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[71]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [71]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[72]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [72]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[73]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [73]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[74]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [74]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [8]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[75]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [75]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[76]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [76]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[77]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [77]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[78]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [78]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[79]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [79]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[80]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [80]),
        .R(p_1_out));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_addr_cntr_lsh_kh_reg[63] [9]),
        .R(p_1_out));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(p_57_out),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(stop_reg),
        .I1(p_77_out),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_prmry_resetn),
        .Q(\cmnds_queued_reg[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
   (p_27_out,
    p_26_out,
    mask_fsync_out_i,
    initial_frame_reg,
    p_4_out,
    p_71_out,
    SR,
    p_40_out,
    m_axi_mm2s_aclk,
    p_2_out,
    prmry_resetn_i_reg,
    initial_frame,
    Q,
    p_50_out);
  output p_27_out;
  output p_26_out;
  output mask_fsync_out_i;
  output initial_frame_reg;
  output p_4_out;
  input [1:0]p_71_out;
  input [0:0]SR;
  input p_40_out;
  input m_axi_mm2s_aclk;
  input p_2_out;
  input prmry_resetn_i_reg;
  input initial_frame;
  input [7:0]Q;
  input p_50_out;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire all_idle_d1;
  wire all_idle_d2;
  wire initial_frame;
  wire initial_frame_reg;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire p_26_out;
  wire p_27_out;
  wire p_2_out;
  wire p_40_out;
  wire p_4_out;
  wire p_50_out;
  wire [1:0]p_71_out;
  wire p_8_out__0;
  wire prmry_resetn_i_reg;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_40_out),
        .Q(all_idle_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_8_out__0),
        .Q(p_27_out),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_26_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[0]),
        .I1(p_71_out[1]),
        .I2(p_50_out),
        .I3(p_27_out),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_resetn_i_reg),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    initial_frame_i_1
       (.I0(p_27_out),
        .I1(initial_frame),
        .O(initial_frame_reg));
  LUT3 #(
    .INIT(8'h40)) 
    p_8_out
       (.I0(all_idle_d2),
        .I1(all_idle_d1),
        .I2(p_71_out[0]),
        .O(p_8_out__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
   (p_48_out,
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0 ,
    mm2s_frame_ptr_out,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ,
    SR,
    m_axi_mm2s_aclk,
    E,
    num_fstore_minus1,
    mm2s_prmry_resetn,
    Q,
    p_71_out,
    p_70_out,
    mm2s_frame_ptr_in);
  output p_48_out;
  output \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0 ;
  output [2:0]mm2s_frame_ptr_out;
  output [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]num_fstore_minus1;
  input mm2s_prmry_resetn;
  input [4:0]Q;
  input [0:0]p_71_out;
  input p_70_out;
  input [2:0]mm2s_frame_ptr_in;

  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2_n_0 ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]binary_frame_ptr;
  wire data1;
  wire data2;
  wire [1:0]ds_binary_frame_ptr;
  wire ds_mstr_reverse_order_d1;
  wire m_axi_mm2s_aclk;
  wire [2:0]mm2s_frame_ptr_in;
  wire [2:0]mm2s_frame_ptr_out;
  wire mm2s_prmry_resetn;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire [1:0]p_0_out;
  wire p_48_out;
  wire p_70_out;
  wire [0:0]p_71_out;
  wire [2:1]raw_frame_ptr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I 
       (.D({data1,\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 }),
        .SR(SR),
        .data2(data2),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0 \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(p_0_out),
        .Q(binary_frame_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .Q(binary_frame_ptr[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h40BF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(Q[0]),
        .I1(num_fstore_minus1),
        .I2(mstr_reverse_order),
        .I3(Q[1]),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(num_fstore_minus1),
        .I4(mstr_reverse_order),
        .O(raw_frame_ptr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ),
        .Q(ds_binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(ds_binary_frame_ptr[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data2),
        .Q(ds_mstr_reverse_order_d1),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2 
       (.I0(mstr_reverse_order_d2),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(SR));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(SR));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0 ),
        .Q(mm2s_frame_ptr_out[2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA6AFFFF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(p_71_out),
        .I2(E),
        .I3(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0 ),
        .I4(mm2s_prmry_resetn),
        .I5(p_70_out),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(p_48_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1 
       (.I0(ds_binary_frame_ptr[1]),
        .I1(ds_binary_frame_ptr[0]),
        .I2(num_fstore_minus1),
        .I3(ds_mstr_reverse_order_d1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1 
       (.I0(num_fstore_minus1),
        .I1(mm2s_prmry_resetn),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2 
       (.I0(ds_mstr_reverse_order_d1),
        .I1(num_fstore_minus1),
        .I2(ds_binary_frame_ptr[0]),
        .I3(ds_binary_frame_ptr[1]),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ds_binary_frame_ptr[0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [0]),
        .R(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [1]),
        .R(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] [2]),
        .R(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2 
       (.I0(Q[1]),
        .I1(num_fstore_minus1),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux
   (data2,
    D,
    SR,
    mm2s_frame_ptr_in,
    m_axi_mm2s_aclk);
  output data2;
  output [1:0]D;
  input [0:0]SR;
  input [2:0]mm2s_frame_ptr_in;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire [0:0]SR;
  wire data2;
  wire \frame_ptr_out_reg_n_0_[2] ;
  wire m_axi_mm2s_aclk;
  wire [2:0]mm2s_frame_ptr_in;
  wire [1:0]p_3_out;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1 
       (.I0(p_3_out[1]),
        .I1(p_3_out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1 
       (.I0(p_3_out[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[2] ),
        .O(data2));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(p_3_out[0]),
        .R(SR));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(p_3_out[1]),
        .R(SR));
  FDRE \frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(\frame_ptr_out_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
   (ch1_delay_cnt_en,
    ch1_dly_irq_set,
    mm2s_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    m_axi_mm2s_aclk,
    SR,
    ch1_delay_zero,
    p_18_out,
    p_73_out,
    prmry_resetn_i_reg,
    p_71_out,
    p_6_out,
    p_53_out,
    out,
    p_4_out,
    mask_fsync_out_i,
    prmry_resetn_i_reg_0,
    E);
  output ch1_delay_cnt_en;
  output ch1_dly_irq_set;
  output mm2s_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input ch1_delay_zero;
  input p_18_out;
  input p_73_out;
  input prmry_resetn_i_reg;
  input [15:0]p_71_out;
  input p_6_out;
  input p_53_out;
  input out;
  input p_4_out;
  input mask_fsync_out_i;
  input [0:0]prmry_resetn_i_reg_0;
  input [0:0]E;

  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]E;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_dly_irq_set;
  wire ch1_ioc_irq_set_i;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mm2s_ioc_irq_set;
  wire out;
  wire p_10_out;
  wire p_18_out;
  wire [7:0]p_2_in;
  wire p_4_out;
  wire p_53_out;
  wire p_6_out;
  wire [15:0]p_71_out;
  wire p_73_out;
  wire [7:0]plusOp;
  wire prmry_resetn_i_reg;
  wire [0:0]prmry_resetn_i_reg_0;

  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(p_4_out),
        .I1(out),
        .I2(mask_fsync_out_i),
        .I3(mm2s_ioc_irq_set),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(p_73_out),
        .I2(prmry_resetn_i_reg),
        .I3(ch1_delay_cnt_en),
        .I4(p_18_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[7]),
        .I1(p_71_out[15]),
        .I2(Q[6]),
        .I3(p_71_out[14]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_zero),
        .I1(p_18_out),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(p_10_out));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(p_71_out[15]),
        .I2(Q[6]),
        .I3(p_71_out[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(p_71_out[9]),
        .I3(Q[0]),
        .I4(p_71_out[8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(p_71_out[12]),
        .I2(Q[3]),
        .I3(p_71_out[11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(p_71_out[13]),
        .I2(Q[2]),
        .I3(p_71_out[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(ch1_dly_irq_set),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_ioc_irq_set_i),
        .I1(p_53_out),
        .I2(out),
        .I3(p_6_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(ch1_ioc_irq_set_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(p_71_out[0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(p_71_out[1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(p_71_out[2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(p_71_out[3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(p_71_out[4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I3(p_71_out[5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(p_71_out[6]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ),
        .I3(p_71_out[7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I5(p_6_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(prmry_resetn_i_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
   (s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    \dmacr_i_reg[0] ,
    Q,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ,
    in0,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ,
    \dmacr_i_reg[2] ,
    prmtr_updt_complete_i_reg,
    mm2s_axi2ip_wrce,
    ioc_irq_reg,
    dly_irq_reg,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    p_71_out,
    mm2s_prmry_resetn,
    stop,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    \reg_module_hsize_reg[0] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ,
    p_70_out,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ,
    \reg_module_hsize_reg[4] ,
    dma_interr_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_slverr_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ,
    \reg_module_hsize_reg[6] ,
    dma_decerr_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ,
    \reg_module_hsize_reg[7] ,
    \reg_module_hsize_reg[12] ,
    ioc_irq_reg_0,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ,
    dly_irq_reg_0,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    err_irq_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ,
    ch1_irqdelay_status,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ,
    p_77_out,
    out,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ,
    mm2s_ioc_irq_set,
    ch1_dly_irq_set,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \ptr_ref_i_reg[4] );
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output \dmacr_i_reg[0] ;
  output [31:0]Q;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  output [24:0]in0;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ;
  output [1:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ;
  output \dmacr_i_reg[2] ;
  output prmtr_updt_complete_i_reg;
  output [10:0]mm2s_axi2ip_wrce;
  output ioc_irq_reg;
  output dly_irq_reg;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input [17:0]p_71_out;
  input mm2s_prmry_resetn;
  input stop;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input \reg_module_hsize_reg[0] ;
  input [24:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  input p_70_out;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ;
  input \reg_module_hsize_reg[4] ;
  input dma_interr_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ;
  input \reg_module_hsize_reg[5] ;
  input [4:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_slverr_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ;
  input \reg_module_hsize_reg[6] ;
  input dma_decerr_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ;
  input \reg_module_hsize_reg[7] ;
  input \reg_module_hsize_reg[12] ;
  input ioc_irq_reg_0;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ;
  input dly_irq_reg_0;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ;
  input [18:0]\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ;
  input [2:0]\reg_module_hsize_reg[15] ;
  input [2:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input err_irq_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ;
  input [7:0]ch1_irqdelay_status;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ;
  input p_77_out;
  input [31:0]out;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ;
  input mm2s_ioc_irq_set;
  input ch1_dly_irq_set;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [5:0]s_axi_lite_araddr;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [4:0]\ptr_ref_i_reg[4] ;

  wire [2:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1_n_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1_n_0 ;
  wire [1:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ;
  wire \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0 ;
  wire [4:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [18:0]\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ;
  wire [24:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire addr_region_mm2s_rden_cmb__4;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire [24:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [30:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_52_n_0;
  wire ip2axi_rddata_int_inferred_i_53_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59_n_0;
  wire ip2axi_rddata_int_inferred_i_73_n_0;
  wire ip2axi_rddata_int_inferred_i_75_n_0;
  wire ip2axi_rddata_int_inferred_i_77_n_0;
  wire ip2axi_rddata_int_inferred_i_85_n_0;
  wire ip2axi_rddata_int_inferred_i_88_n_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire [7:4]mm2s_axi2ip_rdaddr;
  wire [10:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire mm2s_ioc_irq_set;
  wire mm2s_prmry_resetn;
  wire [31:0]out;
  wire p_0_out__3;
  wire [5:0]p_2_in;
  wire p_70_out;
  wire [17:0]p_71_out;
  wire p_77_out;
  wire prepare_wrce0_out;
  wire prepare_wrce_d1;
  wire prmtr_updt_complete_i_reg;
  wire \ptr_ref_i[4]_i_2_n_0 ;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [2:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire \reg_module_hsize_reg[7] ;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire stop;
  wire wrce_gen0;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[4]));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(Q[18]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1),
        .Q(s_axi_lite_arready),
        .R(SR));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[0]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\ptr_ref_i_reg[4] [0]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[0]),
        .O(ip2axi_rddata_captured[0]));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1 
       (.I0(out[10]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1 
       (.I0(out[11]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1 
       (.I0(out[12]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1 
       (.I0(out[13]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1 
       (.I0(out[14]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1 
       (.I0(out[15]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[16]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[16]),
        .O(ip2axi_rddata_captured[16]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[17]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[17]),
        .O(ip2axi_rddata_captured[17]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[18]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[18]),
        .O(ip2axi_rddata_captured[18]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[19]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[19]),
        .O(ip2axi_rddata_captured[19]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[1]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\ptr_ref_i_reg[4] [1]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[1]),
        .O(ip2axi_rddata_captured[1]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[20]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[20]),
        .O(ip2axi_rddata_captured[20]));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1 
       (.I0(out[21]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1 
       (.I0(out[22]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1 
       (.I0(out[23]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1 
       (.I0(out[24]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F202020)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[25]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I2(p_0_out__3),
        .I3(addr_region_mm2s_rden_cmb__4),
        .I4(out[25]),
        .O(ip2axi_rddata_captured[25]));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1 
       (.I0(out[26]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1 
       (.I0(out[27]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1 
       (.I0(out[28]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F202020)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I2(p_0_out__3),
        .I3(addr_region_mm2s_rden_cmb__4),
        .I4(out[29]),
        .O(ip2axi_rddata_captured[29]));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[2]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\ptr_ref_i_reg[4] [2]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[2]),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'h2F202020)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I2(p_0_out__3),
        .I3(addr_region_mm2s_rden_cmb__4),
        .I4(out[30]),
        .O(ip2axi_rddata_captured[30]));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2 
       (.I0(mm2s_axi2ip_rdaddr[7]),
        .I1(mm2s_axi2ip_rdaddr[5]),
        .I2(mm2s_axi2ip_rdaddr[4]),
        .I3(mm2s_axi2ip_rdaddr[6]),
        .I4(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0E33)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_3 
       (.I0(mm2s_axi2ip_rdaddr[4]),
        .I1(mm2s_axi2ip_rdaddr[5]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[6]),
        .O(addr_region_mm2s_rden_cmb__4));
  LUT4 #(
    .INIT(16'h8010)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1 
       (.I0(mm2s_axi2ip_rdaddr[4]),
        .I1(mm2s_axi2ip_rdaddr[7]),
        .I2(mm2s_axi2ip_rdaddr[5]),
        .I3(mm2s_axi2ip_rdaddr[6]),
        .O(p_0_out__3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2 
       (.I0(out[31]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[3]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\ptr_ref_i_reg[4] [3]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[3]),
        .O(ip2axi_rddata_captured[3]));
  LUT6 #(
    .INIT(64'h0EFF0E000E000E00)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[4]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I1(\ptr_ref_i_reg[4] [4]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I3(p_0_out__3),
        .I4(addr_region_mm2s_rden_cmb__4),
        .I5(out[4]),
        .O(ip2axi_rddata_captured[4]));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1 
       (.I0(out[5]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F202020)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[6]_i_1 
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I2(p_0_out__3),
        .I3(addr_region_mm2s_rden_cmb__4),
        .I4(out[6]),
        .O(ip2axi_rddata_captured[6]));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1 
       (.I0(out[7]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1 
       (.I0(out[8]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h082A0822)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1 
       (.I0(out[9]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[10]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[11]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[12]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[13]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[14]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[15]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[21]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[22]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[23]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[24]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[26]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[27]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[28]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2_n_0 ),
        .Q(s_axi_lite_rdata[31]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[5]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[7]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[8]),
        .R(p_0_out__3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[9]),
        .R(p_0_out__3));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_SYNC.prepare_wrce_d1_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .O(prepare_wrce0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce0_out),
        .Q(prepare_wrce_d1),
        .R(SR));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_LITE_IS_SYNC.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rvalid),
        .I3(s_axi_lite_rready),
        .O(\GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_SYNC.wready_out_i_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .I2(prepare_wrce_d1),
        .O(wrce_gen0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_SYNC.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wrce_gen0),
        .Q(s_axi_lite_wready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ),
        .I2(axi2ip_wraddr_captured[4]),
        .I3(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[6]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2 
       (.I0(axi2ip_wraddr_captured[7]),
        .I1(prepare_wrce_d1),
        .I2(wvalid),
        .I3(lite_wr_addr_phase_finished_data_phase_started),
        .I4(axi2ip_wraddr_captured[5]),
        .I5(axi2ip_wraddr_captured[6]),
        .O(\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ),
        .I2(axi2ip_wraddr_captured[4]),
        .I3(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ),
        .I2(axi2ip_wraddr_captured[4]),
        .I3(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ),
        .I2(axi2ip_wraddr_captured[4]),
        .I3(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0 ),
        .I2(axi2ip_wraddr_captured[4]),
        .I3(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[10]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(Q[13]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(ch1_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(Q[12]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_2_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_2_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_2_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_2_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_2_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_2_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[0]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[1]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[2]),
        .Q(mm2s_axi2ip_rdaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[3]),
        .Q(mm2s_axi2ip_rdaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[4]),
        .Q(mm2s_axi2ip_rdaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[5]),
        .Q(mm2s_axi2ip_rdaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h08C8)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bvalid),
        .I3(s_axi_lite_bready),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    dma_interr_i_2
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[0]));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \dmacr_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ),
        .I2(p_71_out[0]),
        .I3(mm2s_prmry_resetn),
        .I4(stop),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \dmacr_i[1]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \dmacr_i[1]_i_2 
       (.I0(axi2ip_wraddr_captured[5]),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(wvalid),
        .I3(prepare_wrce_d1),
        .I4(axi2ip_wraddr_captured[7]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \dmacr_i[2]_i_1 
       (.I0(Q[2]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ),
        .I2(p_77_out),
        .O(\dmacr_i_reg[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_mm2s_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_mm2s_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(mm2s_axi2ip_wrdata_cdc_tig[20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [18]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [24]),
        .O(in0[24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(ip2axi_rddata_int_inferred_i_44_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [9]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [15]),
        .O(in0[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [8]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [14]),
        .O(in0[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [7]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [13]),
        .O(in0[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [6]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [12]),
        .O(in0[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_48_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [5]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [11]),
        .O(in0[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [4]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [10]),
        .O(in0[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_50_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [3]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [9]),
        .O(in0[9]));
  LUT6 #(
    .INIT(64'hCCC4CCC0CCC0CCC0)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(mm2s_axi2ip_rdaddr[4]),
        .I1(ip2axi_rddata_int_inferred_i_51_n_0),
        .I2(ip2axi_rddata_int_inferred_i_52_n_0),
        .I3(ip2axi_rddata_int_inferred_i_53_n_0),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ),
        .I5(mm2s_axi2ip_rdaddr[5]),
        .O(in0[8]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_55_n_0),
        .I1(ip2axi_rddata_int_inferred_i_56_n_0),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [7]),
        .O(in0[7]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(ip2axi_rddata_int_inferred_i_58_n_0),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [6]),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(ip2axi_rddata_int_inferred_i_36_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [17]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [23]),
        .O(in0[23]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_59_n_0),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[12] ),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [5]),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I1(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [4]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .I3(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ),
        .I4(\reg_module_hsize_reg[7] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_73_n_0),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[6] ),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [3]),
        .O(in0[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_75_n_0),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[5] ),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [2]),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_77_n_0),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[4] ),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [1]),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [16]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [22]),
        .O(in0[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(ip2axi_rddata_int_inferred_i_85_n_0),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[0] ),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [0]),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[17]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[7]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(mm2s_axi2ip_rdaddr[6]),
        .I1(mm2s_axi2ip_rdaddr[7]),
        .I2(mm2s_axi2ip_rdaddr[4]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I2(mm2s_axi2ip_rdaddr[4]),
        .I3(mm2s_axi2ip_rdaddr[5]),
        .I4(mm2s_axi2ip_rdaddr[6]),
        .I5(mm2s_axi2ip_rdaddr[7]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[16]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[6]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[15]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[5]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[14]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[4]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[13]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[3]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(ip2axi_rddata_int_inferred_i_38_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [15]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [21]),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[12]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[2]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[11]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[1]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[10]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ch1_irqdelay_status[0]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[9]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [7]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[8]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [6]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[7]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [5]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[6]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [4]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[5]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [3]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[4]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [2]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[3]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [1]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(ip2axi_rddata_int_inferred_i_39_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [14]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [20]),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[2]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [0]),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(mm2s_axi2ip_rdaddr[6]),
        .I1(mm2s_axi2ip_rdaddr[7]),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'h0C00008000000080)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [8]),
        .I1(mm2s_axi2ip_rdaddr[4]),
        .I2(mm2s_axi2ip_rdaddr[5]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I4(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .I5(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [2]),
        .O(ip2axi_rddata_int_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'h000C080000000800)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(\reg_module_hsize_reg[15] [2]),
        .I1(mm2s_axi2ip_rdaddr[4]),
        .I2(mm2s_axi2ip_rdaddr[5]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I4(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .O(ip2axi_rddata_int_inferred_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [4]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(err_irq_reg),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'hA828A02088088000)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .I3(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [1]),
        .I4(\reg_module_hsize_reg[15] [1]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [3]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(dly_irq_reg_0),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hA828A02088088000)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .I1(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I2(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .I3(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [0]),
        .I4(\reg_module_hsize_reg[15] [0]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [2]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(ioc_irq_reg_0),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_59_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(ip2axi_rddata_int_inferred_i_40_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [13]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [19]),
        .O(in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(mm2s_axi2ip_rdaddr[5]),
        .I1(mm2s_axi2ip_rdaddr[4]),
        .I2(mm2s_axi2ip_rdaddr[7]),
        .I3(mm2s_axi2ip_rdaddr[6]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(mm2s_axi2ip_rdaddr[4]),
        .I1(mm2s_axi2ip_rdaddr[5]),
        .I2(mm2s_axi2ip_rdaddr[6]),
        .I3(mm2s_axi2ip_rdaddr[7]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(ip2axi_rddata_int_inferred_i_41_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [12]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [18]),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [1]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(dma_decerr_reg),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_75
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] [0]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(dma_slverr_reg),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_75_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_77
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[1]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(dma_interr_reg),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_77_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(ip2axi_rddata_int_inferred_i_42_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [11]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [17]),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_85
       (.I0(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ),
        .I1(p_71_out[0]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(p_70_out),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .O(ip2axi_rddata_int_inferred_i_85_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_87
       (.I0(mm2s_axi2ip_rdaddr[7]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[5]),
        .I3(mm2s_axi2ip_rdaddr[4]),
        .I4(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ip2axi_rddata_int_inferred_i_88
       (.I0(mm2s_axi2ip_rdaddr[7]),
        .I1(mm2s_axi2ip_rdaddr[6]),
        .I2(mm2s_axi2ip_rdaddr[5]),
        .I3(mm2s_axi2ip_rdaddr[4]),
        .I4(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [0]),
        .I5(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_88_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] [10]),
        .I3(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [16]),
        .O(in0[16]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    prmtr_updt_complete_i_i_1
       (.I0(mm2s_axi2ip_wrce[2]),
        .I1(p_71_out[0]),
        .I2(mm2s_prmry_resetn),
        .O(prmtr_updt_complete_i_reg));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ptr_ref_i[4]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\ptr_ref_i[4]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \ptr_ref_i[4]_i_2 
       (.I0(axi2ip_wraddr_captured[5]),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(wvalid),
        .I3(prepare_wrce_d1),
        .I4(axi2ip_wraddr_captured[7]),
        .O(\ptr_ref_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rvalid),
        .I5(s_axi_lite_rready),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \reg_module_hsize[15]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \reg_module_vsize[12]_i_1 
       (.I0(axi2ip_wraddr_captured[3]),
        .I1(axi2ip_wraddr_captured[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured[4]),
        .I4(axi2ip_wraddr_captured[2]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_arvalid_detected
       (.I0(arvalid),
        .I1(sig_arvalid_arrived_d1),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_awvalid_detected
       (.I0(awvalid),
        .I1(sig_awvalid_arrived_d1),
        .I2(write_has_started),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bvalid),
        .I5(s_axi_lite_bready),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter
   (p_84_out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    all_idle_reg,
    Q,
    s_valid0,
    E,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tuser,
    m_axis_mm2s_aclk,
    m_axis_tlast,
    m_axis_fifo_ainit_nosync,
    m_axis_tuser,
    m_axis_mm2s_tready,
    SR,
    p_26_out,
    D,
    \vsize_vid_reg[12] ,
    out,
    m_axis_tvalid,
    \sig_data_reg_out_reg[63] ,
    \sig_strb_reg_out_reg[7] );
  output p_84_out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output all_idle_reg;
  output [0:0]Q;
  output s_valid0;
  output [0:0]E;
  output [4:0]m_axis_mm2s_tkeep;
  output [39:0]m_axis_mm2s_tdata;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_mm2s_aclk;
  input m_axis_tlast;
  input m_axis_fifo_ainit_nosync;
  input [0:0]m_axis_tuser;
  input m_axis_mm2s_tready;
  input [0:0]SR;
  input p_26_out;
  input [0:0]D;
  input [11:0]\vsize_vid_reg[12] ;
  input out;
  input m_axis_tvalid;
  input [63:0]\sig_data_reg_out_reg[63] ;
  input [7:0]\sig_strb_reg_out_reg[7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0 ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire all_idle_reg;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [39:0]m_axis_mm2s_tdata;
  wire [4:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire out;
  wire [12:1]p_1_in;
  wire p_26_out;
  wire p_84_out;
  wire s_valid0;
  wire [63:0]\sig_data_reg_out_reg[63] ;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [12:1]vsize_counter;
  wire [11:0]\vsize_vid_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(p_84_out),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .out(out),
        .s_valid0(s_valid0),
        .\sig_data_reg_out_reg[63] (\sig_data_reg_out_reg[63] ),
        .sig_last_reg_out_reg(E),
        .\sig_strb_reg_out_reg[7] (\sig_strb_reg_out_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(M_AXIS_TLAST_D1),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(M_AXIS_TREADY_D1),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(M_AXIS_TVALID_D1),
        .R(m_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(p_26_out),
        .I1(M_AXIS_TREADY_D1),
        .I2(M_AXIS_TLAST_D1),
        .I3(M_AXIS_TVALID_D1),
        .I4(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2_n_0 ),
        .I5(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2 
       (.I0(vsize_counter[10]),
        .I1(Q),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[1]),
        .I4(vsize_counter[4]),
        .I5(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3 
       (.I0(vsize_counter[11]),
        .I1(vsize_counter[12]),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[3]),
        .O(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4 
       (.I0(vsize_counter[5]),
        .I1(vsize_counter[6]),
        .O(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1_n_0 ),
        .Q(all_idle_reg),
        .S(SR));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(\vsize_vid_reg[12] [9]),
        .I1(p_26_out),
        .I2(vsize_counter[10]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[9]),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0 ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0 ),
        .I1(vsize_counter[6]),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[4]),
        .I4(vsize_counter[5]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(\vsize_vid_reg[12] [10]),
        .I1(p_26_out),
        .I2(vsize_counter[11]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hBBBABBBB)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(p_26_out),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[11]),
        .I3(vsize_counter[12]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(\vsize_vid_reg[12] [11]),
        .I1(p_26_out),
        .I2(vsize_counter[12]),
        .I3(vsize_counter[11]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(M_AXIS_TVALID_D1),
        .I1(M_AXIS_TLAST_D1),
        .I2(M_AXIS_TREADY_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(vsize_counter[8]),
        .I1(vsize_counter[9]),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0 ),
        .I3(vsize_counter[10]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(\vsize_vid_reg[12] [0]),
        .I1(p_26_out),
        .I2(Q),
        .I3(vsize_counter[1]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(\vsize_vid_reg[12] [1]),
        .I1(p_26_out),
        .I2(Q),
        .I3(vsize_counter[1]),
        .I4(vsize_counter[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(\vsize_vid_reg[12] [2]),
        .I1(p_26_out),
        .I2(vsize_counter[3]),
        .I3(Q),
        .I4(vsize_counter[1]),
        .I5(vsize_counter[2]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(\vsize_vid_reg[12] [3]),
        .I1(p_26_out),
        .I2(vsize_counter[4]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0 ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2 
       (.I0(vsize_counter[1]),
        .I1(Q),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(\vsize_vid_reg[12] [4]),
        .I1(p_26_out),
        .I2(vsize_counter[5]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0 ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(\vsize_vid_reg[12] [5]),
        .I1(p_26_out),
        .I2(vsize_counter[6]),
        .I3(vsize_counter[5]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(\vsize_vid_reg[12] [6]),
        .I1(p_26_out),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[5]),
        .I4(vsize_counter[6]),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[3]),
        .I2(Q),
        .I3(vsize_counter[1]),
        .I4(vsize_counter[4]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(\vsize_vid_reg[12] [7]),
        .I1(p_26_out),
        .I2(vsize_counter[8]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0 ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(\vsize_vid_reg[12] [8]),
        .I1(p_26_out),
        .I2(vsize_counter[9]),
        .I3(vsize_counter[8]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
   (out,
    \state_reg[2] ,
    ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    m_axis_tlast,
    m_axis_tuser,
    p_3_out,
    Q,
    \r0_keep_reg[7] ,
    in0,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    DINBDIN,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    E,
    srst_full_ff_i,
    ram_full_i_reg_0,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_fb_i_reg,
    p_84_out,
    p_27_out);
  output out;
  output \state_reg[2] ;
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output m_axis_tlast;
  output [0:0]m_axis_tuser;
  output p_3_out;
  output [63:0]Q;
  output [7:0]\r0_keep_reg[7] ;
  input in0;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input [8:0]DINBDIN;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [0:0]E;
  input srst_full_ff_i;
  input ram_full_i_reg_0;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_fb_i_reg;
  input p_84_out;
  input p_27_out;

  wire [8:0]DINBDIN;
  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_77 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_78 ;
  wire [63:0]Q;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_d1;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [73:0]p_12_out;
  wire p_27_out;
  wire p_3_out;
  wire p_4_in;
  wire p_84_out;
  wire [7:0]\r0_keep_reg[7] ;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sof_flag;
  wire srst_full_ff_i;
  wire \state_reg[2] ;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_78 ),
        .Q(sof_flag),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO 
       (.DINBDIN({sof_flag,DINBDIN}),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_78 ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(p_4_in),
        .p_12_out(p_12_out),
        .p_27_out(p_27_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_m_valid_out_reg(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_77 ),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(p_3_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_4_in),
        .E(E),
        .Q(Q),
        .empty_fwft_i_reg(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_77 ),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tuser(m_axis_tuser),
        .out(out),
        .p_12_out(p_12_out),
        .p_84_out(p_84_out),
        .\r0_keep_reg[7] (\r0_keep_reg[7] ),
        .\state_reg[2] (\state_reg[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(crnt_vsize_d1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(crnt_vsize_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(crnt_vsize_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(crnt_vsize_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(crnt_vsize_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(crnt_vsize_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(crnt_vsize_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(crnt_vsize_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(crnt_vsize_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(crnt_vsize_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(crnt_vsize_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(crnt_vsize_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(crnt_vsize_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr_64
   (cmnd_wr,
    p_61_out,
    p_40_out,
    prmtr_update_complete,
    valid_frame_sync_d2,
    p_48_out,
    initial_frame,
    stop,
    p_53_out,
    p_59_out,
    datamover_idle,
    D,
    Q,
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ,
    p_42_out,
    dma_err,
    p_50_out,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    p_2_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    halted_reg,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_addr_cntr_lsh_kh_reg[63] ,
    mm2s_frame_ptr_out,
    SR,
    m_axi_mm2s_aclk,
    mm2s_prmry_resetn,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_71_out,
    prmtr_updt_complete_i_reg,
    p_1_out,
    \GEN_FREE_RUN_MODE.frame_sync_i_reg ,
    E,
    sig_halt_cmplt_reg,
    p_27_out,
    p_26_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    \state_reg[1] ,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    mm2s_halt,
    p_77_out,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    p_67_out,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ,
    \ptr_ref_i_reg[4] ,
    p_70_out,
    mask_fsync_out_i,
    \wdata_reg[4] ,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    prmry_resetn_i_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    mm2s_frame_ptr_in,
    err_i_reg);
  output cmnd_wr;
  output p_61_out;
  output p_40_out;
  output prmtr_update_complete;
  output valid_frame_sync_d2;
  output p_48_out;
  output initial_frame;
  output stop;
  output p_53_out;
  output p_59_out;
  output datamover_idle;
  output [0:0]D;
  output [11:0]Q;
  output \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ;
  output p_42_out;
  output dma_err;
  output p_50_out;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  output p_2_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output halted_reg;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [80:0]\sig_addr_cntr_lsh_kh_reg[63] ;
  output [2:0]mm2s_frame_ptr_out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input mm2s_prmry_resetn;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [2:0]p_71_out;
  input prmtr_updt_complete_i_reg;
  input p_1_out;
  input \GEN_FREE_RUN_MODE.frame_sync_i_reg ;
  input [0:0]E;
  input sig_halt_cmplt_reg;
  input p_27_out;
  input p_26_out;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input \state_reg[1] ;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  input mm2s_halt;
  input p_77_out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  input p_67_out;
  input \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  input [4:0]\ptr_ref_i_reg[4] ;
  input p_70_out;
  input mask_fsync_out_i;
  input [0:0]\wdata_reg[4] ;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [0:0]prmry_resetn_i_reg;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ;
  input [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [2:0]mm2s_frame_ptr_in;
  input [0:0]err_i_reg;

  wire [0:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[0] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[1] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4] ;
  wire [0:0]E;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_FREE_RUN_MODE.frame_sync_i_reg ;
  wire \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_3;
  wire I_SM_n_100;
  wire I_SM_n_101;
  wire I_SM_n_102;
  wire I_SM_n_103;
  wire I_SM_n_104;
  wire I_SM_n_105;
  wire I_SM_n_106;
  wire I_SM_n_107;
  wire I_SM_n_24;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire I_SM_n_72;
  wire I_SM_n_73;
  wire I_SM_n_74;
  wire I_SM_n_75;
  wire I_SM_n_76;
  wire I_SM_n_77;
  wire I_SM_n_78;
  wire I_SM_n_79;
  wire I_SM_n_80;
  wire I_SM_n_81;
  wire I_SM_n_82;
  wire I_SM_n_83;
  wire I_SM_n_84;
  wire I_SM_n_85;
  wire I_SM_n_86;
  wire I_SM_n_87;
  wire I_SM_n_88;
  wire I_SM_n_89;
  wire I_SM_n_90;
  wire I_SM_n_91;
  wire I_SM_n_92;
  wire I_SM_n_93;
  wire I_SM_n_94;
  wire I_SM_n_95;
  wire I_SM_n_96;
  wire I_SM_n_97;
  wire I_SM_n_98;
  wire I_SM_n_99;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [11:0]Q;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_1;
  wire VIDEO_REG_I_n_100;
  wire VIDEO_REG_I_n_101;
  wire VIDEO_REG_I_n_33;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire VIDEO_REG_I_n_68;
  wire VIDEO_REG_I_n_69;
  wire VIDEO_REG_I_n_70;
  wire VIDEO_REG_I_n_71;
  wire VIDEO_REG_I_n_72;
  wire VIDEO_REG_I_n_73;
  wire VIDEO_REG_I_n_74;
  wire VIDEO_REG_I_n_75;
  wire VIDEO_REG_I_n_76;
  wire VIDEO_REG_I_n_77;
  wire VIDEO_REG_I_n_78;
  wire VIDEO_REG_I_n_79;
  wire VIDEO_REG_I_n_80;
  wire VIDEO_REG_I_n_81;
  wire VIDEO_REG_I_n_82;
  wire VIDEO_REG_I_n_83;
  wire VIDEO_REG_I_n_84;
  wire VIDEO_REG_I_n_85;
  wire VIDEO_REG_I_n_86;
  wire VIDEO_REG_I_n_87;
  wire VIDEO_REG_I_n_88;
  wire VIDEO_REG_I_n_89;
  wire VIDEO_REG_I_n_90;
  wire VIDEO_REG_I_n_91;
  wire VIDEO_REG_I_n_92;
  wire VIDEO_REG_I_n_93;
  wire VIDEO_REG_I_n_94;
  wire VIDEO_REG_I_n_95;
  wire VIDEO_REG_I_n_96;
  wire VIDEO_REG_I_n_97;
  wire VIDEO_REG_I_n_98;
  wire VIDEO_REG_I_n_99;
  wire cmnd_wr;
  wire [15:0]crnt_hsize;
  wire datamover_idle;
  wire [15:0]dm_address_reg;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire [0:0]err_i_reg;
  wire frame_sync_reg;
  wire halted_reg;
  wire halted_set_i0;
  wire initial_frame;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [2:0]mm2s_frame_ptr_in;
  wire [2:0]mm2s_frame_ptr_out;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire [1:1]num_fstore_minus1;
  wire p_1_out;
  wire p_26_out;
  wire p_27_out;
  wire p_2_out;
  wire p_40_out;
  wire p_42_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_50_out;
  wire [0:0]p_52_out;
  wire p_53_out;
  wire p_59_out;
  wire p_61_out;
  wire p_67_out;
  wire p_70_out;
  wire [2:0]p_71_out;
  wire p_77_out;
  wire [0:0]prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [80:0]\sig_addr_cntr_lsh_kh_reg[63] ;
  wire sig_halt_cmplt_reg;
  wire [4:0]slv_frame_ref_out;
  wire \state_reg[1] ;
  wire stop;
  wire stop_i;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire [0:0]\wdata_reg[4] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[0] ),
        .I1(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .I2(VIDEO_GENLOCK_I_n_1),
        .I3(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .I4(p_71_out[1]),
        .I5(\ptr_ref_i_reg[4] [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF8F0FB0F08000)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[1] ),
        .I1(p_71_out[2]),
        .I2(p_71_out[1]),
        .I3(valid_frame_sync_d2),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0 ),
        .I5(\ptr_ref_i_reg[4] [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFEFF0000)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2 
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .I3(num_fstore_minus1),
        .I4(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .I5(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4] ),
        .I1(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ),
        .I4(p_71_out[1]),
        .I5(\ptr_ref_i_reg[4] [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2 
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4] ),
        .I1(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0 ),
        .I4(p_71_out[1]),
        .I5(\ptr_ref_i_reg[4] [3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3 
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF8F0FB0F08000)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4] ),
        .I1(p_71_out[2]),
        .I2(p_71_out[1]),
        .I3(valid_frame_sync_d2),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .I5(\ptr_ref_i_reg[4] [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .I1(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .I3(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .I4(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(valid_frame_sync_d2),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4] ),
        .R(SR));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_4_out),
        .Q(p_53_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_49_out),
        .Q(valid_frame_sync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73,I_SM_n_74,I_SM_n_75,I_SM_n_76,I_SM_n_77,I_SM_n_78,I_SM_n_79,I_SM_n_80,I_SM_n_81,I_SM_n_82,I_SM_n_83,I_SM_n_84,I_SM_n_85,I_SM_n_86,I_SM_n_87,I_SM_n_88,I_SM_n_89,I_SM_n_90,I_SM_n_91,I_SM_n_92,I_SM_n_93,I_SM_n_94,I_SM_n_95,I_SM_n_96,I_SM_n_97,I_SM_n_98,I_SM_n_99,I_SM_n_100,I_SM_n_101,I_SM_n_102,I_SM_n_103,I_SM_n_104,I_SM_n_105,I_SM_n_106,I_SM_n_107}),
        .E(E),
        .\FSM_sequential_dmacntrl_cs_reg[0] (I_CMDSTS_n_3),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (p_59_out),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (p_50_out),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .SR(SR),
        .\cmnds_queued_reg[0] (p_61_out),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .err_i_reg_0(I_CMDSTS_n_1),
        .frame_sync_reg(frame_sync_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_1_out(p_1_out),
        .p_71_out(p_71_out[0]),
        .p_77_out(p_77_out),
        .\sig_addr_cntr_lsh_kh_reg[63] (\sig_addr_cntr_lsh_kh_reg[63] ),
        .stop_i(stop_i),
        .stop_reg(dma_err),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_93),
        .D({I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73,I_SM_n_74,I_SM_n_75,I_SM_n_76,I_SM_n_77,I_SM_n_78,I_SM_n_79,I_SM_n_80,I_SM_n_81,I_SM_n_82,I_SM_n_83,I_SM_n_84,I_SM_n_85,I_SM_n_86,I_SM_n_87,I_SM_n_88,I_SM_n_89,I_SM_n_90,I_SM_n_91,I_SM_n_92,I_SM_n_93,I_SM_n_94,I_SM_n_95,I_SM_n_96,I_SM_n_97,I_SM_n_98,I_SM_n_99,I_SM_n_100,I_SM_n_101,I_SM_n_102,I_SM_n_103,I_SM_n_104,I_SM_n_105,I_SM_n_106,I_SM_n_107}),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg (\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 (dm_address_reg),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (VIDEO_REG_I_n_33),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] (VIDEO_REG_I_n_37),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] (VIDEO_REG_I_n_38),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] (VIDEO_REG_I_n_39),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] (VIDEO_REG_I_n_40),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] (VIDEO_REG_I_n_41),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] (VIDEO_REG_I_n_42),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] (VIDEO_REG_I_n_43),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] (VIDEO_REG_I_n_44),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] (VIDEO_REG_I_n_45),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] (VIDEO_REG_I_n_46),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] (VIDEO_REG_I_n_47),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] (VIDEO_REG_I_n_48),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] (VIDEO_REG_I_n_49),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] (VIDEO_REG_I_n_50),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] (VIDEO_REG_I_n_51),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (VIDEO_REG_I_n_52),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][32] (VIDEO_REG_I_n_53),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][33] (VIDEO_REG_I_n_54),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][34] (VIDEO_REG_I_n_55),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][35] (VIDEO_REG_I_n_56),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][36] (VIDEO_REG_I_n_57),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][37] (VIDEO_REG_I_n_58),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][38] (VIDEO_REG_I_n_59),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][39] (VIDEO_REG_I_n_60),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][40] (VIDEO_REG_I_n_61),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][41] (VIDEO_REG_I_n_62),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][42] (VIDEO_REG_I_n_63),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][43] (VIDEO_REG_I_n_64),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][44] (VIDEO_REG_I_n_65),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][45] (VIDEO_REG_I_n_66),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][46] (VIDEO_REG_I_n_67),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][47] (VIDEO_REG_I_n_68),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][48] (VIDEO_REG_I_n_69),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][49] (VIDEO_REG_I_n_70),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][50] (VIDEO_REG_I_n_71),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][51] (VIDEO_REG_I_n_72),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][52] (VIDEO_REG_I_n_73),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][53] (VIDEO_REG_I_n_74),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][54] (VIDEO_REG_I_n_75),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][55] (VIDEO_REG_I_n_76),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][56] (VIDEO_REG_I_n_77),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][57] (VIDEO_REG_I_n_78),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][58] (VIDEO_REG_I_n_79),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][59] (VIDEO_REG_I_n_80),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][60] (VIDEO_REG_I_n_81),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][61] (VIDEO_REG_I_n_82),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][62] (VIDEO_REG_I_n_83),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] (VIDEO_REG_I_n_84),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .O({VIDEO_REG_I_n_85,VIDEO_REG_I_n_86,VIDEO_REG_I_n_87,VIDEO_REG_I_n_88,VIDEO_REG_I_n_89,VIDEO_REG_I_n_90,VIDEO_REG_I_n_91,VIDEO_REG_I_n_92}),
        .Q({Q,p_52_out}),
        .SR(SR),
        .all_idle_reg(I_SM_n_24),
        .datamover_idle(datamover_idle),
        .dma_err(dma_err),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .\dmacr_i_reg[2] (I_CMDSTS_n_3),
        .err_i_reg(err_i_reg),
        .frame_sync_reg(frame_sync_reg),
        .halted_set_i0(halted_set_i0),
        .\hsize_vid_reg[15] (crnt_hsize),
        .interr_i_reg(I_CMDSTS_n_1),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_27_out(p_27_out),
        .p_42_out(p_42_out),
        .p_61_out(p_61_out),
        .p_71_out(p_71_out[0]),
        .p_77_out(p_77_out),
        .s_axis_cmd_tvalid_reg(cmnd_wr),
        .s_axis_cmd_tvalid_reg_0(p_59_out),
        .\state_reg[1] (\state_reg[1] ),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_94,VIDEO_REG_I_n_95,VIDEO_REG_I_n_96,VIDEO_REG_I_n_97,VIDEO_REG_I_n_98,VIDEO_REG_I_n_99,VIDEO_REG_I_n_100,VIDEO_REG_I_n_101}),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\wdata_reg[4] (\wdata_reg[4] ),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr I_STS_MNGR
       (.SR(SR),
        .datamover_idle(datamover_idle),
        .halted_reg(halted_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_40_out(p_40_out),
        .p_70_out(p_70_out),
        .p_71_out(p_71_out[0]),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .\state_reg[1] (I_SM_n_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0 (VIDEO_GENLOCK_I_n_1),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4] ({slv_frame_ref_out[4],slv_frame_ref_out[1:0]}),
        .E(valid_frame_sync_d2),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .num_fstore_minus1(num_fstore_minus1),
        .p_48_out(p_48_out),
        .p_70_out(p_70_out),
        .p_71_out(p_71_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_64 VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_93),
        .D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1:0]),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (crnt_hsize),
        .\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ),
        .O({VIDEO_REG_I_n_85,VIDEO_REG_I_n_86,VIDEO_REG_I_n_87,VIDEO_REG_I_n_88,VIDEO_REG_I_n_89,VIDEO_REG_I_n_90,VIDEO_REG_I_n_91,VIDEO_REG_I_n_92}),
        .Q({Q,p_52_out}),
        .SR(SR),
        .all_idle_reg(VIDEO_REG_I_n_33),
        .\dm_address_reg[15] ({VIDEO_REG_I_n_94,VIDEO_REG_I_n_95,VIDEO_REG_I_n_96,VIDEO_REG_I_n_97,VIDEO_REG_I_n_98,VIDEO_REG_I_n_99,VIDEO_REG_I_n_100,VIDEO_REG_I_n_101}),
        .\dm_address_reg[15]_0 (dm_address_reg),
        .\dm_address_reg[23] (VIDEO_REG_I_n_37),
        .\dm_address_reg[23]_0 (VIDEO_REG_I_n_38),
        .\dm_address_reg[23]_1 (VIDEO_REG_I_n_39),
        .\dm_address_reg[23]_2 (VIDEO_REG_I_n_40),
        .\dm_address_reg[23]_3 (VIDEO_REG_I_n_41),
        .\dm_address_reg[23]_4 (VIDEO_REG_I_n_42),
        .\dm_address_reg[23]_5 (VIDEO_REG_I_n_43),
        .\dm_address_reg[23]_6 (VIDEO_REG_I_n_44),
        .\dm_address_reg[31] (VIDEO_REG_I_n_45),
        .\dm_address_reg[31]_0 (VIDEO_REG_I_n_46),
        .\dm_address_reg[31]_1 (VIDEO_REG_I_n_47),
        .\dm_address_reg[31]_2 (VIDEO_REG_I_n_48),
        .\dm_address_reg[31]_3 (VIDEO_REG_I_n_49),
        .\dm_address_reg[31]_4 (VIDEO_REG_I_n_50),
        .\dm_address_reg[31]_5 (VIDEO_REG_I_n_51),
        .\dm_address_reg[31]_6 (VIDEO_REG_I_n_52),
        .\dm_address_reg[39] (VIDEO_REG_I_n_53),
        .\dm_address_reg[39]_0 (VIDEO_REG_I_n_54),
        .\dm_address_reg[39]_1 (VIDEO_REG_I_n_55),
        .\dm_address_reg[39]_2 (VIDEO_REG_I_n_56),
        .\dm_address_reg[39]_3 (VIDEO_REG_I_n_57),
        .\dm_address_reg[39]_4 (VIDEO_REG_I_n_58),
        .\dm_address_reg[39]_5 (VIDEO_REG_I_n_59),
        .\dm_address_reg[39]_6 (VIDEO_REG_I_n_60),
        .\dm_address_reg[47] (VIDEO_REG_I_n_61),
        .\dm_address_reg[47]_0 (VIDEO_REG_I_n_62),
        .\dm_address_reg[47]_1 (VIDEO_REG_I_n_63),
        .\dm_address_reg[47]_2 (VIDEO_REG_I_n_64),
        .\dm_address_reg[47]_3 (VIDEO_REG_I_n_65),
        .\dm_address_reg[47]_4 (VIDEO_REG_I_n_66),
        .\dm_address_reg[47]_5 (VIDEO_REG_I_n_67),
        .\dm_address_reg[47]_6 (VIDEO_REG_I_n_68),
        .\dm_address_reg[55] (VIDEO_REG_I_n_69),
        .\dm_address_reg[55]_0 (VIDEO_REG_I_n_70),
        .\dm_address_reg[55]_1 (VIDEO_REG_I_n_71),
        .\dm_address_reg[55]_2 (VIDEO_REG_I_n_72),
        .\dm_address_reg[55]_3 (VIDEO_REG_I_n_73),
        .\dm_address_reg[55]_4 (VIDEO_REG_I_n_74),
        .\dm_address_reg[55]_5 (VIDEO_REG_I_n_75),
        .\dm_address_reg[55]_6 (VIDEO_REG_I_n_76),
        .\dm_address_reg[63] (VIDEO_REG_I_n_77),
        .\dm_address_reg[63]_0 (VIDEO_REG_I_n_78),
        .\dm_address_reg[63]_1 (VIDEO_REG_I_n_79),
        .\dm_address_reg[63]_2 (VIDEO_REG_I_n_80),
        .\dm_address_reg[63]_3 (VIDEO_REG_I_n_81),
        .\dm_address_reg[63]_4 (VIDEO_REG_I_n_82),
        .\dm_address_reg[63]_5 (VIDEO_REG_I_n_83),
        .\dm_address_reg[63]_6 (VIDEO_REG_I_n_84),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .p_1_out(p_1_out),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_2_out(p_2_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_67_out(p_67_out),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .\stride_vid_reg[0] (prmtr_update_complete),
        .\stride_vid_reg[0]_0 (p_50_out),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.frame_sync_i_reg ),
        .Q(initial_frame),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(SR));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
   (s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    \dmacr_i_reg[0] ,
    Q,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ,
    in0,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ,
    \dmacr_i_reg[2] ,
    prmtr_updt_complete_i_reg,
    ioc_irq_reg,
    dly_irq_reg,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    p_71_out,
    mm2s_prmry_resetn,
    stop,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    \reg_module_hsize_reg[0] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ,
    p_70_out,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ,
    \reg_module_hsize_reg[4] ,
    dma_interr_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_slverr_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ,
    \reg_module_hsize_reg[6] ,
    dma_decerr_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ,
    \reg_module_hsize_reg[7] ,
    \reg_module_hsize_reg[12] ,
    ioc_irq_reg_0,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ,
    dly_irq_reg_0,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    err_irq_reg,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ,
    ch1_irqdelay_status,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ,
    p_77_out,
    out,
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ,
    mm2s_ioc_irq_set,
    ch1_dly_irq_set,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \ptr_ref_i_reg[4] );
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output \dmacr_i_reg[0] ;
  output [31:0]Q;
  output [11:0]mm2s_axi2ip_wrce;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  output [24:0]in0;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ;
  output [1:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ;
  output \dmacr_i_reg[2] ;
  output prmtr_updt_complete_i_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input [17:0]p_71_out;
  input mm2s_prmry_resetn;
  input stop;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input \reg_module_hsize_reg[0] ;
  input [24:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  input p_70_out;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ;
  input \reg_module_hsize_reg[4] ;
  input dma_interr_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ;
  input \reg_module_hsize_reg[5] ;
  input [4:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_slverr_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ;
  input \reg_module_hsize_reg[6] ;
  input dma_decerr_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ;
  input \reg_module_hsize_reg[7] ;
  input \reg_module_hsize_reg[12] ;
  input ioc_irq_reg_0;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ;
  input dly_irq_reg_0;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ;
  input [18:0]\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ;
  input [2:0]\reg_module_hsize_reg[15] ;
  input [2:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input err_irq_reg;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ;
  input [7:0]ch1_irqdelay_status;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ;
  input p_77_out;
  input [31:0]out;
  input \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ;
  input mm2s_ioc_irq_set;
  input ch1_dly_irq_set;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [5:0]s_axi_lite_araddr;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [4:0]\ptr_ref_i_reg[4] ;

  wire [2:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [1:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ;
  wire [4:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [18:0]\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ;
  wire \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ;
  wire [24:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire [24:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [11:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_prmry_resetn;
  wire [31:0]out;
  wire p_70_out;
  wire [17:0]p_71_out;
  wire p_77_out;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [2:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire \reg_module_hsize_reg[7] ;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] (mm2s_axi2ip_wrce[0]),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] (\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] (\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_irqdelay_status(ch1_irqdelay_status),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .err_irq_reg(err_irq_reg),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[11:1]),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_70_out(p_70_out),
        .p_71_out(p_71_out),
        .p_77_out(p_77_out),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .\ptr_ref_i_reg[4] (\ptr_ref_i_reg[4] ),
        .\reg_module_hsize_reg[0] (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[12] (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[4] (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5] (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6] (\reg_module_hsize_reg[6] ),
        .\reg_module_hsize_reg[7] (\reg_module_hsize_reg[7] ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(mm2s_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(mm2s_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(mm2s_ip2axi_frame_store_cdc_tig[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
   (out,
    p_71_out,
    p_70_out,
    err_d1_reg,
    err_d1_reg_0,
    err_d1_reg_1,
    ioc_irq_reg,
    dly_irq_reg,
    p_77_out,
    mm2s_introut,
    p_67_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    ch1_delay_zero,
    p_6_out,
    Q,
    E,
    \dmacr_i_reg[0] ,
    err_irq_reg,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ,
    \hsize_vid_reg[15] ,
    \vsize_vid_reg[12] ,
    \stride_vid_reg[15] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    p_1_out,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    s_soft_reset_i0,
    p_73_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    in0,
    \wdata_reg[0] ,
    m_axi_mm2s_aclk,
    SR,
    mm2s_axi2ip_wrce,
    D,
    halted_clr_reg,
    \wdata_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \wdata_reg[12] ,
    \wdata_reg[13] ,
    mm2s_soft_reset_clr,
    \wdata_reg[2] ,
    \dmacr_i_reg[0]_0 ,
    ch1_delay_cnt_en,
    p_27_out,
    p_18_out,
    prmry_resetn_i_reg,
    ch1_dly_irq_set,
    mask_fsync_out_i,
    p_50_out,
    p_53_out,
    p_48_out,
    mm2s_ioc_irq_set,
    \axi2ip_rdaddr_captured_reg[3] ,
    \axi2ip_rdaddr_captured_reg[3]_0 ,
    \axi2ip_rdaddr_captured_reg[4] ,
    \axi2ip_rdaddr_captured_reg[5] ,
    \axi2ip_rdaddr_captured_reg[7] ,
    initial_frame,
    valid_frame_sync_d2,
    stop,
    \cmnds_queued_reg[5] ,
    mm2s_halt_cmplt,
    halt_reset,
    prmtr_update_complete,
    \wdata_reg[18] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 );
  output [31:0]out;
  output [19:0]p_71_out;
  output p_70_out;
  output err_d1_reg;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output ioc_irq_reg;
  output dly_irq_reg;
  output p_77_out;
  output mm2s_introut;
  output p_67_out;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output ch1_delay_zero;
  output p_6_out;
  output [4:0]Q;
  output [0:0]E;
  output \dmacr_i_reg[0] ;
  output err_irq_reg;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ;
  output [63:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ;
  output [63:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ;
  output [63:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ;
  output [15:0]\hsize_vid_reg[15] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\stride_vid_reg[15] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ;
  output [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output p_1_out;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  output s_soft_reset_i0;
  output p_73_out;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [4:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0 ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  input [24:0]in0;
  input \wdata_reg[0] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [11:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input halted_clr_reg;
  input \wdata_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \wdata_reg[12] ;
  input \wdata_reg[13] ;
  input mm2s_soft_reset_clr;
  input \wdata_reg[2] ;
  input \dmacr_i_reg[0]_0 ;
  input ch1_delay_cnt_en;
  input p_27_out;
  input p_18_out;
  input prmry_resetn_i_reg;
  input ch1_dly_irq_set;
  input mask_fsync_out_i;
  input p_50_out;
  input p_53_out;
  input p_48_out;
  input mm2s_ioc_irq_set;
  input [1:0]\axi2ip_rdaddr_captured_reg[3] ;
  input \axi2ip_rdaddr_captured_reg[3]_0 ;
  input \axi2ip_rdaddr_captured_reg[4] ;
  input \axi2ip_rdaddr_captured_reg[5] ;
  input \axi2ip_rdaddr_captured_reg[7] ;
  input initial_frame;
  input valid_frame_sync_d2;
  input stop;
  input \cmnds_queued_reg[5] ;
  input mm2s_halt_cmplt;
  input halt_reset;
  input prmtr_update_complete;
  input [0:0]\wdata_reg[18] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;

  wire [31:0]D;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire [0:0]E;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ;
  wire [4:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_240 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_241 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_242 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_243 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_244 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_245 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_246 ;
  wire [63:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ;
  wire [63:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ;
  wire [63:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ;
  wire I_DMA_REGISTER_n_36;
  wire I_DMA_REGISTER_n_37;
  wire I_DMA_REGISTER_n_38;
  wire I_DMA_REGISTER_n_39;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [1:0]\axi2ip_rdaddr_captured_reg[3] ;
  wire \axi2ip_rdaddr_captured_reg[3]_0 ;
  wire \axi2ip_rdaddr_captured_reg[4] ;
  wire \axi2ip_rdaddr_captured_reg[5] ;
  wire \axi2ip_rdaddr_captured_reg[7] ;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire \cmnds_queued_reg[5] ;
  wire decerr_i_reg;
  wire dly_irq_reg;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire err_d1_reg;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_clr_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [24:0]in0;
  wire initial_frame;
  wire ioc_irq_reg;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [11:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire mm2s_soft_reset_clr;
  wire [31:0]out;
  wire p_18_out;
  wire p_1_out;
  wire p_27_out;
  wire p_48_out;
  wire p_50_out;
  wire p_53_out;
  wire p_67_out;
  wire p_6_out;
  wire p_70_out;
  wire [19:0]p_71_out;
  wire p_73_out;
  wire p_77_out;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire stop;
  wire [15:0]\stride_vid_reg[15] ;
  wire valid_frame_sync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire \wdata_reg[0] ;
  wire \wdata_reg[12] ;
  wire \wdata_reg[13] ;
  wire [0:0]\wdata_reg[18] ;
  wire \wdata_reg[2] ;
  wire \wdata_reg[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ),
        .Q({I_DMA_REGISTER_n_36,I_DMA_REGISTER_n_37,I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39}),
        .SR(SR),
        .\axi2ip_rdaddr_captured_reg[3] (\axi2ip_rdaddr_captured_reg[3] ),
        .\axi2ip_rdaddr_captured_reg[3]_0 (\axi2ip_rdaddr_captured_reg[3]_0 ),
        .\axi2ip_rdaddr_captured_reg[4] (\axi2ip_rdaddr_captured_reg[4] ),
        .\axi2ip_rdaddr_captured_reg[5] (\axi2ip_rdaddr_captured_reg[5] ),
        .\axi2ip_rdaddr_captured_reg[7] (\axi2ip_rdaddr_captured_reg[7] ),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[2] (p_77_out),
        .halted_reg(p_70_out),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_240 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_241 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_242 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_243 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_244 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_245 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_246 }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[11:3]),
        .p_27_out(p_27_out),
        .p_67_out(p_67_out),
        .p_71_out(p_71_out[2:0]),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .stop(stop),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:8],D[6:3],D[1]}),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ),
        .E(E),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] (\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (p_70_out),
        .Q({Q[4:2],I_DMA_REGISTER_n_36,I_DMA_REGISTER_n_37,I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,Q[1:0]}),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .\cmnds_queued_reg[5] (\cmnds_queued_reg[5] ),
        .decerr_i_reg(decerr_i_reg),
        .dly_irq_reg_0(dly_irq_reg),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .err_d1_reg_0(err_d1_reg),
        .err_d1_reg_1(err_d1_reg_0),
        .err_d1_reg_2(err_d1_reg_1),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_clr_reg(halted_clr_reg),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_soft_reset_clr(mm2s_soft_reset_clr),
        .p_18_out(p_18_out),
        .p_1_out(p_1_out),
        .p_27_out(p_27_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_53_out(p_53_out),
        .p_6_out(p_6_out),
        .p_71_out(p_71_out),
        .p_73_out(p_73_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_soft_reset_i0(s_soft_reset_i0),
        .slverr_i_reg(slverr_i_reg),
        .soft_reset_d1_reg(p_77_out),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\wdata_reg[0] (\wdata_reg[0] ),
        .\wdata_reg[12] (\wdata_reg[12] ),
        .\wdata_reg[13] (\wdata_reg[13] ),
        .\wdata_reg[18] (\wdata_reg[18] ),
        .\wdata_reg[2] (\wdata_reg[2] ),
        .\wdata_reg[4] (\wdata_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[24:5],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_240 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_241 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_242 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_243 ,in0[4:1],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_244 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_245 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_246 ,in0[0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
   (p_67_out,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ,
    \hsize_vid_reg[15] ,
    \vsize_vid_reg[12] ,
    \stride_vid_reg[15] ,
    in0,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    SR,
    p_71_out,
    m_axi_mm2s_aclk,
    \dmacr_i_reg[0] ,
    \axi2ip_rdaddr_captured_reg[3] ,
    \axi2ip_rdaddr_captured_reg[3]_0 ,
    \axi2ip_rdaddr_captured_reg[4] ,
    \axi2ip_rdaddr_captured_reg[5] ,
    \axi2ip_rdaddr_captured_reg[7] ,
    \dmacr_i_reg[2] ,
    Q,
    stop,
    prmry_resetn_i_reg,
    halted_reg,
    prmtr_update_complete,
    p_27_out,
    mm2s_axi2ip_wrce,
    D);
  output p_67_out;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ;
  output [63:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ;
  output [63:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ;
  output [63:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ;
  output [15:0]\hsize_vid_reg[15] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\stride_vid_reg[15] ;
  output [6:0]in0;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ;
  output \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input [0:0]SR;
  input [2:0]p_71_out;
  input m_axi_mm2s_aclk;
  input \dmacr_i_reg[0] ;
  input [1:0]\axi2ip_rdaddr_captured_reg[3] ;
  input \axi2ip_rdaddr_captured_reg[3]_0 ;
  input \axi2ip_rdaddr_captured_reg[4] ;
  input \axi2ip_rdaddr_captured_reg[5] ;
  input \axi2ip_rdaddr_captured_reg[7] ;
  input \dmacr_i_reg[2] ;
  input [3:0]Q;
  input stop;
  input prmry_resetn_i_reg;
  input halted_reg;
  input prmtr_update_complete;
  input p_27_out;
  input [8:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ;
  wire \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [63:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] ;
  wire [63:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ;
  wire [63:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [1:0]\axi2ip_rdaddr_captured_reg[3] ;
  wire \axi2ip_rdaddr_captured_reg[3]_0 ;
  wire \axi2ip_rdaddr_captured_reg[4] ;
  wire \axi2ip_rdaddr_captured_reg[5] ;
  wire \axi2ip_rdaddr_captured_reg[7] ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire halted_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [6:0]in0;
  wire ip2axi_rddata_int_inferred_i_108_n_0;
  wire ip2axi_rddata_int_inferred_i_109_n_0;
  wire ip2axi_rddata_int_inferred_i_110_n_0;
  wire ip2axi_rddata_int_inferred_i_111_n_0;
  wire ip2axi_rddata_int_inferred_i_115_n_0;
  wire ip2axi_rddata_int_inferred_i_116_n_0;
  wire ip2axi_rddata_int_inferred_i_117_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_66_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire ip2axi_rddata_int_inferred_i_68_n_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70_n_0;
  wire ip2axi_rddata_int_inferred_i_79_n_0;
  wire ip2axi_rddata_int_inferred_i_80_n_0;
  wire ip2axi_rddata_int_inferred_i_81_n_0;
  wire ip2axi_rddata_int_inferred_i_82_n_0;
  wire ip2axi_rddata_int_inferred_i_83_n_0;
  wire ip2axi_rddata_int_inferred_i_84_n_0;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire p_27_out;
  wire p_66_out;
  wire p_67_out;
  wire [2:0]p_71_out;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire regdir_idle_i_i_1_n_0;
  wire run_stop_d1;
  wire stop;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\stride_vid_reg[15] [0]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\stride_vid_reg[15] [10]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\stride_vid_reg[15] [11]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\stride_vid_reg[15] [12]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\stride_vid_reg[15] [13]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\stride_vid_reg[15] [14]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\stride_vid_reg[15] [15]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\stride_vid_reg[15] [1]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\stride_vid_reg[15] [2]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\stride_vid_reg[15] [3]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\stride_vid_reg[15] [4]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\stride_vid_reg[15] [5]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\stride_vid_reg[15] [6]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\stride_vid_reg[15] [7]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\stride_vid_reg[15] [8]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\stride_vid_reg[15] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[6]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[7]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[8]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [41]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00203020)) 
    \VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(p_66_out),
        .I1(halted_reg),
        .I2(prmry_resetn_i_reg),
        .I3(prmtr_update_complete),
        .I4(p_27_out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_100
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [20]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [20]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [52]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [52]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_101
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [19]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [19]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [51]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [51]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_102
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [18]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [18]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [50]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [50]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_103
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [17]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [17]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [49]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [49]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_104
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [16]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [16]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [48]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [48]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_105
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [14]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [14]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [46]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [46]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_106
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [13]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [13]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [45]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [45]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_107
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [12]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [12]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [44]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [44]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_108
       (.I0(\hsize_vid_reg[15] [11]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [11]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [11]),
        .I5(\stride_vid_reg[15] [11]),
        .O(ip2axi_rddata_int_inferred_i_108_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_109
       (.I0(\hsize_vid_reg[15] [10]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [10]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [10]),
        .I5(\stride_vid_reg[15] [10]),
        .O(ip2axi_rddata_int_inferred_i_109_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_110
       (.I0(\hsize_vid_reg[15] [9]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [9]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [9]),
        .I5(\stride_vid_reg[15] [9]),
        .O(ip2axi_rddata_int_inferred_i_110_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_111
       (.I0(\hsize_vid_reg[15] [8]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [8]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [8]),
        .I5(\stride_vid_reg[15] [8]),
        .O(ip2axi_rddata_int_inferred_i_111_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_112
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [6]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [6]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [38]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [38]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_113
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [5]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [5]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [37]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [37]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_114
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [4]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [4]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [36]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [36]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_115
       (.I0(\hsize_vid_reg[15] [3]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [3]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [3]),
        .I5(\stride_vid_reg[15] [3]),
        .O(ip2axi_rddata_int_inferred_i_115_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_116
       (.I0(\hsize_vid_reg[15] [2]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [2]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [2]),
        .I5(\stride_vid_reg[15] [2]),
        .O(ip2axi_rddata_int_inferred_i_116_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_117
       (.I0(\hsize_vid_reg[15] [1]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [1]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [1]),
        .I5(\stride_vid_reg[15] [1]),
        .O(ip2axi_rddata_int_inferred_i_117_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_118
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [0]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [0]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [32]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [32]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [43]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_63_n_0),
        .I4(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [42]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_65_n_0),
        .I4(ip2axi_rddata_int_inferred_i_66_n_0),
        .O(in0[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [41]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_67_n_0),
        .I4(ip2axi_rddata_int_inferred_i_68_n_0),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [40]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_69_n_0),
        .I4(ip2axi_rddata_int_inferred_i_70_n_0),
        .O(in0[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [35]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_79_n_0),
        .I4(ip2axi_rddata_int_inferred_i_80_n_0),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [34]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_81_n_0),
        .I4(ip2axi_rddata_int_inferred_i_82_n_0),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(\axi2ip_rdaddr_captured_reg[3]_0 ),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [33]),
        .I2(\axi2ip_rdaddr_captured_reg[4] ),
        .I3(ip2axi_rddata_int_inferred_i_83_n_0),
        .I4(ip2axi_rddata_int_inferred_i_84_n_0),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [15]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [15]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [47]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [47]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(\hsize_vid_reg[15] [12]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [12]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [12]),
        .I5(\stride_vid_reg[15] [12]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [11]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [11]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [43]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [43]),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(ip2axi_rddata_int_inferred_i_108_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(Q[3]),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [10]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [10]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [42]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [42]),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(ip2axi_rddata_int_inferred_i_109_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(Q[2]),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_66_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [9]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [9]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [41]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [41]),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(ip2axi_rddata_int_inferred_i_110_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(Q[1]),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [8]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [8]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [40]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [40]),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(ip2axi_rddata_int_inferred_i_111_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(Q[0]),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_70_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [7]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [7]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [39]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [39]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(\hsize_vid_reg[15] [7]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [7]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [7]),
        .I5(\stride_vid_reg[15] [7]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(\hsize_vid_reg[15] [6]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [6]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [6]),
        .I5(\stride_vid_reg[15] [6]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_76
       (.I0(\hsize_vid_reg[15] [5]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [5]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [5]),
        .I5(\stride_vid_reg[15] [5]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_78
       (.I0(\hsize_vid_reg[15] [4]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [4]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [4]),
        .I5(\stride_vid_reg[15] [4]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_79
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [3]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [3]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [35]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [35]),
        .O(ip2axi_rddata_int_inferred_i_79_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_80
       (.I0(ip2axi_rddata_int_inferred_i_115_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(p_71_out[2]),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_80_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_81
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [2]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [2]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [34]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [34]),
        .O(ip2axi_rddata_int_inferred_i_81_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_82
       (.I0(ip2axi_rddata_int_inferred_i_116_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(\dmacr_i_reg[2] ),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_83
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [1]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [1]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [33]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [33]),
        .O(ip2axi_rddata_int_inferred_i_83_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_84
       (.I0(ip2axi_rddata_int_inferred_i_117_n_0),
        .I1(\axi2ip_rdaddr_captured_reg[5] ),
        .I2(p_71_out[1]),
        .I3(\axi2ip_rdaddr_captured_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_84_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_86
       (.I0(\hsize_vid_reg[15] [0]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [0]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\vsize_vid_reg[12] [0]),
        .I5(\stride_vid_reg[15] [0]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_89
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [31]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [31]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [63]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [63]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_90
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [30]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [30]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [62]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [62]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_91
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [29]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [29]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [61]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [61]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_92
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [28]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [28]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [60]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [60]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_93
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [27]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [27]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [59]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [59]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_94
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [26]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [26]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [58]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [58]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_95
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [25]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [25]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [57]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [57]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_96
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [24]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [24]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [56]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [56]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_97
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [23]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [23]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [55]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [55]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_98
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [22]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [22]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [54]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [54]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22] ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_99
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [21]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] [21]),
        .I2(\axi2ip_rdaddr_captured_reg[3] [0]),
        .I3(\axi2ip_rdaddr_captured_reg[3] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] [53]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] [53]),
        .O(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21] ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0] ),
        .Q(p_66_out),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\hsize_vid_reg[15] [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\hsize_vid_reg[15] [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\hsize_vid_reg[15] [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\hsize_vid_reg[15] [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\hsize_vid_reg[15] [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\hsize_vid_reg[15] [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\hsize_vid_reg[15] [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\hsize_vid_reg[15] [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\hsize_vid_reg[15] [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\hsize_vid_reg[15] [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\hsize_vid_reg[15] [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\hsize_vid_reg[15] [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\hsize_vid_reg[15] [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\hsize_vid_reg[15] [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\hsize_vid_reg[15] [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\hsize_vid_reg[15] [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\vsize_vid_reg[12] [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\vsize_vid_reg[12] [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\vsize_vid_reg[12] [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\vsize_vid_reg[12] [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\vsize_vid_reg[12] [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\vsize_vid_reg[12] [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\vsize_vid_reg[12] [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\vsize_vid_reg[12] [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\vsize_vid_reg[12] [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\vsize_vid_reg[12] [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\vsize_vid_reg[12] [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\vsize_vid_reg[12] [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\vsize_vid_reg[12] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFCF8AFFFFFFFF)) 
    regdir_idle_i_i_1
       (.I0(p_67_out),
        .I1(run_stop_d1),
        .I2(p_71_out[0]),
        .I3(p_66_out),
        .I4(stop),
        .I5(prmry_resetn_i_reg),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(p_67_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_71_out[0]),
        .Q(run_stop_d1),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
   (p_71_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    err_d1_reg_0,
    err_d1_reg_1,
    err_d1_reg_2,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    soft_reset_d1_reg,
    mm2s_introut,
    p_73_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    ch1_delay_zero,
    p_6_out,
    Q,
    E,
    \dmacr_i_reg[0]_0 ,
    err_irq_reg_0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    p_1_out,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    s_soft_reset_i0,
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ,
    \wdata_reg[0] ,
    m_axi_mm2s_aclk,
    SR,
    mm2s_axi2ip_wrce,
    D,
    halted_clr_reg,
    \wdata_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \wdata_reg[12] ,
    \wdata_reg[13] ,
    mm2s_soft_reset_clr,
    \wdata_reg[2] ,
    p_27_out,
    ch1_delay_cnt_en,
    p_18_out,
    prmry_resetn_i_reg,
    ch1_dly_irq_set,
    mask_fsync_out_i,
    p_50_out,
    p_53_out,
    p_48_out,
    mm2s_ioc_irq_set,
    initial_frame,
    valid_frame_sync_d2,
    \cmnds_queued_reg[5] ,
    mm2s_halt_cmplt,
    halt_reset,
    \wdata_reg[18] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [19:0]p_71_out;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output err_d1_reg_2;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output soft_reset_d1_reg;
  output mm2s_introut;
  output p_73_out;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output ch1_delay_zero;
  output p_6_out;
  output [8:0]Q;
  output [0:0]E;
  output \dmacr_i_reg[0]_0 ;
  output err_irq_reg_0;
  output [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output p_1_out;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  output s_soft_reset_i0;
  output [4:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ;
  input \wdata_reg[0] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [27:0]D;
  input halted_clr_reg;
  input \wdata_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \wdata_reg[12] ;
  input \wdata_reg[13] ;
  input mm2s_soft_reset_clr;
  input \wdata_reg[2] ;
  input p_27_out;
  input ch1_delay_cnt_en;
  input p_18_out;
  input prmry_resetn_i_reg;
  input ch1_dly_irq_set;
  input mask_fsync_out_i;
  input p_50_out;
  input p_53_out;
  input p_48_out;
  input mm2s_ioc_irq_set;
  input initial_frame;
  input valid_frame_sync_d2;
  input \cmnds_queued_reg[5] ;
  input mm2s_halt_cmplt;
  input halt_reset;
  input [0:0]\wdata_reg[18] ;
  input [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [27:0]D;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire [4:0]\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire [8:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire \cmnds_queued_reg[5] ;
  wire decerr_i_reg;
  wire dly_irq_reg_0;
  wire \dmacr_i_reg[0]_0 ;
  wire err;
  wire err_d1;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_d1_reg_2;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_clr_reg;
  wire initial_frame;
  wire introut01_out;
  wire introut_i_1_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i;
  wire irqthresh_wren_i;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [1:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire mm2s_soft_reset_clr;
  wire p_18_out;
  wire p_1_in;
  wire p_1_out;
  wire p_1_out_0;
  wire p_27_out;
  wire p_2_out;
  wire p_48_out;
  wire p_50_out;
  wire p_53_out;
  wire p_6_out;
  wire [19:0]p_71_out;
  wire p_73_out;
  wire prmry_resetn_i_reg;
  wire reset_counts;
  wire reset_counts_i_2_n_0;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire soft_reset_d1_reg;
  wire valid_frame_sync_d2;
  wire \wdata_reg[0] ;
  wire \wdata_reg[12] ;
  wire \wdata_reg[13] ;
  wire [0:0]\wdata_reg[18] ;
  wire \wdata_reg[2] ;
  wire \wdata_reg[4] ;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(p_71_out[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(p_71_out[2]),
        .I1(p_71_out[1]),
        .I2(valid_frame_sync_d2),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hDDDDDFDD)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I2(initial_frame),
        .I3(p_71_out[1]),
        .I4(p_71_out[2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(p_71_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(p_71_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(p_71_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(p_71_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(p_71_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(p_71_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(p_71_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(p_71_out[19]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .O(p_2_out));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[20]),
        .I1(p_71_out[12]),
        .I2(D[21]),
        .I3(p_71_out[13]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[24]),
        .I1(p_71_out[16]),
        .I2(D[25]),
        .I3(p_71_out[17]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(p_71_out[19]),
        .I1(D[27]),
        .I2(p_71_out[18]),
        .I3(D[26]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5 
       (.I0(p_71_out[15]),
        .I1(D[23]),
        .I2(p_71_out[14]),
        .I3(D[22]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(p_71_out[4]),
        .S(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(p_71_out[5]),
        .R(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(p_71_out[6]),
        .R(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(p_71_out[7]),
        .R(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(p_71_out[8]),
        .R(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(p_71_out[9]),
        .R(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(p_71_out[10]),
        .R(\wdata_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(p_71_out[11]),
        .R(\wdata_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .O(p_1_out_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[12]),
        .I1(p_71_out[4]),
        .I2(D[13]),
        .I3(p_71_out[5]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[16]),
        .I1(p_71_out[8]),
        .I2(D[17]),
        .I3(p_71_out[9]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(p_71_out[11]),
        .I1(D[19]),
        .I2(p_71_out[10]),
        .I3(D[18]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5 
       (.I0(p_71_out[7]),
        .I1(D[15]),
        .I2(p_71_out[6]),
        .I3(D[14]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_1_out_0),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(p_27_out),
        .I2(irqdelay_wren_i),
        .I3(reset_counts),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .I5(p_18_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0 ),
        .I1(prmry_resetn_i_reg),
        .I2(ch1_delay_zero),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3 
       (.I0(ch1_dly_irq_set),
        .I1(mask_fsync_out_i),
        .I2(p_50_out),
        .I3(dly_irq_reg_0),
        .I4(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(p_71_out[16]),
        .I1(p_71_out[17]),
        .I2(p_71_out[18]),
        .I3(p_71_out[19]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(p_71_out[13]),
        .I1(p_71_out[12]),
        .I2(p_71_out[15]),
        .I3(p_71_out[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(ch1_dly_irq_set),
        .I2(p_53_out),
        .I3(p_48_out),
        .I4(irqthresh_wren_i),
        .I5(reset_counts),
        .O(p_6_out));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(reset_counts),
        .I1(irqthresh_wren_i),
        .I2(ch1_dly_irq_set),
        .I3(Q[7]),
        .I4(p_53_out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(p_71_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2220)) 
    \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 
       (.I0(soft_reset_d1_reg),
        .I1(\cmnds_queued_reg[5] ),
        .I2(mm2s_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(err_d1_reg_1),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_0),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\wdata_reg[13] ),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg),
        .Q(err_d1_reg_2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\wdata_reg[4] ),
        .Q(err_d1_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg),
        .Q(err_d1_reg_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \dmacr_i[0]_i_2 
       (.I0(mm2s_ioc_irq_set),
        .I1(p_71_out[3]),
        .I2(soft_reset_d1_reg),
        .O(\dmacr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\wdata_reg[0] ),
        .Q(p_71_out[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(p_71_out[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\wdata_reg[2] ),
        .Q(soft_reset_d1_reg),
        .R(mm2s_soft_reset_clr));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(err_d1_reg_0),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_1),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[11]),
        .I1(err),
        .I2(err_d1),
        .I3(mm2s_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_clr_reg),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    introut_i_1
       (.I0(introut01_out),
        .I1(prmry_resetn_i_reg),
        .I2(soft_reset_d1_reg),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(err_irq_reg_0),
        .I1(Q[8]),
        .I2(ioc_irq_reg_0),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(dly_irq_reg_0),
        .O(introut01_out));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(mm2s_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\wdata_reg[12] ),
        .Q(ioc_irq_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    irqdelay_wren
       (.I0(p_27_out),
        .I1(irqdelay_wren_i),
        .I2(reset_counts),
        .O(p_73_out));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    reset_counts_i_2
       (.I0(prmry_resetn_i_reg),
        .I1(soft_reset_d1_reg),
        .I2(reset_counts),
        .O(reset_counts_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_i_2_n_0),
        .Q(reset_counts),
        .R(mm2s_soft_reset_clr));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[95]_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I1(prmry_resetn_i_reg),
        .O(p_1_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
   (in0,
    \cmnds_queued_reg[7] ,
    mm2s_soft_reset_clr,
    srst_full_ff_i,
    rst_d1_reg,
    m_axis_fifo_ainit_nosync,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_mm2s_dm_prmry_resetn,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    \cmnds_queued_reg[7]_0 ,
    sig_s_h_halt_reg_reg,
    p_77_out,
    m_axi_mm2s_aclk,
    s_soft_reset_i0,
    p_42_out,
    hrd_resetn_i_reg,
    stop,
    p_71_out,
    out,
    p_3_out,
    prmry_resetn_i_reg_0,
    p_26_out,
    dma_err,
    sig_rst2all_stop_request,
    mm2s_halt_cmplt);
  output in0;
  output \cmnds_queued_reg[7] ;
  output mm2s_soft_reset_clr;
  output srst_full_ff_i;
  output rst_d1_reg;
  output m_axis_fifo_ainit_nosync;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_mm2s_dm_prmry_resetn;
  output [0:0]\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  output [0:0]\cmnds_queued_reg[7]_0 ;
  output sig_s_h_halt_reg_reg;
  input p_77_out;
  input m_axi_mm2s_aclk;
  input s_soft_reset_i0;
  input p_42_out;
  input hrd_resetn_i_reg;
  input stop;
  input [0:0]p_71_out;
  input out;
  input p_3_out;
  input prmry_resetn_i_reg_0;
  input p_26_out;
  input dma_err;
  input sig_rst2all_stop_request;
  input mm2s_halt_cmplt;

  wire [0:0]\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ;
  wire assert_sftrst_d1;
  wire \cmnds_queued_reg[7] ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire dma_err;
  wire halt_i0;
  wire halt_i_i_1_n_0;
  wire halt_reset_i_1_n_0;
  wire hrd_resetn_i_reg;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire min_assert_sftrst;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset_clr;
  wire out;
  wire p_26_out;
  wire p_3_out;
  wire p_42_out;
  wire [0:0]p_71_out;
  wire p_77_out;
  wire prmry_resetn_i_reg_0;
  wire resetn_i__0;
  wire rst_d1_reg;
  wire run_stop_d1;
  wire run_stop_d1_i_1_n_0;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire sft_rst_dly1;
  wire sft_rst_dly10;
  wire sft_rst_dly11;
  wire sft_rst_dly12;
  wire sft_rst_dly13;
  wire sft_rst_dly14;
  wire sft_rst_dly15;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sft_rst_dly8;
  wire sft_rst_dly9;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset_d1;
  wire srst_full_ff_i;
  wire stop;

  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(m_axis_fifo_ainit_nosync),
        .I1(p_26_out),
        .O(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly15),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly10_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly9),
        .Q(sft_rst_dly10),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly11_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly10),
        .Q(sft_rst_dly11),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly12_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly11),
        .Q(sft_rst_dly12),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly13_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly12),
        .Q(sft_rst_dly13),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly14_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly13),
        .Q(sft_rst_dly14),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly14),
        .Q(sft_rst_dly15),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly4_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly5_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly6_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly7_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly8_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly7),
        .Q(sft_rst_dly8),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly9_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(p_42_out),
        .D(sft_rst_dly8),
        .Q(sft_rst_dly9),
        .R(\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(\cmnds_queued_reg[7] ),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(dma_err),
        .I1(p_77_out),
        .I2(\cmnds_queued_reg[7] ),
        .I3(out),
        .O(\cmnds_queued_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \halt_i0_inferred__0/i_ 
       (.I0(stop),
        .I1(run_stop_d1),
        .I2(p_71_out),
        .I3(p_77_out),
        .I4(soft_reset_d1),
        .O(halt_i0));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(resetn_i__0),
        .I1(\cmnds_queued_reg[7] ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .I3(p_71_out),
        .I4(halt_i0),
        .O(halt_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_i_1_n_0),
        .Q(\cmnds_queued_reg[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222222222F222)) 
    halt_reset_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .I1(p_71_out),
        .I2(\cmnds_queued_reg[7] ),
        .I3(mm2s_halt_cmplt),
        .I4(p_77_out),
        .I5(stop),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(out),
        .I1(\cmnds_queued_reg[7] ),
        .I2(p_3_out),
        .O(srst_full_ff_i));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i__0),
        .Q(in0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h5D)) 
    reset_counts_i_1
       (.I0(hrd_resetn_i_reg),
        .I1(assert_sftrst_d1),
        .I2(min_assert_sftrst),
        .O(mm2s_soft_reset_clr));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h02)) 
    resetn_i
       (.I0(hrd_resetn_i_reg),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(resetn_i__0));
  LUT2 #(
    .INIT(4'hB)) 
    rst_inferred_i_1
       (.I0(\cmnds_queued_reg[7] ),
        .I1(out),
        .O(rst_d1_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    run_stop_d1_i_1
       (.I0(p_71_out),
        .I1(stop),
        .I2(p_77_out),
        .I3(hrd_resetn_i_reg),
        .I4(min_assert_sftrst),
        .I5(s_soft_reset_i),
        .O(run_stop_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(run_stop_d1_i_1_n_0),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(hrd_resetn_i_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .O(sig_mm2s_dm_prmry_resetn));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_reset_reg_i_1
       (.I0(\cmnds_queued_reg[7] ),
        .I1(prmry_resetn_i_reg_0),
        .O(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_77_out),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
   (out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sts_tready_reg,
    s_axi_lite_resetn,
    mm2s_halt,
    mm2s_soft_reset_clr,
    SR,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] ,
    srst_full_ff_i,
    in0,
    m_axis_fifo_ainit_nosync,
    halt_reset,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    \cmnds_queued_reg[7] ,
    s_valid_reg,
    sig_s_h_halt_reg_reg,
    p_77_out,
    m_axi_mm2s_aclk,
    s_soft_reset_i0,
    p_42_out,
    axi_resetn,
    s_axi_lite_aclk,
    p_71_out,
    stop,
    p_3_out,
    p_26_out,
    dma_err,
    sig_rst2all_stop_request,
    mm2s_halt_cmplt);
  output out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sts_tready_reg;
  output s_axi_lite_resetn;
  output mm2s_halt;
  output mm2s_soft_reset_clr;
  output [0:0]SR;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] ;
  output srst_full_ff_i;
  output in0;
  output m_axis_fifo_ainit_nosync;
  output halt_reset;
  output [0:0]\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  output [0:0]\cmnds_queued_reg[7] ;
  output s_valid_reg;
  output sig_s_h_halt_reg_reg;
  input p_77_out;
  input m_axi_mm2s_aclk;
  input s_soft_reset_i0;
  input p_42_out;
  input axi_resetn;
  input s_axi_lite_aclk;
  input [0:0]p_71_out;
  input stop;
  input p_3_out;
  input p_26_out;
  input dma_err;
  input sig_rst2all_stop_request;
  input mm2s_halt_cmplt;

  wire [0:0]\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] ;
  wire [0:0]SR;
  wire axi_resetn;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire dma_err;
  wire halt_reset;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset_clr;
  wire p_26_out;
  wire p_3_out;
  wire p_42_out;
  wire [0:0]p_71_out;
  wire p_77_out;
  wire s_axi_lite_aclk;
  wire s_axi_lite_resetn;
  wire s_soft_reset_i0;
  wire s_valid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire srst_full_ff_i;
  wire stop;

  assign out = sig_mm2s_prmry_resetn;
  assign sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0 = sig_mm2s_dm_prmry_resetn;
  assign sts_tready_reg = sig_mm2s_axis_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .\cmnds_queued_reg[7] (mm2s_halt),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .dma_err(dma_err),
        .hrd_resetn_i_reg(s_axi_lite_resetn),
        .in0(sig_mm2s_axis_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset_clr(mm2s_soft_reset_clr),
        .out(sig_mm2s_prmry_resetn),
        .p_26_out(p_26_out),
        .p_3_out(p_3_out),
        .p_42_out(p_42_out),
        .p_71_out(p_71_out),
        .p_77_out(p_77_out),
        .prmry_resetn_i_reg_0(sig_mm2s_axis_resetn),
        .rst_d1_reg(in0),
        .s_soft_reset_i0(s_soft_reset_i0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(halt_reset),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .stop(stop));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(s_axi_lite_resetn),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_axi_lite_resetn),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(sig_mm2s_axis_resetn),
        .O(sig_mm2s_prmry_resetn));
  LUT1 #(
    .INIT(2'h1)) 
    s_valid_i_1
       (.I0(sig_mm2s_axis_resetn),
        .O(s_valid_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo
   (p_12_out,
    ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    wr_rst_reg_reg,
    sig_m_valid_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    DINBDIN,
    srst_full_ff_i,
    ram_full_i_reg_0,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_fb_i_reg,
    out,
    p_27_out);
  output [73:0]p_12_out;
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output wr_rst_reg_reg;
  output sig_m_valid_out_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;
  input srst_full_ff_i;
  input ram_full_i_reg_0;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_fb_i_reg;
  input out;
  input p_27_out;

  wire [9:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [73:0]p_12_out;
  wire p_27_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire srst_full_ff_i;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 fg_inst
       (.DINBDIN(DINBDIN),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_12_out(p_12_out),
        .p_27_out(p_27_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(wr_rst_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
   (out,
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \state_reg[2] ,
    m_axis_tlast,
    m_axis_tuser,
    Q,
    \r0_keep_reg[7] ,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    p_12_out,
    E,
    empty_fwft_i_reg,
    p_84_out);
  output out;
  output \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \state_reg[2] ;
  output m_axis_tlast;
  output [0:0]m_axis_tuser;
  output [63:0]Q;
  output [7:0]\r0_keep_reg[7] ;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [73:0]p_12_out;
  input [0:0]E;
  input empty_fwft_i_reg;
  input p_84_out;

  wire [0:0]E;
  wire [63:0]Q;
  wire empty_fwft_i_reg;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire [73:0]p_12_out;
  wire p_84_out;
  wire [7:0]\r0_keep_reg[7] ;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = sig_s_ready_out;
  assign out = sig_m_valid_dup;
  assign \state_reg[2]  = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(p_12_out[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(p_12_out[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(p_12_out[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(p_12_out[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(p_12_out[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(p_12_out[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(p_12_out[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(p_12_out[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(p_12_out[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(p_12_out[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(p_12_out[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(p_12_out[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(p_12_out[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(p_12_out[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(p_12_out[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(p_12_out[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(p_12_out[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(p_12_out[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(p_12_out[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(p_12_out[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(p_12_out[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(p_12_out[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(p_12_out[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(p_12_out[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(p_12_out[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(p_12_out[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(p_12_out[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(p_12_out[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(p_12_out[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(p_12_out[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(p_12_out[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(p_12_out[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(p_12_out[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(p_12_out[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(p_12_out[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(p_12_out[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(p_12_out[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(p_12_out[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(p_12_out[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(p_12_out[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(p_12_out[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(p_12_out[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(p_12_out[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(p_12_out[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(p_12_out[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(p_12_out[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(p_12_out[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(p_12_out[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(p_12_out[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(p_12_out[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(p_12_out[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(p_12_out[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(p_12_out[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(p_12_out[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(p_12_out[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(p_12_out[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(p_12_out[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(p_12_out[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(p_12_out[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(p_12_out[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(p_12_out[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(p_12_out[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(p_12_out[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(p_12_out[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(Q[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(Q[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(Q[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(Q[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(Q[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(Q[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(Q[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(Q[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(Q[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(Q[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(Q[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(Q[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(Q[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(Q[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(Q[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(Q[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(Q[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(Q[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(Q[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(Q[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(Q[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(Q[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(Q[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(Q[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(Q[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[32]),
        .Q(Q[32]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[33]),
        .Q(Q[33]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[34]),
        .Q(Q[34]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[35]),
        .Q(Q[35]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[36]),
        .Q(Q[36]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[37]),
        .Q(Q[37]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[38]),
        .Q(Q[38]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[39]),
        .Q(Q[39]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(Q[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[40]),
        .Q(Q[40]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[41]),
        .Q(Q[41]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[42]),
        .Q(Q[42]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[43]),
        .Q(Q[43]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[44]),
        .Q(Q[44]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[45]),
        .Q(Q[45]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[46]),
        .Q(Q[46]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[47]),
        .Q(Q[47]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[48]),
        .Q(Q[48]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[49]),
        .Q(Q[49]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(Q[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[50]),
        .Q(Q[50]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[51]),
        .Q(Q[51]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[52]),
        .Q(Q[52]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[53]),
        .Q(Q[53]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[54]),
        .Q(Q[54]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[55]),
        .Q(Q[55]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[56]),
        .Q(Q[56]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[57]),
        .Q(Q[57]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[58]),
        .Q(Q[58]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[59]),
        .Q(Q[59]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(Q[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[60]),
        .Q(Q[60]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[61]),
        .Q(Q[61]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[62]),
        .Q(Q[62]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[63]),
        .Q(Q[63]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(Q[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(Q[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(Q[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(Q[9]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[0]),
        .Q(sig_data_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[10]),
        .Q(sig_data_skid_reg[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[11]),
        .Q(sig_data_skid_reg[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[12]),
        .Q(sig_data_skid_reg[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[13]),
        .Q(sig_data_skid_reg[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[14]),
        .Q(sig_data_skid_reg[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[15]),
        .Q(sig_data_skid_reg[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[16]),
        .Q(sig_data_skid_reg[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[17]),
        .Q(sig_data_skid_reg[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[18]),
        .Q(sig_data_skid_reg[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[19]),
        .Q(sig_data_skid_reg[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[1]),
        .Q(sig_data_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[20]),
        .Q(sig_data_skid_reg[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[21]),
        .Q(sig_data_skid_reg[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[22]),
        .Q(sig_data_skid_reg[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[23]),
        .Q(sig_data_skid_reg[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[24]),
        .Q(sig_data_skid_reg[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[25]),
        .Q(sig_data_skid_reg[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[26]),
        .Q(sig_data_skid_reg[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[27]),
        .Q(sig_data_skid_reg[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[28]),
        .Q(sig_data_skid_reg[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[29]),
        .Q(sig_data_skid_reg[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[2]),
        .Q(sig_data_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[30]),
        .Q(sig_data_skid_reg[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[31]),
        .Q(sig_data_skid_reg[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[32]),
        .Q(sig_data_skid_reg[32]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[33]),
        .Q(sig_data_skid_reg[33]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[34]),
        .Q(sig_data_skid_reg[34]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[35]),
        .Q(sig_data_skid_reg[35]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[36]),
        .Q(sig_data_skid_reg[36]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[37]),
        .Q(sig_data_skid_reg[37]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[38]),
        .Q(sig_data_skid_reg[38]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[39]),
        .Q(sig_data_skid_reg[39]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[3]),
        .Q(sig_data_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[40]),
        .Q(sig_data_skid_reg[40]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[41]),
        .Q(sig_data_skid_reg[41]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[42]),
        .Q(sig_data_skid_reg[42]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[43]),
        .Q(sig_data_skid_reg[43]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[44]),
        .Q(sig_data_skid_reg[44]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[45]),
        .Q(sig_data_skid_reg[45]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[46]),
        .Q(sig_data_skid_reg[46]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[47]),
        .Q(sig_data_skid_reg[47]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[48]),
        .Q(sig_data_skid_reg[48]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[49]),
        .Q(sig_data_skid_reg[49]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[4]),
        .Q(sig_data_skid_reg[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[50]),
        .Q(sig_data_skid_reg[50]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[51]),
        .Q(sig_data_skid_reg[51]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[52]),
        .Q(sig_data_skid_reg[52]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[53]),
        .Q(sig_data_skid_reg[53]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[54]),
        .Q(sig_data_skid_reg[54]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[55]),
        .Q(sig_data_skid_reg[55]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[56]),
        .Q(sig_data_skid_reg[56]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[57]),
        .Q(sig_data_skid_reg[57]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[58]),
        .Q(sig_data_skid_reg[58]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[59]),
        .Q(sig_data_skid_reg[59]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[5]),
        .Q(sig_data_skid_reg[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[60]),
        .Q(sig_data_skid_reg[60]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[61]),
        .Q(sig_data_skid_reg[61]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[62]),
        .Q(sig_data_skid_reg[62]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[63]),
        .Q(sig_data_skid_reg[63]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[6]),
        .Q(sig_data_skid_reg[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[7]),
        .Q(sig_data_skid_reg[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[8]),
        .Q(sig_data_skid_reg[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[9]),
        .Q(sig_data_skid_reg[9]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(p_12_out[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_tlast),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[72]),
        .Q(sig_last_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h0111111101010101)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_fifo_ainit_nosync),
        .I2(empty_fwft_i_reg),
        .I3(p_84_out),
        .I4(sig_s_ready_dup),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FEFFEEEE)) 
    sig_s_ready_dup_i_1
       (.I0(p_84_out),
        .I1(sig_reset_reg),
        .I2(empty_fwft_i_reg),
        .I3(sig_m_valid_dup),
        .I4(sig_s_ready_dup),
        .I5(m_axis_fifo_ainit_nosync),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(p_12_out[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(p_12_out[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(p_12_out[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(p_12_out[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(p_12_out[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(p_12_out[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(p_12_out[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(p_12_out[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\r0_keep_reg[7] [0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\r0_keep_reg[7] [1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\r0_keep_reg[7] [2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\r0_keep_reg[7] [3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\r0_keep_reg[7] [4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\r0_keep_reg[7] [5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\r0_keep_reg[7] [6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\r0_keep_reg[7] [7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[64]),
        .Q(sig_strb_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[65]),
        .Q(sig_strb_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[66]),
        .Q(sig_strb_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[67]),
        .Q(sig_strb_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[68]),
        .Q(sig_strb_skid_reg[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[69]),
        .Q(sig_strb_skid_reg[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[70]),
        .Q(sig_strb_skid_reg[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[71]),
        .Q(sig_strb_skid_reg[7]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(p_12_out[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_tuser),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(p_12_out[73]),
        .Q(sig_user_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
   (tstvect_fsync_d2,
    tstvect_fsync_d1,
    frame_sync_reg,
    s_axis_cmd_tvalid_reg,
    zero_vsize_err,
    zero_hsize_err,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ,
    halted_set_i0,
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ,
    all_idle_reg,
    load_new_addr,
    p_42_out,
    D,
    dma_interr_reg,
    SR,
    m_axi_mm2s_aclk,
    zero_vsize_err0,
    zero_hsize_err0,
    O,
    \stride_vid_reg[15] ,
    p_27_out,
    \state_reg[1] ,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    mm2s_halt,
    datamover_idle,
    p_71_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    Q,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ,
    mm2s_prmry_resetn,
    p_77_out,
    dma_err,
    s_axis_cmd_tvalid_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_61_out,
    CO,
    \dmacr_i_reg[2] ,
    \wdata_reg[4] ,
    mm2s_axi2ip_wrce,
    interr_i_reg,
    dma_interr_reg_0,
    \hsize_vid_reg[15] ,
    err_i_reg);
  output tstvect_fsync_d2;
  output tstvect_fsync_d1;
  output frame_sync_reg;
  output s_axis_cmd_tvalid_reg;
  output zero_vsize_err;
  output zero_hsize_err;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  output halted_set_i0;
  output \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ;
  output all_idle_reg;
  output load_new_addr;
  output p_42_out;
  output [80:0]D;
  output dma_interr_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input [7:0]O;
  input [7:0]\stride_vid_reg[15] ;
  input p_27_out;
  input \state_reg[1] ;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  input mm2s_halt;
  input datamover_idle;
  input [0:0]p_71_out;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [12:0]Q;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ;
  input mm2s_prmry_resetn;
  input p_77_out;
  input dma_err;
  input s_axis_cmd_tvalid_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input p_61_out;
  input [0:0]CO;
  input \dmacr_i_reg[2] ;
  input [0:0]\wdata_reg[4] ;
  input [0:0]mm2s_axi2ip_wrce;
  input interr_i_reg;
  input dma_interr_reg_0;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]err_i_reg;

  wire [0:0]CO;
  wire [80:0]D;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire all_idle_reg;
  wire axis_data_available;
  wire cmnd_idle;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[7]_i_10_n_0 ;
  wire \cmnds_queued[7]_i_11_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_7_n_0 ;
  wire \cmnds_queued[7]_i_8_n_0 ;
  wire \cmnds_queued[7]_i_9_n_0 ;
  wire \cmnds_queued_reg[7]_i_3_n_10 ;
  wire \cmnds_queued_reg[7]_i_3_n_11 ;
  wire \cmnds_queued_reg[7]_i_3_n_12 ;
  wire \cmnds_queued_reg[7]_i_3_n_13 ;
  wire \cmnds_queued_reg[7]_i_3_n_14 ;
  wire \cmnds_queued_reg[7]_i_3_n_15 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire \cmnds_queued_reg[7]_i_3_n_9 ;
  wire [7:0]cmnds_queued_reg__0;
  wire datamover_idle;
  wire \dm_address[0]_i_1_n_0 ;
  wire \dm_address[16]_i_2_n_0 ;
  wire \dm_address[16]_i_3_n_0 ;
  wire \dm_address[16]_i_4_n_0 ;
  wire \dm_address[16]_i_5_n_0 ;
  wire \dm_address[16]_i_6_n_0 ;
  wire \dm_address[16]_i_7_n_0 ;
  wire \dm_address[16]_i_8_n_0 ;
  wire \dm_address[16]_i_9_n_0 ;
  wire \dm_address[24]_i_2_n_0 ;
  wire \dm_address[24]_i_3_n_0 ;
  wire \dm_address[24]_i_4_n_0 ;
  wire \dm_address[24]_i_5_n_0 ;
  wire \dm_address[24]_i_6_n_0 ;
  wire \dm_address[24]_i_7_n_0 ;
  wire \dm_address[24]_i_8_n_0 ;
  wire \dm_address[24]_i_9_n_0 ;
  wire \dm_address[32]_i_2_n_0 ;
  wire \dm_address[32]_i_3_n_0 ;
  wire \dm_address[32]_i_4_n_0 ;
  wire \dm_address[32]_i_5_n_0 ;
  wire \dm_address[32]_i_6_n_0 ;
  wire \dm_address[32]_i_7_n_0 ;
  wire \dm_address[32]_i_8_n_0 ;
  wire \dm_address[32]_i_9_n_0 ;
  wire \dm_address[40]_i_2_n_0 ;
  wire \dm_address[40]_i_3_n_0 ;
  wire \dm_address[40]_i_4_n_0 ;
  wire \dm_address[40]_i_5_n_0 ;
  wire \dm_address[40]_i_6_n_0 ;
  wire \dm_address[40]_i_7_n_0 ;
  wire \dm_address[40]_i_8_n_0 ;
  wire \dm_address[40]_i_9_n_0 ;
  wire \dm_address[48]_i_2_n_0 ;
  wire \dm_address[48]_i_3_n_0 ;
  wire \dm_address[48]_i_4_n_0 ;
  wire \dm_address[48]_i_5_n_0 ;
  wire \dm_address[48]_i_6_n_0 ;
  wire \dm_address[48]_i_7_n_0 ;
  wire \dm_address[48]_i_8_n_0 ;
  wire \dm_address[48]_i_9_n_0 ;
  wire \dm_address[56]_i_2_n_0 ;
  wire \dm_address[56]_i_3_n_0 ;
  wire \dm_address[56]_i_4_n_0 ;
  wire \dm_address[56]_i_5_n_0 ;
  wire \dm_address[56]_i_6_n_0 ;
  wire \dm_address[56]_i_7_n_0 ;
  wire \dm_address[56]_i_8_n_0 ;
  wire \dm_address[56]_i_9_n_0 ;
  wire [63:16]dm_address_reg;
  wire \dm_address_reg[16]_i_1_n_0 ;
  wire \dm_address_reg[16]_i_1_n_1 ;
  wire \dm_address_reg[16]_i_1_n_10 ;
  wire \dm_address_reg[16]_i_1_n_11 ;
  wire \dm_address_reg[16]_i_1_n_12 ;
  wire \dm_address_reg[16]_i_1_n_13 ;
  wire \dm_address_reg[16]_i_1_n_14 ;
  wire \dm_address_reg[16]_i_1_n_15 ;
  wire \dm_address_reg[16]_i_1_n_2 ;
  wire \dm_address_reg[16]_i_1_n_3 ;
  wire \dm_address_reg[16]_i_1_n_5 ;
  wire \dm_address_reg[16]_i_1_n_6 ;
  wire \dm_address_reg[16]_i_1_n_7 ;
  wire \dm_address_reg[16]_i_1_n_8 ;
  wire \dm_address_reg[16]_i_1_n_9 ;
  wire \dm_address_reg[24]_i_1_n_0 ;
  wire \dm_address_reg[24]_i_1_n_1 ;
  wire \dm_address_reg[24]_i_1_n_10 ;
  wire \dm_address_reg[24]_i_1_n_11 ;
  wire \dm_address_reg[24]_i_1_n_12 ;
  wire \dm_address_reg[24]_i_1_n_13 ;
  wire \dm_address_reg[24]_i_1_n_14 ;
  wire \dm_address_reg[24]_i_1_n_15 ;
  wire \dm_address_reg[24]_i_1_n_2 ;
  wire \dm_address_reg[24]_i_1_n_3 ;
  wire \dm_address_reg[24]_i_1_n_5 ;
  wire \dm_address_reg[24]_i_1_n_6 ;
  wire \dm_address_reg[24]_i_1_n_7 ;
  wire \dm_address_reg[24]_i_1_n_8 ;
  wire \dm_address_reg[24]_i_1_n_9 ;
  wire \dm_address_reg[32]_i_1_n_0 ;
  wire \dm_address_reg[32]_i_1_n_1 ;
  wire \dm_address_reg[32]_i_1_n_10 ;
  wire \dm_address_reg[32]_i_1_n_11 ;
  wire \dm_address_reg[32]_i_1_n_12 ;
  wire \dm_address_reg[32]_i_1_n_13 ;
  wire \dm_address_reg[32]_i_1_n_14 ;
  wire \dm_address_reg[32]_i_1_n_15 ;
  wire \dm_address_reg[32]_i_1_n_2 ;
  wire \dm_address_reg[32]_i_1_n_3 ;
  wire \dm_address_reg[32]_i_1_n_5 ;
  wire \dm_address_reg[32]_i_1_n_6 ;
  wire \dm_address_reg[32]_i_1_n_7 ;
  wire \dm_address_reg[32]_i_1_n_8 ;
  wire \dm_address_reg[32]_i_1_n_9 ;
  wire \dm_address_reg[40]_i_1_n_0 ;
  wire \dm_address_reg[40]_i_1_n_1 ;
  wire \dm_address_reg[40]_i_1_n_10 ;
  wire \dm_address_reg[40]_i_1_n_11 ;
  wire \dm_address_reg[40]_i_1_n_12 ;
  wire \dm_address_reg[40]_i_1_n_13 ;
  wire \dm_address_reg[40]_i_1_n_14 ;
  wire \dm_address_reg[40]_i_1_n_15 ;
  wire \dm_address_reg[40]_i_1_n_2 ;
  wire \dm_address_reg[40]_i_1_n_3 ;
  wire \dm_address_reg[40]_i_1_n_5 ;
  wire \dm_address_reg[40]_i_1_n_6 ;
  wire \dm_address_reg[40]_i_1_n_7 ;
  wire \dm_address_reg[40]_i_1_n_8 ;
  wire \dm_address_reg[40]_i_1_n_9 ;
  wire \dm_address_reg[48]_i_1_n_0 ;
  wire \dm_address_reg[48]_i_1_n_1 ;
  wire \dm_address_reg[48]_i_1_n_10 ;
  wire \dm_address_reg[48]_i_1_n_11 ;
  wire \dm_address_reg[48]_i_1_n_12 ;
  wire \dm_address_reg[48]_i_1_n_13 ;
  wire \dm_address_reg[48]_i_1_n_14 ;
  wire \dm_address_reg[48]_i_1_n_15 ;
  wire \dm_address_reg[48]_i_1_n_2 ;
  wire \dm_address_reg[48]_i_1_n_3 ;
  wire \dm_address_reg[48]_i_1_n_5 ;
  wire \dm_address_reg[48]_i_1_n_6 ;
  wire \dm_address_reg[48]_i_1_n_7 ;
  wire \dm_address_reg[48]_i_1_n_8 ;
  wire \dm_address_reg[48]_i_1_n_9 ;
  wire \dm_address_reg[56]_i_1_n_1 ;
  wire \dm_address_reg[56]_i_1_n_10 ;
  wire \dm_address_reg[56]_i_1_n_11 ;
  wire \dm_address_reg[56]_i_1_n_12 ;
  wire \dm_address_reg[56]_i_1_n_13 ;
  wire \dm_address_reg[56]_i_1_n_14 ;
  wire \dm_address_reg[56]_i_1_n_15 ;
  wire \dm_address_reg[56]_i_1_n_2 ;
  wire \dm_address_reg[56]_i_1_n_3 ;
  wire \dm_address_reg[56]_i_1_n_5 ;
  wire \dm_address_reg[56]_i_1_n_6 ;
  wire \dm_address_reg[56]_i_1_n_7 ;
  wire \dm_address_reg[56]_i_1_n_8 ;
  wire \dm_address_reg[56]_i_1_n_9 ;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]dmacntrl_cs;
  wire dmacntrl_ns1;
  wire dmacntrl_ns14_out;
  wire \dmacr_i_reg[2] ;
  wire [0:0]err_i_reg;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire halted_set_i0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire [12:0]p_0_in;
  wire p_27_out;
  wire p_42_out;
  wire p_61_out;
  wire [0:0]p_71_out;
  wire p_77_out;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_soft_reset_i0_i_3_n_0;
  wire \state_reg[1] ;
  wire [7:0]\stride_vid_reg[15] ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire \vert_count[10]_i_2_n_0 ;
  wire \vert_count[11]_i_2_n_0 ;
  wire \vert_count[12]_i_1_n_0 ;
  wire \vert_count[12]_i_3_n_0 ;
  wire \vert_count[12]_i_4_n_0 ;
  wire \vert_count[6]_i_2_n_0 ;
  wire \vert_count[7]_i_2_n_0 ;
  wire [12:0]vert_count_reg__0;
  wire [0:0]\wdata_reg[4] ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [7:3]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_cmnds_queued_reg[7]_i_3_DI_UNCONNECTED ;
  wire [7:7]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_cmnds_queued_reg[7]_i_3_S_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_dm_address_reg[56]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000D0D0F00FFFF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(\vert_count[12]_i_3_n_0 ),
        .I1(vert_count_reg__0[12]),
        .I2(dmacntrl_ns14_out),
        .I3(p_71_out),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00006626)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(axis_data_available),
        .I3(s_axis_cmd_tvalid_reg_0),
        .I4(dmacntrl_ns14_out),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015F010A0)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_ns1),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(p_71_out),
        .I5(dmacntrl_ns14_out),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5E5F)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(\dmacr_i_reg[2] ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000000F00)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(dmacntrl_ns14_out),
        .I1(dmacntrl_ns1),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(frame_sync_reg),
        .I1(dma_err),
        .I2(p_77_out),
        .I3(mm2s_halt),
        .O(dmacntrl_ns14_out));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(axis_data_available),
        .I1(s_axis_cmd_tvalid_reg_0),
        .O(dmacntrl_ns1));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(mm2s_halt),
        .I1(p_77_out),
        .I2(dma_err),
        .I3(frame_sync_reg),
        .I4(vert_count_reg__0[12]),
        .I5(\vert_count[12]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .D(\FSM_sequential_dmacntrl_cs_reg[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(SR));
  MUXF7 \FSM_sequential_dmacntrl_cs_reg[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs_reg[0]_i_1_n_0 ),
        .S(dmacntrl_cs[0]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_2 
       (.I0(\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ),
        .O(p_42_out));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .I1(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns14_out),
        .I4(dmacntrl_ns1),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[32]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[33]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[34]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[35]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[36]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[37]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[38]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[39]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[40]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[41]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[42]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[43]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[44]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[45]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[46]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[47]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[48]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[49]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[50]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[51]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[52]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[53]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[54]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[55]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[56]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[57]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[58]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[59]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[60]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[61]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[62]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(dm_address_reg[63]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(s_axis_cmd_tvalid_reg_0),
        .I1(axis_data_available),
        .I2(dmacntrl_ns14_out),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[1]),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s_axis_cmd_tvalid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(p_71_out),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\dmacr_i_reg[2] ),
        .I5(dmacntrl_cs[1]),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ),
        .Q(axis_data_available),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(\wdata_reg[4] ),
        .I1(mm2s_axi2ip_wrce),
        .I2(interr_i_reg),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_0),
        .O(dma_interr_reg));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00005510)) 
    all_idle_i_1
       (.I0(\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ),
        .I1(\state_reg[1] ),
        .I2(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .I3(mm2s_halt),
        .I4(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(all_idle_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg__0[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_10 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(cmnds_queued_reg__0[2]),
        .O(\cmnds_queued[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[7]_i_11 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(p_61_out),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(s_axis_cmd_tvalid_reg),
        .O(\cmnds_queued[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(p_61_out),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg__0[1]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg__0[6]),
        .I1(cmnds_queued_reg__0[7]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg__0[5]),
        .I1(cmnds_queued_reg__0[6]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_7 
       (.I0(cmnds_queued_reg__0[4]),
        .I1(cmnds_queued_reg__0[5]),
        .O(\cmnds_queued[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_8 
       (.I0(cmnds_queued_reg__0[3]),
        .I1(cmnds_queued_reg__0[4]),
        .O(\cmnds_queued[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_9 
       (.I0(cmnds_queued_reg__0[2]),
        .I1(cmnds_queued_reg__0[3]),
        .O(\cmnds_queued[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg__0[0]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_15 ),
        .Q(cmnds_queued_reg__0[1]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_14 ),
        .Q(cmnds_queued_reg__0[2]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_13 ),
        .Q(cmnds_queued_reg__0[3]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_12 ),
        .Q(cmnds_queued_reg__0[4]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_11 ),
        .Q(cmnds_queued_reg__0[5]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_10 ),
        .Q(cmnds_queued_reg__0[6]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_9 ),
        .Q(cmnds_queued_reg__0[7]),
        .R(err_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \cmnds_queued_reg[7]_i_3 
       (.CI(cmnds_queued_reg__0[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [7:6],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 ,\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .DI({\NLW_cmnds_queued_reg[7]_i_3_DI_UNCONNECTED [7],1'b0,cmnds_queued_reg__0[5:1],\cmnds_queued[7]_i_4_n_0 }),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [7],\cmnds_queued_reg[7]_i_3_n_9 ,\cmnds_queued_reg[7]_i_3_n_10 ,\cmnds_queued_reg[7]_i_3_n_11 ,\cmnds_queued_reg[7]_i_3_n_12 ,\cmnds_queued_reg[7]_i_3_n_13 ,\cmnds_queued_reg[7]_i_3_n_14 ,\cmnds_queued_reg[7]_i_3_n_15 }),
        .S({\NLW_cmnds_queued_reg[7]_i_3_S_UNCONNECTED [7],\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 ,\cmnds_queued[7]_i_7_n_0 ,\cmnds_queued[7]_i_8_n_0 ,\cmnds_queued[7]_i_9_n_0 ,\cmnds_queued[7]_i_10_n_0 ,\cmnds_queued[7]_i_11_n_0 }));
  LUT5 #(
    .INIT(32'h00300200)) 
    \dm_address[0]_i_1 
       (.I0(p_71_out),
        .I1(dmacntrl_ns14_out),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\dm_address[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[23]),
        .O(\dm_address[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[22]),
        .O(\dm_address[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[21]),
        .O(\dm_address[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[20]),
        .O(\dm_address[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[19]),
        .O(\dm_address[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[18]),
        .O(\dm_address[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[17]),
        .O(\dm_address[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[16]),
        .O(\dm_address[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[31]),
        .O(\dm_address[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[30]),
        .O(\dm_address[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[29]),
        .O(\dm_address[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[28]),
        .O(\dm_address[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[27]),
        .O(\dm_address[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[26]),
        .O(\dm_address[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[25]),
        .O(\dm_address[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[24]),
        .O(\dm_address[24]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][39] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[39]),
        .O(\dm_address[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][38] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[38]),
        .O(\dm_address[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][37] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[37]),
        .O(\dm_address[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][36] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[36]),
        .O(\dm_address[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][35] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[35]),
        .O(\dm_address[32]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][34] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[34]),
        .O(\dm_address[32]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][33] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[33]),
        .O(\dm_address[32]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[32]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][32] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[32]),
        .O(\dm_address[32]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][47] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[47]),
        .O(\dm_address[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][46] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[46]),
        .O(\dm_address[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][45] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[45]),
        .O(\dm_address[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][44] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[44]),
        .O(\dm_address[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][43] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[43]),
        .O(\dm_address[40]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][42] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[42]),
        .O(\dm_address[40]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][41] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[41]),
        .O(\dm_address[40]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[40]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][40] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[40]),
        .O(\dm_address[40]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][55] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[55]),
        .O(\dm_address[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][54] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[54]),
        .O(\dm_address[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][53] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[53]),
        .O(\dm_address[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][52] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[52]),
        .O(\dm_address[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][51] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[51]),
        .O(\dm_address[48]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][50] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[50]),
        .O(\dm_address[48]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][49] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[49]),
        .O(\dm_address[48]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[48]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][48] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[48]),
        .O(\dm_address[48]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[63]),
        .O(\dm_address[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][62] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[62]),
        .O(\dm_address[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][61] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[61]),
        .O(\dm_address[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][60] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[60]),
        .O(\dm_address[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][59] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[59]),
        .O(\dm_address[56]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][58] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[58]),
        .O(\dm_address[56]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][57] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[57]),
        .O(\dm_address[56]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[56]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][56] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[56]),
        .O(\dm_address[56]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_15 ),
        .Q(dm_address_reg[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[16]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\dm_address_reg[16]_i_1_n_0 ,\dm_address_reg[16]_i_1_n_1 ,\dm_address_reg[16]_i_1_n_2 ,\dm_address_reg[16]_i_1_n_3 ,\NLW_dm_address_reg[16]_i_1_CO_UNCONNECTED [3],\dm_address_reg[16]_i_1_n_5 ,\dm_address_reg[16]_i_1_n_6 ,\dm_address_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[16]_i_1_n_8 ,\dm_address_reg[16]_i_1_n_9 ,\dm_address_reg[16]_i_1_n_10 ,\dm_address_reg[16]_i_1_n_11 ,\dm_address_reg[16]_i_1_n_12 ,\dm_address_reg[16]_i_1_n_13 ,\dm_address_reg[16]_i_1_n_14 ,\dm_address_reg[16]_i_1_n_15 }),
        .S({\dm_address[16]_i_2_n_0 ,\dm_address[16]_i_3_n_0 ,\dm_address[16]_i_4_n_0 ,\dm_address[16]_i_5_n_0 ,\dm_address[16]_i_6_n_0 ,\dm_address[16]_i_7_n_0 ,\dm_address[16]_i_8_n_0 ,\dm_address[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_14 ),
        .Q(dm_address_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_13 ),
        .Q(dm_address_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_12 ),
        .Q(dm_address_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_11 ),
        .Q(dm_address_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_10 ),
        .Q(dm_address_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_9 ),
        .Q(dm_address_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_8 ),
        .Q(dm_address_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_15 ),
        .Q(dm_address_reg[24]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[24]_i_1 
       (.CI(\dm_address_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\dm_address_reg[24]_i_1_n_0 ,\dm_address_reg[24]_i_1_n_1 ,\dm_address_reg[24]_i_1_n_2 ,\dm_address_reg[24]_i_1_n_3 ,\NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED [3],\dm_address_reg[24]_i_1_n_5 ,\dm_address_reg[24]_i_1_n_6 ,\dm_address_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[24]_i_1_n_8 ,\dm_address_reg[24]_i_1_n_9 ,\dm_address_reg[24]_i_1_n_10 ,\dm_address_reg[24]_i_1_n_11 ,\dm_address_reg[24]_i_1_n_12 ,\dm_address_reg[24]_i_1_n_13 ,\dm_address_reg[24]_i_1_n_14 ,\dm_address_reg[24]_i_1_n_15 }),
        .S({\dm_address[24]_i_2_n_0 ,\dm_address[24]_i_3_n_0 ,\dm_address[24]_i_4_n_0 ,\dm_address[24]_i_5_n_0 ,\dm_address[24]_i_6_n_0 ,\dm_address[24]_i_7_n_0 ,\dm_address[24]_i_8_n_0 ,\dm_address[24]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_14 ),
        .Q(dm_address_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_13 ),
        .Q(dm_address_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_12 ),
        .Q(dm_address_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_11 ),
        .Q(dm_address_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_10 ),
        .Q(dm_address_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_9 ),
        .Q(dm_address_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_8 ),
        .Q(dm_address_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_15 ),
        .Q(dm_address_reg[32]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[32]_i_1 
       (.CI(\dm_address_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\dm_address_reg[32]_i_1_n_0 ,\dm_address_reg[32]_i_1_n_1 ,\dm_address_reg[32]_i_1_n_2 ,\dm_address_reg[32]_i_1_n_3 ,\NLW_dm_address_reg[32]_i_1_CO_UNCONNECTED [3],\dm_address_reg[32]_i_1_n_5 ,\dm_address_reg[32]_i_1_n_6 ,\dm_address_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[32]_i_1_n_8 ,\dm_address_reg[32]_i_1_n_9 ,\dm_address_reg[32]_i_1_n_10 ,\dm_address_reg[32]_i_1_n_11 ,\dm_address_reg[32]_i_1_n_12 ,\dm_address_reg[32]_i_1_n_13 ,\dm_address_reg[32]_i_1_n_14 ,\dm_address_reg[32]_i_1_n_15 }),
        .S({\dm_address[32]_i_2_n_0 ,\dm_address[32]_i_3_n_0 ,\dm_address[32]_i_4_n_0 ,\dm_address[32]_i_5_n_0 ,\dm_address[32]_i_6_n_0 ,\dm_address[32]_i_7_n_0 ,\dm_address[32]_i_8_n_0 ,\dm_address[32]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_14 ),
        .Q(dm_address_reg[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_13 ),
        .Q(dm_address_reg[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_12 ),
        .Q(dm_address_reg[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_11 ),
        .Q(dm_address_reg[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_10 ),
        .Q(dm_address_reg[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_9 ),
        .Q(dm_address_reg[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[32]_i_1_n_8 ),
        .Q(dm_address_reg[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_15 ),
        .Q(dm_address_reg[40]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[40]_i_1 
       (.CI(\dm_address_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\dm_address_reg[40]_i_1_n_0 ,\dm_address_reg[40]_i_1_n_1 ,\dm_address_reg[40]_i_1_n_2 ,\dm_address_reg[40]_i_1_n_3 ,\NLW_dm_address_reg[40]_i_1_CO_UNCONNECTED [3],\dm_address_reg[40]_i_1_n_5 ,\dm_address_reg[40]_i_1_n_6 ,\dm_address_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[40]_i_1_n_8 ,\dm_address_reg[40]_i_1_n_9 ,\dm_address_reg[40]_i_1_n_10 ,\dm_address_reg[40]_i_1_n_11 ,\dm_address_reg[40]_i_1_n_12 ,\dm_address_reg[40]_i_1_n_13 ,\dm_address_reg[40]_i_1_n_14 ,\dm_address_reg[40]_i_1_n_15 }),
        .S({\dm_address[40]_i_2_n_0 ,\dm_address[40]_i_3_n_0 ,\dm_address[40]_i_4_n_0 ,\dm_address[40]_i_5_n_0 ,\dm_address[40]_i_6_n_0 ,\dm_address[40]_i_7_n_0 ,\dm_address[40]_i_8_n_0 ,\dm_address[40]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_14 ),
        .Q(dm_address_reg[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_13 ),
        .Q(dm_address_reg[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_12 ),
        .Q(dm_address_reg[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_11 ),
        .Q(dm_address_reg[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_10 ),
        .Q(dm_address_reg[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_9 ),
        .Q(dm_address_reg[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[40]_i_1_n_8 ),
        .Q(dm_address_reg[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_15 ),
        .Q(dm_address_reg[48]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[48]_i_1 
       (.CI(\dm_address_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\dm_address_reg[48]_i_1_n_0 ,\dm_address_reg[48]_i_1_n_1 ,\dm_address_reg[48]_i_1_n_2 ,\dm_address_reg[48]_i_1_n_3 ,\NLW_dm_address_reg[48]_i_1_CO_UNCONNECTED [3],\dm_address_reg[48]_i_1_n_5 ,\dm_address_reg[48]_i_1_n_6 ,\dm_address_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[48]_i_1_n_8 ,\dm_address_reg[48]_i_1_n_9 ,\dm_address_reg[48]_i_1_n_10 ,\dm_address_reg[48]_i_1_n_11 ,\dm_address_reg[48]_i_1_n_12 ,\dm_address_reg[48]_i_1_n_13 ,\dm_address_reg[48]_i_1_n_14 ,\dm_address_reg[48]_i_1_n_15 }),
        .S({\dm_address[48]_i_2_n_0 ,\dm_address[48]_i_3_n_0 ,\dm_address[48]_i_4_n_0 ,\dm_address[48]_i_5_n_0 ,\dm_address[48]_i_6_n_0 ,\dm_address[48]_i_7_n_0 ,\dm_address[48]_i_8_n_0 ,\dm_address[48]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_14 ),
        .Q(dm_address_reg[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_13 ),
        .Q(dm_address_reg[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_12 ),
        .Q(dm_address_reg[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_11 ),
        .Q(dm_address_reg[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_10 ),
        .Q(dm_address_reg[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_9 ),
        .Q(dm_address_reg[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[48]_i_1_n_8 ),
        .Q(dm_address_reg[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_15 ),
        .Q(dm_address_reg[56]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[56]_i_1 
       (.CI(\dm_address_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_dm_address_reg[56]_i_1_CO_UNCONNECTED [7],\dm_address_reg[56]_i_1_n_1 ,\dm_address_reg[56]_i_1_n_2 ,\dm_address_reg[56]_i_1_n_3 ,\NLW_dm_address_reg[56]_i_1_CO_UNCONNECTED [3],\dm_address_reg[56]_i_1_n_5 ,\dm_address_reg[56]_i_1_n_6 ,\dm_address_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[56]_i_1_n_8 ,\dm_address_reg[56]_i_1_n_9 ,\dm_address_reg[56]_i_1_n_10 ,\dm_address_reg[56]_i_1_n_11 ,\dm_address_reg[56]_i_1_n_12 ,\dm_address_reg[56]_i_1_n_13 ,\dm_address_reg[56]_i_1_n_14 ,\dm_address_reg[56]_i_1_n_15 }),
        .S({\dm_address[56]_i_2_n_0 ,\dm_address[56]_i_3_n_0 ,\dm_address[56]_i_4_n_0 ,\dm_address[56]_i_5_n_0 ,\dm_address[56]_i_6_n_0 ,\dm_address[56]_i_7_n_0 ,\dm_address[56]_i_8_n_0 ,\dm_address[56]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_14 ),
        .Q(dm_address_reg[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_13 ),
        .Q(dm_address_reg[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_12 ),
        .Q(dm_address_reg[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_11 ),
        .Q(dm_address_reg[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_10 ),
        .Q(dm_address_reg[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_9 ),
        .Q(dm_address_reg[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[56]_i_1_n_8 ),
        .Q(dm_address_reg[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_27_out),
        .Q(tstvect_fsync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000055100000)) 
    halted_set_i_i_1
       (.I0(\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ),
        .I1(\state_reg[1] ),
        .I2(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .I3(mm2s_halt),
        .I4(datamover_idle),
        .I5(p_71_out),
        .O(halted_set_i0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[64]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64] ),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[65]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65] ),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[66]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66] ),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[67]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67] ),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[68]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68] ),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[69]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69] ),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[70]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70] ),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[71]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71] ),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[72]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72] ),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[73]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73] ),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[74]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74] ),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[75]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75] ),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[76]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76] ),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[77]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77] ),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[78]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78] ),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[79]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79] ),
        .O(D[64]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[80]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80] ),
        .O(D[65]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[81]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81] ),
        .O(D[66]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[82]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82] ),
        .O(D[67]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[83]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83] ),
        .O(D[68]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[84]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84] ),
        .O(D[69]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[85]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85] ),
        .O(D[70]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[86]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86] ),
        .O(D[71]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[87]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87] ),
        .O(D[72]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[88]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88] ),
        .O(D[73]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[89]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89] ),
        .O(D[74]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[90]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90] ),
        .O(D[75]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[91]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91] ),
        .O(D[76]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[92]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92] ),
        .O(D[77]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[93]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93] ),
        .O(D[78]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[94]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94] ),
        .O(D[79]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[95]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95] ),
        .O(D[80]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFFFB)) 
    s_soft_reset_i0_i_1
       (.I0(cmnds_queued_reg__0[5]),
        .I1(cmnd_idle),
        .I2(cmnds_queued_reg__0[4]),
        .I3(s_soft_reset_i0_i_3_n_0),
        .O(\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg ));
  LUT4 #(
    .INIT(16'h0010)) 
    s_soft_reset_i0_i_2
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(\dmacr_i_reg[2] ),
        .I3(dmacntrl_cs[1]),
        .O(cmnd_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_soft_reset_i0_i_3
       (.I0(cmnds_queued_reg__0[7]),
        .I1(cmnds_queued_reg__0[6]),
        .I2(cmnds_queued_reg__0[1]),
        .I3(cmnds_queued_reg__0[0]),
        .I4(cmnds_queued_reg__0[2]),
        .I5(cmnds_queued_reg__0[3]),
        .O(s_soft_reset_i0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[0]_i_1 
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
    \vert_count[10]_i_1 
       (.I0(Q[10]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[10]),
        .I3(vert_count_reg__0[8]),
        .I4(vert_count_reg__0[9]),
        .I5(\vert_count[10]_i_2_n_0 ),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \vert_count[10]_i_2 
       (.I0(\vert_count[6]_i_2_n_0 ),
        .I1(vert_count_reg__0[6]),
        .I2(vert_count_reg__0[7]),
        .I3(vert_count_reg__0[4]),
        .I4(vert_count_reg__0[5]),
        .O(\vert_count[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \vert_count[11]_i_1 
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[11]),
        .I3(\vert_count[11]_i_2_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \vert_count[11]_i_2 
       (.I0(vert_count_reg__0[8]),
        .I1(vert_count_reg__0[9]),
        .I2(\vert_count[6]_i_2_n_0 ),
        .I3(\vert_count[12]_i_4_n_0 ),
        .I4(vert_count_reg__0[10]),
        .O(\vert_count[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000220000003000)) 
    \vert_count[12]_i_1 
       (.I0(dmacntrl_ns1),
        .I1(dmacntrl_ns14_out),
        .I2(p_71_out),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .I5(dmacntrl_cs[0]),
        .O(\vert_count[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[12]),
        .I3(\vert_count[12]_i_3_n_0 ),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \vert_count[12]_i_3 
       (.I0(vert_count_reg__0[10]),
        .I1(\vert_count[12]_i_4_n_0 ),
        .I2(\vert_count[6]_i_2_n_0 ),
        .I3(vert_count_reg__0[9]),
        .I4(vert_count_reg__0[8]),
        .I5(vert_count_reg__0[11]),
        .O(\vert_count[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vert_count[12]_i_4 
       (.I0(vert_count_reg__0[5]),
        .I1(vert_count_reg__0[4]),
        .I2(vert_count_reg__0[7]),
        .I3(vert_count_reg__0[6]),
        .O(\vert_count[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \vert_count[1]_i_1 
       (.I0(Q[1]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[0]),
        .I3(vert_count_reg__0[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \vert_count[2]_i_1 
       (.I0(Q[2]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[0]),
        .I3(vert_count_reg__0[1]),
        .I4(vert_count_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \vert_count[3]_i_1 
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[3]),
        .I3(vert_count_reg__0[0]),
        .I4(vert_count_reg__0[1]),
        .I5(vert_count_reg__0[2]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \vert_count[4]_i_1 
       (.I0(Q[4]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[4]),
        .I3(\vert_count[6]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \vert_count[5]_i_1 
       (.I0(Q[5]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[5]),
        .I3(vert_count_reg__0[4]),
        .I4(\vert_count[6]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \vert_count[6]_i_1 
       (.I0(Q[6]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[6]),
        .I3(vert_count_reg__0[5]),
        .I4(\vert_count[6]_i_2_n_0 ),
        .I5(vert_count_reg__0[4]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'h0001)) 
    \vert_count[6]_i_2 
       (.I0(vert_count_reg__0[1]),
        .I1(vert_count_reg__0[0]),
        .I2(vert_count_reg__0[3]),
        .I3(vert_count_reg__0[2]),
        .O(\vert_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \vert_count[7]_i_1 
       (.I0(Q[7]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[7]),
        .I3(vert_count_reg__0[6]),
        .I4(\vert_count[7]_i_2_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vert_count[7]_i_2 
       (.I0(vert_count_reg__0[4]),
        .I1(vert_count_reg__0[1]),
        .I2(vert_count_reg__0[0]),
        .I3(vert_count_reg__0[3]),
        .I4(vert_count_reg__0[2]),
        .I5(vert_count_reg__0[5]),
        .O(\vert_count[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \vert_count[8]_i_1 
       (.I0(Q[8]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[8]),
        .I3(\vert_count[10]_i_2_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \vert_count[9]_i_1 
       (.I0(Q[9]),
        .I1(load_new_addr),
        .I2(vert_count_reg__0[9]),
        .I3(vert_count_reg__0[8]),
        .I4(\vert_count[10]_i_2_n_0 ),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(vert_count_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(vert_count_reg__0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(vert_count_reg__0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(vert_count_reg__0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(vert_count_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(vert_count_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(vert_count_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(vert_count_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(vert_count_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(vert_count_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(vert_count_reg__0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(vert_count_reg__0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(vert_count_reg__0[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00001000)) 
    zero_hsize_err_i_4
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(p_71_out),
        .I4(dmacntrl_ns14_out),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
   (p_18_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    s_valid0,
    m_axis_mm2s_aclk,
    prmry_resetn_i_reg_0,
    p_53_out,
    ch1_delay_cnt_en,
    out,
    p_26_out);
  output p_18_out;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input prmry_resetn_i_reg;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input prmry_resetn_i_reg_0;
  input p_53_out;
  input ch1_delay_cnt_en;
  input out;
  input p_26_out;

  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire ch1_delay_cnt_en;
  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_18_out;
  wire p_26_out;
  wire p_53_out;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;

  LUT6 #(
    .INIT(64'h5454544454545454)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(prmry_resetn_i_reg_0),
        .I1(p_53_out),
        .I2(ch1_delay_cnt_en),
        .I3(hold_sof),
        .I4(s_valid_d1),
        .I5(s_valid),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(p_26_out),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(p_18_out));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(prmry_resetn_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
   (p_40_out,
    datamover_idle,
    halted_reg,
    SR,
    \state_reg[1] ,
    m_axi_mm2s_aclk,
    p_71_out,
    halted_set_i0,
    sig_halt_cmplt_reg,
    p_70_out,
    mm2s_prmry_resetn);
  output p_40_out;
  output datamover_idle;
  output halted_reg;
  input [0:0]SR;
  input \state_reg[1] ;
  input m_axi_mm2s_aclk;
  input [0:0]p_71_out;
  input halted_set_i0;
  input sig_halt_cmplt_reg;
  input p_70_out;
  input mm2s_prmry_resetn;

  wire [0:0]SR;
  wire datamover_idle;
  wire halted_reg;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_prmry_resetn;
  wire p_30_out;
  wire p_31_out;
  wire p_40_out;
  wire p_70_out;
  wire [0:0]p_71_out;
  wire sig_halt_cmplt_reg;
  wire \state_reg[1] ;

  LUT4 #(
    .INIT(16'hFF4F)) 
    \I_DMA_REGISTER/halted_i_1 
       (.I0(p_30_out),
        .I1(p_70_out),
        .I2(mm2s_prmry_resetn),
        .I3(p_31_out),
        .O(halted_reg));
  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\state_reg[1] ),
        .Q(p_40_out),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg),
        .Q(datamover_idle),
        .R(SR));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_71_out),
        .Q(p_30_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(p_31_out),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    s_valid0,
    m_axis_mm2s_tvalid,
    sig_last_reg_out_reg,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tuser,
    m_axis_mm2s_aclk,
    m_axis_tlast,
    m_axis_fifo_ainit_nosync,
    m_axis_tuser,
    m_axis_mm2s_tready,
    out,
    m_axis_tvalid,
    \sig_data_reg_out_reg[63] ,
    \sig_strb_reg_out_reg[7] );
  output [0:0]E;
  output s_valid0;
  output m_axis_mm2s_tvalid;
  output [0:0]sig_last_reg_out_reg;
  output m_axis_mm2s_tlast;
  output [4:0]m_axis_mm2s_tkeep;
  output [39:0]m_axis_mm2s_tdata;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_mm2s_aclk;
  input m_axis_tlast;
  input m_axis_fifo_ainit_nosync;
  input [0:0]m_axis_tuser;
  input m_axis_mm2s_tready;
  input out;
  input m_axis_tvalid;
  input [63:0]\sig_data_reg_out_reg[63] ;
  input [7:0]\sig_strb_reg_out_reg[7] ;

  wire [0:0]E;
  wire areset_r;
  wire [319:0]d2_data;
  wire [39:0]d2_keep;
  wire d2_last;
  wire d2_ready;
  wire [0:0]d2_user;
  wire d2_valid;
  wire \gen_downsizer_conversion.axisc_downsizer_0_n_3 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_2 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_3 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_4 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_8 ;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [39:0]m_axis_mm2s_tdata;
  wire [4:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire out;
  wire s_valid0;
  wire [63:0]\sig_data_reg_out_reg[63] ;
  wire [0:0]sig_last_reg_out_reg;
  wire [7:0]\sig_strb_reg_out_reg[7] ;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(areset_r),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_2 ,\gen_upsizer_conversion.axisc_upsizer_0_n_3 ,\gen_upsizer_conversion.axisc_upsizer_0_n_4 ,\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 }),
        .SS(\gen_downsizer_conversion.axisc_downsizer_0_n_3 ),
        .\acc_data_reg[319] (d2_data),
        .\acc_keep_reg[39] (d2_keep),
        .areset_r(areset_r),
        .d2_last(d2_last),
        .d2_ready(d2_ready),
        .d2_user(d2_user),
        .d2_valid(d2_valid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .s_valid0(s_valid0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_2 ,\gen_upsizer_conversion.axisc_upsizer_0_n_3 ,\gen_upsizer_conversion.axisc_upsizer_0_n_4 ,\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 }),
        .SS(\gen_downsizer_conversion.axisc_downsizer_0_n_3 ),
        .areset_r(areset_r),
        .d2_last(d2_last),
        .d2_ready(d2_ready),
        .d2_user(d2_user),
        .d2_valid(d2_valid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .out(out),
        .\r0_data_reg[319] (d2_data),
        .\r0_keep_reg[39] (d2_keep),
        .r0_last_reg_0(E),
        .\sig_data_reg_out_reg[63] (\sig_data_reg_out_reg[63] ),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .\sig_strb_reg_out_reg[7] (\sig_strb_reg_out_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer
   (s_valid0,
    m_axis_mm2s_tvalid,
    d2_ready,
    SS,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tuser,
    d2_last,
    m_axis_mm2s_aclk,
    d2_user,
    m_axis_mm2s_tready,
    d2_valid,
    areset_r,
    D,
    \acc_data_reg[319] ,
    \acc_keep_reg[39] );
  output s_valid0;
  output m_axis_mm2s_tvalid;
  output d2_ready;
  output [0:0]SS;
  output m_axis_mm2s_tlast;
  output [4:0]m_axis_mm2s_tkeep;
  output [39:0]m_axis_mm2s_tdata;
  output [0:0]m_axis_mm2s_tuser;
  input d2_last;
  input m_axis_mm2s_aclk;
  input [0:0]d2_user;
  input m_axis_mm2s_tready;
  input d2_valid;
  input areset_r;
  input [6:0]D;
  input [319:0]\acc_data_reg[319] ;
  input [39:0]\acc_keep_reg[39] ;

  wire [6:0]D;
  wire [0:0]SS;
  wire [319:0]\acc_data_reg[319] ;
  wire [39:0]\acc_keep_reg[39] ;
  wire areset_r;
  wire d2_last;
  wire d2_ready;
  wire [0:0]d2_user;
  wire d2_valid;
  wire m_axis_mm2s_aclk;
  wire [39:0]m_axis_mm2s_tdata;
  wire \m_axis_mm2s_tdata[0]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[0]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[11]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[12]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[13]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[14]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[16]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[17]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[18]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[18]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[19]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[1]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[1]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[20]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[20]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[21]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[22]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[23]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[24]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[24]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[25]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[25]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[26]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[26]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[27]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[27]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[28]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[28]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[29]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[29]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[2]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[2]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[30]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[30]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[31]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[31]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[32]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[32]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[33]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[33]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[34]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[34]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[35]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[35]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[36]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[36]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[37]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[37]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[38]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[38]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[39]_INST_0_i_3_n_0 ;
  wire \m_axis_mm2s_tdata[39]_INST_0_i_4_n_0 ;
  wire \m_axis_mm2s_tdata[3]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[3]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[4]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[4]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[5]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[5]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[6]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[6]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[7]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[7]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[8]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[9]_INST_0_i_2_n_0 ;
  wire [4:0]m_axis_mm2s_tkeep;
  wire \m_axis_mm2s_tkeep[0]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tkeep[0]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tkeep[1]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tkeep[2]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tkeep[3]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tkeep[3]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tkeep[4]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tkeep[4]_INST_0_i_2_n_0 ;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tlast_INST_0_i_2_n_0;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [39:0]p_0_in;
  wire [319:0]p_0_in1_in;
  wire \r0_data_reg_n_0_[280] ;
  wire \r0_data_reg_n_0_[281] ;
  wire \r0_data_reg_n_0_[282] ;
  wire \r0_data_reg_n_0_[283] ;
  wire \r0_data_reg_n_0_[284] ;
  wire \r0_data_reg_n_0_[285] ;
  wire \r0_data_reg_n_0_[286] ;
  wire \r0_data_reg_n_0_[287] ;
  wire \r0_data_reg_n_0_[288] ;
  wire \r0_data_reg_n_0_[289] ;
  wire \r0_data_reg_n_0_[290] ;
  wire \r0_data_reg_n_0_[291] ;
  wire \r0_data_reg_n_0_[292] ;
  wire \r0_data_reg_n_0_[293] ;
  wire \r0_data_reg_n_0_[294] ;
  wire \r0_data_reg_n_0_[295] ;
  wire \r0_data_reg_n_0_[296] ;
  wire \r0_data_reg_n_0_[297] ;
  wire \r0_data_reg_n_0_[298] ;
  wire \r0_data_reg_n_0_[299] ;
  wire \r0_data_reg_n_0_[300] ;
  wire \r0_data_reg_n_0_[301] ;
  wire \r0_data_reg_n_0_[302] ;
  wire \r0_data_reg_n_0_[303] ;
  wire \r0_data_reg_n_0_[304] ;
  wire \r0_data_reg_n_0_[305] ;
  wire \r0_data_reg_n_0_[306] ;
  wire \r0_data_reg_n_0_[307] ;
  wire \r0_data_reg_n_0_[308] ;
  wire \r0_data_reg_n_0_[309] ;
  wire \r0_data_reg_n_0_[310] ;
  wire \r0_data_reg_n_0_[311] ;
  wire \r0_data_reg_n_0_[312] ;
  wire \r0_data_reg_n_0_[313] ;
  wire \r0_data_reg_n_0_[314] ;
  wire \r0_data_reg_n_0_[315] ;
  wire \r0_data_reg_n_0_[316] ;
  wire \r0_data_reg_n_0_[317] ;
  wire \r0_data_reg_n_0_[318] ;
  wire \r0_data_reg_n_0_[319] ;
  wire [6:6]r0_is_end;
  wire r0_is_null_r;
  wire \r0_is_null_r_reg_n_0_[1] ;
  wire \r0_is_null_r_reg_n_0_[2] ;
  wire \r0_is_null_r_reg_n_0_[3] ;
  wire \r0_is_null_r_reg_n_0_[4] ;
  wire \r0_is_null_r_reg_n_0_[5] ;
  wire \r0_is_null_r_reg_n_0_[6] ;
  wire [39:0]r0_keep;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_1_n_0 ;
  wire \r0_out_sel_next_r[2]_i_10_n_0 ;
  wire \r0_out_sel_next_r[2]_i_11_n_0 ;
  wire \r0_out_sel_next_r[2]_i_12_n_0 ;
  wire \r0_out_sel_next_r[2]_i_2_n_0 ;
  wire \r0_out_sel_next_r[2]_i_3_n_0 ;
  wire \r0_out_sel_next_r[2]_i_4_n_0 ;
  wire \r0_out_sel_next_r[2]_i_5_n_0 ;
  wire \r0_out_sel_next_r[2]_i_6_n_0 ;
  wire \r0_out_sel_next_r[2]_i_7_n_0 ;
  wire \r0_out_sel_next_r[2]_i_8_n_0 ;
  wire \r0_out_sel_next_r[2]_i_9_n_0 ;
  wire \r0_out_sel_next_r_reg_n_0_[0] ;
  wire \r0_out_sel_next_r_reg_n_0_[1] ;
  wire \r0_out_sel_next_r_reg_n_0_[2] ;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r[2]_i_1_n_0 ;
  wire \r0_out_sel_r[2]_i_2_n_0 ;
  wire \r0_out_sel_r[2]_i_3_n_0 ;
  wire \r0_out_sel_r[2]_i_4_n_0 ;
  wire \r0_out_sel_r[2]_i_5_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_out_sel_r_reg_n_0_[2] ;
  wire [0:0]r0_user;
  wire \r1_data[0]_i_2_n_0 ;
  wire \r1_data[0]_i_3_n_0 ;
  wire \r1_data[10]_i_2_n_0 ;
  wire \r1_data[10]_i_3_n_0 ;
  wire \r1_data[11]_i_2_n_0 ;
  wire \r1_data[11]_i_3_n_0 ;
  wire \r1_data[12]_i_2_n_0 ;
  wire \r1_data[12]_i_3_n_0 ;
  wire \r1_data[13]_i_2_n_0 ;
  wire \r1_data[13]_i_3_n_0 ;
  wire \r1_data[14]_i_2_n_0 ;
  wire \r1_data[14]_i_3_n_0 ;
  wire \r1_data[15]_i_2_n_0 ;
  wire \r1_data[15]_i_3_n_0 ;
  wire \r1_data[16]_i_2_n_0 ;
  wire \r1_data[16]_i_3_n_0 ;
  wire \r1_data[17]_i_2_n_0 ;
  wire \r1_data[17]_i_3_n_0 ;
  wire \r1_data[18]_i_2_n_0 ;
  wire \r1_data[18]_i_3_n_0 ;
  wire \r1_data[19]_i_2_n_0 ;
  wire \r1_data[19]_i_3_n_0 ;
  wire \r1_data[1]_i_2_n_0 ;
  wire \r1_data[1]_i_3_n_0 ;
  wire \r1_data[20]_i_2_n_0 ;
  wire \r1_data[20]_i_3_n_0 ;
  wire \r1_data[21]_i_2_n_0 ;
  wire \r1_data[21]_i_3_n_0 ;
  wire \r1_data[22]_i_2_n_0 ;
  wire \r1_data[22]_i_3_n_0 ;
  wire \r1_data[23]_i_2_n_0 ;
  wire \r1_data[23]_i_3_n_0 ;
  wire \r1_data[24]_i_2_n_0 ;
  wire \r1_data[24]_i_3_n_0 ;
  wire \r1_data[25]_i_2_n_0 ;
  wire \r1_data[25]_i_3_n_0 ;
  wire \r1_data[26]_i_2_n_0 ;
  wire \r1_data[26]_i_3_n_0 ;
  wire \r1_data[27]_i_2_n_0 ;
  wire \r1_data[27]_i_3_n_0 ;
  wire \r1_data[28]_i_2_n_0 ;
  wire \r1_data[28]_i_3_n_0 ;
  wire \r1_data[29]_i_2_n_0 ;
  wire \r1_data[29]_i_3_n_0 ;
  wire \r1_data[2]_i_2_n_0 ;
  wire \r1_data[2]_i_3_n_0 ;
  wire \r1_data[30]_i_2_n_0 ;
  wire \r1_data[30]_i_3_n_0 ;
  wire \r1_data[31]_i_2_n_0 ;
  wire \r1_data[31]_i_3_n_0 ;
  wire \r1_data[32]_i_2_n_0 ;
  wire \r1_data[32]_i_3_n_0 ;
  wire \r1_data[33]_i_2_n_0 ;
  wire \r1_data[33]_i_3_n_0 ;
  wire \r1_data[34]_i_2_n_0 ;
  wire \r1_data[34]_i_3_n_0 ;
  wire \r1_data[35]_i_2_n_0 ;
  wire \r1_data[35]_i_3_n_0 ;
  wire \r1_data[36]_i_2_n_0 ;
  wire \r1_data[36]_i_3_n_0 ;
  wire \r1_data[37]_i_2_n_0 ;
  wire \r1_data[37]_i_3_n_0 ;
  wire \r1_data[38]_i_2_n_0 ;
  wire \r1_data[38]_i_3_n_0 ;
  wire \r1_data[39]_i_3_n_0 ;
  wire \r1_data[39]_i_4_n_0 ;
  wire \r1_data[39]_i_5_n_0 ;
  wire \r1_data[39]_i_6_n_0 ;
  wire \r1_data[3]_i_2_n_0 ;
  wire \r1_data[3]_i_3_n_0 ;
  wire \r1_data[4]_i_2_n_0 ;
  wire \r1_data[4]_i_3_n_0 ;
  wire \r1_data[5]_i_2_n_0 ;
  wire \r1_data[5]_i_3_n_0 ;
  wire \r1_data[6]_i_2_n_0 ;
  wire \r1_data[6]_i_3_n_0 ;
  wire \r1_data[7]_i_2_n_0 ;
  wire \r1_data[7]_i_3_n_0 ;
  wire \r1_data[8]_i_2_n_0 ;
  wire \r1_data[8]_i_3_n_0 ;
  wire \r1_data[9]_i_2_n_0 ;
  wire \r1_data[9]_i_3_n_0 ;
  wire [4:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[0]_i_2_n_0 ;
  wire \r1_keep[0]_i_3_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[1]_i_2_n_0 ;
  wire \r1_keep[1]_i_3_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire \r1_keep[2]_i_2_n_0 ;
  wire \r1_keep[2]_i_3_n_0 ;
  wire \r1_keep[3]_i_1_n_0 ;
  wire \r1_keep[3]_i_2_n_0 ;
  wire \r1_keep[3]_i_3_n_0 ;
  wire \r1_keep[4]_i_1_n_0 ;
  wire \r1_keep[4]_i_2_n_0 ;
  wire \r1_keep[4]_i_3_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire s_valid0;
  wire [2:0]state;
  wire \state_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[240]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[280]),
        .I4(\m_axis_mm2s_tdata[0]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[0]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[0]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[0]_INST_0_i_1 
       (.I0(p_0_in1_in[0]),
        .I1(p_0_in1_in[40]),
        .I2(p_0_in1_in[80]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[0]_INST_0_i_2 
       (.I0(p_0_in1_in[120]),
        .I1(p_0_in1_in[160]),
        .I2(p_0_in1_in[200]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[250]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[290]),
        .I4(\m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[10]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_1 
       (.I0(p_0_in1_in[10]),
        .I1(p_0_in1_in[50]),
        .I2(p_0_in1_in[90]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_2 
       (.I0(p_0_in1_in[130]),
        .I1(p_0_in1_in[170]),
        .I2(p_0_in1_in[210]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[251]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[291]),
        .I4(\m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[11]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[11]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[11]_INST_0_i_1 
       (.I0(p_0_in1_in[11]),
        .I1(p_0_in1_in[51]),
        .I2(p_0_in1_in[91]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[11]_INST_0_i_2 
       (.I0(p_0_in1_in[131]),
        .I1(p_0_in1_in[171]),
        .I2(p_0_in1_in[211]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[11]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[252]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[292]),
        .I4(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[12]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[12]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[12]_INST_0_i_1 
       (.I0(p_0_in1_in[12]),
        .I1(p_0_in1_in[52]),
        .I2(p_0_in1_in[92]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[12]_INST_0_i_2 
       (.I0(p_0_in1_in[132]),
        .I1(p_0_in1_in[172]),
        .I2(p_0_in1_in[212]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[12]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[253]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[293]),
        .I4(\m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[13]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[13]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[13]_INST_0_i_1 
       (.I0(p_0_in1_in[13]),
        .I1(p_0_in1_in[53]),
        .I2(p_0_in1_in[93]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[13]_INST_0_i_2 
       (.I0(p_0_in1_in[133]),
        .I1(p_0_in1_in[173]),
        .I2(p_0_in1_in[213]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[254]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[294]),
        .I4(\m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[14]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[14]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[14]_INST_0_i_1 
       (.I0(p_0_in1_in[14]),
        .I1(p_0_in1_in[54]),
        .I2(p_0_in1_in[94]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[14]_INST_0_i_2 
       (.I0(p_0_in1_in[134]),
        .I1(p_0_in1_in[174]),
        .I2(p_0_in1_in[214]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[255]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[295]),
        .I4(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[15]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[15]_INST_0_i_1 
       (.I0(p_0_in1_in[15]),
        .I1(p_0_in1_in[55]),
        .I2(p_0_in1_in[95]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[15]_INST_0_i_2 
       (.I0(p_0_in1_in[135]),
        .I1(p_0_in1_in[175]),
        .I2(p_0_in1_in[215]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[256]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[296]),
        .I4(\m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[16]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[16]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[16]_INST_0_i_1 
       (.I0(p_0_in1_in[16]),
        .I1(p_0_in1_in[56]),
        .I2(p_0_in1_in[96]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[16]_INST_0_i_2 
       (.I0(p_0_in1_in[136]),
        .I1(p_0_in1_in[176]),
        .I2(p_0_in1_in[216]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[257]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[297]),
        .I4(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[17]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[17]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[17]_INST_0_i_1 
       (.I0(p_0_in1_in[17]),
        .I1(p_0_in1_in[57]),
        .I2(p_0_in1_in[97]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[17]_INST_0_i_2 
       (.I0(p_0_in1_in[137]),
        .I1(p_0_in1_in[177]),
        .I2(p_0_in1_in[217]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[258]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[298]),
        .I4(\m_axis_mm2s_tdata[18]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[18]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[18]_INST_0_i_1 
       (.I0(p_0_in1_in[18]),
        .I1(p_0_in1_in[58]),
        .I2(p_0_in1_in[98]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[18]_INST_0_i_2 
       (.I0(p_0_in1_in[138]),
        .I1(p_0_in1_in[178]),
        .I2(p_0_in1_in[218]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[259]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[299]),
        .I4(\m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[19]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[19]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[19]_INST_0_i_1 
       (.I0(p_0_in1_in[19]),
        .I1(p_0_in1_in[59]),
        .I2(p_0_in1_in[99]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[19]_INST_0_i_2 
       (.I0(p_0_in1_in[139]),
        .I1(p_0_in1_in[179]),
        .I2(p_0_in1_in[219]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[241]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[281]),
        .I4(\m_axis_mm2s_tdata[1]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[1]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[1]_INST_0_i_1 
       (.I0(p_0_in1_in[1]),
        .I1(p_0_in1_in[41]),
        .I2(p_0_in1_in[81]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[1]_INST_0_i_2 
       (.I0(p_0_in1_in[121]),
        .I1(p_0_in1_in[161]),
        .I2(p_0_in1_in[201]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[260]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[300]),
        .I4(\m_axis_mm2s_tdata[20]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[20]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[20]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[20]_INST_0_i_1 
       (.I0(p_0_in1_in[20]),
        .I1(p_0_in1_in[60]),
        .I2(p_0_in1_in[100]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[20]_INST_0_i_2 
       (.I0(p_0_in1_in[140]),
        .I1(p_0_in1_in[180]),
        .I2(p_0_in1_in[220]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[261]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[301]),
        .I4(\m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[21]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[21]_INST_0_i_1 
       (.I0(p_0_in1_in[21]),
        .I1(p_0_in1_in[61]),
        .I2(p_0_in1_in[101]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[21]_INST_0_i_2 
       (.I0(p_0_in1_in[141]),
        .I1(p_0_in1_in[181]),
        .I2(p_0_in1_in[221]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[262]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[302]),
        .I4(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[22]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[22]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[22]_INST_0_i_1 
       (.I0(p_0_in1_in[22]),
        .I1(p_0_in1_in[62]),
        .I2(p_0_in1_in[102]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[22]_INST_0_i_2 
       (.I0(p_0_in1_in[142]),
        .I1(p_0_in1_in[182]),
        .I2(p_0_in1_in[222]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[263]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[303]),
        .I4(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[23]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[23]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[23]_INST_0_i_1 
       (.I0(p_0_in1_in[23]),
        .I1(p_0_in1_in[63]),
        .I2(p_0_in1_in[103]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[23]_INST_0_i_2 
       (.I0(p_0_in1_in[143]),
        .I1(p_0_in1_in[183]),
        .I2(p_0_in1_in[223]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[24]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[264]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[304]),
        .I4(\m_axis_mm2s_tdata[24]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[24]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[24]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[24]_INST_0_i_1 
       (.I0(p_0_in1_in[24]),
        .I1(p_0_in1_in[64]),
        .I2(p_0_in1_in[104]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[24]_INST_0_i_2 
       (.I0(p_0_in1_in[144]),
        .I1(p_0_in1_in[184]),
        .I2(p_0_in1_in[224]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[25]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[265]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[305]),
        .I4(\m_axis_mm2s_tdata[25]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[25]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[25]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[25]_INST_0_i_1 
       (.I0(p_0_in1_in[25]),
        .I1(p_0_in1_in[65]),
        .I2(p_0_in1_in[105]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[25]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[25]_INST_0_i_2 
       (.I0(p_0_in1_in[145]),
        .I1(p_0_in1_in[185]),
        .I2(p_0_in1_in[225]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[26]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[266]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[306]),
        .I4(\m_axis_mm2s_tdata[26]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[26]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[26]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[26]_INST_0_i_1 
       (.I0(p_0_in1_in[26]),
        .I1(p_0_in1_in[66]),
        .I2(p_0_in1_in[106]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[26]_INST_0_i_2 
       (.I0(p_0_in1_in[146]),
        .I1(p_0_in1_in[186]),
        .I2(p_0_in1_in[226]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[27]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[267]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[307]),
        .I4(\m_axis_mm2s_tdata[27]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[27]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[27]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[27]_INST_0_i_1 
       (.I0(p_0_in1_in[27]),
        .I1(p_0_in1_in[67]),
        .I2(p_0_in1_in[107]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[27]_INST_0_i_2 
       (.I0(p_0_in1_in[147]),
        .I1(p_0_in1_in[187]),
        .I2(p_0_in1_in[227]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[28]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[268]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[308]),
        .I4(\m_axis_mm2s_tdata[28]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[28]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[28]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[28]_INST_0_i_1 
       (.I0(p_0_in1_in[28]),
        .I1(p_0_in1_in[68]),
        .I2(p_0_in1_in[108]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[28]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[28]_INST_0_i_2 
       (.I0(p_0_in1_in[148]),
        .I1(p_0_in1_in[188]),
        .I2(p_0_in1_in[228]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[29]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[269]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[309]),
        .I4(\m_axis_mm2s_tdata[29]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[29]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[29]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[29]_INST_0_i_1 
       (.I0(p_0_in1_in[29]),
        .I1(p_0_in1_in[69]),
        .I2(p_0_in1_in[109]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[29]_INST_0_i_2 
       (.I0(p_0_in1_in[149]),
        .I1(p_0_in1_in[189]),
        .I2(p_0_in1_in[229]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[242]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[282]),
        .I4(\m_axis_mm2s_tdata[2]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[2]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[2]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[2]_INST_0_i_1 
       (.I0(p_0_in1_in[2]),
        .I1(p_0_in1_in[42]),
        .I2(p_0_in1_in[82]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[2]_INST_0_i_2 
       (.I0(p_0_in1_in[122]),
        .I1(p_0_in1_in[162]),
        .I2(p_0_in1_in[202]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[30]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[270]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[310]),
        .I4(\m_axis_mm2s_tdata[30]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[30]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[30]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[30]_INST_0_i_1 
       (.I0(p_0_in1_in[30]),
        .I1(p_0_in1_in[70]),
        .I2(p_0_in1_in[110]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[30]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[30]_INST_0_i_2 
       (.I0(p_0_in1_in[150]),
        .I1(p_0_in1_in[190]),
        .I2(p_0_in1_in[230]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[31]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[271]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[311]),
        .I4(\m_axis_mm2s_tdata[31]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[31]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[31]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[31]_INST_0_i_1 
       (.I0(p_0_in1_in[31]),
        .I1(p_0_in1_in[71]),
        .I2(p_0_in1_in[111]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[31]_INST_0_i_2 
       (.I0(p_0_in1_in[151]),
        .I1(p_0_in1_in[191]),
        .I2(p_0_in1_in[231]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[32]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[272]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[312]),
        .I4(\m_axis_mm2s_tdata[32]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[32]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[32]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[32]_INST_0_i_1 
       (.I0(p_0_in1_in[32]),
        .I1(p_0_in1_in[72]),
        .I2(p_0_in1_in[112]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[32]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[32]_INST_0_i_2 
       (.I0(p_0_in1_in[152]),
        .I1(p_0_in1_in[192]),
        .I2(p_0_in1_in[232]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[32]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[33]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[273]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[313]),
        .I4(\m_axis_mm2s_tdata[33]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[33]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[33]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[33]_INST_0_i_1 
       (.I0(p_0_in1_in[33]),
        .I1(p_0_in1_in[73]),
        .I2(p_0_in1_in[113]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[33]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[33]_INST_0_i_2 
       (.I0(p_0_in1_in[153]),
        .I1(p_0_in1_in[193]),
        .I2(p_0_in1_in[233]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[33]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[34]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[274]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[314]),
        .I4(\m_axis_mm2s_tdata[34]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[34]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[34]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[34]_INST_0_i_1 
       (.I0(p_0_in1_in[34]),
        .I1(p_0_in1_in[74]),
        .I2(p_0_in1_in[114]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[34]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[34]_INST_0_i_2 
       (.I0(p_0_in1_in[154]),
        .I1(p_0_in1_in[194]),
        .I2(p_0_in1_in[234]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[34]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[35]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[275]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[315]),
        .I4(\m_axis_mm2s_tdata[35]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[35]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[35]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[35]_INST_0_i_1 
       (.I0(p_0_in1_in[35]),
        .I1(p_0_in1_in[75]),
        .I2(p_0_in1_in[115]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[35]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[35]_INST_0_i_2 
       (.I0(p_0_in1_in[155]),
        .I1(p_0_in1_in[195]),
        .I2(p_0_in1_in[235]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[35]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[36]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[276]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[316]),
        .I4(\m_axis_mm2s_tdata[36]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[36]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[36]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[36]_INST_0_i_1 
       (.I0(p_0_in1_in[36]),
        .I1(p_0_in1_in[76]),
        .I2(p_0_in1_in[116]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[36]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[36]_INST_0_i_2 
       (.I0(p_0_in1_in[156]),
        .I1(p_0_in1_in[196]),
        .I2(p_0_in1_in[236]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[36]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[37]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[277]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[317]),
        .I4(\m_axis_mm2s_tdata[37]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[37]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[37]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[37]_INST_0_i_1 
       (.I0(p_0_in1_in[37]),
        .I1(p_0_in1_in[77]),
        .I2(p_0_in1_in[117]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[37]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[37]_INST_0_i_2 
       (.I0(p_0_in1_in[157]),
        .I1(p_0_in1_in[197]),
        .I2(p_0_in1_in[237]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[37]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[38]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[278]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[318]),
        .I4(\m_axis_mm2s_tdata[38]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[38]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[38]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[38]_INST_0_i_1 
       (.I0(p_0_in1_in[38]),
        .I1(p_0_in1_in[78]),
        .I2(p_0_in1_in[118]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[38]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[38]_INST_0_i_2 
       (.I0(p_0_in1_in[158]),
        .I1(p_0_in1_in[198]),
        .I2(p_0_in1_in[238]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[38]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[39]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[279]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[319]),
        .I4(\m_axis_mm2s_tdata[39]_INST_0_i_3_n_0 ),
        .I5(\m_axis_mm2s_tdata[39]_INST_0_i_4_n_0 ),
        .O(m_axis_mm2s_tdata[39]));
  LUT3 #(
    .INIT(8'h40)) 
    \m_axis_mm2s_tdata[39]_INST_0_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \m_axis_mm2s_tdata[39]_INST_0_i_2 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[39]_INST_0_i_3 
       (.I0(p_0_in1_in[39]),
        .I1(p_0_in1_in[79]),
        .I2(p_0_in1_in[119]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[39]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[39]_INST_0_i_4 
       (.I0(p_0_in1_in[159]),
        .I1(p_0_in1_in[199]),
        .I2(p_0_in1_in[239]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[39]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[243]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[283]),
        .I4(\m_axis_mm2s_tdata[3]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[3]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[3]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[3]_INST_0_i_1 
       (.I0(p_0_in1_in[3]),
        .I1(p_0_in1_in[43]),
        .I2(p_0_in1_in[83]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[3]_INST_0_i_2 
       (.I0(p_0_in1_in[123]),
        .I1(p_0_in1_in[163]),
        .I2(p_0_in1_in[203]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[244]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[284]),
        .I4(\m_axis_mm2s_tdata[4]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[4]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[4]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[4]_INST_0_i_1 
       (.I0(p_0_in1_in[4]),
        .I1(p_0_in1_in[44]),
        .I2(p_0_in1_in[84]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[4]_INST_0_i_2 
       (.I0(p_0_in1_in[124]),
        .I1(p_0_in1_in[164]),
        .I2(p_0_in1_in[204]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[245]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[285]),
        .I4(\m_axis_mm2s_tdata[5]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[5]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[5]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[5]_INST_0_i_1 
       (.I0(p_0_in1_in[5]),
        .I1(p_0_in1_in[45]),
        .I2(p_0_in1_in[85]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[5]_INST_0_i_2 
       (.I0(p_0_in1_in[125]),
        .I1(p_0_in1_in[165]),
        .I2(p_0_in1_in[205]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[246]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[286]),
        .I4(\m_axis_mm2s_tdata[6]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[6]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[6]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[6]_INST_0_i_1 
       (.I0(p_0_in1_in[6]),
        .I1(p_0_in1_in[46]),
        .I2(p_0_in1_in[86]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[6]_INST_0_i_2 
       (.I0(p_0_in1_in[126]),
        .I1(p_0_in1_in[166]),
        .I2(p_0_in1_in[206]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[247]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[287]),
        .I4(\m_axis_mm2s_tdata[7]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[7]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[7]_INST_0_i_1 
       (.I0(p_0_in1_in[7]),
        .I1(p_0_in1_in[47]),
        .I2(p_0_in1_in[87]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[7]_INST_0_i_2 
       (.I0(p_0_in1_in[127]),
        .I1(p_0_in1_in[167]),
        .I2(p_0_in1_in[207]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[248]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[288]),
        .I4(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[8]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[8]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[8]_INST_0_i_1 
       (.I0(p_0_in1_in[8]),
        .I1(p_0_in1_in[48]),
        .I2(p_0_in1_in[88]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[8]_INST_0_i_2 
       (.I0(p_0_in1_in[128]),
        .I1(p_0_in1_in[168]),
        .I2(p_0_in1_in[208]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[249]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(p_0_in1_in[289]),
        .I4(\m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tdata[9]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[9]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tdata[9]_INST_0_i_1 
       (.I0(p_0_in1_in[9]),
        .I1(p_0_in1_in[49]),
        .I2(p_0_in1_in[89]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tdata[9]_INST_0_i_2 
       (.I0(p_0_in1_in[129]),
        .I1(p_0_in1_in[169]),
        .I2(p_0_in1_in[209]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tdata[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(r0_keep[30]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(r1_keep[0]),
        .I4(\m_axis_mm2s_tkeep[0]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tkeep[0]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tkeep[0]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tkeep[0]_INST_0_i_1 
       (.I0(r0_keep[0]),
        .I1(r0_keep[5]),
        .I2(r0_keep[10]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tkeep[0]_INST_0_i_2 
       (.I0(r0_keep[15]),
        .I1(r0_keep[20]),
        .I2(r0_keep[25]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(r0_keep[31]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(r1_keep[1]),
        .I4(\m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tkeep[1]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tkeep[1]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tkeep[1]_INST_0_i_1 
       (.I0(r0_keep[1]),
        .I1(r0_keep[6]),
        .I2(r0_keep[11]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tkeep[1]_INST_0_i_2 
       (.I0(r0_keep[16]),
        .I1(r0_keep[21]),
        .I2(r0_keep[26]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(r0_keep[32]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(r1_keep[2]),
        .I4(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tkeep[2]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tkeep[2]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tkeep[2]_INST_0_i_1 
       (.I0(r0_keep[2]),
        .I1(r0_keep[7]),
        .I2(r0_keep[12]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tkeep[2]_INST_0_i_2 
       (.I0(r0_keep[17]),
        .I1(r0_keep[22]),
        .I2(r0_keep[27]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tkeep[3]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(r0_keep[33]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(r1_keep[3]),
        .I4(\m_axis_mm2s_tkeep[3]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tkeep[3]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tkeep[3]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tkeep[3]_INST_0_i_1 
       (.I0(r0_keep[3]),
        .I1(r0_keep[8]),
        .I2(r0_keep[13]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tkeep[3]_INST_0_i_2 
       (.I0(r0_keep[18]),
        .I1(r0_keep[23]),
        .I2(r0_keep[28]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \m_axis_mm2s_tkeep[4]_INST_0 
       (.I0(\m_axis_mm2s_tdata[39]_INST_0_i_1_n_0 ),
        .I1(r0_keep[34]),
        .I2(\m_axis_mm2s_tdata[39]_INST_0_i_2_n_0 ),
        .I3(r1_keep[4]),
        .I4(\m_axis_mm2s_tkeep[4]_INST_0_i_1_n_0 ),
        .I5(\m_axis_mm2s_tkeep[4]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tkeep[4]));
  LUT6 #(
    .INIT(64'h0000000000F0CCAA)) 
    \m_axis_mm2s_tkeep[4]_INST_0_i_1 
       (.I0(r0_keep[4]),
        .I1(r0_keep[9]),
        .I2(r0_keep[14]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CCAA000000)) 
    \m_axis_mm2s_tkeep[4]_INST_0_i_2 
       (.I0(r0_keep[19]),
        .I1(r0_keep[24]),
        .I2(r0_keep[29]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_r_reg_n_0_[2] ),
        .O(\m_axis_mm2s_tkeep[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F404444F4044444)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I1(r0_last_reg_n_0),
        .I2(\state_reg_n_0_[2] ),
        .I3(r1_last_reg_n_0),
        .I4(m_axis_mm2s_tvalid),
        .I5(d2_ready),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(m_axis_mm2s_tlast_INST_0_i_2_n_0),
        .I1(\r0_is_null_r_reg_n_0_[1] ),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    m_axis_mm2s_tlast_INST_0_i_2
       (.I0(\r0_is_null_r_reg_n_0_[3] ),
        .I1(\r0_is_null_r_reg_n_0_[5] ),
        .I2(\r0_is_null_r_reg_n_0_[4] ),
        .I3(r0_is_end),
        .I4(\r0_is_null_r_reg_n_0_[6] ),
        .I5(\r0_is_null_r_reg_n_0_[2] ),
        .O(m_axis_mm2s_tlast_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hA000000C)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(r1_user),
        .I1(r0_user),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[2] ),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[319]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[100] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [100]),
        .Q(p_0_in1_in[100]),
        .R(1'b0));
  FDRE \r0_data_reg[101] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [101]),
        .Q(p_0_in1_in[101]),
        .R(1'b0));
  FDRE \r0_data_reg[102] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [102]),
        .Q(p_0_in1_in[102]),
        .R(1'b0));
  FDRE \r0_data_reg[103] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [103]),
        .Q(p_0_in1_in[103]),
        .R(1'b0));
  FDRE \r0_data_reg[104] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [104]),
        .Q(p_0_in1_in[104]),
        .R(1'b0));
  FDRE \r0_data_reg[105] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [105]),
        .Q(p_0_in1_in[105]),
        .R(1'b0));
  FDRE \r0_data_reg[106] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [106]),
        .Q(p_0_in1_in[106]),
        .R(1'b0));
  FDRE \r0_data_reg[107] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [107]),
        .Q(p_0_in1_in[107]),
        .R(1'b0));
  FDRE \r0_data_reg[108] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [108]),
        .Q(p_0_in1_in[108]),
        .R(1'b0));
  FDRE \r0_data_reg[109] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [109]),
        .Q(p_0_in1_in[109]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[110] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [110]),
        .Q(p_0_in1_in[110]),
        .R(1'b0));
  FDRE \r0_data_reg[111] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [111]),
        .Q(p_0_in1_in[111]),
        .R(1'b0));
  FDRE \r0_data_reg[112] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [112]),
        .Q(p_0_in1_in[112]),
        .R(1'b0));
  FDRE \r0_data_reg[113] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [113]),
        .Q(p_0_in1_in[113]),
        .R(1'b0));
  FDRE \r0_data_reg[114] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [114]),
        .Q(p_0_in1_in[114]),
        .R(1'b0));
  FDRE \r0_data_reg[115] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [115]),
        .Q(p_0_in1_in[115]),
        .R(1'b0));
  FDRE \r0_data_reg[116] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [116]),
        .Q(p_0_in1_in[116]),
        .R(1'b0));
  FDRE \r0_data_reg[117] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [117]),
        .Q(p_0_in1_in[117]),
        .R(1'b0));
  FDRE \r0_data_reg[118] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [118]),
        .Q(p_0_in1_in[118]),
        .R(1'b0));
  FDRE \r0_data_reg[119] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [119]),
        .Q(p_0_in1_in[119]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[120] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [120]),
        .Q(p_0_in1_in[120]),
        .R(1'b0));
  FDRE \r0_data_reg[121] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [121]),
        .Q(p_0_in1_in[121]),
        .R(1'b0));
  FDRE \r0_data_reg[122] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [122]),
        .Q(p_0_in1_in[122]),
        .R(1'b0));
  FDRE \r0_data_reg[123] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [123]),
        .Q(p_0_in1_in[123]),
        .R(1'b0));
  FDRE \r0_data_reg[124] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [124]),
        .Q(p_0_in1_in[124]),
        .R(1'b0));
  FDRE \r0_data_reg[125] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [125]),
        .Q(p_0_in1_in[125]),
        .R(1'b0));
  FDRE \r0_data_reg[126] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [126]),
        .Q(p_0_in1_in[126]),
        .R(1'b0));
  FDRE \r0_data_reg[127] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [127]),
        .Q(p_0_in1_in[127]),
        .R(1'b0));
  FDRE \r0_data_reg[128] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [128]),
        .Q(p_0_in1_in[128]),
        .R(1'b0));
  FDRE \r0_data_reg[129] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [129]),
        .Q(p_0_in1_in[129]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[130] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [130]),
        .Q(p_0_in1_in[130]),
        .R(1'b0));
  FDRE \r0_data_reg[131] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [131]),
        .Q(p_0_in1_in[131]),
        .R(1'b0));
  FDRE \r0_data_reg[132] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [132]),
        .Q(p_0_in1_in[132]),
        .R(1'b0));
  FDRE \r0_data_reg[133] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [133]),
        .Q(p_0_in1_in[133]),
        .R(1'b0));
  FDRE \r0_data_reg[134] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [134]),
        .Q(p_0_in1_in[134]),
        .R(1'b0));
  FDRE \r0_data_reg[135] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [135]),
        .Q(p_0_in1_in[135]),
        .R(1'b0));
  FDRE \r0_data_reg[136] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [136]),
        .Q(p_0_in1_in[136]),
        .R(1'b0));
  FDRE \r0_data_reg[137] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [137]),
        .Q(p_0_in1_in[137]),
        .R(1'b0));
  FDRE \r0_data_reg[138] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [138]),
        .Q(p_0_in1_in[138]),
        .R(1'b0));
  FDRE \r0_data_reg[139] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [139]),
        .Q(p_0_in1_in[139]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[140] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [140]),
        .Q(p_0_in1_in[140]),
        .R(1'b0));
  FDRE \r0_data_reg[141] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [141]),
        .Q(p_0_in1_in[141]),
        .R(1'b0));
  FDRE \r0_data_reg[142] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [142]),
        .Q(p_0_in1_in[142]),
        .R(1'b0));
  FDRE \r0_data_reg[143] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [143]),
        .Q(p_0_in1_in[143]),
        .R(1'b0));
  FDRE \r0_data_reg[144] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [144]),
        .Q(p_0_in1_in[144]),
        .R(1'b0));
  FDRE \r0_data_reg[145] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [145]),
        .Q(p_0_in1_in[145]),
        .R(1'b0));
  FDRE \r0_data_reg[146] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [146]),
        .Q(p_0_in1_in[146]),
        .R(1'b0));
  FDRE \r0_data_reg[147] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [147]),
        .Q(p_0_in1_in[147]),
        .R(1'b0));
  FDRE \r0_data_reg[148] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [148]),
        .Q(p_0_in1_in[148]),
        .R(1'b0));
  FDRE \r0_data_reg[149] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [149]),
        .Q(p_0_in1_in[149]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[150] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [150]),
        .Q(p_0_in1_in[150]),
        .R(1'b0));
  FDRE \r0_data_reg[151] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [151]),
        .Q(p_0_in1_in[151]),
        .R(1'b0));
  FDRE \r0_data_reg[152] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [152]),
        .Q(p_0_in1_in[152]),
        .R(1'b0));
  FDRE \r0_data_reg[153] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [153]),
        .Q(p_0_in1_in[153]),
        .R(1'b0));
  FDRE \r0_data_reg[154] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [154]),
        .Q(p_0_in1_in[154]),
        .R(1'b0));
  FDRE \r0_data_reg[155] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [155]),
        .Q(p_0_in1_in[155]),
        .R(1'b0));
  FDRE \r0_data_reg[156] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [156]),
        .Q(p_0_in1_in[156]),
        .R(1'b0));
  FDRE \r0_data_reg[157] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [157]),
        .Q(p_0_in1_in[157]),
        .R(1'b0));
  FDRE \r0_data_reg[158] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [158]),
        .Q(p_0_in1_in[158]),
        .R(1'b0));
  FDRE \r0_data_reg[159] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [159]),
        .Q(p_0_in1_in[159]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[160] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [160]),
        .Q(p_0_in1_in[160]),
        .R(1'b0));
  FDRE \r0_data_reg[161] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [161]),
        .Q(p_0_in1_in[161]),
        .R(1'b0));
  FDRE \r0_data_reg[162] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [162]),
        .Q(p_0_in1_in[162]),
        .R(1'b0));
  FDRE \r0_data_reg[163] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [163]),
        .Q(p_0_in1_in[163]),
        .R(1'b0));
  FDRE \r0_data_reg[164] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [164]),
        .Q(p_0_in1_in[164]),
        .R(1'b0));
  FDRE \r0_data_reg[165] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [165]),
        .Q(p_0_in1_in[165]),
        .R(1'b0));
  FDRE \r0_data_reg[166] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [166]),
        .Q(p_0_in1_in[166]),
        .R(1'b0));
  FDRE \r0_data_reg[167] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [167]),
        .Q(p_0_in1_in[167]),
        .R(1'b0));
  FDRE \r0_data_reg[168] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [168]),
        .Q(p_0_in1_in[168]),
        .R(1'b0));
  FDRE \r0_data_reg[169] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [169]),
        .Q(p_0_in1_in[169]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[170] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [170]),
        .Q(p_0_in1_in[170]),
        .R(1'b0));
  FDRE \r0_data_reg[171] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [171]),
        .Q(p_0_in1_in[171]),
        .R(1'b0));
  FDRE \r0_data_reg[172] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [172]),
        .Q(p_0_in1_in[172]),
        .R(1'b0));
  FDRE \r0_data_reg[173] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [173]),
        .Q(p_0_in1_in[173]),
        .R(1'b0));
  FDRE \r0_data_reg[174] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [174]),
        .Q(p_0_in1_in[174]),
        .R(1'b0));
  FDRE \r0_data_reg[175] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [175]),
        .Q(p_0_in1_in[175]),
        .R(1'b0));
  FDRE \r0_data_reg[176] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [176]),
        .Q(p_0_in1_in[176]),
        .R(1'b0));
  FDRE \r0_data_reg[177] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [177]),
        .Q(p_0_in1_in[177]),
        .R(1'b0));
  FDRE \r0_data_reg[178] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [178]),
        .Q(p_0_in1_in[178]),
        .R(1'b0));
  FDRE \r0_data_reg[179] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [179]),
        .Q(p_0_in1_in[179]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[180] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [180]),
        .Q(p_0_in1_in[180]),
        .R(1'b0));
  FDRE \r0_data_reg[181] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [181]),
        .Q(p_0_in1_in[181]),
        .R(1'b0));
  FDRE \r0_data_reg[182] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [182]),
        .Q(p_0_in1_in[182]),
        .R(1'b0));
  FDRE \r0_data_reg[183] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [183]),
        .Q(p_0_in1_in[183]),
        .R(1'b0));
  FDRE \r0_data_reg[184] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [184]),
        .Q(p_0_in1_in[184]),
        .R(1'b0));
  FDRE \r0_data_reg[185] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [185]),
        .Q(p_0_in1_in[185]),
        .R(1'b0));
  FDRE \r0_data_reg[186] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [186]),
        .Q(p_0_in1_in[186]),
        .R(1'b0));
  FDRE \r0_data_reg[187] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [187]),
        .Q(p_0_in1_in[187]),
        .R(1'b0));
  FDRE \r0_data_reg[188] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [188]),
        .Q(p_0_in1_in[188]),
        .R(1'b0));
  FDRE \r0_data_reg[189] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [189]),
        .Q(p_0_in1_in[189]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[190] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [190]),
        .Q(p_0_in1_in[190]),
        .R(1'b0));
  FDRE \r0_data_reg[191] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [191]),
        .Q(p_0_in1_in[191]),
        .R(1'b0));
  FDRE \r0_data_reg[192] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [192]),
        .Q(p_0_in1_in[192]),
        .R(1'b0));
  FDRE \r0_data_reg[193] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [193]),
        .Q(p_0_in1_in[193]),
        .R(1'b0));
  FDRE \r0_data_reg[194] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [194]),
        .Q(p_0_in1_in[194]),
        .R(1'b0));
  FDRE \r0_data_reg[195] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [195]),
        .Q(p_0_in1_in[195]),
        .R(1'b0));
  FDRE \r0_data_reg[196] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [196]),
        .Q(p_0_in1_in[196]),
        .R(1'b0));
  FDRE \r0_data_reg[197] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [197]),
        .Q(p_0_in1_in[197]),
        .R(1'b0));
  FDRE \r0_data_reg[198] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [198]),
        .Q(p_0_in1_in[198]),
        .R(1'b0));
  FDRE \r0_data_reg[199] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [199]),
        .Q(p_0_in1_in[199]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[200] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [200]),
        .Q(p_0_in1_in[200]),
        .R(1'b0));
  FDRE \r0_data_reg[201] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [201]),
        .Q(p_0_in1_in[201]),
        .R(1'b0));
  FDRE \r0_data_reg[202] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [202]),
        .Q(p_0_in1_in[202]),
        .R(1'b0));
  FDRE \r0_data_reg[203] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [203]),
        .Q(p_0_in1_in[203]),
        .R(1'b0));
  FDRE \r0_data_reg[204] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [204]),
        .Q(p_0_in1_in[204]),
        .R(1'b0));
  FDRE \r0_data_reg[205] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [205]),
        .Q(p_0_in1_in[205]),
        .R(1'b0));
  FDRE \r0_data_reg[206] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [206]),
        .Q(p_0_in1_in[206]),
        .R(1'b0));
  FDRE \r0_data_reg[207] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [207]),
        .Q(p_0_in1_in[207]),
        .R(1'b0));
  FDRE \r0_data_reg[208] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [208]),
        .Q(p_0_in1_in[208]),
        .R(1'b0));
  FDRE \r0_data_reg[209] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [209]),
        .Q(p_0_in1_in[209]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[210] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [210]),
        .Q(p_0_in1_in[210]),
        .R(1'b0));
  FDRE \r0_data_reg[211] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [211]),
        .Q(p_0_in1_in[211]),
        .R(1'b0));
  FDRE \r0_data_reg[212] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [212]),
        .Q(p_0_in1_in[212]),
        .R(1'b0));
  FDRE \r0_data_reg[213] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [213]),
        .Q(p_0_in1_in[213]),
        .R(1'b0));
  FDRE \r0_data_reg[214] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [214]),
        .Q(p_0_in1_in[214]),
        .R(1'b0));
  FDRE \r0_data_reg[215] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [215]),
        .Q(p_0_in1_in[215]),
        .R(1'b0));
  FDRE \r0_data_reg[216] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [216]),
        .Q(p_0_in1_in[216]),
        .R(1'b0));
  FDRE \r0_data_reg[217] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [217]),
        .Q(p_0_in1_in[217]),
        .R(1'b0));
  FDRE \r0_data_reg[218] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [218]),
        .Q(p_0_in1_in[218]),
        .R(1'b0));
  FDRE \r0_data_reg[219] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [219]),
        .Q(p_0_in1_in[219]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[220] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [220]),
        .Q(p_0_in1_in[220]),
        .R(1'b0));
  FDRE \r0_data_reg[221] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [221]),
        .Q(p_0_in1_in[221]),
        .R(1'b0));
  FDRE \r0_data_reg[222] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [222]),
        .Q(p_0_in1_in[222]),
        .R(1'b0));
  FDRE \r0_data_reg[223] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [223]),
        .Q(p_0_in1_in[223]),
        .R(1'b0));
  FDRE \r0_data_reg[224] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [224]),
        .Q(p_0_in1_in[224]),
        .R(1'b0));
  FDRE \r0_data_reg[225] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [225]),
        .Q(p_0_in1_in[225]),
        .R(1'b0));
  FDRE \r0_data_reg[226] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [226]),
        .Q(p_0_in1_in[226]),
        .R(1'b0));
  FDRE \r0_data_reg[227] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [227]),
        .Q(p_0_in1_in[227]),
        .R(1'b0));
  FDRE \r0_data_reg[228] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [228]),
        .Q(p_0_in1_in[228]),
        .R(1'b0));
  FDRE \r0_data_reg[229] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [229]),
        .Q(p_0_in1_in[229]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[230] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [230]),
        .Q(p_0_in1_in[230]),
        .R(1'b0));
  FDRE \r0_data_reg[231] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [231]),
        .Q(p_0_in1_in[231]),
        .R(1'b0));
  FDRE \r0_data_reg[232] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [232]),
        .Q(p_0_in1_in[232]),
        .R(1'b0));
  FDRE \r0_data_reg[233] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [233]),
        .Q(p_0_in1_in[233]),
        .R(1'b0));
  FDRE \r0_data_reg[234] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [234]),
        .Q(p_0_in1_in[234]),
        .R(1'b0));
  FDRE \r0_data_reg[235] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [235]),
        .Q(p_0_in1_in[235]),
        .R(1'b0));
  FDRE \r0_data_reg[236] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [236]),
        .Q(p_0_in1_in[236]),
        .R(1'b0));
  FDRE \r0_data_reg[237] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [237]),
        .Q(p_0_in1_in[237]),
        .R(1'b0));
  FDRE \r0_data_reg[238] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [238]),
        .Q(p_0_in1_in[238]),
        .R(1'b0));
  FDRE \r0_data_reg[239] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [239]),
        .Q(p_0_in1_in[239]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[240] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [240]),
        .Q(p_0_in1_in[240]),
        .R(1'b0));
  FDRE \r0_data_reg[241] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [241]),
        .Q(p_0_in1_in[241]),
        .R(1'b0));
  FDRE \r0_data_reg[242] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [242]),
        .Q(p_0_in1_in[242]),
        .R(1'b0));
  FDRE \r0_data_reg[243] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [243]),
        .Q(p_0_in1_in[243]),
        .R(1'b0));
  FDRE \r0_data_reg[244] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [244]),
        .Q(p_0_in1_in[244]),
        .R(1'b0));
  FDRE \r0_data_reg[245] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [245]),
        .Q(p_0_in1_in[245]),
        .R(1'b0));
  FDRE \r0_data_reg[246] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [246]),
        .Q(p_0_in1_in[246]),
        .R(1'b0));
  FDRE \r0_data_reg[247] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [247]),
        .Q(p_0_in1_in[247]),
        .R(1'b0));
  FDRE \r0_data_reg[248] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [248]),
        .Q(p_0_in1_in[248]),
        .R(1'b0));
  FDRE \r0_data_reg[249] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [249]),
        .Q(p_0_in1_in[249]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[250] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [250]),
        .Q(p_0_in1_in[250]),
        .R(1'b0));
  FDRE \r0_data_reg[251] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [251]),
        .Q(p_0_in1_in[251]),
        .R(1'b0));
  FDRE \r0_data_reg[252] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [252]),
        .Q(p_0_in1_in[252]),
        .R(1'b0));
  FDRE \r0_data_reg[253] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [253]),
        .Q(p_0_in1_in[253]),
        .R(1'b0));
  FDRE \r0_data_reg[254] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [254]),
        .Q(p_0_in1_in[254]),
        .R(1'b0));
  FDRE \r0_data_reg[255] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [255]),
        .Q(p_0_in1_in[255]),
        .R(1'b0));
  FDRE \r0_data_reg[256] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [256]),
        .Q(p_0_in1_in[256]),
        .R(1'b0));
  FDRE \r0_data_reg[257] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [257]),
        .Q(p_0_in1_in[257]),
        .R(1'b0));
  FDRE \r0_data_reg[258] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [258]),
        .Q(p_0_in1_in[258]),
        .R(1'b0));
  FDRE \r0_data_reg[259] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [259]),
        .Q(p_0_in1_in[259]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[260] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [260]),
        .Q(p_0_in1_in[260]),
        .R(1'b0));
  FDRE \r0_data_reg[261] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [261]),
        .Q(p_0_in1_in[261]),
        .R(1'b0));
  FDRE \r0_data_reg[262] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [262]),
        .Q(p_0_in1_in[262]),
        .R(1'b0));
  FDRE \r0_data_reg[263] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [263]),
        .Q(p_0_in1_in[263]),
        .R(1'b0));
  FDRE \r0_data_reg[264] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [264]),
        .Q(p_0_in1_in[264]),
        .R(1'b0));
  FDRE \r0_data_reg[265] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [265]),
        .Q(p_0_in1_in[265]),
        .R(1'b0));
  FDRE \r0_data_reg[266] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [266]),
        .Q(p_0_in1_in[266]),
        .R(1'b0));
  FDRE \r0_data_reg[267] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [267]),
        .Q(p_0_in1_in[267]),
        .R(1'b0));
  FDRE \r0_data_reg[268] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [268]),
        .Q(p_0_in1_in[268]),
        .R(1'b0));
  FDRE \r0_data_reg[269] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [269]),
        .Q(p_0_in1_in[269]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[270] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [270]),
        .Q(p_0_in1_in[270]),
        .R(1'b0));
  FDRE \r0_data_reg[271] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [271]),
        .Q(p_0_in1_in[271]),
        .R(1'b0));
  FDRE \r0_data_reg[272] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [272]),
        .Q(p_0_in1_in[272]),
        .R(1'b0));
  FDRE \r0_data_reg[273] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [273]),
        .Q(p_0_in1_in[273]),
        .R(1'b0));
  FDRE \r0_data_reg[274] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [274]),
        .Q(p_0_in1_in[274]),
        .R(1'b0));
  FDRE \r0_data_reg[275] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [275]),
        .Q(p_0_in1_in[275]),
        .R(1'b0));
  FDRE \r0_data_reg[276] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [276]),
        .Q(p_0_in1_in[276]),
        .R(1'b0));
  FDRE \r0_data_reg[277] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [277]),
        .Q(p_0_in1_in[277]),
        .R(1'b0));
  FDRE \r0_data_reg[278] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [278]),
        .Q(p_0_in1_in[278]),
        .R(1'b0));
  FDRE \r0_data_reg[279] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [279]),
        .Q(p_0_in1_in[279]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[280] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [280]),
        .Q(\r0_data_reg_n_0_[280] ),
        .R(1'b0));
  FDRE \r0_data_reg[281] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [281]),
        .Q(\r0_data_reg_n_0_[281] ),
        .R(1'b0));
  FDRE \r0_data_reg[282] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [282]),
        .Q(\r0_data_reg_n_0_[282] ),
        .R(1'b0));
  FDRE \r0_data_reg[283] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [283]),
        .Q(\r0_data_reg_n_0_[283] ),
        .R(1'b0));
  FDRE \r0_data_reg[284] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [284]),
        .Q(\r0_data_reg_n_0_[284] ),
        .R(1'b0));
  FDRE \r0_data_reg[285] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [285]),
        .Q(\r0_data_reg_n_0_[285] ),
        .R(1'b0));
  FDRE \r0_data_reg[286] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [286]),
        .Q(\r0_data_reg_n_0_[286] ),
        .R(1'b0));
  FDRE \r0_data_reg[287] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [287]),
        .Q(\r0_data_reg_n_0_[287] ),
        .R(1'b0));
  FDRE \r0_data_reg[288] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [288]),
        .Q(\r0_data_reg_n_0_[288] ),
        .R(1'b0));
  FDRE \r0_data_reg[289] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [289]),
        .Q(\r0_data_reg_n_0_[289] ),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[290] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [290]),
        .Q(\r0_data_reg_n_0_[290] ),
        .R(1'b0));
  FDRE \r0_data_reg[291] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [291]),
        .Q(\r0_data_reg_n_0_[291] ),
        .R(1'b0));
  FDRE \r0_data_reg[292] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [292]),
        .Q(\r0_data_reg_n_0_[292] ),
        .R(1'b0));
  FDRE \r0_data_reg[293] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [293]),
        .Q(\r0_data_reg_n_0_[293] ),
        .R(1'b0));
  FDRE \r0_data_reg[294] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [294]),
        .Q(\r0_data_reg_n_0_[294] ),
        .R(1'b0));
  FDRE \r0_data_reg[295] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [295]),
        .Q(\r0_data_reg_n_0_[295] ),
        .R(1'b0));
  FDRE \r0_data_reg[296] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [296]),
        .Q(\r0_data_reg_n_0_[296] ),
        .R(1'b0));
  FDRE \r0_data_reg[297] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [297]),
        .Q(\r0_data_reg_n_0_[297] ),
        .R(1'b0));
  FDRE \r0_data_reg[298] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [298]),
        .Q(\r0_data_reg_n_0_[298] ),
        .R(1'b0));
  FDRE \r0_data_reg[299] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [299]),
        .Q(\r0_data_reg_n_0_[299] ),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[300] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [300]),
        .Q(\r0_data_reg_n_0_[300] ),
        .R(1'b0));
  FDRE \r0_data_reg[301] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [301]),
        .Q(\r0_data_reg_n_0_[301] ),
        .R(1'b0));
  FDRE \r0_data_reg[302] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [302]),
        .Q(\r0_data_reg_n_0_[302] ),
        .R(1'b0));
  FDRE \r0_data_reg[303] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [303]),
        .Q(\r0_data_reg_n_0_[303] ),
        .R(1'b0));
  FDRE \r0_data_reg[304] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [304]),
        .Q(\r0_data_reg_n_0_[304] ),
        .R(1'b0));
  FDRE \r0_data_reg[305] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [305]),
        .Q(\r0_data_reg_n_0_[305] ),
        .R(1'b0));
  FDRE \r0_data_reg[306] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [306]),
        .Q(\r0_data_reg_n_0_[306] ),
        .R(1'b0));
  FDRE \r0_data_reg[307] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [307]),
        .Q(\r0_data_reg_n_0_[307] ),
        .R(1'b0));
  FDRE \r0_data_reg[308] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [308]),
        .Q(\r0_data_reg_n_0_[308] ),
        .R(1'b0));
  FDRE \r0_data_reg[309] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [309]),
        .Q(\r0_data_reg_n_0_[309] ),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[310] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [310]),
        .Q(\r0_data_reg_n_0_[310] ),
        .R(1'b0));
  FDRE \r0_data_reg[311] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [311]),
        .Q(\r0_data_reg_n_0_[311] ),
        .R(1'b0));
  FDRE \r0_data_reg[312] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [312]),
        .Q(\r0_data_reg_n_0_[312] ),
        .R(1'b0));
  FDRE \r0_data_reg[313] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [313]),
        .Q(\r0_data_reg_n_0_[313] ),
        .R(1'b0));
  FDRE \r0_data_reg[314] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [314]),
        .Q(\r0_data_reg_n_0_[314] ),
        .R(1'b0));
  FDRE \r0_data_reg[315] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [315]),
        .Q(\r0_data_reg_n_0_[315] ),
        .R(1'b0));
  FDRE \r0_data_reg[316] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [316]),
        .Q(\r0_data_reg_n_0_[316] ),
        .R(1'b0));
  FDRE \r0_data_reg[317] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [317]),
        .Q(\r0_data_reg_n_0_[317] ),
        .R(1'b0));
  FDRE \r0_data_reg[318] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [318]),
        .Q(\r0_data_reg_n_0_[318] ),
        .R(1'b0));
  FDRE \r0_data_reg[319] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [319]),
        .Q(\r0_data_reg_n_0_[319] ),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [72]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [73]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [74]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [75]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [76]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [77]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [78]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [79]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [80]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [81]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [82]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [83]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [84]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [85]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [86]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [87]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [88]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [89]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [90]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [91]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [92]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [93]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [94]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [95]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r0_data_reg[96] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [96]),
        .Q(p_0_in1_in[96]),
        .R(1'b0));
  FDRE \r0_data_reg[97] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [97]),
        .Q(p_0_in1_in[97]),
        .R(1'b0));
  FDRE \r0_data_reg[98] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [98]),
        .Q(p_0_in1_in[98]),
        .R(1'b0));
  FDRE \r0_data_reg[99] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [99]),
        .Q(p_0_in1_in[99]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[319] [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \r0_is_null_r[7]_i_1 
       (.I0(d2_ready),
        .I1(d2_valid),
        .I2(\state_reg_n_0_[2] ),
        .O(r0_is_null_r));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[0]),
        .Q(\r0_is_null_r_reg_n_0_[1] ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[1]),
        .Q(\r0_is_null_r_reg_n_0_[2] ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[2]),
        .Q(\r0_is_null_r_reg_n_0_[3] ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[3]),
        .Q(\r0_is_null_r_reg_n_0_[4] ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[4]),
        .Q(\r0_is_null_r_reg_n_0_[5] ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[5]),
        .Q(\r0_is_null_r_reg_n_0_[6] ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_is_null_r),
        .D(D[6]),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [10]),
        .Q(r0_keep[10]),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [11]),
        .Q(r0_keep[11]),
        .R(1'b0));
  FDRE \r0_keep_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [12]),
        .Q(r0_keep[12]),
        .R(1'b0));
  FDRE \r0_keep_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [13]),
        .Q(r0_keep[13]),
        .R(1'b0));
  FDRE \r0_keep_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [14]),
        .Q(r0_keep[14]),
        .R(1'b0));
  FDRE \r0_keep_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [15]),
        .Q(r0_keep[15]),
        .R(1'b0));
  FDRE \r0_keep_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [16]),
        .Q(r0_keep[16]),
        .R(1'b0));
  FDRE \r0_keep_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [17]),
        .Q(r0_keep[17]),
        .R(1'b0));
  FDRE \r0_keep_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [18]),
        .Q(r0_keep[18]),
        .R(1'b0));
  FDRE \r0_keep_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [19]),
        .Q(r0_keep[19]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [20]),
        .Q(r0_keep[20]),
        .R(1'b0));
  FDRE \r0_keep_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [21]),
        .Q(r0_keep[21]),
        .R(1'b0));
  FDRE \r0_keep_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [22]),
        .Q(r0_keep[22]),
        .R(1'b0));
  FDRE \r0_keep_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [23]),
        .Q(r0_keep[23]),
        .R(1'b0));
  FDRE \r0_keep_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [24]),
        .Q(r0_keep[24]),
        .R(1'b0));
  FDRE \r0_keep_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [25]),
        .Q(r0_keep[25]),
        .R(1'b0));
  FDRE \r0_keep_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [26]),
        .Q(r0_keep[26]),
        .R(1'b0));
  FDRE \r0_keep_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [27]),
        .Q(r0_keep[27]),
        .R(1'b0));
  FDRE \r0_keep_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [28]),
        .Q(r0_keep[28]),
        .R(1'b0));
  FDRE \r0_keep_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [29]),
        .Q(r0_keep[29]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [30]),
        .Q(r0_keep[30]),
        .R(1'b0));
  FDRE \r0_keep_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [31]),
        .Q(r0_keep[31]),
        .R(1'b0));
  FDRE \r0_keep_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [32]),
        .Q(r0_keep[32]),
        .R(1'b0));
  FDRE \r0_keep_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [33]),
        .Q(r0_keep[33]),
        .R(1'b0));
  FDRE \r0_keep_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [34]),
        .Q(r0_keep[34]),
        .R(1'b0));
  FDRE \r0_keep_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [35]),
        .Q(r0_keep[35]),
        .R(1'b0));
  FDRE \r0_keep_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [36]),
        .Q(r0_keep[36]),
        .R(1'b0));
  FDRE \r0_keep_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [37]),
        .Q(r0_keep[37]),
        .R(1'b0));
  FDRE \r0_keep_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [38]),
        .Q(r0_keep[38]),
        .R(1'b0));
  FDRE \r0_keep_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [39]),
        .Q(r0_keep[39]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [4]),
        .Q(r0_keep[4]),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [5]),
        .Q(r0_keep[5]),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [6]),
        .Q(r0_keep[6]),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [7]),
        .Q(r0_keep[7]),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [8]),
        .Q(r0_keep[8]),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[39] [9]),
        .Q(r0_keep[9]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(d2_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .O(\r0_out_sel_next_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r0_out_sel_next_r[2]_i_1 
       (.I0(\r0_out_sel_next_r[2]_i_4_n_0 ),
        .I1(areset_r),
        .I2(\r0_out_sel_next_r[2]_i_5_n_0 ),
        .I3(\r0_out_sel_next_r[2]_i_6_n_0 ),
        .O(r0_out_sel_next_r));
  LUT6 #(
    .INIT(64'h01110000011F0000)) 
    \r0_out_sel_next_r[2]_i_10 
       (.I0(\r0_out_sel_next_r_reg_n_0_[2] ),
        .I1(\r0_is_null_r_reg_n_0_[3] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(m_axis_mm2s_tready),
        .I5(\r0_is_null_r_reg_n_0_[5] ),
        .O(\r0_out_sel_next_r[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFA80000)) 
    \r0_out_sel_next_r[2]_i_11 
       (.I0(\r0_is_null_r_reg_n_0_[6] ),
        .I1(\r0_is_null_r_reg_n_0_[5] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r0_is_end),
        .O(\r0_out_sel_next_r[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \r0_out_sel_next_r[2]_i_12 
       (.I0(\r0_is_null_r_reg_n_0_[5] ),
        .I1(\r0_is_null_r_reg_n_0_[4] ),
        .I2(r0_is_end),
        .I3(\r0_is_null_r_reg_n_0_[6] ),
        .O(\r0_out_sel_next_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEEE)) 
    \r0_out_sel_next_r[2]_i_2 
       (.I0(\r0_out_sel_next_r[2]_i_7_n_0 ),
        .I1(\r0_out_sel_next_r[2]_i_8_n_0 ),
        .I2(\r0_is_null_r_reg_n_0_[5] ),
        .I3(\r0_is_null_r_reg_n_0_[4] ),
        .I4(\r0_out_sel_next_r[2]_i_9_n_0 ),
        .I5(\r0_out_sel_next_r[2]_i_10_n_0 ),
        .O(\r0_out_sel_next_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \r0_out_sel_next_r[2]_i_3 
       (.I0(\r0_out_sel_next_r_reg_n_0_[2] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .O(\r0_out_sel_next_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h808080808080FF80)) 
    \r0_out_sel_next_r[2]_i_4 
       (.I0(\r0_out_sel_next_r[2]_i_11_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[2] ),
        .I2(m_axis_mm2s_tready),
        .I3(d2_ready),
        .I4(m_axis_mm2s_tvalid),
        .I5(\state_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h3020)) 
    \r0_out_sel_next_r[2]_i_5 
       (.I0(\r0_is_null_r_reg_n_0_[1] ),
        .I1(m_axis_mm2s_tlast_INST_0_i_2_n_0),
        .I2(m_axis_mm2s_tready),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_next_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F8A000000000000)) 
    \r0_out_sel_next_r[2]_i_6 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[2] ),
        .I2(\r0_out_sel_next_r[2]_i_12_n_0 ),
        .I3(\r0_is_null_r_reg_n_0_[3] ),
        .I4(m_axis_mm2s_tready),
        .I5(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_next_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000010000000F0)) 
    \r0_out_sel_next_r[2]_i_7 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I1(\r0_is_null_r_reg_n_0_[1] ),
        .I2(m_axis_mm2s_tready),
        .I3(\r0_out_sel_next_r_reg_n_0_[2] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_is_null_r_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \r0_out_sel_next_r[2]_i_8 
       (.I0(m_axis_mm2s_tready),
        .I1(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h151F000055FF0000)) 
    \r0_out_sel_next_r[2]_i_9 
       (.I0(r0_is_end),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_is_null_r_reg_n_0_[6] ),
        .I4(m_axis_mm2s_tready),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[2]_i_9_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_out_sel_next_r[2]_i_2_n_0 ),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[0] ),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_out_sel_next_r[2]_i_2_n_0 ),
        .D(\r0_out_sel_next_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_out_sel_next_r[2]_i_2_n_0 ),
        .D(\r0_out_sel_next_r[2]_i_3_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[2] ),
        .R(r0_out_sel_next_r));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I1(m_axis_mm2s_tready),
        .I2(\r0_out_sel_r[2]_i_2_n_0 ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(m_axis_mm2s_tready),
        .I2(\r0_out_sel_r[2]_i_2_n_0 ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_out_sel_r[2]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[2] ),
        .I1(m_axis_mm2s_tready),
        .I2(\r0_out_sel_r[2]_i_2_n_0 ),
        .O(\r0_out_sel_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33332220)) 
    \r0_out_sel_r[2]_i_2 
       (.I0(\r0_is_null_r_reg_n_0_[2] ),
        .I1(\r0_out_sel_r[2]_i_3_n_0 ),
        .I2(\r0_is_null_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r[2]_i_4_n_0 ),
        .O(\r0_out_sel_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \r0_out_sel_r[2]_i_3 
       (.I0(\r0_is_null_r_reg_n_0_[6] ),
        .I1(r0_is_end),
        .I2(\r0_is_null_r_reg_n_0_[4] ),
        .I3(\r0_is_null_r_reg_n_0_[5] ),
        .I4(\r0_is_null_r_reg_n_0_[3] ),
        .O(\r0_out_sel_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFBAAAAAA)) 
    \r0_out_sel_r[2]_i_4 
       (.I0(\r0_out_sel_r[2]_i_5_n_0 ),
        .I1(\r0_out_sel_next_r[2]_i_12_n_0 ),
        .I2(\r0_out_sel_next_r_reg_n_0_[2] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8888800000000)) 
    \r0_out_sel_r[2]_i_5 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(r0_is_end),
        .I2(\r0_is_null_r_reg_n_0_[5] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_is_null_r_reg_n_0_[6] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r0_out_sel_r[2]_i_5_n_0 ));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(m_axis_mm2s_tready),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(m_axis_mm2s_tready),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(m_axis_mm2s_tready),
        .D(\r0_out_sel_r[2]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[2] ),
        .R(r0_out_sel_next_r));
  LUT3 #(
    .INIT(8'hF8)) 
    \r0_reg_sel[4]_i_1 
       (.I0(d2_ready),
        .I1(d2_valid),
        .I2(areset_r),
        .O(SS));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(d2_user),
        .Q(r0_user),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[0]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[40]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[0]),
        .I4(\r1_data[0]_i_2_n_0 ),
        .I5(\r1_data[0]_i_3_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[0]_i_2 
       (.I0(\r0_data_reg_n_0_[280] ),
        .I1(p_0_in1_in[240]),
        .I2(p_0_in1_in[200]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[0]_i_3 
       (.I0(p_0_in1_in[160]),
        .I1(p_0_in1_in[120]),
        .I2(p_0_in1_in[80]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[10]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[50]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[10]),
        .I4(\r1_data[10]_i_2_n_0 ),
        .I5(\r1_data[10]_i_3_n_0 ),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[10]_i_2 
       (.I0(\r0_data_reg_n_0_[290] ),
        .I1(p_0_in1_in[250]),
        .I2(p_0_in1_in[210]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[10]_i_3 
       (.I0(p_0_in1_in[170]),
        .I1(p_0_in1_in[130]),
        .I2(p_0_in1_in[90]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[11]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[51]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[11]),
        .I4(\r1_data[11]_i_2_n_0 ),
        .I5(\r1_data[11]_i_3_n_0 ),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[11]_i_2 
       (.I0(\r0_data_reg_n_0_[291] ),
        .I1(p_0_in1_in[251]),
        .I2(p_0_in1_in[211]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[11]_i_3 
       (.I0(p_0_in1_in[171]),
        .I1(p_0_in1_in[131]),
        .I2(p_0_in1_in[91]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[12]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[52]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[12]),
        .I4(\r1_data[12]_i_2_n_0 ),
        .I5(\r1_data[12]_i_3_n_0 ),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[12]_i_2 
       (.I0(\r0_data_reg_n_0_[292] ),
        .I1(p_0_in1_in[252]),
        .I2(p_0_in1_in[212]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[12]_i_3 
       (.I0(p_0_in1_in[172]),
        .I1(p_0_in1_in[132]),
        .I2(p_0_in1_in[92]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[13]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[53]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[13]),
        .I4(\r1_data[13]_i_2_n_0 ),
        .I5(\r1_data[13]_i_3_n_0 ),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[13]_i_2 
       (.I0(\r0_data_reg_n_0_[293] ),
        .I1(p_0_in1_in[253]),
        .I2(p_0_in1_in[213]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[13]_i_3 
       (.I0(p_0_in1_in[173]),
        .I1(p_0_in1_in[133]),
        .I2(p_0_in1_in[93]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[14]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[54]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[14]),
        .I4(\r1_data[14]_i_2_n_0 ),
        .I5(\r1_data[14]_i_3_n_0 ),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[14]_i_2 
       (.I0(\r0_data_reg_n_0_[294] ),
        .I1(p_0_in1_in[254]),
        .I2(p_0_in1_in[214]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[14]_i_3 
       (.I0(p_0_in1_in[174]),
        .I1(p_0_in1_in[134]),
        .I2(p_0_in1_in[94]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[15]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[55]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[15]),
        .I4(\r1_data[15]_i_2_n_0 ),
        .I5(\r1_data[15]_i_3_n_0 ),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[15]_i_2 
       (.I0(\r0_data_reg_n_0_[295] ),
        .I1(p_0_in1_in[255]),
        .I2(p_0_in1_in[215]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[15]_i_3 
       (.I0(p_0_in1_in[175]),
        .I1(p_0_in1_in[135]),
        .I2(p_0_in1_in[95]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[16]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[56]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[16]),
        .I4(\r1_data[16]_i_2_n_0 ),
        .I5(\r1_data[16]_i_3_n_0 ),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[16]_i_2 
       (.I0(\r0_data_reg_n_0_[296] ),
        .I1(p_0_in1_in[256]),
        .I2(p_0_in1_in[216]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[16]_i_3 
       (.I0(p_0_in1_in[176]),
        .I1(p_0_in1_in[136]),
        .I2(p_0_in1_in[96]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[17]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[57]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[17]),
        .I4(\r1_data[17]_i_2_n_0 ),
        .I5(\r1_data[17]_i_3_n_0 ),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[17]_i_2 
       (.I0(\r0_data_reg_n_0_[297] ),
        .I1(p_0_in1_in[257]),
        .I2(p_0_in1_in[217]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[17]_i_3 
       (.I0(p_0_in1_in[177]),
        .I1(p_0_in1_in[137]),
        .I2(p_0_in1_in[97]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[18]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[58]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[18]),
        .I4(\r1_data[18]_i_2_n_0 ),
        .I5(\r1_data[18]_i_3_n_0 ),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[18]_i_2 
       (.I0(\r0_data_reg_n_0_[298] ),
        .I1(p_0_in1_in[258]),
        .I2(p_0_in1_in[218]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[18]_i_3 
       (.I0(p_0_in1_in[178]),
        .I1(p_0_in1_in[138]),
        .I2(p_0_in1_in[98]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[19]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[59]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[19]),
        .I4(\r1_data[19]_i_2_n_0 ),
        .I5(\r1_data[19]_i_3_n_0 ),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[19]_i_2 
       (.I0(\r0_data_reg_n_0_[299] ),
        .I1(p_0_in1_in[259]),
        .I2(p_0_in1_in[219]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[19]_i_3 
       (.I0(p_0_in1_in[179]),
        .I1(p_0_in1_in[139]),
        .I2(p_0_in1_in[99]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[1]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[41]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[1]),
        .I4(\r1_data[1]_i_2_n_0 ),
        .I5(\r1_data[1]_i_3_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[1]_i_2 
       (.I0(\r0_data_reg_n_0_[281] ),
        .I1(p_0_in1_in[241]),
        .I2(p_0_in1_in[201]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[1]_i_3 
       (.I0(p_0_in1_in[161]),
        .I1(p_0_in1_in[121]),
        .I2(p_0_in1_in[81]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[20]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[60]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[20]),
        .I4(\r1_data[20]_i_2_n_0 ),
        .I5(\r1_data[20]_i_3_n_0 ),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[20]_i_2 
       (.I0(\r0_data_reg_n_0_[300] ),
        .I1(p_0_in1_in[260]),
        .I2(p_0_in1_in[220]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[20]_i_3 
       (.I0(p_0_in1_in[180]),
        .I1(p_0_in1_in[140]),
        .I2(p_0_in1_in[100]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[21]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[61]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[21]),
        .I4(\r1_data[21]_i_2_n_0 ),
        .I5(\r1_data[21]_i_3_n_0 ),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[21]_i_2 
       (.I0(\r0_data_reg_n_0_[301] ),
        .I1(p_0_in1_in[261]),
        .I2(p_0_in1_in[221]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[21]_i_3 
       (.I0(p_0_in1_in[181]),
        .I1(p_0_in1_in[141]),
        .I2(p_0_in1_in[101]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[22]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[62]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[22]),
        .I4(\r1_data[22]_i_2_n_0 ),
        .I5(\r1_data[22]_i_3_n_0 ),
        .O(p_0_in[22]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[22]_i_2 
       (.I0(\r0_data_reg_n_0_[302] ),
        .I1(p_0_in1_in[262]),
        .I2(p_0_in1_in[222]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[22]_i_3 
       (.I0(p_0_in1_in[182]),
        .I1(p_0_in1_in[142]),
        .I2(p_0_in1_in[102]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[23]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[63]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[23]),
        .I4(\r1_data[23]_i_2_n_0 ),
        .I5(\r1_data[23]_i_3_n_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[23]_i_2 
       (.I0(\r0_data_reg_n_0_[303] ),
        .I1(p_0_in1_in[263]),
        .I2(p_0_in1_in[223]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[23]_i_3 
       (.I0(p_0_in1_in[183]),
        .I1(p_0_in1_in[143]),
        .I2(p_0_in1_in[103]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[24]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[64]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[24]),
        .I4(\r1_data[24]_i_2_n_0 ),
        .I5(\r1_data[24]_i_3_n_0 ),
        .O(p_0_in[24]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[24]_i_2 
       (.I0(\r0_data_reg_n_0_[304] ),
        .I1(p_0_in1_in[264]),
        .I2(p_0_in1_in[224]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[24]_i_3 
       (.I0(p_0_in1_in[184]),
        .I1(p_0_in1_in[144]),
        .I2(p_0_in1_in[104]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[25]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[65]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[25]),
        .I4(\r1_data[25]_i_2_n_0 ),
        .I5(\r1_data[25]_i_3_n_0 ),
        .O(p_0_in[25]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[25]_i_2 
       (.I0(\r0_data_reg_n_0_[305] ),
        .I1(p_0_in1_in[265]),
        .I2(p_0_in1_in[225]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[25]_i_3 
       (.I0(p_0_in1_in[185]),
        .I1(p_0_in1_in[145]),
        .I2(p_0_in1_in[105]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[26]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[66]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[26]),
        .I4(\r1_data[26]_i_2_n_0 ),
        .I5(\r1_data[26]_i_3_n_0 ),
        .O(p_0_in[26]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[26]_i_2 
       (.I0(\r0_data_reg_n_0_[306] ),
        .I1(p_0_in1_in[266]),
        .I2(p_0_in1_in[226]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[26]_i_3 
       (.I0(p_0_in1_in[186]),
        .I1(p_0_in1_in[146]),
        .I2(p_0_in1_in[106]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[27]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[67]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[27]),
        .I4(\r1_data[27]_i_2_n_0 ),
        .I5(\r1_data[27]_i_3_n_0 ),
        .O(p_0_in[27]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[27]_i_2 
       (.I0(\r0_data_reg_n_0_[307] ),
        .I1(p_0_in1_in[267]),
        .I2(p_0_in1_in[227]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[27]_i_3 
       (.I0(p_0_in1_in[187]),
        .I1(p_0_in1_in[147]),
        .I2(p_0_in1_in[107]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[28]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[68]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[28]),
        .I4(\r1_data[28]_i_2_n_0 ),
        .I5(\r1_data[28]_i_3_n_0 ),
        .O(p_0_in[28]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[28]_i_2 
       (.I0(\r0_data_reg_n_0_[308] ),
        .I1(p_0_in1_in[268]),
        .I2(p_0_in1_in[228]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[28]_i_3 
       (.I0(p_0_in1_in[188]),
        .I1(p_0_in1_in[148]),
        .I2(p_0_in1_in[108]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[29]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[69]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[29]),
        .I4(\r1_data[29]_i_2_n_0 ),
        .I5(\r1_data[29]_i_3_n_0 ),
        .O(p_0_in[29]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[29]_i_2 
       (.I0(\r0_data_reg_n_0_[309] ),
        .I1(p_0_in1_in[269]),
        .I2(p_0_in1_in[229]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[29]_i_3 
       (.I0(p_0_in1_in[189]),
        .I1(p_0_in1_in[149]),
        .I2(p_0_in1_in[109]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[2]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[42]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[2]),
        .I4(\r1_data[2]_i_2_n_0 ),
        .I5(\r1_data[2]_i_3_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[2]_i_2 
       (.I0(\r0_data_reg_n_0_[282] ),
        .I1(p_0_in1_in[242]),
        .I2(p_0_in1_in[202]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[2]_i_3 
       (.I0(p_0_in1_in[162]),
        .I1(p_0_in1_in[122]),
        .I2(p_0_in1_in[82]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[30]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[70]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[30]),
        .I4(\r1_data[30]_i_2_n_0 ),
        .I5(\r1_data[30]_i_3_n_0 ),
        .O(p_0_in[30]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[30]_i_2 
       (.I0(\r0_data_reg_n_0_[310] ),
        .I1(p_0_in1_in[270]),
        .I2(p_0_in1_in[230]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[30]_i_3 
       (.I0(p_0_in1_in[190]),
        .I1(p_0_in1_in[150]),
        .I2(p_0_in1_in[110]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[31]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[71]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[31]),
        .I4(\r1_data[31]_i_2_n_0 ),
        .I5(\r1_data[31]_i_3_n_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[31]_i_2 
       (.I0(\r0_data_reg_n_0_[311] ),
        .I1(p_0_in1_in[271]),
        .I2(p_0_in1_in[231]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[31]_i_3 
       (.I0(p_0_in1_in[191]),
        .I1(p_0_in1_in[151]),
        .I2(p_0_in1_in[111]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[32]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[72]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[32]),
        .I4(\r1_data[32]_i_2_n_0 ),
        .I5(\r1_data[32]_i_3_n_0 ),
        .O(p_0_in[32]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[32]_i_2 
       (.I0(\r0_data_reg_n_0_[312] ),
        .I1(p_0_in1_in[272]),
        .I2(p_0_in1_in[232]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[32]_i_3 
       (.I0(p_0_in1_in[192]),
        .I1(p_0_in1_in[152]),
        .I2(p_0_in1_in[112]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[33]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[73]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[33]),
        .I4(\r1_data[33]_i_2_n_0 ),
        .I5(\r1_data[33]_i_3_n_0 ),
        .O(p_0_in[33]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[33]_i_2 
       (.I0(\r0_data_reg_n_0_[313] ),
        .I1(p_0_in1_in[273]),
        .I2(p_0_in1_in[233]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[33]_i_3 
       (.I0(p_0_in1_in[193]),
        .I1(p_0_in1_in[153]),
        .I2(p_0_in1_in[113]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[34]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[74]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[34]),
        .I4(\r1_data[34]_i_2_n_0 ),
        .I5(\r1_data[34]_i_3_n_0 ),
        .O(p_0_in[34]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[34]_i_2 
       (.I0(\r0_data_reg_n_0_[314] ),
        .I1(p_0_in1_in[274]),
        .I2(p_0_in1_in[234]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[34]_i_3 
       (.I0(p_0_in1_in[194]),
        .I1(p_0_in1_in[154]),
        .I2(p_0_in1_in[114]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[35]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[75]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[35]),
        .I4(\r1_data[35]_i_2_n_0 ),
        .I5(\r1_data[35]_i_3_n_0 ),
        .O(p_0_in[35]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[35]_i_2 
       (.I0(\r0_data_reg_n_0_[315] ),
        .I1(p_0_in1_in[275]),
        .I2(p_0_in1_in[235]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[35]_i_3 
       (.I0(p_0_in1_in[195]),
        .I1(p_0_in1_in[155]),
        .I2(p_0_in1_in[115]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[36]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[76]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[36]),
        .I4(\r1_data[36]_i_2_n_0 ),
        .I5(\r1_data[36]_i_3_n_0 ),
        .O(p_0_in[36]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[36]_i_2 
       (.I0(\r0_data_reg_n_0_[316] ),
        .I1(p_0_in1_in[276]),
        .I2(p_0_in1_in[236]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[36]_i_3 
       (.I0(p_0_in1_in[196]),
        .I1(p_0_in1_in[156]),
        .I2(p_0_in1_in[116]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[37]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[77]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[37]),
        .I4(\r1_data[37]_i_2_n_0 ),
        .I5(\r1_data[37]_i_3_n_0 ),
        .O(p_0_in[37]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[37]_i_2 
       (.I0(\r0_data_reg_n_0_[317] ),
        .I1(p_0_in1_in[277]),
        .I2(p_0_in1_in[237]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[37]_i_3 
       (.I0(p_0_in1_in[197]),
        .I1(p_0_in1_in[157]),
        .I2(p_0_in1_in[117]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[38]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[78]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[38]),
        .I4(\r1_data[38]_i_2_n_0 ),
        .I5(\r1_data[38]_i_3_n_0 ),
        .O(p_0_in[38]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[38]_i_2 
       (.I0(\r0_data_reg_n_0_[318] ),
        .I1(p_0_in1_in[278]),
        .I2(p_0_in1_in[238]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[38]_i_3 
       (.I0(p_0_in1_in[198]),
        .I1(p_0_in1_in[158]),
        .I2(p_0_in1_in[118]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[39]_i_1 
       (.I0(d2_ready),
        .I1(m_axis_mm2s_tvalid),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[39]_i_2 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[79]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[39]),
        .I4(\r1_data[39]_i_5_n_0 ),
        .I5(\r1_data[39]_i_6_n_0 ),
        .O(p_0_in[39]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[39]_i_3 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \r1_data[39]_i_4 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[39]_i_5 
       (.I0(\r0_data_reg_n_0_[319] ),
        .I1(p_0_in1_in[279]),
        .I2(p_0_in1_in[239]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[39]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[39]_i_6 
       (.I0(p_0_in1_in[199]),
        .I1(p_0_in1_in[159]),
        .I2(p_0_in1_in[119]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[39]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[3]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[43]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[3]),
        .I4(\r1_data[3]_i_2_n_0 ),
        .I5(\r1_data[3]_i_3_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[3]_i_2 
       (.I0(\r0_data_reg_n_0_[283] ),
        .I1(p_0_in1_in[243]),
        .I2(p_0_in1_in[203]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[3]_i_3 
       (.I0(p_0_in1_in[163]),
        .I1(p_0_in1_in[123]),
        .I2(p_0_in1_in[83]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[4]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[44]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[4]),
        .I4(\r1_data[4]_i_2_n_0 ),
        .I5(\r1_data[4]_i_3_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[4]_i_2 
       (.I0(\r0_data_reg_n_0_[284] ),
        .I1(p_0_in1_in[244]),
        .I2(p_0_in1_in[204]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[4]_i_3 
       (.I0(p_0_in1_in[164]),
        .I1(p_0_in1_in[124]),
        .I2(p_0_in1_in[84]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[5]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[45]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[5]),
        .I4(\r1_data[5]_i_2_n_0 ),
        .I5(\r1_data[5]_i_3_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[5]_i_2 
       (.I0(\r0_data_reg_n_0_[285] ),
        .I1(p_0_in1_in[245]),
        .I2(p_0_in1_in[205]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[5]_i_3 
       (.I0(p_0_in1_in[165]),
        .I1(p_0_in1_in[125]),
        .I2(p_0_in1_in[85]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[6]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[46]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[6]),
        .I4(\r1_data[6]_i_2_n_0 ),
        .I5(\r1_data[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[6]_i_2 
       (.I0(\r0_data_reg_n_0_[286] ),
        .I1(p_0_in1_in[246]),
        .I2(p_0_in1_in[206]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[6]_i_3 
       (.I0(p_0_in1_in[166]),
        .I1(p_0_in1_in[126]),
        .I2(p_0_in1_in[86]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[7]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[47]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[7]),
        .I4(\r1_data[7]_i_2_n_0 ),
        .I5(\r1_data[7]_i_3_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[7]_i_2 
       (.I0(\r0_data_reg_n_0_[287] ),
        .I1(p_0_in1_in[247]),
        .I2(p_0_in1_in[207]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[7]_i_3 
       (.I0(p_0_in1_in[167]),
        .I1(p_0_in1_in[127]),
        .I2(p_0_in1_in[87]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[8]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[48]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[8]),
        .I4(\r1_data[8]_i_2_n_0 ),
        .I5(\r1_data[8]_i_3_n_0 ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[8]_i_2 
       (.I0(\r0_data_reg_n_0_[288] ),
        .I1(p_0_in1_in[248]),
        .I2(p_0_in1_in[208]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[8]_i_3 
       (.I0(p_0_in1_in[168]),
        .I1(p_0_in1_in[128]),
        .I2(p_0_in1_in[88]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_data[9]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(p_0_in1_in[49]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(p_0_in1_in[9]),
        .I4(\r1_data[9]_i_2_n_0 ),
        .I5(\r1_data[9]_i_3_n_0 ),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_data[9]_i_2 
       (.I0(\r0_data_reg_n_0_[289] ),
        .I1(p_0_in1_in[249]),
        .I2(p_0_in1_in[209]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_data[9]_i_3 
       (.I0(p_0_in1_in[169]),
        .I1(p_0_in1_in[129]),
        .I2(p_0_in1_in[89]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_data[9]_i_3_n_0 ));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[280]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[290]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[291]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[292]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[293]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[294]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[295]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[296]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[297]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[298]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[299]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[281]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[300]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[301]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[302]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[303]),
        .R(1'b0));
  FDRE \r1_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[24]),
        .Q(p_0_in1_in[304]),
        .R(1'b0));
  FDRE \r1_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[25]),
        .Q(p_0_in1_in[305]),
        .R(1'b0));
  FDRE \r1_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[26]),
        .Q(p_0_in1_in[306]),
        .R(1'b0));
  FDRE \r1_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[27]),
        .Q(p_0_in1_in[307]),
        .R(1'b0));
  FDRE \r1_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[28]),
        .Q(p_0_in1_in[308]),
        .R(1'b0));
  FDRE \r1_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[29]),
        .Q(p_0_in1_in[309]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[282]),
        .R(1'b0));
  FDRE \r1_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[30]),
        .Q(p_0_in1_in[310]),
        .R(1'b0));
  FDRE \r1_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[31]),
        .Q(p_0_in1_in[311]),
        .R(1'b0));
  FDRE \r1_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[32]),
        .Q(p_0_in1_in[312]),
        .R(1'b0));
  FDRE \r1_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[33]),
        .Q(p_0_in1_in[313]),
        .R(1'b0));
  FDRE \r1_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[34]),
        .Q(p_0_in1_in[314]),
        .R(1'b0));
  FDRE \r1_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[35]),
        .Q(p_0_in1_in[315]),
        .R(1'b0));
  FDRE \r1_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[36]),
        .Q(p_0_in1_in[316]),
        .R(1'b0));
  FDRE \r1_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[37]),
        .Q(p_0_in1_in[317]),
        .R(1'b0));
  FDRE \r1_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[38]),
        .Q(p_0_in1_in[318]),
        .R(1'b0));
  FDRE \r1_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[39]),
        .Q(p_0_in1_in[319]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[283]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[284]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[285]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[286]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[287]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[288]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[289]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_keep[0]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(r0_keep[5]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(r0_keep[0]),
        .I4(\r1_keep[0]_i_2_n_0 ),
        .I5(\r1_keep[0]_i_3_n_0 ),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_keep[0]_i_2 
       (.I0(r0_keep[35]),
        .I1(r0_keep[30]),
        .I2(r0_keep[25]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_keep[0]_i_3 
       (.I0(r0_keep[20]),
        .I1(r0_keep[15]),
        .I2(r0_keep[10]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_keep[1]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(r0_keep[6]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(r0_keep[1]),
        .I4(\r1_keep[1]_i_2_n_0 ),
        .I5(\r1_keep[1]_i_3_n_0 ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_keep[1]_i_2 
       (.I0(r0_keep[36]),
        .I1(r0_keep[31]),
        .I2(r0_keep[26]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_keep[1]_i_3 
       (.I0(r0_keep[21]),
        .I1(r0_keep[16]),
        .I2(r0_keep[11]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_keep[2]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(r0_keep[7]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(r0_keep[2]),
        .I4(\r1_keep[2]_i_2_n_0 ),
        .I5(\r1_keep[2]_i_3_n_0 ),
        .O(\r1_keep[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_keep[2]_i_2 
       (.I0(r0_keep[37]),
        .I1(r0_keep[32]),
        .I2(r0_keep[27]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_keep[2]_i_3 
       (.I0(r0_keep[22]),
        .I1(r0_keep[17]),
        .I2(r0_keep[12]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_keep[3]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(r0_keep[8]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(r0_keep[3]),
        .I4(\r1_keep[3]_i_2_n_0 ),
        .I5(\r1_keep[3]_i_3_n_0 ),
        .O(\r1_keep[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_keep[3]_i_2 
       (.I0(r0_keep[38]),
        .I1(r0_keep[33]),
        .I2(r0_keep[28]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_keep[3]_i_3 
       (.I0(r0_keep[23]),
        .I1(r0_keep[18]),
        .I2(r0_keep[13]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \r1_keep[4]_i_1 
       (.I0(\r1_data[39]_i_3_n_0 ),
        .I1(r0_keep[9]),
        .I2(\r1_data[39]_i_4_n_0 ),
        .I3(r0_keep[4]),
        .I4(\r1_keep[4]_i_2_n_0 ),
        .I5(\r1_keep[4]_i_3_n_0 ),
        .O(\r1_keep[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CC0000000000)) 
    \r1_keep[4]_i_2 
       (.I0(r0_keep[39]),
        .I1(r0_keep[34]),
        .I2(r0_keep[29]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000AACCF00000)) 
    \r1_keep[4]_i_3 
       (.I0(r0_keep[24]),
        .I1(r0_keep[19]),
        .I2(r0_keep[14]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_next_r_reg_n_0_[2] ),
        .O(\r1_keep[4]_i_3_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE \r1_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[3]_i_1_n_0 ),
        .Q(r1_keep[3]),
        .R(1'b0));
  FDRE \r1_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[4]_i_1_n_0 ),
        .Q(r1_keep[4]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \r1_user[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[2] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(r0_user),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_2
       (.I0(m_axis_mm2s_tvalid),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hF5F53F35F5F53535)) 
    \state[0]_i_1__0 
       (.I0(m_axis_mm2s_tvalid),
        .I1(d2_valid),
        .I2(d2_ready),
        .I3(m_axis_mm2s_tready),
        .I4(\state_reg_n_0_[2] ),
        .I5(\r0_out_sel_r[2]_i_2_n_0 ),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h45454444FFAF0000)) 
    \state[1]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(d2_valid),
        .I2(m_axis_mm2s_tready),
        .I3(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I4(m_axis_mm2s_tvalid),
        .I5(d2_ready),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00003800)) 
    \state[2]_i_1__0 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .I3(m_axis_mm2s_tvalid),
        .I4(m_axis_mm2s_tready),
        .O(state[2]));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(m_axis_mm2s_tvalid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer
   (r0_last_reg_0,
    d2_user,
    D,
    \r0_keep_reg[39] ,
    sig_last_reg_out_reg,
    d2_valid,
    \r0_data_reg[319] ,
    d2_last,
    m_axis_tlast,
    m_axis_mm2s_aclk,
    m_axis_tuser,
    out,
    m_axis_tvalid,
    d2_ready,
    SS,
    areset_r,
    \sig_data_reg_out_reg[63] ,
    \sig_strb_reg_out_reg[7] );
  output r0_last_reg_0;
  output [0:0]d2_user;
  output [6:0]D;
  output [39:0]\r0_keep_reg[39] ;
  output [0:0]sig_last_reg_out_reg;
  output d2_valid;
  output [319:0]\r0_data_reg[319] ;
  output d2_last;
  input m_axis_tlast;
  input m_axis_mm2s_aclk;
  input [0:0]m_axis_tuser;
  input out;
  input m_axis_tvalid;
  input d2_ready;
  input [0:0]SS;
  input areset_r;
  input [63:0]\sig_data_reg_out_reg[63] ;
  input [7:0]\sig_strb_reg_out_reg[7] ;

  wire [6:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2_n_0 ;
  wire \FSM_onehot_state[4]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [0:0]SS;
  wire acc_data0;
  wire acc_last_i_1_n_0;
  wire [3:0]acc_reg_en;
  wire acc_strb;
  wire areset_r;
  wire d2_last;
  wire d2_ready;
  wire [0:0]d2_user;
  wire d2_valid;
  wire m_axis_mm2s_aclk;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire p_1_in2_in;
  wire [63:0]r0_data;
  wire [319:0]\r0_data_reg[319] ;
  wire [7:0]r0_keep;
  wire [39:0]\r0_keep_reg[39] ;
  wire r0_last_reg_0;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire \r0_reg_sel_reg_n_0_[2] ;
  wire \r0_reg_sel_reg_n_0_[3] ;
  wire [0:0]r0_user;
  wire [63:0]\sig_data_reg_out_reg[63] ;
  wire [0:0]sig_last_reg_out_reg;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [2:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hBFBA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axis_tvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[0]_i_2_n_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1515040404370437)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(m_axis_tvalid),
        .I1(p_0_in1_in),
        .I2(r0_last_reg_n_0),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(d2_ready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000032222222)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(m_axis_tvalid),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E04)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(m_axis_tvalid),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A8FF00)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(m_axis_tvalid),
        .I1(p_1_in2_in),
        .I2(acc_reg_en[3]),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20202020C0C0CFC0)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\FSM_onehot_state[3]_i_3_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(d2_ready),
        .I5(m_axis_tvalid),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[3] ),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000202FF00)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(m_axis_tvalid),
        .I1(p_1_in2_in),
        .I2(acc_reg_en[3]),
        .I3(\FSM_onehot_state[4]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32001000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(m_axis_tvalid),
        .I5(\FSM_onehot_state[4]_i_3_n_0 ),
        .O(\FSM_onehot_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(m_axis_tvalid),
        .I1(r0_last_reg_n_0),
        .I2(\r0_reg_sel_reg_n_0_[3] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .O(\FSM_onehot_state[4]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[319]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .O(acc_data0));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_data[63]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[319] [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[319] [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[319] [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[319] [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[319] [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[319] [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[319] [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[319] [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[319] [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[319] [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[319] [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[319] [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[319] [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[319] [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[319] [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[319] [23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(\r0_data_reg[319] [24]),
        .R(1'b0));
  FDRE \acc_data_reg[256] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [0]),
        .Q(\r0_data_reg[319] [256]),
        .R(1'b0));
  FDRE \acc_data_reg[257] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [1]),
        .Q(\r0_data_reg[319] [257]),
        .R(1'b0));
  FDRE \acc_data_reg[258] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [2]),
        .Q(\r0_data_reg[319] [258]),
        .R(1'b0));
  FDRE \acc_data_reg[259] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [3]),
        .Q(\r0_data_reg[319] [259]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(\r0_data_reg[319] [25]),
        .R(1'b0));
  FDRE \acc_data_reg[260] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [4]),
        .Q(\r0_data_reg[319] [260]),
        .R(1'b0));
  FDRE \acc_data_reg[261] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [5]),
        .Q(\r0_data_reg[319] [261]),
        .R(1'b0));
  FDRE \acc_data_reg[262] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [6]),
        .Q(\r0_data_reg[319] [262]),
        .R(1'b0));
  FDRE \acc_data_reg[263] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [7]),
        .Q(\r0_data_reg[319] [263]),
        .R(1'b0));
  FDRE \acc_data_reg[264] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [8]),
        .Q(\r0_data_reg[319] [264]),
        .R(1'b0));
  FDRE \acc_data_reg[265] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [9]),
        .Q(\r0_data_reg[319] [265]),
        .R(1'b0));
  FDRE \acc_data_reg[266] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [10]),
        .Q(\r0_data_reg[319] [266]),
        .R(1'b0));
  FDRE \acc_data_reg[267] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [11]),
        .Q(\r0_data_reg[319] [267]),
        .R(1'b0));
  FDRE \acc_data_reg[268] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [12]),
        .Q(\r0_data_reg[319] [268]),
        .R(1'b0));
  FDRE \acc_data_reg[269] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [13]),
        .Q(\r0_data_reg[319] [269]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(\r0_data_reg[319] [26]),
        .R(1'b0));
  FDRE \acc_data_reg[270] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [14]),
        .Q(\r0_data_reg[319] [270]),
        .R(1'b0));
  FDRE \acc_data_reg[271] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [15]),
        .Q(\r0_data_reg[319] [271]),
        .R(1'b0));
  FDRE \acc_data_reg[272] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [16]),
        .Q(\r0_data_reg[319] [272]),
        .R(1'b0));
  FDRE \acc_data_reg[273] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [17]),
        .Q(\r0_data_reg[319] [273]),
        .R(1'b0));
  FDRE \acc_data_reg[274] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [18]),
        .Q(\r0_data_reg[319] [274]),
        .R(1'b0));
  FDRE \acc_data_reg[275] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [19]),
        .Q(\r0_data_reg[319] [275]),
        .R(1'b0));
  FDRE \acc_data_reg[276] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [20]),
        .Q(\r0_data_reg[319] [276]),
        .R(1'b0));
  FDRE \acc_data_reg[277] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [21]),
        .Q(\r0_data_reg[319] [277]),
        .R(1'b0));
  FDRE \acc_data_reg[278] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [22]),
        .Q(\r0_data_reg[319] [278]),
        .R(1'b0));
  FDRE \acc_data_reg[279] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [23]),
        .Q(\r0_data_reg[319] [279]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(\r0_data_reg[319] [27]),
        .R(1'b0));
  FDRE \acc_data_reg[280] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [24]),
        .Q(\r0_data_reg[319] [280]),
        .R(1'b0));
  FDRE \acc_data_reg[281] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [25]),
        .Q(\r0_data_reg[319] [281]),
        .R(1'b0));
  FDRE \acc_data_reg[282] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [26]),
        .Q(\r0_data_reg[319] [282]),
        .R(1'b0));
  FDRE \acc_data_reg[283] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [27]),
        .Q(\r0_data_reg[319] [283]),
        .R(1'b0));
  FDRE \acc_data_reg[284] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [28]),
        .Q(\r0_data_reg[319] [284]),
        .R(1'b0));
  FDRE \acc_data_reg[285] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [29]),
        .Q(\r0_data_reg[319] [285]),
        .R(1'b0));
  FDRE \acc_data_reg[286] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [30]),
        .Q(\r0_data_reg[319] [286]),
        .R(1'b0));
  FDRE \acc_data_reg[287] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [31]),
        .Q(\r0_data_reg[319] [287]),
        .R(1'b0));
  FDRE \acc_data_reg[288] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [32]),
        .Q(\r0_data_reg[319] [288]),
        .R(1'b0));
  FDRE \acc_data_reg[289] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [33]),
        .Q(\r0_data_reg[319] [289]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(\r0_data_reg[319] [28]),
        .R(1'b0));
  FDRE \acc_data_reg[290] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [34]),
        .Q(\r0_data_reg[319] [290]),
        .R(1'b0));
  FDRE \acc_data_reg[291] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [35]),
        .Q(\r0_data_reg[319] [291]),
        .R(1'b0));
  FDRE \acc_data_reg[292] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [36]),
        .Q(\r0_data_reg[319] [292]),
        .R(1'b0));
  FDRE \acc_data_reg[293] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [37]),
        .Q(\r0_data_reg[319] [293]),
        .R(1'b0));
  FDRE \acc_data_reg[294] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [38]),
        .Q(\r0_data_reg[319] [294]),
        .R(1'b0));
  FDRE \acc_data_reg[295] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [39]),
        .Q(\r0_data_reg[319] [295]),
        .R(1'b0));
  FDRE \acc_data_reg[296] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [40]),
        .Q(\r0_data_reg[319] [296]),
        .R(1'b0));
  FDRE \acc_data_reg[297] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [41]),
        .Q(\r0_data_reg[319] [297]),
        .R(1'b0));
  FDRE \acc_data_reg[298] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [42]),
        .Q(\r0_data_reg[319] [298]),
        .R(1'b0));
  FDRE \acc_data_reg[299] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [43]),
        .Q(\r0_data_reg[319] [299]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(\r0_data_reg[319] [29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[319] [2]),
        .R(1'b0));
  FDRE \acc_data_reg[300] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [44]),
        .Q(\r0_data_reg[319] [300]),
        .R(1'b0));
  FDRE \acc_data_reg[301] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [45]),
        .Q(\r0_data_reg[319] [301]),
        .R(1'b0));
  FDRE \acc_data_reg[302] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [46]),
        .Q(\r0_data_reg[319] [302]),
        .R(1'b0));
  FDRE \acc_data_reg[303] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [47]),
        .Q(\r0_data_reg[319] [303]),
        .R(1'b0));
  FDRE \acc_data_reg[304] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [48]),
        .Q(\r0_data_reg[319] [304]),
        .R(1'b0));
  FDRE \acc_data_reg[305] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [49]),
        .Q(\r0_data_reg[319] [305]),
        .R(1'b0));
  FDRE \acc_data_reg[306] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [50]),
        .Q(\r0_data_reg[319] [306]),
        .R(1'b0));
  FDRE \acc_data_reg[307] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [51]),
        .Q(\r0_data_reg[319] [307]),
        .R(1'b0));
  FDRE \acc_data_reg[308] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [52]),
        .Q(\r0_data_reg[319] [308]),
        .R(1'b0));
  FDRE \acc_data_reg[309] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [53]),
        .Q(\r0_data_reg[319] [309]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(\r0_data_reg[319] [30]),
        .R(1'b0));
  FDRE \acc_data_reg[310] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [54]),
        .Q(\r0_data_reg[319] [310]),
        .R(1'b0));
  FDRE \acc_data_reg[311] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [55]),
        .Q(\r0_data_reg[319] [311]),
        .R(1'b0));
  FDRE \acc_data_reg[312] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [56]),
        .Q(\r0_data_reg[319] [312]),
        .R(1'b0));
  FDRE \acc_data_reg[313] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [57]),
        .Q(\r0_data_reg[319] [313]),
        .R(1'b0));
  FDRE \acc_data_reg[314] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [58]),
        .Q(\r0_data_reg[319] [314]),
        .R(1'b0));
  FDRE \acc_data_reg[315] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [59]),
        .Q(\r0_data_reg[319] [315]),
        .R(1'b0));
  FDRE \acc_data_reg[316] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [60]),
        .Q(\r0_data_reg[319] [316]),
        .R(1'b0));
  FDRE \acc_data_reg[317] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [61]),
        .Q(\r0_data_reg[319] [317]),
        .R(1'b0));
  FDRE \acc_data_reg[318] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [62]),
        .Q(\r0_data_reg[319] [318]),
        .R(1'b0));
  FDRE \acc_data_reg[319] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[63] [63]),
        .Q(\r0_data_reg[319] [319]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(\r0_data_reg[319] [31]),
        .R(1'b0));
  FDRE \acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[32]),
        .Q(\r0_data_reg[319] [32]),
        .R(1'b0));
  FDRE \acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[33]),
        .Q(\r0_data_reg[319] [33]),
        .R(1'b0));
  FDRE \acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[34]),
        .Q(\r0_data_reg[319] [34]),
        .R(1'b0));
  FDRE \acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[35]),
        .Q(\r0_data_reg[319] [35]),
        .R(1'b0));
  FDRE \acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[36]),
        .Q(\r0_data_reg[319] [36]),
        .R(1'b0));
  FDRE \acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[37]),
        .Q(\r0_data_reg[319] [37]),
        .R(1'b0));
  FDRE \acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[38]),
        .Q(\r0_data_reg[319] [38]),
        .R(1'b0));
  FDRE \acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[39]),
        .Q(\r0_data_reg[319] [39]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[319] [3]),
        .R(1'b0));
  FDRE \acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[40]),
        .Q(\r0_data_reg[319] [40]),
        .R(1'b0));
  FDRE \acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[41]),
        .Q(\r0_data_reg[319] [41]),
        .R(1'b0));
  FDRE \acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[42]),
        .Q(\r0_data_reg[319] [42]),
        .R(1'b0));
  FDRE \acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[43]),
        .Q(\r0_data_reg[319] [43]),
        .R(1'b0));
  FDRE \acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[44]),
        .Q(\r0_data_reg[319] [44]),
        .R(1'b0));
  FDRE \acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[45]),
        .Q(\r0_data_reg[319] [45]),
        .R(1'b0));
  FDRE \acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[46]),
        .Q(\r0_data_reg[319] [46]),
        .R(1'b0));
  FDRE \acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[47]),
        .Q(\r0_data_reg[319] [47]),
        .R(1'b0));
  FDRE \acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[48]),
        .Q(\r0_data_reg[319] [48]),
        .R(1'b0));
  FDRE \acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[49]),
        .Q(\r0_data_reg[319] [49]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[319] [4]),
        .R(1'b0));
  FDRE \acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[50]),
        .Q(\r0_data_reg[319] [50]),
        .R(1'b0));
  FDRE \acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[51]),
        .Q(\r0_data_reg[319] [51]),
        .R(1'b0));
  FDRE \acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[52]),
        .Q(\r0_data_reg[319] [52]),
        .R(1'b0));
  FDRE \acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[53]),
        .Q(\r0_data_reg[319] [53]),
        .R(1'b0));
  FDRE \acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[54]),
        .Q(\r0_data_reg[319] [54]),
        .R(1'b0));
  FDRE \acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[55]),
        .Q(\r0_data_reg[319] [55]),
        .R(1'b0));
  FDRE \acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[56]),
        .Q(\r0_data_reg[319] [56]),
        .R(1'b0));
  FDRE \acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[57]),
        .Q(\r0_data_reg[319] [57]),
        .R(1'b0));
  FDRE \acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[58]),
        .Q(\r0_data_reg[319] [58]),
        .R(1'b0));
  FDRE \acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[59]),
        .Q(\r0_data_reg[319] [59]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[319] [5]),
        .R(1'b0));
  FDRE \acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[60]),
        .Q(\r0_data_reg[319] [60]),
        .R(1'b0));
  FDRE \acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[61]),
        .Q(\r0_data_reg[319] [61]),
        .R(1'b0));
  FDRE \acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[62]),
        .Q(\r0_data_reg[319] [62]),
        .R(1'b0));
  FDRE \acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[63]),
        .Q(\r0_data_reg[319] [63]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[319] [6]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[319] [7]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[319] [8]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[319] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \acc_keep[39]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .O(acc_strb));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(\r0_keep_reg[39] [0]),
        .R(1'b0));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(\r0_keep_reg[39] [1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(\r0_keep_reg[39] [2]),
        .R(1'b0));
  FDRE \acc_keep_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [0]),
        .Q(\r0_keep_reg[39] [32]),
        .R(acc_strb));
  FDRE \acc_keep_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [1]),
        .Q(\r0_keep_reg[39] [33]),
        .R(acc_strb));
  FDRE \acc_keep_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [2]),
        .Q(\r0_keep_reg[39] [34]),
        .R(acc_strb));
  FDRE \acc_keep_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [3]),
        .Q(\r0_keep_reg[39] [35]),
        .R(acc_strb));
  FDRE \acc_keep_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [4]),
        .Q(\r0_keep_reg[39] [36]),
        .R(acc_strb));
  FDRE \acc_keep_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [5]),
        .Q(\r0_keep_reg[39] [37]),
        .R(acc_strb));
  FDRE \acc_keep_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [6]),
        .Q(\r0_keep_reg[39] [38]),
        .R(acc_strb));
  FDRE \acc_keep_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_strb_reg_out_reg[7] [7]),
        .Q(\r0_keep_reg[39] [39]),
        .R(acc_strb));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(\r0_keep_reg[39] [3]),
        .R(1'b0));
  FDRE \acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[4]),
        .Q(\r0_keep_reg[39] [4]),
        .R(1'b0));
  FDRE \acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[5]),
        .Q(\r0_keep_reg[39] [5]),
        .R(1'b0));
  FDRE \acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[6]),
        .Q(\r0_keep_reg[39] [6]),
        .R(1'b0));
  FDRE \acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[7]),
        .Q(\r0_keep_reg[39] [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFCAACC)) 
    acc_last_i_1
       (.I0(d2_last),
        .I1(m_axis_tlast),
        .I2(r0_last_reg_n_0),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(p_0_in1_in),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(d2_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(d2_user),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[127]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[100] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[36]),
        .Q(\r0_data_reg[319] [100]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[101] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[37]),
        .Q(\r0_data_reg[319] [101]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[102] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[38]),
        .Q(\r0_data_reg[319] [102]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[103] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[39]),
        .Q(\r0_data_reg[319] [103]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[104] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[40]),
        .Q(\r0_data_reg[319] [104]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[105] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[41]),
        .Q(\r0_data_reg[319] [105]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[106] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[42]),
        .Q(\r0_data_reg[319] [106]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[107] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[43]),
        .Q(\r0_data_reg[319] [107]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[108] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[44]),
        .Q(\r0_data_reg[319] [108]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[109] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[45]),
        .Q(\r0_data_reg[319] [109]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[110] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[46]),
        .Q(\r0_data_reg[319] [110]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[111] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[47]),
        .Q(\r0_data_reg[319] [111]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[112] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[48]),
        .Q(\r0_data_reg[319] [112]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[113] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[49]),
        .Q(\r0_data_reg[319] [113]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[114] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[50]),
        .Q(\r0_data_reg[319] [114]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[115] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[51]),
        .Q(\r0_data_reg[319] [115]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[116] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[52]),
        .Q(\r0_data_reg[319] [116]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[117] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[53]),
        .Q(\r0_data_reg[319] [117]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[118] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[54]),
        .Q(\r0_data_reg[319] [118]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[119] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[55]),
        .Q(\r0_data_reg[319] [119]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[120] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[56]),
        .Q(\r0_data_reg[319] [120]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[121] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[57]),
        .Q(\r0_data_reg[319] [121]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[122] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[58]),
        .Q(\r0_data_reg[319] [122]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[123] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[59]),
        .Q(\r0_data_reg[319] [123]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[124] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[60]),
        .Q(\r0_data_reg[319] [124]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[125] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[61]),
        .Q(\r0_data_reg[319] [125]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[126] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[62]),
        .Q(\r0_data_reg[319] [126]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[127] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[63]),
        .Q(\r0_data_reg[319] [127]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[319] [64]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[319] [65]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[319] [66]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[319] [67]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[319] [68]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[319] [69]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[319] [70]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[319] [71]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[319] [72]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[319] [73]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[319] [74]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[319] [75]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[319] [76]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[319] [77]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[319] [78]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[319] [79]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[319] [80]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[319] [81]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[319] [82]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[319] [83]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[319] [84]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[319] [85]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[319] [86]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[319] [87]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(\r0_data_reg[319] [88]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(\r0_data_reg[319] [89]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(\r0_data_reg[319] [90]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(\r0_data_reg[319] [91]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(\r0_data_reg[319] [92]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(\r0_data_reg[319] [93]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(\r0_data_reg[319] [94]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(\r0_data_reg[319] [95]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[96] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[32]),
        .Q(\r0_data_reg[319] [96]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[97] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[33]),
        .Q(\r0_data_reg[319] [97]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[98] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[34]),
        .Q(\r0_data_reg[319] [98]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[99] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[35]),
        .Q(\r0_data_reg[319] [99]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(\r0_keep_reg[39] [10]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(\r0_keep_reg[39] [11]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[4]),
        .Q(\r0_keep_reg[39] [12]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[5]),
        .Q(\r0_keep_reg[39] [13]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[6]),
        .Q(\r0_keep_reg[39] [14]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[7]),
        .Q(\r0_keep_reg[39] [15]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(\r0_keep_reg[39] [8]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(\r0_keep_reg[39] [9]),
        .R(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[2].acc_data[191]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .O(acc_reg_en[2]));
  FDRE \gen_data_accumulator[2].acc_data_reg[128] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[319] [128]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[129] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[319] [129]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[130] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[319] [130]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[131] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[319] [131]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[132] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[319] [132]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[133] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[319] [133]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[134] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[319] [134]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[135] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[319] [135]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[136] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[319] [136]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[137] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[319] [137]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[138] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[319] [138]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[139] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[319] [139]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[140] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[319] [140]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[141] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[319] [141]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[142] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[319] [142]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[143] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[319] [143]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[144] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[319] [144]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[145] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[319] [145]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[146] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[319] [146]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[147] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[319] [147]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[148] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[319] [148]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[149] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[319] [149]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[150] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[319] [150]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[151] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[319] [151]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[152] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[24]),
        .Q(\r0_data_reg[319] [152]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[153] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[25]),
        .Q(\r0_data_reg[319] [153]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[154] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[26]),
        .Q(\r0_data_reg[319] [154]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[155] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[27]),
        .Q(\r0_data_reg[319] [155]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[156] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[28]),
        .Q(\r0_data_reg[319] [156]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[157] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[29]),
        .Q(\r0_data_reg[319] [157]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[158] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[30]),
        .Q(\r0_data_reg[319] [158]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[159] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[31]),
        .Q(\r0_data_reg[319] [159]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[160] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[32]),
        .Q(\r0_data_reg[319] [160]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[161] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[33]),
        .Q(\r0_data_reg[319] [161]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[162] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[34]),
        .Q(\r0_data_reg[319] [162]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[163] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[35]),
        .Q(\r0_data_reg[319] [163]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[164] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[36]),
        .Q(\r0_data_reg[319] [164]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[165] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[37]),
        .Q(\r0_data_reg[319] [165]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[166] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[38]),
        .Q(\r0_data_reg[319] [166]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[167] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[39]),
        .Q(\r0_data_reg[319] [167]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[168] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[40]),
        .Q(\r0_data_reg[319] [168]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[169] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[41]),
        .Q(\r0_data_reg[319] [169]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[170] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[42]),
        .Q(\r0_data_reg[319] [170]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[171] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[43]),
        .Q(\r0_data_reg[319] [171]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[172] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[44]),
        .Q(\r0_data_reg[319] [172]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[173] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[45]),
        .Q(\r0_data_reg[319] [173]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[174] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[46]),
        .Q(\r0_data_reg[319] [174]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[175] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[47]),
        .Q(\r0_data_reg[319] [175]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[176] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[48]),
        .Q(\r0_data_reg[319] [176]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[177] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[49]),
        .Q(\r0_data_reg[319] [177]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[178] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[50]),
        .Q(\r0_data_reg[319] [178]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[179] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[51]),
        .Q(\r0_data_reg[319] [179]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[180] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[52]),
        .Q(\r0_data_reg[319] [180]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[181] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[53]),
        .Q(\r0_data_reg[319] [181]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[182] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[54]),
        .Q(\r0_data_reg[319] [182]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[183] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[55]),
        .Q(\r0_data_reg[319] [183]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[184] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[56]),
        .Q(\r0_data_reg[319] [184]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[185] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[57]),
        .Q(\r0_data_reg[319] [185]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[186] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[58]),
        .Q(\r0_data_reg[319] [186]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[187] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[59]),
        .Q(\r0_data_reg[319] [187]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[188] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[60]),
        .Q(\r0_data_reg[319] [188]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[189] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[61]),
        .Q(\r0_data_reg[319] [189]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[190] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[62]),
        .Q(\r0_data_reg[319] [190]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[191] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[63]),
        .Q(\r0_data_reg[319] [191]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_keep_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[0]),
        .Q(\r0_keep_reg[39] [16]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[1]),
        .Q(\r0_keep_reg[39] [17]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[2]),
        .Q(\r0_keep_reg[39] [18]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[3]),
        .Q(\r0_keep_reg[39] [19]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[4]),
        .Q(\r0_keep_reg[39] [20]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[5]),
        .Q(\r0_keep_reg[39] [21]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[6]),
        .Q(\r0_keep_reg[39] [22]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_keep[7]),
        .Q(\r0_keep_reg[39] [23]),
        .R(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[3].acc_data[255]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[3] ),
        .O(acc_reg_en[3]));
  FDRE \gen_data_accumulator[3].acc_data_reg[192] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[319] [192]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[193] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[319] [193]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[194] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[319] [194]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[195] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[319] [195]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[196] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[319] [196]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[197] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[319] [197]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[198] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[319] [198]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[199] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[319] [199]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[200] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[319] [200]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[201] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[319] [201]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[202] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[319] [202]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[203] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[319] [203]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[204] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[319] [204]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[205] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[319] [205]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[206] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[319] [206]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[207] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[319] [207]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[208] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[319] [208]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[209] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[319] [209]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[210] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[319] [210]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[211] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[319] [211]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[212] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[319] [212]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[213] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[319] [213]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[214] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[319] [214]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[215] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[319] [215]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[216] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[24]),
        .Q(\r0_data_reg[319] [216]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[217] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[25]),
        .Q(\r0_data_reg[319] [217]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[218] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[26]),
        .Q(\r0_data_reg[319] [218]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[219] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[27]),
        .Q(\r0_data_reg[319] [219]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[220] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[28]),
        .Q(\r0_data_reg[319] [220]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[221] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[29]),
        .Q(\r0_data_reg[319] [221]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[222] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[30]),
        .Q(\r0_data_reg[319] [222]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[223] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[31]),
        .Q(\r0_data_reg[319] [223]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[224] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[32]),
        .Q(\r0_data_reg[319] [224]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[225] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[33]),
        .Q(\r0_data_reg[319] [225]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[226] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[34]),
        .Q(\r0_data_reg[319] [226]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[227] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[35]),
        .Q(\r0_data_reg[319] [227]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[228] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[36]),
        .Q(\r0_data_reg[319] [228]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[229] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[37]),
        .Q(\r0_data_reg[319] [229]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[230] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[38]),
        .Q(\r0_data_reg[319] [230]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[231] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[39]),
        .Q(\r0_data_reg[319] [231]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[232] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[40]),
        .Q(\r0_data_reg[319] [232]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[233] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[41]),
        .Q(\r0_data_reg[319] [233]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[234] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[42]),
        .Q(\r0_data_reg[319] [234]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[235] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[43]),
        .Q(\r0_data_reg[319] [235]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[236] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[44]),
        .Q(\r0_data_reg[319] [236]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[237] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[45]),
        .Q(\r0_data_reg[319] [237]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[238] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[46]),
        .Q(\r0_data_reg[319] [238]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[239] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[47]),
        .Q(\r0_data_reg[319] [239]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[240] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[48]),
        .Q(\r0_data_reg[319] [240]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[241] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[49]),
        .Q(\r0_data_reg[319] [241]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[242] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[50]),
        .Q(\r0_data_reg[319] [242]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[243] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[51]),
        .Q(\r0_data_reg[319] [243]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[244] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[52]),
        .Q(\r0_data_reg[319] [244]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[245] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[53]),
        .Q(\r0_data_reg[319] [245]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[246] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[54]),
        .Q(\r0_data_reg[319] [246]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[247] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[55]),
        .Q(\r0_data_reg[319] [247]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[248] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[56]),
        .Q(\r0_data_reg[319] [248]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[249] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[57]),
        .Q(\r0_data_reg[319] [249]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[250] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[58]),
        .Q(\r0_data_reg[319] [250]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[251] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[59]),
        .Q(\r0_data_reg[319] [251]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[252] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[60]),
        .Q(\r0_data_reg[319] [252]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[253] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[61]),
        .Q(\r0_data_reg[319] [253]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[254] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[62]),
        .Q(\r0_data_reg[319] [254]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_data_reg[255] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_data[63]),
        .Q(\r0_data_reg[319] [255]),
        .R(1'b0));
  FDRE \gen_data_accumulator[3].acc_keep_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[0]),
        .Q(\r0_keep_reg[39] [24]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[1]),
        .Q(\r0_keep_reg[39] [25]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[2]),
        .Q(\r0_keep_reg[39] [26]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[3]),
        .Q(\r0_keep_reg[39] [27]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[4]),
        .Q(\r0_keep_reg[39] [28]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[5]),
        .Q(\r0_keep_reg[39] [29]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[6]),
        .Q(\r0_keep_reg[39] [30]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[3].acc_keep_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[3]),
        .D(r0_keep[7]),
        .Q(\r0_keep_reg[39] [31]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [32]),
        .Q(r0_data[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [33]),
        .Q(r0_data[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [34]),
        .Q(r0_data[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [35]),
        .Q(r0_data[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [36]),
        .Q(r0_data[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [37]),
        .Q(r0_data[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [38]),
        .Q(r0_data[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [39]),
        .Q(r0_data[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [40]),
        .Q(r0_data[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [41]),
        .Q(r0_data[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [42]),
        .Q(r0_data[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [43]),
        .Q(r0_data[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [44]),
        .Q(r0_data[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [45]),
        .Q(r0_data[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [46]),
        .Q(r0_data[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [47]),
        .Q(r0_data[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [48]),
        .Q(r0_data[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [49]),
        .Q(r0_data[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [50]),
        .Q(r0_data[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [51]),
        .Q(r0_data[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [52]),
        .Q(r0_data[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [53]),
        .Q(r0_data[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [54]),
        .Q(r0_data[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [55]),
        .Q(r0_data[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [56]),
        .Q(r0_data[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [57]),
        .Q(r0_data[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [58]),
        .Q(r0_data[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [59]),
        .Q(r0_data[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [60]),
        .Q(r0_data[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [61]),
        .Q(r0_data[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [62]),
        .Q(r0_data[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [63]),
        .Q(r0_data[63]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[63] [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[1]_i_1 
       (.I0(\r0_keep_reg[39] [7]),
        .I1(\r0_keep_reg[39] [5]),
        .I2(\r0_keep_reg[39] [6]),
        .I3(\r0_keep_reg[39] [8]),
        .I4(\r0_keep_reg[39] [9]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[2]_i_1 
       (.I0(\r0_keep_reg[39] [12]),
        .I1(\r0_keep_reg[39] [10]),
        .I2(\r0_keep_reg[39] [11]),
        .I3(\r0_keep_reg[39] [13]),
        .I4(\r0_keep_reg[39] [14]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[3]_i_1 
       (.I0(\r0_keep_reg[39] [17]),
        .I1(\r0_keep_reg[39] [15]),
        .I2(\r0_keep_reg[39] [16]),
        .I3(\r0_keep_reg[39] [18]),
        .I4(\r0_keep_reg[39] [19]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[4]_i_1 
       (.I0(\r0_keep_reg[39] [22]),
        .I1(\r0_keep_reg[39] [20]),
        .I2(\r0_keep_reg[39] [21]),
        .I3(\r0_keep_reg[39] [23]),
        .I4(\r0_keep_reg[39] [24]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[5]_i_1 
       (.I0(\r0_keep_reg[39] [27]),
        .I1(\r0_keep_reg[39] [25]),
        .I2(\r0_keep_reg[39] [26]),
        .I3(\r0_keep_reg[39] [28]),
        .I4(\r0_keep_reg[39] [29]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[6]_i_1 
       (.I0(\r0_keep_reg[39] [32]),
        .I1(\r0_keep_reg[39] [30]),
        .I2(\r0_keep_reg[39] [31]),
        .I3(\r0_keep_reg[39] [33]),
        .I4(\r0_keep_reg[39] [34]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r0_is_null_r[7]_i_2 
       (.I0(\r0_keep_reg[39] [37]),
        .I1(\r0_keep_reg[39] [35]),
        .I2(\r0_keep_reg[39] [36]),
        .I3(\r0_keep_reg[39] [38]),
        .I4(\r0_keep_reg[39] [39]),
        .O(D[6]));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [4]),
        .Q(r0_keep[4]),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [5]),
        .Q(r0_keep[5]),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [6]),
        .Q(r0_keep[6]),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_strb_reg_out_reg[7] [7]),
        .Q(r0_keep[7]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(m_axis_tlast),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  FDSE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(p_0_in1_in),
        .D(1'b0),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .S(SS));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[0] ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(SS));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[1] ),
        .Q(\r0_reg_sel_reg_n_0_[2] ),
        .R(SS));
  FDRE \r0_reg_sel_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[2] ),
        .Q(\r0_reg_sel_reg_n_0_[3] ),
        .R(SS));
  FDRE \r0_reg_sel_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[3] ),
        .Q(p_1_in2_in),
        .R(SS));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(m_axis_tuser),
        .Q(r0_user),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1
       (.I0(r0_last_reg_0),
        .I1(out),
        .O(sig_last_reg_out_reg));
  LUT6 #(
    .INIT(64'hF3FFBFBFFFFFAFAF)) 
    \state[0]_i_1 
       (.I0(d2_ready),
        .I1(m_axis_tvalid),
        .I2(d2_valid),
        .I3(r0_last_reg_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_last_reg_0),
        .O(state[0]));
  LUT6 #(
    .INIT(64'hF0F0F0FFF8F8F0F0)) 
    \state[1]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(r0_last_reg_0),
        .I2(\state[1]_i_2_n_0 ),
        .I3(d2_ready),
        .I4(\state_reg_n_0_[2] ),
        .I5(d2_valid),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    \state[1]_i_2 
       (.I0(d2_valid),
        .I1(r0_last_reg_0),
        .I2(m_axis_tvalid),
        .I3(\r0_reg_sel_reg_n_0_[3] ),
        .I4(p_0_in1_in),
        .I5(p_1_in2_in),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \state[2]_i_1 
       (.I0(m_axis_tvalid),
        .I1(r0_last_reg_0),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_2_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    \state[2]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(r0_last_reg_n_0),
        .I2(d2_valid),
        .I3(m_axis_tvalid),
        .I4(r0_last_reg_0),
        .I5(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(r0_last_reg_0),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc
   ();

  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(frame_ptr_out_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(frame_ptr_out_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(frame_ptr_out_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(frame_ptr_out_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(frame_ptr_out_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(frame_ptr_out_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(frame_ptr_in_d2[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_64
   (\stride_vid_reg[0] ,
    D,
    Q,
    zero_vsize_err0,
    zero_hsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    all_idle_reg,
    \stride_vid_reg[0]_0 ,
    p_49_out,
    p_4_out,
    \dm_address_reg[23] ,
    \dm_address_reg[23]_0 ,
    \dm_address_reg[23]_1 ,
    \dm_address_reg[23]_2 ,
    \dm_address_reg[23]_3 ,
    \dm_address_reg[23]_4 ,
    \dm_address_reg[23]_5 ,
    \dm_address_reg[23]_6 ,
    \dm_address_reg[31] ,
    \dm_address_reg[31]_0 ,
    \dm_address_reg[31]_1 ,
    \dm_address_reg[31]_2 ,
    \dm_address_reg[31]_3 ,
    \dm_address_reg[31]_4 ,
    \dm_address_reg[31]_5 ,
    \dm_address_reg[31]_6 ,
    \dm_address_reg[39] ,
    \dm_address_reg[39]_0 ,
    \dm_address_reg[39]_1 ,
    \dm_address_reg[39]_2 ,
    \dm_address_reg[39]_3 ,
    \dm_address_reg[39]_4 ,
    \dm_address_reg[39]_5 ,
    \dm_address_reg[39]_6 ,
    \dm_address_reg[47] ,
    \dm_address_reg[47]_0 ,
    \dm_address_reg[47]_1 ,
    \dm_address_reg[47]_2 ,
    \dm_address_reg[47]_3 ,
    \dm_address_reg[47]_4 ,
    \dm_address_reg[47]_5 ,
    \dm_address_reg[47]_6 ,
    \dm_address_reg[55] ,
    \dm_address_reg[55]_0 ,
    \dm_address_reg[55]_1 ,
    \dm_address_reg[55]_2 ,
    \dm_address_reg[55]_3 ,
    \dm_address_reg[55]_4 ,
    \dm_address_reg[55]_5 ,
    \dm_address_reg[55]_6 ,
    \dm_address_reg[63] ,
    \dm_address_reg[63]_0 ,
    \dm_address_reg[63]_1 ,
    \dm_address_reg[63]_2 ,
    \dm_address_reg[63]_3 ,
    \dm_address_reg[63]_4 ,
    \dm_address_reg[63]_5 ,
    \dm_address_reg[63]_6 ,
    O,
    CO,
    \dm_address_reg[15] ,
    p_2_out,
    prmtr_updt_complete_i_reg,
    m_axi_mm2s_aclk,
    p_26_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    load_new_addr,
    p_67_out,
    p_27_out,
    tstvect_fsync_d2,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \dm_address_reg[15]_0 ,
    mask_fsync_out_i,
    tstvect_fsync_d1,
    SR,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    p_1_out);
  output \stride_vid_reg[0] ;
  output [0:0]D;
  output [12:0]Q;
  output zero_vsize_err0;
  output zero_hsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output all_idle_reg;
  output \stride_vid_reg[0]_0 ;
  output p_49_out;
  output p_4_out;
  output \dm_address_reg[23] ;
  output \dm_address_reg[23]_0 ;
  output \dm_address_reg[23]_1 ;
  output \dm_address_reg[23]_2 ;
  output \dm_address_reg[23]_3 ;
  output \dm_address_reg[23]_4 ;
  output \dm_address_reg[23]_5 ;
  output \dm_address_reg[23]_6 ;
  output \dm_address_reg[31] ;
  output \dm_address_reg[31]_0 ;
  output \dm_address_reg[31]_1 ;
  output \dm_address_reg[31]_2 ;
  output \dm_address_reg[31]_3 ;
  output \dm_address_reg[31]_4 ;
  output \dm_address_reg[31]_5 ;
  output \dm_address_reg[31]_6 ;
  output \dm_address_reg[39] ;
  output \dm_address_reg[39]_0 ;
  output \dm_address_reg[39]_1 ;
  output \dm_address_reg[39]_2 ;
  output \dm_address_reg[39]_3 ;
  output \dm_address_reg[39]_4 ;
  output \dm_address_reg[39]_5 ;
  output \dm_address_reg[39]_6 ;
  output \dm_address_reg[47] ;
  output \dm_address_reg[47]_0 ;
  output \dm_address_reg[47]_1 ;
  output \dm_address_reg[47]_2 ;
  output \dm_address_reg[47]_3 ;
  output \dm_address_reg[47]_4 ;
  output \dm_address_reg[47]_5 ;
  output \dm_address_reg[47]_6 ;
  output \dm_address_reg[55] ;
  output \dm_address_reg[55]_0 ;
  output \dm_address_reg[55]_1 ;
  output \dm_address_reg[55]_2 ;
  output \dm_address_reg[55]_3 ;
  output \dm_address_reg[55]_4 ;
  output \dm_address_reg[55]_5 ;
  output \dm_address_reg[55]_6 ;
  output \dm_address_reg[63] ;
  output \dm_address_reg[63]_0 ;
  output \dm_address_reg[63]_1 ;
  output \dm_address_reg[63]_2 ;
  output \dm_address_reg[63]_3 ;
  output \dm_address_reg[63]_4 ;
  output \dm_address_reg[63]_5 ;
  output \dm_address_reg[63]_6 ;
  output [7:0]O;
  output [0:0]CO;
  output [7:0]\dm_address_reg[15] ;
  output p_2_out;
  input prmtr_updt_complete_i_reg;
  input m_axi_mm2s_aclk;
  input p_26_out;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input load_new_addr;
  input p_67_out;
  input p_27_out;
  input tstvect_fsync_d2;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input [15:0]\dm_address_reg[15]_0 ;
  input mask_fsync_out_i;
  input tstvect_fsync_d1;
  input [0:0]SR;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ;
  input [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input p_1_out;

  wire [0:0]CO;
  wire [0:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire [7:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire all_idle_reg;
  wire [7:0]\dm_address_reg[15] ;
  wire [15:0]\dm_address_reg[15]_0 ;
  wire \dm_address_reg[23] ;
  wire \dm_address_reg[23]_0 ;
  wire \dm_address_reg[23]_1 ;
  wire \dm_address_reg[23]_2 ;
  wire \dm_address_reg[23]_3 ;
  wire \dm_address_reg[23]_4 ;
  wire \dm_address_reg[23]_5 ;
  wire \dm_address_reg[23]_6 ;
  wire \dm_address_reg[31] ;
  wire \dm_address_reg[31]_0 ;
  wire \dm_address_reg[31]_1 ;
  wire \dm_address_reg[31]_2 ;
  wire \dm_address_reg[31]_3 ;
  wire \dm_address_reg[31]_4 ;
  wire \dm_address_reg[31]_5 ;
  wire \dm_address_reg[31]_6 ;
  wire \dm_address_reg[39] ;
  wire \dm_address_reg[39]_0 ;
  wire \dm_address_reg[39]_1 ;
  wire \dm_address_reg[39]_2 ;
  wire \dm_address_reg[39]_3 ;
  wire \dm_address_reg[39]_4 ;
  wire \dm_address_reg[39]_5 ;
  wire \dm_address_reg[39]_6 ;
  wire \dm_address_reg[47] ;
  wire \dm_address_reg[47]_0 ;
  wire \dm_address_reg[47]_1 ;
  wire \dm_address_reg[47]_2 ;
  wire \dm_address_reg[47]_3 ;
  wire \dm_address_reg[47]_4 ;
  wire \dm_address_reg[47]_5 ;
  wire \dm_address_reg[47]_6 ;
  wire \dm_address_reg[55] ;
  wire \dm_address_reg[55]_0 ;
  wire \dm_address_reg[55]_1 ;
  wire \dm_address_reg[55]_2 ;
  wire \dm_address_reg[55]_3 ;
  wire \dm_address_reg[55]_4 ;
  wire \dm_address_reg[55]_5 ;
  wire \dm_address_reg[55]_6 ;
  wire \dm_address_reg[63] ;
  wire \dm_address_reg[63]_0 ;
  wire \dm_address_reg[63]_1 ;
  wire \dm_address_reg[63]_2 ;
  wire \dm_address_reg[63]_3 ;
  wire \dm_address_reg[63]_4 ;
  wire \dm_address_reg[63]_5 ;
  wire \dm_address_reg[63]_6 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire p_1_out;
  wire p_26_out;
  wire p_27_out;
  wire p_2_out;
  wire p_49_out;
  wire p_4_out;
  wire p_67_out;
  wire prmtr_updt_complete_i_reg;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire \stride_vid_reg[0] ;
  wire \stride_vid_reg[0]_0 ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(tstvect_fsync_d2),
        .O(p_4_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(p_27_out),
        .O(p_49_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(mask_fsync_out_i),
        .I2(tstvect_fsync_d1),
        .O(p_2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_64 \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ),
        .\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] (\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\stride_vid_reg[0]_0 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\stride_vid_reg[0] ),
        .O(O),
        .Q(Q),
        .SR(SR),
        .\dm_address_reg[15] (\dm_address_reg[15] ),
        .\dm_address_reg[15]_0 (\dm_address_reg[15]_0 ),
        .\dm_address_reg[23] (\dm_address_reg[23] ),
        .\dm_address_reg[23]_0 (\dm_address_reg[23]_0 ),
        .\dm_address_reg[23]_1 (\dm_address_reg[23]_1 ),
        .\dm_address_reg[23]_2 (\dm_address_reg[23]_2 ),
        .\dm_address_reg[23]_3 (\dm_address_reg[23]_3 ),
        .\dm_address_reg[23]_4 (\dm_address_reg[23]_4 ),
        .\dm_address_reg[23]_5 (\dm_address_reg[23]_5 ),
        .\dm_address_reg[23]_6 (\dm_address_reg[23]_6 ),
        .\dm_address_reg[31] (\dm_address_reg[31] ),
        .\dm_address_reg[31]_0 (\dm_address_reg[31]_0 ),
        .\dm_address_reg[31]_1 (\dm_address_reg[31]_1 ),
        .\dm_address_reg[31]_2 (\dm_address_reg[31]_2 ),
        .\dm_address_reg[31]_3 (\dm_address_reg[31]_3 ),
        .\dm_address_reg[31]_4 (\dm_address_reg[31]_4 ),
        .\dm_address_reg[31]_5 (\dm_address_reg[31]_5 ),
        .\dm_address_reg[31]_6 (\dm_address_reg[31]_6 ),
        .\dm_address_reg[39] (\dm_address_reg[39] ),
        .\dm_address_reg[39]_0 (\dm_address_reg[39]_0 ),
        .\dm_address_reg[39]_1 (\dm_address_reg[39]_1 ),
        .\dm_address_reg[39]_2 (\dm_address_reg[39]_2 ),
        .\dm_address_reg[39]_3 (\dm_address_reg[39]_3 ),
        .\dm_address_reg[39]_4 (\dm_address_reg[39]_4 ),
        .\dm_address_reg[39]_5 (\dm_address_reg[39]_5 ),
        .\dm_address_reg[39]_6 (\dm_address_reg[39]_6 ),
        .\dm_address_reg[47] (\dm_address_reg[47] ),
        .\dm_address_reg[47]_0 (\dm_address_reg[47]_0 ),
        .\dm_address_reg[47]_1 (\dm_address_reg[47]_1 ),
        .\dm_address_reg[47]_2 (\dm_address_reg[47]_2 ),
        .\dm_address_reg[47]_3 (\dm_address_reg[47]_3 ),
        .\dm_address_reg[47]_4 (\dm_address_reg[47]_4 ),
        .\dm_address_reg[47]_5 (\dm_address_reg[47]_5 ),
        .\dm_address_reg[47]_6 (\dm_address_reg[47]_6 ),
        .\dm_address_reg[55] (\dm_address_reg[55] ),
        .\dm_address_reg[55]_0 (\dm_address_reg[55]_0 ),
        .\dm_address_reg[55]_1 (\dm_address_reg[55]_1 ),
        .\dm_address_reg[55]_2 (\dm_address_reg[55]_2 ),
        .\dm_address_reg[55]_3 (\dm_address_reg[55]_3 ),
        .\dm_address_reg[55]_4 (\dm_address_reg[55]_4 ),
        .\dm_address_reg[55]_5 (\dm_address_reg[55]_5 ),
        .\dm_address_reg[55]_6 (\dm_address_reg[55]_6 ),
        .\dm_address_reg[63] (\dm_address_reg[63] ),
        .\dm_address_reg[63]_0 (\dm_address_reg[63]_0 ),
        .\dm_address_reg[63]_1 (\dm_address_reg[63]_1 ),
        .\dm_address_reg[63]_2 (\dm_address_reg[63]_2 ),
        .\dm_address_reg[63]_3 (\dm_address_reg[63]_3 ),
        .\dm_address_reg[63]_4 (\dm_address_reg[63]_4 ),
        .\dm_address_reg[63]_5 (\dm_address_reg[63]_5 ),
        .\dm_address_reg[63]_6 (\dm_address_reg[63]_6 ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(p_27_out),
        .I1(\stride_vid_reg[0] ),
        .I2(\stride_vid_reg[0]_0 ),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\stride_vid_reg[0]_0 ),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg),
        .Q(\stride_vid_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h15)) 
    all_idle_i_2
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(p_67_out),
        .I2(\stride_vid_reg[0] ),
        .O(all_idle_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_64
   (D,
    Q,
    zero_vsize_err0,
    zero_hsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    \dm_address_reg[23] ,
    \dm_address_reg[23]_0 ,
    \dm_address_reg[23]_1 ,
    \dm_address_reg[23]_2 ,
    \dm_address_reg[23]_3 ,
    \dm_address_reg[23]_4 ,
    \dm_address_reg[23]_5 ,
    \dm_address_reg[23]_6 ,
    \dm_address_reg[31] ,
    \dm_address_reg[31]_0 ,
    \dm_address_reg[31]_1 ,
    \dm_address_reg[31]_2 ,
    \dm_address_reg[31]_3 ,
    \dm_address_reg[31]_4 ,
    \dm_address_reg[31]_5 ,
    \dm_address_reg[31]_6 ,
    \dm_address_reg[39] ,
    \dm_address_reg[39]_0 ,
    \dm_address_reg[39]_1 ,
    \dm_address_reg[39]_2 ,
    \dm_address_reg[39]_3 ,
    \dm_address_reg[39]_4 ,
    \dm_address_reg[39]_5 ,
    \dm_address_reg[39]_6 ,
    \dm_address_reg[47] ,
    \dm_address_reg[47]_0 ,
    \dm_address_reg[47]_1 ,
    \dm_address_reg[47]_2 ,
    \dm_address_reg[47]_3 ,
    \dm_address_reg[47]_4 ,
    \dm_address_reg[47]_5 ,
    \dm_address_reg[47]_6 ,
    \dm_address_reg[55] ,
    \dm_address_reg[55]_0 ,
    \dm_address_reg[55]_1 ,
    \dm_address_reg[55]_2 ,
    \dm_address_reg[55]_3 ,
    \dm_address_reg[55]_4 ,
    \dm_address_reg[55]_5 ,
    \dm_address_reg[55]_6 ,
    \dm_address_reg[63] ,
    \dm_address_reg[63]_0 ,
    \dm_address_reg[63]_1 ,
    \dm_address_reg[63]_2 ,
    \dm_address_reg[63]_3 ,
    \dm_address_reg[63]_4 ,
    \dm_address_reg[63]_5 ,
    \dm_address_reg[63]_6 ,
    O,
    CO,
    \dm_address_reg[15] ,
    p_26_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    load_new_addr,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    p_27_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    \dm_address_reg[15]_0 ,
    SR,
    \reg_module_vsize_reg[12] ,
    m_axi_mm2s_aclk,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ,
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] );
  output [0:0]D;
  output [12:0]Q;
  output zero_vsize_err0;
  output zero_hsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output \dm_address_reg[23] ;
  output \dm_address_reg[23]_0 ;
  output \dm_address_reg[23]_1 ;
  output \dm_address_reg[23]_2 ;
  output \dm_address_reg[23]_3 ;
  output \dm_address_reg[23]_4 ;
  output \dm_address_reg[23]_5 ;
  output \dm_address_reg[23]_6 ;
  output \dm_address_reg[31] ;
  output \dm_address_reg[31]_0 ;
  output \dm_address_reg[31]_1 ;
  output \dm_address_reg[31]_2 ;
  output \dm_address_reg[31]_3 ;
  output \dm_address_reg[31]_4 ;
  output \dm_address_reg[31]_5 ;
  output \dm_address_reg[31]_6 ;
  output \dm_address_reg[39] ;
  output \dm_address_reg[39]_0 ;
  output \dm_address_reg[39]_1 ;
  output \dm_address_reg[39]_2 ;
  output \dm_address_reg[39]_3 ;
  output \dm_address_reg[39]_4 ;
  output \dm_address_reg[39]_5 ;
  output \dm_address_reg[39]_6 ;
  output \dm_address_reg[47] ;
  output \dm_address_reg[47]_0 ;
  output \dm_address_reg[47]_1 ;
  output \dm_address_reg[47]_2 ;
  output \dm_address_reg[47]_3 ;
  output \dm_address_reg[47]_4 ;
  output \dm_address_reg[47]_5 ;
  output \dm_address_reg[47]_6 ;
  output \dm_address_reg[55] ;
  output \dm_address_reg[55]_0 ;
  output \dm_address_reg[55]_1 ;
  output \dm_address_reg[55]_2 ;
  output \dm_address_reg[55]_3 ;
  output \dm_address_reg[55]_4 ;
  output \dm_address_reg[55]_5 ;
  output \dm_address_reg[55]_6 ;
  output \dm_address_reg[63] ;
  output \dm_address_reg[63]_0 ;
  output \dm_address_reg[63]_1 ;
  output \dm_address_reg[63]_2 ;
  output \dm_address_reg[63]_3 ;
  output \dm_address_reg[63]_4 ;
  output \dm_address_reg[63]_5 ;
  output \dm_address_reg[63]_6 ;
  output [7:0]O;
  output [0:0]CO;
  output [7:0]\dm_address_reg[15] ;
  input p_26_out;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input load_new_addr;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input p_27_out;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [15:0]\dm_address_reg[15]_0 ;
  input [0:0]SR;
  input [12:0]\reg_module_vsize_reg[12] ;
  input m_axi_mm2s_aclk;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ;
  input [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ;
  input [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] ;
  wire [63:0]\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [63:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [63:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [63:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [7:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire \dm_address[0]_i_10_n_0 ;
  wire \dm_address[0]_i_11_n_0 ;
  wire \dm_address[0]_i_12_n_0 ;
  wire \dm_address[0]_i_13_n_0 ;
  wire \dm_address[0]_i_14_n_0 ;
  wire \dm_address[0]_i_15_n_0 ;
  wire \dm_address[0]_i_16_n_0 ;
  wire \dm_address[0]_i_17_n_0 ;
  wire \dm_address[0]_i_18_n_0 ;
  wire \dm_address[0]_i_19_n_0 ;
  wire \dm_address[0]_i_20_n_0 ;
  wire \dm_address[0]_i_21_n_0 ;
  wire \dm_address[0]_i_22_n_0 ;
  wire \dm_address[0]_i_23_n_0 ;
  wire \dm_address[0]_i_24_n_0 ;
  wire \dm_address[0]_i_25_n_0 ;
  wire \dm_address[0]_i_26_n_0 ;
  wire \dm_address[0]_i_3_n_0 ;
  wire \dm_address[0]_i_4_n_0 ;
  wire \dm_address[0]_i_5_n_0 ;
  wire \dm_address[0]_i_6_n_0 ;
  wire \dm_address[0]_i_7_n_0 ;
  wire \dm_address[0]_i_8_n_0 ;
  wire \dm_address[0]_i_9_n_0 ;
  wire \dm_address[8]_i_10_n_0 ;
  wire \dm_address[8]_i_11_n_0 ;
  wire \dm_address[8]_i_12_n_0 ;
  wire \dm_address[8]_i_13_n_0 ;
  wire \dm_address[8]_i_14_n_0 ;
  wire \dm_address[8]_i_15_n_0 ;
  wire \dm_address[8]_i_16_n_0 ;
  wire \dm_address[8]_i_17_n_0 ;
  wire \dm_address[8]_i_18_n_0 ;
  wire \dm_address[8]_i_19_n_0 ;
  wire \dm_address[8]_i_20_n_0 ;
  wire \dm_address[8]_i_21_n_0 ;
  wire \dm_address[8]_i_22_n_0 ;
  wire \dm_address[8]_i_23_n_0 ;
  wire \dm_address[8]_i_24_n_0 ;
  wire \dm_address[8]_i_25_n_0 ;
  wire \dm_address[8]_i_2_n_0 ;
  wire \dm_address[8]_i_3_n_0 ;
  wire \dm_address[8]_i_4_n_0 ;
  wire \dm_address[8]_i_5_n_0 ;
  wire \dm_address[8]_i_6_n_0 ;
  wire \dm_address[8]_i_7_n_0 ;
  wire \dm_address[8]_i_8_n_0 ;
  wire \dm_address[8]_i_9_n_0 ;
  wire \dm_address_reg[0]_i_2_n_0 ;
  wire \dm_address_reg[0]_i_2_n_1 ;
  wire \dm_address_reg[0]_i_2_n_2 ;
  wire \dm_address_reg[0]_i_2_n_3 ;
  wire \dm_address_reg[0]_i_2_n_5 ;
  wire \dm_address_reg[0]_i_2_n_6 ;
  wire \dm_address_reg[0]_i_2_n_7 ;
  wire [7:0]\dm_address_reg[15] ;
  wire [15:0]\dm_address_reg[15]_0 ;
  wire \dm_address_reg[23] ;
  wire \dm_address_reg[23]_0 ;
  wire \dm_address_reg[23]_1 ;
  wire \dm_address_reg[23]_2 ;
  wire \dm_address_reg[23]_3 ;
  wire \dm_address_reg[23]_4 ;
  wire \dm_address_reg[23]_5 ;
  wire \dm_address_reg[23]_6 ;
  wire \dm_address_reg[31] ;
  wire \dm_address_reg[31]_0 ;
  wire \dm_address_reg[31]_1 ;
  wire \dm_address_reg[31]_2 ;
  wire \dm_address_reg[31]_3 ;
  wire \dm_address_reg[31]_4 ;
  wire \dm_address_reg[31]_5 ;
  wire \dm_address_reg[31]_6 ;
  wire \dm_address_reg[39] ;
  wire \dm_address_reg[39]_0 ;
  wire \dm_address_reg[39]_1 ;
  wire \dm_address_reg[39]_2 ;
  wire \dm_address_reg[39]_3 ;
  wire \dm_address_reg[39]_4 ;
  wire \dm_address_reg[39]_5 ;
  wire \dm_address_reg[39]_6 ;
  wire \dm_address_reg[47] ;
  wire \dm_address_reg[47]_0 ;
  wire \dm_address_reg[47]_1 ;
  wire \dm_address_reg[47]_2 ;
  wire \dm_address_reg[47]_3 ;
  wire \dm_address_reg[47]_4 ;
  wire \dm_address_reg[47]_5 ;
  wire \dm_address_reg[47]_6 ;
  wire \dm_address_reg[55] ;
  wire \dm_address_reg[55]_0 ;
  wire \dm_address_reg[55]_1 ;
  wire \dm_address_reg[55]_2 ;
  wire \dm_address_reg[55]_3 ;
  wire \dm_address_reg[55]_4 ;
  wire \dm_address_reg[55]_5 ;
  wire \dm_address_reg[55]_6 ;
  wire \dm_address_reg[63] ;
  wire \dm_address_reg[63]_0 ;
  wire \dm_address_reg[63]_1 ;
  wire \dm_address_reg[63]_2 ;
  wire \dm_address_reg[63]_3 ;
  wire \dm_address_reg[63]_4 ;
  wire \dm_address_reg[63]_5 ;
  wire \dm_address_reg[63]_6 ;
  wire \dm_address_reg[8]_i_1_n_1 ;
  wire \dm_address_reg[8]_i_1_n_2 ;
  wire \dm_address_reg[8]_i_1_n_3 ;
  wire \dm_address_reg[8]_i_1_n_5 ;
  wire \dm_address_reg[8]_i_1_n_6 ;
  wire \dm_address_reg[8]_i_1_n_7 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire p_26_out;
  wire p_27_out;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [15:0]stride_vid;
  wire video_reg_update;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;
  wire [3:3]\NLW_dm_address_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[8]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(p_26_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .O(D));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][32] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [32]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [32]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][33] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [33]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [33]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][34] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [34]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [34]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][35] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [35]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [35]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][36] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [36]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [36]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][37] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [37]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [37]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][38] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [38]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [38]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][39] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [39]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [39]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][40] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [40]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [40]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][41] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [41]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [41]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][42] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [42]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [42]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][43] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [43]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [43]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][44] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [44]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [44]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][45] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [45]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [45]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][46] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [46]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [46]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][47] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [47]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [47]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][48] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [48]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [48]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][49] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [49]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [49]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][50] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [50]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [50]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][51] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [51]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [51]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][52] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [52]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [52]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][53] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [53]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [53]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][54] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [54]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [54]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][55] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [55]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [55]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][56] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [56]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [56]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][57] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [57]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [57]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][58] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [58]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [58]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][59] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [59]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [59]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][60] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [60]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [60]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][61] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [61]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [61]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][62] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [62]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [62]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [63]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [63]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [32]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [32]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [33]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [33]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [34]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [34]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [35]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [35]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [36]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [36]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [37]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [37]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [38]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [38]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [39]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [39]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [40]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [40]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [41]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [41]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [42]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [42]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [43]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [43]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [44]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [44]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [45]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [45]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [46]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [46]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [47]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [47]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [48]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [48]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [49]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [49]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [50]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [50]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [51]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [51]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [52]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [52]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [53]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [53]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [54]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [54]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [55]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [55]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [56]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [56]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [57]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [57]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [58]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [58]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [59]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [59]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [60]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [60]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [61]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [61]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [62]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [62]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [63]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [63]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][32] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [32]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [32]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][33] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [33]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [33]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][34] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [34]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [34]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][35] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [35]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [35]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][36] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [36]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [36]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][37] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [37]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [37]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][38] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [38]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [38]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][39] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [39]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [39]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][40] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [40]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [40]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][41] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [41]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [41]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][42] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [42]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [42]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][43] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [43]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [43]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][44] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [44]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [44]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][45] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [45]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [45]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][46] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [46]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [46]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][47] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [47]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [47]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][48] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [48]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [48]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][49] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [49]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [49]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][50] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [50]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [50]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][51] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [51]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [51]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][52] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [52]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [52]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][53] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [53]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [53]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][54] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [54]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [54]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][55] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [55]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [55]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][56] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [56]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [56]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][57] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [57]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [57]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][58] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [58]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [58]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][59] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [59]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [59]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][60] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [60]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [60]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][61] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [61]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [61]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][62] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [62]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [62]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [63]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [63]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_10 
       (.I0(stride_vid[0]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_11 
       (.I0(stride_vid[7]),
        .I1(\dm_address_reg[15]_0 [7]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_19_n_0 ),
        .O(\dm_address[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_12 
       (.I0(stride_vid[6]),
        .I1(\dm_address_reg[15]_0 [6]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_20_n_0 ),
        .O(\dm_address[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_13 
       (.I0(stride_vid[5]),
        .I1(\dm_address_reg[15]_0 [5]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_21_n_0 ),
        .O(\dm_address[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_14 
       (.I0(stride_vid[4]),
        .I1(\dm_address_reg[15]_0 [4]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_22_n_0 ),
        .O(\dm_address[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_15 
       (.I0(stride_vid[3]),
        .I1(\dm_address_reg[15]_0 [3]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_23_n_0 ),
        .O(\dm_address[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_16 
       (.I0(stride_vid[2]),
        .I1(\dm_address_reg[15]_0 [2]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_24_n_0 ),
        .O(\dm_address[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_17 
       (.I0(stride_vid[1]),
        .I1(\dm_address_reg[15]_0 [1]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_25_n_0 ),
        .O(\dm_address[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_18 
       (.I0(stride_vid[0]),
        .I1(\dm_address_reg[15]_0 [0]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_26_n_0 ),
        .O(\dm_address[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_19 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .O(\dm_address[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_20 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .O(\dm_address[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_21 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .O(\dm_address[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_22 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .O(\dm_address[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_23 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .O(\dm_address[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_24 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .O(\dm_address[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_25 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .O(\dm_address[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_26 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .O(\dm_address[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_3 
       (.I0(stride_vid[7]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_4 
       (.I0(stride_vid[6]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_5 
       (.I0(stride_vid[5]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_6 
       (.I0(stride_vid[4]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_7 
       (.I0(stride_vid[3]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_8 
       (.I0(stride_vid[2]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_9 
       (.I0(stride_vid[1]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .O(\dm_address_reg[23]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .O(\dm_address_reg[23]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .O(\dm_address_reg[23]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .O(\dm_address_reg[23]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .O(\dm_address_reg[23]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_15 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .O(\dm_address_reg[23]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_16 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .O(\dm_address_reg[23]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_17 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .O(\dm_address_reg[23] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .O(\dm_address_reg[31]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .O(\dm_address_reg[31]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .O(\dm_address_reg[31]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .O(\dm_address_reg[31]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .O(\dm_address_reg[31]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_15 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .O(\dm_address_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_16 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .O(\dm_address_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_17 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .O(\dm_address_reg[31] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [39]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [39]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [39]),
        .O(\dm_address_reg[39]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [38]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [38]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [38]),
        .O(\dm_address_reg[39]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [37]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [37]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [37]),
        .O(\dm_address_reg[39]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [36]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [36]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [36]),
        .O(\dm_address_reg[39]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [35]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [35]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [35]),
        .O(\dm_address_reg[39]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_15 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [34]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [34]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [34]),
        .O(\dm_address_reg[39]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_16 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [33]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [33]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [33]),
        .O(\dm_address_reg[39]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[32]_i_17 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [32]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [32]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [32]),
        .O(\dm_address_reg[39] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [47]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [47]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [47]),
        .O(\dm_address_reg[47]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [46]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [46]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [46]),
        .O(\dm_address_reg[47]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [45]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [45]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [45]),
        .O(\dm_address_reg[47]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [44]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [44]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [44]),
        .O(\dm_address_reg[47]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [43]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [43]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [43]),
        .O(\dm_address_reg[47]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_15 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [42]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [42]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [42]),
        .O(\dm_address_reg[47]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_16 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [41]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [41]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [41]),
        .O(\dm_address_reg[47]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[40]_i_17 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [40]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [40]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [40]),
        .O(\dm_address_reg[47] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [55]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [55]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [55]),
        .O(\dm_address_reg[55]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [54]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [54]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [54]),
        .O(\dm_address_reg[55]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [53]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [53]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [53]),
        .O(\dm_address_reg[55]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [52]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [52]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [52]),
        .O(\dm_address_reg[55]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [51]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [51]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [51]),
        .O(\dm_address_reg[55]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_15 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [50]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [50]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [50]),
        .O(\dm_address_reg[55]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_16 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [49]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [49]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [49]),
        .O(\dm_address_reg[55]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[48]_i_17 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [48]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [48]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [48]),
        .O(\dm_address_reg[55] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [63]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [63]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [63]),
        .O(\dm_address_reg[63]_6 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [62]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [62]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [62]),
        .O(\dm_address_reg[63]_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [61]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [61]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [61]),
        .O(\dm_address_reg[63]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [60]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [60]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [60]),
        .O(\dm_address_reg[63]_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [59]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [59]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [59]),
        .O(\dm_address_reg[63]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_15 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [58]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [58]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [58]),
        .O(\dm_address_reg[63]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_16 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [57]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [57]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [57]),
        .O(\dm_address_reg[63]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[56]_i_17 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [56]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [56]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [56]),
        .O(\dm_address_reg[63] ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_10 
       (.I0(stride_vid[15]),
        .I1(\dm_address_reg[15]_0 [15]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_18_n_0 ),
        .O(\dm_address[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_11 
       (.I0(stride_vid[14]),
        .I1(\dm_address_reg[15]_0 [14]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_19_n_0 ),
        .O(\dm_address[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_12 
       (.I0(stride_vid[13]),
        .I1(\dm_address_reg[15]_0 [13]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_20_n_0 ),
        .O(\dm_address[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_13 
       (.I0(stride_vid[12]),
        .I1(\dm_address_reg[15]_0 [12]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_21_n_0 ),
        .O(\dm_address[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_14 
       (.I0(stride_vid[11]),
        .I1(\dm_address_reg[15]_0 [11]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_22_n_0 ),
        .O(\dm_address[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_15 
       (.I0(stride_vid[10]),
        .I1(\dm_address_reg[15]_0 [10]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_23_n_0 ),
        .O(\dm_address[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_16 
       (.I0(stride_vid[9]),
        .I1(\dm_address_reg[15]_0 [9]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_24_n_0 ),
        .O(\dm_address[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_17 
       (.I0(stride_vid[8]),
        .I1(\dm_address_reg[15]_0 [8]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_25_n_0 ),
        .O(\dm_address[8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_18 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .O(\dm_address[8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_19 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .O(\dm_address[8]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_2 
       (.I0(stride_vid[15]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_20 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .O(\dm_address[8]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_21 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .O(\dm_address[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_22 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .O(\dm_address[8]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_23 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .O(\dm_address[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_24 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .O(\dm_address[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_25 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .O(\dm_address[8]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_3 
       (.I0(stride_vid[14]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_4 
       (.I0(stride_vid[13]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_5 
       (.I0(stride_vid[12]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_6 
       (.I0(stride_vid[11]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_7 
       (.I0(stride_vid[10]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_8 
       (.I0(stride_vid[9]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_9 
       (.I0(stride_vid[8]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dm_address_reg[0]_i_2_n_0 ,\dm_address_reg[0]_i_2_n_1 ,\dm_address_reg[0]_i_2_n_2 ,\dm_address_reg[0]_i_2_n_3 ,\NLW_dm_address_reg[0]_i_2_CO_UNCONNECTED [3],\dm_address_reg[0]_i_2_n_5 ,\dm_address_reg[0]_i_2_n_6 ,\dm_address_reg[0]_i_2_n_7 }),
        .DI({\dm_address[0]_i_3_n_0 ,\dm_address[0]_i_4_n_0 ,\dm_address[0]_i_5_n_0 ,\dm_address[0]_i_6_n_0 ,\dm_address[0]_i_7_n_0 ,\dm_address[0]_i_8_n_0 ,\dm_address[0]_i_9_n_0 ,\dm_address[0]_i_10_n_0 }),
        .O(O),
        .S({\dm_address[0]_i_11_n_0 ,\dm_address[0]_i_12_n_0 ,\dm_address[0]_i_13_n_0 ,\dm_address[0]_i_14_n_0 ,\dm_address[0]_i_15_n_0 ,\dm_address[0]_i_16_n_0 ,\dm_address[0]_i_17_n_0 ,\dm_address[0]_i_18_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \dm_address_reg[8]_i_1 
       (.CI(\dm_address_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({CO,\dm_address_reg[8]_i_1_n_1 ,\dm_address_reg[8]_i_1_n_2 ,\dm_address_reg[8]_i_1_n_3 ,\NLW_dm_address_reg[8]_i_1_CO_UNCONNECTED [3],\dm_address_reg[8]_i_1_n_5 ,\dm_address_reg[8]_i_1_n_6 ,\dm_address_reg[8]_i_1_n_7 }),
        .DI({\dm_address[8]_i_2_n_0 ,\dm_address[8]_i_3_n_0 ,\dm_address[8]_i_4_n_0 ,\dm_address[8]_i_5_n_0 ,\dm_address[8]_i_6_n_0 ,\dm_address[8]_i_7_n_0 ,\dm_address[8]_i_8_n_0 ,\dm_address[8]_i_9_n_0 }),
        .O(\dm_address_reg[15] ),
        .S({\dm_address[8]_i_10_n_0 ,\dm_address[8]_i_11_n_0 ,\dm_address[8]_i_12_n_0 ,\dm_address[8]_i_13_n_0 ,\dm_address[8]_i_14_n_0 ,\dm_address[8]_i_15_n_0 ,\dm_address[8]_i_16_n_0 ,\dm_address[8]_i_17_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .R(SR));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .R(SR));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .R(SR));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .R(SR));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .R(SR));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .R(SR));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .R(SR));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .R(SR));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .R(SR));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .R(SR));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .R(SR));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .R(SR));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .R(SR));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .R(SR));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .R(SR));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .R(SR));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .Q(stride_vid[0]),
        .R(SR));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .Q(stride_vid[10]),
        .R(SR));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .Q(stride_vid[11]),
        .R(SR));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .Q(stride_vid[12]),
        .R(SR));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .Q(stride_vid[13]),
        .R(SR));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .Q(stride_vid[14]),
        .R(SR));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .Q(stride_vid[15]),
        .R(SR));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .Q(stride_vid[1]),
        .R(SR));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .Q(stride_vid[2]),
        .R(SR));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .Q(stride_vid[3]),
        .R(SR));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .Q(stride_vid[4]),
        .R(SR));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .Q(stride_vid[5]),
        .R(SR));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .Q(stride_vid[6]),
        .R(SR));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .Q(stride_vid[7]),
        .R(SR));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .Q(stride_vid[8]),
        .R(SR));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .Q(stride_vid[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .I1(p_27_out),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000200)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .I3(load_new_addr),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .O(zero_hsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_hsize_err_i_2
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_5
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(zero_vsize_err_i_3_n_0),
        .I2(Q[11]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[2]),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    zero_vsize_err_i_2
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(Q[1]),
        .I3(Q[9]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_3
       (.I0(Q[12]),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(Q[0]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (sig_next_cmd_cmplt_reg_reg,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_dqual_reg_empty_reg,
    fifo_full_p1,
    Q,
    D,
    E,
    sig_push_dqual_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[0] ,
    out,
    \sig_dbeat_cntr_reg[7]_0 ,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    ram_full_i_reg,
    p_27_out,
    srst_full_ff_i,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[2] ,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n_0,
    SR,
    m_axi_mm2s_aclk);
  output sig_next_cmd_cmplt_reg_reg;
  output sig_next_cmd_cmplt_reg_reg_0;
  output sig_dqual_reg_empty_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output [7:0]D;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_next_cmd_cmplt_reg_reg_1;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[0] ;
  input [2:0]out;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input ram_full_i_reg;
  input p_27_out;
  input srst_full_ff_i;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input [2:0]\sig_addr_posted_cntr_reg[2] ;
  input sig_next_calc_error_reg_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n_0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i[2]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i[2]_i_4_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [2:0]out;
  wire p_27_out;
  wire ram_full_i_reg;
  wire [2:0]\sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire srst_full_ff_i;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h08002880)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(FIFO_Full_reg),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAA9A999999)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_mstr2data_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h60A0A0A3)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_3_n_0 ),
        .I1(sig_next_cmd_cmplt_reg_reg_0),
        .I2(sig_last_dbeat_reg),
        .I3(sig_next_sequential_reg),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAEE)) 
    \INFERRED_GEN.cnt_i[2]_i_3 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_4_n_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(FIFO_Full_reg_1),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_next_calc_error_reg_reg),
        .I5(sig_rd_empty),
        .O(\INFERRED_GEN.cnt_i[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \INFERRED_GEN.cnt_i[2]_i_4 
       (.I0(\sig_addr_posted_cntr_reg[2] [2]),
        .I1(\sig_addr_posted_cntr_reg[2] [1]),
        .I2(\sig_addr_posted_cntr_reg[2] [0]),
        .O(\INFERRED_GEN.cnt_i[2]_i_4_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    m_axi_mm2s_rready_INST_0_i_2
       (.I0(\sig_addr_posted_cntr_reg[2] [0]),
        .I1(\sig_addr_posted_cntr_reg[2] [2]),
        .I2(\sig_addr_posted_cntr_reg[2] [1]),
        .I3(sig_next_calc_error_reg_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(sig_next_cmd_cmplt_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [2]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [2]),
        .I5(\sig_dbeat_cntr_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAA8A0020)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(\sig_dbeat_cntr_reg[7] [5]),
        .I4(\sig_dbeat_cntr_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_0 ),
        .I1(sig_dqual_reg_empty_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAA8A00000020)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [5]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(\sig_dbeat_cntr_reg[7] [4]),
        .I4(\sig_dbeat_cntr_reg[7] [6]),
        .I5(\sig_dbeat_cntr_reg[7] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_next_cmd_cmplt_reg_reg_0),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_cmd_cmplt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_dqual_reg_empty_reg),
        .O(sig_push_dqual_reg));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(ram_full_i_reg),
        .I1(p_27_out),
        .I2(srst_full_ff_i),
        .I3(sig_halt_reg_reg),
        .I4(m_axi_mm2s_rvalid),
        .I5(sig_next_cmd_cmplt_reg_reg_1),
        .O(sig_next_cmd_cmplt_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0
   (fifo_full_p1,
    Q,
    sig_calc_error_pushed_reg,
    sig_wr_fifo,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_calc_error_pushed_reg;
  input sig_wr_fifo;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_59_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h80008220)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_calc_error_pushed),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(Q[2]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(p_59_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_calc_error_pushed_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    p_61_out,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input p_61_out;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire sts_tready_reg;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__2
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_61_out),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rsc2stat_status_valid),
        .I3(p_61_out),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .I3(sig_rsc2stat_status_valid),
        .I4(sts_tready_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(p_61_out),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2
   (sig_posted_to_axi_2_reg,
    fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    SR,
    m_axi_mm2s_aclk);
  output sig_posted_to_axi_2_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__1
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(sig_data2addr_stop_req),
        .I4(Q[0]),
        .I5(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_reg_empty),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[63]_i_2 
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_IN_0 FRAME_PTR" *) input [5:0]mm2s_frame_ptr_in;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) output [63:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [63:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) output [39:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [4:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) output mm2s_introut;

  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire [39:0]m_axis_mm2s_tdata;
  wire [4:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [5:0]NLW_U0_s2mm_frame_ptr_out_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "0" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "8" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "40" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "6" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_GENLOCK_MODE = "0" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[63:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[63:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[7:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(NLW_U0_s2mm_frame_ptr_out_UNCONNECTED[5:0]),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser(1'b0),
        .s_axis_s2mm_tvalid(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (sig_calc_error_reg_reg,
    sig_wr_fifo,
    out,
    sig_calc_error_reg0,
    in,
    p_59_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \s_axis_cmd_tdata_reg[95] ,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output sig_wr_fifo;
  output [81:0]out;
  input sig_calc_error_reg0;
  input [0:0]in;
  input p_59_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [80:0]\s_axis_cmd_tdata_reg[95] ;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire [81:0]out;
  wire p_59_out;
  wire [80:0]\s_axis_cmd_tdata_reg[95] ;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(p_59_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [43]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [49]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [50]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [51]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [52]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [53]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [54]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [55]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [56]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [57]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [58]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [59]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [60]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [61]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [62]),
        .Q(out[63]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [63]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [64]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [65]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [66]),
        .Q(out[67]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [67]),
        .Q(out[68]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [68]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [69]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [70]),
        .Q(out[71]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [71]),
        .Q(out[72]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][87]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [72]),
        .Q(out[73]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][88]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [73]),
        .Q(out[74]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][89]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [74]),
        .Q(out[75]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][90]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [75]),
        .Q(out[76]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][91]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [76]),
        .Q(out[77]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][92]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [77]),
        .Q(out[78]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][93]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [78]),
        .Q(out[79]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][94]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [79]),
        .Q(out[80]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][95]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [80]),
        .Q(out[81]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[95] [9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(sig_calc_error_reg_i_4_n_0),
        .I3(sig_calc_error_reg_i_5_n_0),
        .I4(sig_calc_error_reg0),
        .I5(in),
        .O(sig_calc_error_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_2
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[7]),
        .I3(out[6]),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_calc_error_reg_i_3
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(out[0]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(out[14]),
        .I1(out[13]),
        .I2(out[15]),
        .I3(out[12]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(out[10]),
        .I1(out[9]),
        .I2(out[11]),
        .I3(out[8]),
        .O(sig_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_wr_fifo,
    Q,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_rd_sts_slverr_reg_reg,
    m_axi_mm2s_aclk);
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_wr_fifo;
  input [2:0]Q;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_inhibit_rdy_n_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i_reg));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (sig_addr_valid_reg_reg,
    out,
    sig_calc_error_reg_reg,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_addr_valid_reg_reg;
  output [70:0]out;
  output sig_calc_error_reg_reg;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [68:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [68:0]in;
  wire m_axi_mm2s_aclk;
  wire [70:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[67]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[68]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[67]),
        .Q(out[69]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[68]),
        .Q(out[70]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[70]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_next_calc_error_reg_reg,
    out,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_1,
    sig_first_dbeat,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output [22:0]out;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [22:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire [22:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_last_dbeat_i_2_n_0),
        .I1(sig_first_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_last_dbeat_reg_0),
        .I4(\sig_dbeat_cntr_reg[7] ),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'hC5F50000C5050000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2_n_0),
        .I1(\sig_dbeat_cntr_reg[3] ),
        .I2(sig_last_dbeat_reg_0),
        .I3(\sig_dbeat_cntr_reg[7] ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_last_dbeat_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_last_dbeat_i_2
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .O(sig_last_dbeat_i_2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (sig_calc_error_reg_reg,
    E,
    Q,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_reg0,
    in,
    cmnd_wr,
    sig_inhibit_rdy_n,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    \s_axis_cmd_tdata_reg[95] );
  output sig_calc_error_reg_reg;
  output [0:0]E;
  output [0:0]Q;
  output [81:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_reg0;
  input [0:0]in;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input [80:0]\s_axis_cmd_tdata_reg[95] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [81:0]out;
  wire p_59_out;
  wire [80:0]\s_axis_cmd_tdata_reg[95] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.E(E),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[95] (\s_axis_cmd_tdata_reg[95] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg0(sig_calc_error_reg0),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    Q,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_61_out,
    sts_tready_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output [0:0]Q;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_61_out;
  input sts_tready_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_calc_error_reg_reg,
    sig_push_addr_reg1_out,
    SR,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    in);
  output sig_addr_valid_reg_reg;
  output [70:0]out;
  output sig_posted_to_axi_2_reg;
  output sig_calc_error_reg_reg;
  output sig_push_addr_reg1_out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input [68:0]in;

  wire [0:0]SR;
  wire [68:0]in;
  wire m_axi_mm2s_aclk;
  wire [70:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(sig_calc_error_reg_reg),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty_reg,
    sig_first_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_next_calc_error_reg_reg,
    D,
    E,
    sig_push_dqual_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    out,
    SR,
    m_axi_mm2s_aclk,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    m_axi_mm2s_rlast,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    ram_full_i_reg,
    p_27_out,
    srst_full_ff_i,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[2] ,
    sig_next_calc_error_reg_reg_0,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_last_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output sig_first_dbeat_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output sig_next_cmd_cmplt_reg_reg_0;
  output sig_next_calc_error_reg_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_next_cmd_cmplt_reg_reg_1;
  output [19:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input m_axi_mm2s_rlast;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input ram_full_i_reg;
  input p_27_out;
  input srst_full_ff_i;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input [2:0]\sig_addr_posted_cntr_reg[2] ;
  input sig_next_calc_error_reg_reg_0;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire p_27_out;
  wire ram_full_i_reg;
  wire [2:0]\sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire srst_full_ff_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .p_27_out(p_27_out),
        .ram_full_i_reg(ram_full_i_reg),
        .sel(sig_next_calc_error_reg_reg),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_next_cmd_cmplt_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .srst_full_ff_i(srst_full_ff_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (sig_calc_error_reg_reg,
    E,
    Q,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_reg0,
    in,
    cmnd_wr,
    sig_inhibit_rdy_n,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    \s_axis_cmd_tdata_reg[95] );
  output sig_calc_error_reg_reg;
  output [0:0]E;
  output [0:0]Q;
  output [81:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_reg0;
  input [0:0]in;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input [80:0]\s_axis_cmd_tdata_reg[95] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [81:0]out;
  wire p_59_out;
  wire [80:0]\s_axis_cmd_tdata_reg[95] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_59_out(p_59_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[95] (\s_axis_cmd_tdata_reg[95] ),
        .sig_calc_error_reg0(sig_calc_error_reg0),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[95]_i_2 
       (.I0(cmnd_wr),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(mm2s_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    Q,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_61_out,
    sts_tready_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output [0:0]Q;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_61_out;
  input sts_tready_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg;
  wire fifo_full_p1;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i_reg;
  wire sts_tready_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .sts_tready_reg(sts_tready_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_rd_sts_slverr_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sel,
    sig_push_addr_reg1_out,
    SR,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    in);
  output sig_addr_valid_reg_reg;
  output [70:0]out;
  output sig_posted_to_axi_2_reg;
  output sel;
  output sig_push_addr_reg1_out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input [68:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [68:0]in;
  wire m_axi_mm2s_aclk;
  wire [70:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty_reg,
    sig_first_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_cmd_cmplt_reg_reg_0,
    sel,
    D,
    E,
    sig_push_dqual_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    out,
    SR,
    m_axi_mm2s_aclk,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[7] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    m_axi_mm2s_rlast,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    ram_full_i_reg,
    p_27_out,
    srst_full_ff_i,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[2] ,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_0,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_last_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output sig_first_dbeat_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output sig_next_cmd_cmplt_reg_reg_0;
  output sel;
  output [7:0]D;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_next_cmd_cmplt_reg_reg_1;
  output [19:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[7] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input m_axi_mm2s_rlast;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input ram_full_i_reg;
  input p_27_out;
  input srst_full_ff_i;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input [2:0]\sig_addr_posted_cntr_reg[2] ;
  input sig_next_calc_error_reg_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_0;
  input [22:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire p_27_out;
  wire ram_full_i_reg;
  wire sel;
  wire [2:0]\sig_addr_posted_cntr_reg[2] ;
  wire [9:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire srst_full_ff_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(sig_cmd_fifo_data_out),
        .p_27_out(p_27_out),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_next_cmd_cmplt_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .srst_full_ff_i(srst_full_ff_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({out,sig_cmd_fifo_data_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_dqual_reg_empty_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [73:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [73:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[35:0]),
        .p_12_out(p_12_out[35:0]),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DINBDIN(DINBDIN),
        .E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[63:36]),
        .p_12_out(p_12_out[73:36]),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata);
  output [35:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [35:0]m_axi_mm2s_rdata;

  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_rdata;
  wire [35:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [37:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [27:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [27:0]m_axi_mm2s_rdata;
  wire [37:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.DINBDIN(DINBDIN),
        .E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata);
  output [35:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [35:0]m_axi_mm2s_rdata;

  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_rdata;
  wire [35:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire [15:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DINADIN({m_axi_mm2s_rdata[16:9],m_axi_mm2s_rdata[7:0]}),
        .DINBDIN({m_axi_mm2s_rdata[34:27],m_axi_mm2s_rdata[25:18]}),
        .DINPADINP({m_axi_mm2s_rdata[17],m_axi_mm2s_rdata[8]}),
        .DINPBDINP({m_axi_mm2s_rdata[35],m_axi_mm2s_rdata[26]}),
        .DOUTADOUT({p_12_out[16:9],p_12_out[7:0]}),
        .DOUTBDOUT({p_12_out[34:27],p_12_out[25:18]}),
        .DOUTPADOUTP({p_12_out[17],p_12_out[8]}),
        .DOUTPBDOUTP({p_12_out[35],p_12_out[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [37:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [27:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_100 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_101 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_102 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_103 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_108 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_109 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_110 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_116 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_117 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_118 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_124 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_125 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_126 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_76 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_84 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_93 ;
  wire \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_94 ;
  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [27:0]m_axi_mm2s_rdata;
  wire [37:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[18:15],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[14:10],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[9:5],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[4:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,DINBDIN[9:6],1'b0,1'b0,1'b0,DINBDIN[5:1],1'b0,1'b0,1'b0,DINBDIN[0],m_axi_mm2s_rdata[27:24],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[23:19]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,p_12_out[18:15],\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_76 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,p_12_out[14:10],\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_84 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,p_12_out[9:5],\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_93 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_94 ,p_12_out[4:0]}),
        .DOUTBDOUT({\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_100 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_101 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_102 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_103 ,p_12_out[37:34],\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_108 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_109 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_110 ,p_12_out[33:29],\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_116 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_117 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_118 ,p_12_out[28:24],\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_124 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_125 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_126 ,p_12_out[23:19]}),
        .DOUTPADOUTP({\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143 }),
        .DOUTPBDOUTP({\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146 ,\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147 }),
        .ECCPARITY(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b0),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [73:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [73:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.DINBDIN(DINBDIN),
        .E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [73:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [73:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.DINBDIN(DINBDIN),
        .E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [73:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [73:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.DINBDIN(DINBDIN),
        .E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_fifo_rstlogic
   (wr_rst_reg_reg_0,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    DINBDIN,
    p_27_out,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_i_reg);
  output wr_rst_reg_reg_0;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [0:0]DINBDIN;
  input p_27_out;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_i_reg;

  wire [0:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  (* async_reg = "true" *) wire d_asreg;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_27_out;
  wire ram_full_i_reg;
  (* async_reg = "true" *) wire rd_rst_reg;
  (* async_reg = "true" *) wire rdrst_q1;
  (* async_reg = "true" *) wire rdrst_q2;
  (* async_reg = "true" *) wire rdrst_q3;
  (* async_reg = "true" *) wire rst_d1;
  (* async_reg = "true" *) wire rst_d2;
  wire wr_rst_reg_i_1_n_0;
  wire wr_rst_reg_reg_0;
  (* async_reg = "true" *) wire wrrst_q1;
  (* async_reg = "true" *) wire wrrst_q2;
  (* async_reg = "true" *) wire wrrst_q3;

  LUT6 #(
    .INIT(64'h0E000E000E000000)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(DINBDIN),
        .I1(p_27_out),
        .I2(mm2s_halt),
        .I3(mm2s_prmry_resetn),
        .I4(ram_full_i_reg),
        .I5(wr_rst_reg_reg_0),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(d_asreg));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(rd_rst_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(wrrst_q1));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(wrrst_q2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(wrrst_q3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(rdrst_q1));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(rdrst_q2));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(rdrst_q3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    rst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    rst_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    wr_rst_reg_i_1
       (.I0(wr_rst_reg_reg_0),
        .I1(in0),
        .O(wr_rst_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_reg_i_1_n_0),
        .Q(wr_rst_reg_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
   (ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[8] ,
    ram_full_i_reg_0,
    comp1,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg,
    srst_full_ff_i);
  output ram_full_i_reg;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gc0.count_d1_reg[8] ;
  input ram_full_i_reg_0;
  input comp1;
  input ram_full_fb_i_reg;
  input ram_empty_fb_i_reg;
  input srst_full_ff_i;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire srst_full_ff_i;
  wire [7:3]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED ;
  wire [7:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY8 \gmux.gm[0].gm1.m1_CARRY4_CARRY8 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [7:5],comp0,\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [3],carrynet_2,carrynet_1,carrynet_0}),
        .DI({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED [7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED [7:0]),
        .S({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED [7:5],\gc0.count_d1_reg[8] ,\gcc0.gc0.count_d1_reg[7] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
  LUT6 #(
    .INIT(64'h00000000FF305500)) 
    ram_full_fb_i_i_1
       (.I0(comp0),
        .I1(ram_full_i_reg_0),
        .I2(comp1),
        .I3(ram_full_fb_i_reg),
        .I4(ram_empty_fb_i_reg),
        .I5(srst_full_ff_i),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3
   (comp1,
    \gcc0.gc0.count_reg[0] ,
    \gcc0.gc0.count_reg[2] ,
    \gcc0.gc0.count_reg[4] ,
    \gcc0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[8] );
  output comp1;
  input \gcc0.gc0.count_reg[0] ;
  input \gcc0.gc0.count_reg[2] ;
  input \gcc0.gc0.count_reg[4] ;
  input \gcc0.gc0.count_reg[7] ;
  input \gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_reg[0] ;
  wire \gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[4] ;
  wire \gcc0.gc0.count_reg[7] ;
  wire [7:3]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED ;
  wire [7:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY8 \gmux.gm[0].gm1.m1_CARRY4_CARRY8 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [7:5],comp1,\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [3],carrynet_2,carrynet_1,carrynet_0}),
        .DI({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED [7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED [7:0]),
        .S({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED [7:5],\gc0.count_d1_reg[8] ,\gcc0.gc0.count_reg[7] ,\gcc0.gc0.count_reg[4] ,\gcc0.gc0.count_reg[2] ,\gcc0.gc0.count_reg[0] }));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4
   (ram_empty_i_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[8] ,
    srst_full_ff_i,
    comp1,
    \gpregsm1.curr_fwft_state_reg[0] ,
    out,
    ram_full_fb_i_reg);
  output ram_empty_i_reg;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gc0.count_d1_reg[8] ;
  input srst_full_ff_i;
  input comp1;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input out;
  input ram_full_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire srst_full_ff_i;
  wire [7:3]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED ;
  wire [7:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY8 \gmux.gm[0].gm1.m1_CARRY4_CARRY8 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [7:5],comp0,\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [3],carrynet_2,carrynet_1,carrynet_0}),
        .DI({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED [7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED [7:0]),
        .S({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED [7:5],\gc0.count_d1_reg[8] ,\gcc0.gc0.count_d1_reg[7] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
  LUT6 #(
    .INIT(64'hFFFFFAAABBBBAAAA)) 
    ram_empty_fb_i_i_1
       (.I0(srst_full_ff_i),
        .I1(comp0),
        .I2(comp1),
        .I3(\gpregsm1.curr_fwft_state_reg[0] ),
        .I4(out),
        .I5(ram_full_fb_i_reg),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5
   (comp1,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_reg[8] );
  output comp1;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire [7:3]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED ;
  wire [7:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED ;
  wire [7:5]\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(CARRY4)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY8 \gmux.gm[0].gm1.m1_CARRY4_CARRY8 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [7:5],comp1,\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED [3],carrynet_2,carrynet_1,carrynet_0}),
        .DI({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED [7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED [7:0]),
        .S({\NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED [7:5],\gc0.count_reg[8] ,\gcc0.gc0.count_d1_reg[6] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (p_12_out,
    ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    wr_rst_reg_reg,
    sig_m_valid_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    DINBDIN,
    srst_full_ff_i,
    ram_full_i_reg_0,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_fb_i_reg,
    out,
    p_27_out);
  output [73:0]p_12_out;
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output wr_rst_reg_reg;
  output sig_m_valid_out_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;
  input srst_full_ff_i;
  input ram_full_i_reg_0;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_fb_i_reg;
  input out;
  input p_27_out;

  wire [9:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_22 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_13 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_14 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_15 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_11_out;
  wire [73:0]p_12_out;
  wire [8:8]p_12_out_0;
  wire p_17_out;
  wire p_27_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [7:0]rd_pntr_plus1;
  wire sig_m_valid_out_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire srst_full_ff_i;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out),
        .Q(rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gcc0.gc0.count_d1_reg[0]_0 (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gntv_or_sync_fifo.gl0.wr_n_15 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gcc0.gc0.count_d1_reg[4]_0 (\gntv_or_sync_fifo.gl0.wr_n_14 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_13 ),
        .\gcc0.gc0.count_d1_reg[7] (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .\gcc0.gc0.count_d1_reg[8] (p_11_out[8]),
        .\gcc0.gc0.count_reg[8] (p_12_out_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .ram_full_i_reg_1(\gntv_or_sync_fifo.gl0.rd_n_22 ),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en),
        .wr_rst_reg_reg(wr_rst_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_11_out),
        .E(p_17_out),
        .Q(p_12_out_0),
        .\gc0.count_d1_reg[7] (p_0_out[7:0]),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_12 ),
        .\gc0.count_d1_reg[8]_0 (\gntv_or_sync_fifo.gl0.rd_n_22 ),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_13 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_14 ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_15 ),
        .ram_empty_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .ram_empty_i_reg_3(\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .ram_empty_i_reg_4(\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .ram_empty_i_reg_5(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .ram_empty_i_reg_6(\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(wr_rst_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.DINBDIN(DINBDIN),
        .E(p_17_out),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_11_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo rstblk
       (.DINBDIN(DINBDIN[9]),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_27_out(p_27_out),
        .ram_full_i_reg(ram_full_i_reg_0),
        .wr_rst_reg_reg(wr_rst_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (p_12_out,
    ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    wr_rst_reg_reg,
    sig_m_valid_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    DINBDIN,
    srst_full_ff_i,
    ram_full_i_reg_0,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_fb_i_reg,
    out,
    p_27_out);
  output [73:0]p_12_out;
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output wr_rst_reg_reg;
  output sig_m_valid_out_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;
  input srst_full_ff_i;
  input ram_full_i_reg_0;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_fb_i_reg;
  input out;
  input p_27_out;

  wire [9:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [73:0]p_12_out;
  wire p_27_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire srst_full_ff_i;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.DINBDIN(DINBDIN),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_12_out(p_12_out),
        .p_27_out(p_27_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(wr_rst_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3
   (p_12_out,
    ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    wr_rst_reg_reg,
    sig_m_valid_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    DINBDIN,
    srst_full_ff_i,
    ram_full_i_reg_0,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_fb_i_reg,
    out,
    p_27_out);
  output [73:0]p_12_out;
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output wr_rst_reg_reg;
  output sig_m_valid_out_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;
  input srst_full_ff_i;
  input ram_full_i_reg_0;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_fb_i_reg;
  input out;
  input p_27_out;

  wire [9:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [73:0]p_12_out;
  wire p_27_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire srst_full_ff_i;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.DINBDIN(DINBDIN),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_12_out(p_12_out),
        .p_27_out(p_27_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(wr_rst_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth
   (p_12_out,
    ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    wr_rst_reg_reg,
    sig_m_valid_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    DINBDIN,
    srst_full_ff_i,
    ram_full_i_reg_0,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_fb_i_reg,
    out,
    p_27_out);
  output [73:0]p_12_out;
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output wr_rst_reg_reg;
  output sig_m_valid_out_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;
  input srst_full_ff_i;
  input ram_full_i_reg_0;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_fb_i_reg;
  input out;
  input p_27_out;

  wire [9:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [73:0]p_12_out;
  wire p_27_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_m_valid_out_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire srst_full_ff_i;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.DINBDIN(DINBDIN),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_12_out(p_12_out),
        .p_27_out(p_27_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(wr_rst_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (p_12_out,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    tmp_ram_regout_en,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    m_axi_mm2s_rdata,
    DINBDIN);
  output [73:0]p_12_out;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input tmp_ram_regout_en;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [63:0]m_axi_mm2s_rdata;
  input [9:0]DINBDIN;

  wire [9:0]DINBDIN;
  wire [0:0]E;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [63:0]m_axi_mm2s_rdata;
  wire [73:0]p_12_out;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DINBDIN(DINBDIN),
        .E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_12_out(p_12_out),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (Q,
    ram_full_i_reg,
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_empty_i_reg,
    ram_full_i_reg_0,
    ram_empty_i_reg_0,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    srst_full_ff_i,
    E,
    m_axi_mm2s_aclk);
  output [7:0]Q;
  output ram_full_i_reg;
  output [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_empty_i_reg;
  output ram_full_i_reg_0;
  output ram_empty_i_reg_0;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input srst_full_ff_i;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire m_axi_mm2s_aclk;
  wire [8:0]plusOp;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [8:8]rd_pntr_plus1;
  wire srst_full_ff_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[6]_i_1 
       (.I0(Q[5]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(rd_pntr_plus1),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc0.count[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(srst_full_ff_i));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(rd_pntr_plus1),
        .R(srst_full_ff_i));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] ),
        .O(ram_full_i_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
   (tmp_ram_regout_en,
    tmp_ram_rd_en,
    E,
    ram_full_i_reg,
    ram_empty_i_reg,
    sig_m_valid_out_reg,
    m_axi_mm2s_aclk,
    srst_full_ff_i,
    out,
    ram_empty_fb_i_reg,
    wr_rst_reg_reg);
  output tmp_ram_regout_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  output ram_full_i_reg;
  output ram_empty_i_reg;
  output sig_m_valid_out_reg;
  input m_axi_mm2s_aclk;
  input srst_full_ff_i;
  input out;
  input ram_empty_fb_i_reg;
  input wr_rst_reg_reg;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  wire aempty_fwft_fb_i_i_2_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_mm2s_aclk;
  wire [1:0]next_fwft_state;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_i_reg;
  wire sig_m_valid_out_reg;
  wire srst_full_ff_i;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  (* DONT_TOUCH *) wire user_valid;
  wire wr_rst_reg_reg;

  LUT6 #(
    .INIT(64'h00000000000075FF)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(empty_fwft_i),
        .I2(out),
        .I3(curr_fwft_state[1]),
        .I4(ram_empty_fb_i_reg),
        .I5(srst_full_ff_i),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'h000008AA)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(curr_fwft_state[1]),
        .I1(out),
        .I2(empty_fwft_i),
        .I3(curr_fwft_state[0]),
        .I4(srst_full_ff_i),
        .O(tmp_ram_regout_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2B0A0F0)) 
    aempty_fwft_fb_i_i_1
       (.I0(ram_empty_fb_i_reg),
        .I1(aempty_fwft_fb_i_i_2_n_0),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(srst_full_ff_i),
        .O(aempty_fwft_fb_i_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    aempty_fwft_fb_i_i_2
       (.I0(empty_fwft_i),
        .I1(out),
        .O(aempty_fwft_fb_i_i_2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAAAAAAFFAEFFAA)) 
    empty_fwft_fb_i_i_1
       (.I0(srst_full_ff_i),
        .I1(out),
        .I2(empty_fwft_i),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAABA0000AAAA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(empty_fwft_i),
        .I2(out),
        .I3(wr_rst_reg_reg),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst_full_ff_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000777700007F77)) 
    \gc0.count_d1[8]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(empty_fwft_i),
        .I3(out),
        .I4(ram_empty_fb_i_reg),
        .I5(wr_rst_reg_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFAEAFAFA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(wr_rst_reg_reg),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_i),
        .I4(out),
        .O(next_fwft_state[0]));
  LUT6 #(
    .INIT(64'hFF0F0F0FBF0F0F0F)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(empty_fwft_i),
        .I1(out),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(wr_rst_reg_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst_full_ff_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst_full_ff_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst_full_ff_i));
  LUT4 #(
    .INIT(16'h75FF)) 
    ram_empty_fb_i_i_2
       (.I0(curr_fwft_state[0]),
        .I1(empty_fwft_i),
        .I2(out),
        .I3(curr_fwft_state[1]),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    ram_full_fb_i_i_2
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[1]),
        .I2(out),
        .I3(empty_fwft_i),
        .I4(curr_fwft_state[0]),
        .O(ram_full_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_ready_dup_i_2
       (.I0(empty_fwft_i),
        .I1(wr_rst_reg_reg),
        .O(sig_m_valid_out_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (tmp_ram_regout_en,
    tmp_ram_rd_en,
    ram_full_i_reg,
    Q,
    sig_m_valid_out_reg,
    ram_full_i_reg_0,
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_i_reg_1,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gcc0.gc0.count_d1_reg[0]_0 ,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[4]_0 ,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_aclk,
    srst_full_ff_i,
    ram_full_fb_i_reg,
    out,
    wr_rst_reg_reg,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] );
  output tmp_ram_regout_en;
  output tmp_ram_rd_en;
  output ram_full_i_reg;
  output [7:0]Q;
  output sig_m_valid_out_reg;
  output ram_full_i_reg_0;
  output [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_full_i_reg_1;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gcc0.gc0.count_d1_reg[0]_0 ;
  input \gcc0.gc0.count_d1_reg[2]_0 ;
  input \gcc0.gc0.count_d1_reg[4]_0 ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input m_axi_mm2s_aclk;
  input srst_full_ff_i;
  input ram_full_fb_i_reg;
  input out;
  input wr_rst_reg_reg;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;

  wire [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [7:0]Q;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[0]_0 ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[4]_0 ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gr1.gr1_int.rfwft_n_4 ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_2_out;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire rpntr_n_18;
  wire rpntr_n_20;
  wire sig_m_valid_out_reg;
  wire srst_full_ff_i;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft \gr1.gr1_int.rfwft 
       (.E(p_7_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_4 ),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en),
        .wr_rst_reg_reg(wr_rst_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss \grss.rsts 
       (.\gc0.count_d1_reg[8] (rpntr_n_20),
        .\gc0.count_reg[8] (rpntr_n_18),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[0]_0 (\gcc0.gc0.count_d1_reg[0]_0 ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gcc0.gc0.count_d1_reg[2]_0 ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4]_0 (\gcc0.gc0.count_d1_reg[4]_0 ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[7] (\gcc0.gc0.count_d1_reg[7] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_4 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .srst_full_ff_i(srst_full_ff_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_7_out),
        .Q(Q),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg(rpntr_n_18),
        .ram_empty_i_reg_0(rpntr_n_20),
        .ram_full_i_reg(ram_full_i_reg_0),
        .ram_full_i_reg_0(ram_full_i_reg_1),
        .srst_full_ff_i(srst_full_ff_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
   (out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[0]_0 ,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[4]_0 ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_reg[8] ,
    m_axi_mm2s_aclk,
    srst_full_ff_i,
    \gpregsm1.curr_fwft_state_reg[0] ,
    ram_full_fb_i_reg);
  output out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gc0.count_d1_reg[8] ;
  input \gcc0.gc0.count_d1_reg[0]_0 ;
  input \gcc0.gc0.count_d1_reg[2]_0 ;
  input \gcc0.gc0.count_d1_reg[4]_0 ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_reg[8] ;
  input m_axi_mm2s_aclk;
  input srst_full_ff_i;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input ram_full_fb_i_reg;

  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[0]_0 ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[4]_0 ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire srst_full_ff_i;

  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[7] (\gcc0.gc0.count_d1_reg[7] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .srst_full_ff_i(srst_full_ff_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0]_0 ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2]_0 ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4]_0 ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
   (wr_rst_reg_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    in0,
    m_axi_mm2s_aclk,
    DINBDIN,
    p_27_out,
    mm2s_halt,
    mm2s_prmry_resetn,
    ram_full_i_reg);
  output wr_rst_reg_reg;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input in0;
  input m_axi_mm2s_aclk;
  input [0:0]DINBDIN;
  input p_27_out;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input ram_full_i_reg;

  wire [0:0]DINBDIN;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire in0;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_27_out;
  wire ram_full_i_reg;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_fifo_rstlogic \g8serrst.usrst_inst 
       (.DINBDIN(DINBDIN),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_27_out(p_27_out),
        .ram_full_i_reg(ram_full_i_reg),
        .wr_rst_reg_reg_0(wr_rst_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (Q,
    ram_full_i_reg,
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_full_i_reg_0,
    ram_full_i_reg_1,
    ram_full_i_reg_2,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_full_i_reg_3,
    ram_full_i_reg_4,
    ram_full_i_reg_5,
    ram_full_i_reg_6,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4,
    ram_empty_i_reg_5,
    ram_empty_i_reg_6,
    \gc0.count_d1_reg[7] ,
    \gc0.count_reg[7] ,
    srst_full_ff_i,
    E,
    m_axi_mm2s_aclk);
  output [0:0]Q;
  output ram_full_i_reg;
  output [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_full_i_reg_0;
  output ram_full_i_reg_1;
  output ram_full_i_reg_2;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_full_i_reg_3;
  output ram_full_i_reg_4;
  output ram_full_i_reg_5;
  output ram_full_i_reg_6;
  output ram_empty_i_reg_3;
  output ram_empty_i_reg_4;
  output ram_empty_i_reg_5;
  output ram_empty_i_reg_6;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]\gc0.count_reg[7] ;
  input srst_full_ff_i;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire m_axi_mm2s_aclk;
  wire [7:0]p_12_out_0;
  wire [8:0]plusOp__0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire ram_empty_i_reg_4;
  wire ram_empty_i_reg_5;
  wire ram_empty_i_reg_6;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire ram_full_i_reg_2;
  wire ram_full_i_reg_3;
  wire ram_full_i_reg_4;
  wire ram_full_i_reg_5;
  wire ram_full_i_reg_6;
  wire srst_full_ff_i;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out_0[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out_0[0]),
        .I1(p_12_out_0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out_0[1]),
        .I1(p_12_out_0[0]),
        .I2(p_12_out_0[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out_0[2]),
        .I1(p_12_out_0[0]),
        .I2(p_12_out_0[1]),
        .I3(p_12_out_0[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out_0[3]),
        .I1(p_12_out_0[1]),
        .I2(p_12_out_0[0]),
        .I3(p_12_out_0[2]),
        .I4(p_12_out_0[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(p_12_out_0[4]),
        .I1(p_12_out_0[2]),
        .I2(p_12_out_0[0]),
        .I3(p_12_out_0[1]),
        .I4(p_12_out_0[3]),
        .I5(p_12_out_0[5]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(p_12_out_0[5]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(p_12_out_0[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(p_12_out_0[5]),
        .I2(p_12_out_0[6]),
        .I3(p_12_out_0[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(p_12_out_0[7]),
        .I2(p_12_out_0[6]),
        .I3(p_12_out_0[5]),
        .I4(Q),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(p_12_out_0[3]),
        .I1(p_12_out_0[1]),
        .I2(p_12_out_0[0]),
        .I3(p_12_out_0[2]),
        .I4(p_12_out_0[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[0]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[1]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[2]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[3]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[4]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[5]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[6]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_12_out_0[7]),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q),
        .Q(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(srst_full_ff_i));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_12_out_0[0]),
        .S(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_12_out_0[1]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_12_out_0[2]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_12_out_0[3]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(p_12_out_0[4]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(p_12_out_0[5]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(p_12_out_0[6]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(p_12_out_0[7]),
        .R(srst_full_ff_i));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(Q),
        .R(srst_full_ff_i));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(\gc0.count_d1_reg[7] [0]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I3(\gc0.count_d1_reg[7] [1]),
        .O(ram_full_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(p_12_out_0[0]),
        .I1(\gc0.count_d1_reg[7] [0]),
        .I2(p_12_out_0[1]),
        .I3(\gc0.count_d1_reg[7] [1]),
        .O(ram_full_i_reg_6));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(\gc0.count_d1_reg[7] [0]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I3(\gc0.count_d1_reg[7] [1]),
        .O(ram_empty_i_reg_3));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I3(\gc0.count_d1_reg[7] [3]),
        .O(ram_full_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(p_12_out_0[2]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .I2(p_12_out_0[3]),
        .I3(\gc0.count_d1_reg[7] [3]),
        .O(ram_full_i_reg_5));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I3(\gc0.count_d1_reg[7] [3]),
        .O(ram_empty_i_reg_4));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(\gc0.count_d1_reg[7] [5]),
        .O(ram_full_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(p_12_out_0[4]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .I2(p_12_out_0[5]),
        .I3(\gc0.count_d1_reg[7] [5]),
        .O(ram_full_i_reg_4));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I3(\gc0.count_d1_reg[7] [5]),
        .O(ram_empty_i_reg_5));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I3(\gc0.count_d1_reg[7] [6]),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(p_12_out_0[7]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .I2(p_12_out_0[6]),
        .I3(\gc0.count_d1_reg[7] [6]),
        .O(ram_full_i_reg_3));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .I2(\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I3(\gc0.count_d1_reg[7] [6]),
        .O(ram_empty_i_reg_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (ram_full_i_reg,
    sig_next_cmd_cmplt_reg_reg,
    E,
    Q,
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    ram_empty_i_reg_4,
    ram_empty_i_reg_5,
    ram_empty_i_reg_6,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[8]_0 ,
    m_axi_mm2s_aclk,
    ram_full_i_reg_0,
    ram_empty_fb_i_reg,
    srst_full_ff_i,
    wr_rst_reg_reg,
    mm2s_halt,
    mm2s_prmry_resetn,
    \gc0.count_d1_reg[7] ,
    \gc0.count_reg[7] );
  output ram_full_i_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output [0:0]E;
  output [0:0]Q;
  output [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  output ram_empty_i_reg_4;
  output ram_empty_i_reg_5;
  output ram_empty_i_reg_6;
  input \gc0.count_d1_reg[8] ;
  input \gc0.count_d1_reg[8]_0 ;
  input m_axi_mm2s_aclk;
  input ram_full_i_reg_0;
  input ram_empty_fb_i_reg;
  input srst_full_ff_i;
  input wr_rst_reg_reg;
  input mm2s_halt;
  input mm2s_prmry_resetn;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [7:0]\gc0.count_reg[7] ;

  wire [8:0]\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire ram_empty_i_reg_4;
  wire ram_empty_i_reg_5;
  wire ram_empty_i_reg_6;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire srst_full_ff_i;
  wire wpntr_n_1;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_18;
  wire wpntr_n_19;
  wire wpntr_n_20;
  wire wpntr_n_21;
  wire wr_rst_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8]_0 ),
        .\gcc0.gc0.count_d1_reg[0] (wpntr_n_13),
        .\gcc0.gc0.count_d1_reg[2] (wpntr_n_12),
        .\gcc0.gc0.count_d1_reg[4] (wpntr_n_11),
        .\gcc0.gc0.count_d1_reg[7] (wpntr_n_1),
        .\gcc0.gc0.count_reg[0] (wpntr_n_21),
        .\gcc0.gc0.count_reg[2] (wpntr_n_20),
        .\gcc0.gc0.count_reg[4] (wpntr_n_19),
        .\gcc0.gc0.count_reg[7] (wpntr_n_18),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg),
        .ram_full_i_reg_1(ram_full_i_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .srst_full_ff_i(srst_full_ff_i),
        .wr_rst_reg_reg(wr_rst_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_empty_i_reg_1(ram_empty_i_reg_1),
        .ram_empty_i_reg_2(ram_empty_i_reg_2),
        .ram_empty_i_reg_3(ram_empty_i_reg_3),
        .ram_empty_i_reg_4(ram_empty_i_reg_4),
        .ram_empty_i_reg_5(ram_empty_i_reg_5),
        .ram_empty_i_reg_6(ram_empty_i_reg_6),
        .ram_full_i_reg(wpntr_n_1),
        .ram_full_i_reg_0(wpntr_n_11),
        .ram_full_i_reg_1(wpntr_n_12),
        .ram_full_i_reg_2(wpntr_n_13),
        .ram_full_i_reg_3(wpntr_n_18),
        .ram_full_i_reg_4(wpntr_n_19),
        .ram_full_i_reg_5(wpntr_n_20),
        .ram_full_i_reg_6(wpntr_n_21),
        .srst_full_ff_i(srst_full_ff_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
   (ram_full_i_reg_0,
    sig_next_cmd_cmplt_reg_reg,
    E,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[7] ,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[0] ,
    \gcc0.gc0.count_reg[2] ,
    \gcc0.gc0.count_reg[4] ,
    \gcc0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[8]_0 ,
    m_axi_mm2s_aclk,
    ram_full_i_reg_1,
    ram_empty_fb_i_reg,
    srst_full_ff_i,
    wr_rst_reg_reg,
    mm2s_halt,
    mm2s_prmry_resetn);
  output ram_full_i_reg_0;
  output sig_next_cmd_cmplt_reg_reg;
  output [0:0]E;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[7] ;
  input \gc0.count_d1_reg[8] ;
  input \gcc0.gc0.count_reg[0] ;
  input \gcc0.gc0.count_reg[2] ;
  input \gcc0.gc0.count_reg[4] ;
  input \gcc0.gc0.count_reg[7] ;
  input \gc0.count_d1_reg[8]_0 ;
  input m_axi_mm2s_aclk;
  input ram_full_i_reg_1;
  input ram_empty_fb_i_reg;
  input srst_full_ff_i;
  input wr_rst_reg_reg;
  input mm2s_halt;
  input mm2s_prmry_resetn;

  wire [0:0]E;
  wire c0_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_reg[0] ;
  wire \gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[4] ;
  wire \gcc0.gc0.count_reg[7] ;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_1;
  wire srst_full_ff_i;
  wire wr_rst_reg_reg;

  assign ram_full_i_reg_0 = ram_full_fb_i;
  assign sig_next_cmd_cmplt_reg_reg = ram_full_i;
  LUT5 #(
    .INIT(32'h00010000)) 
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i_reg_1),
        .I2(wr_rst_reg_reg),
        .I3(mm2s_halt),
        .I4(mm2s_prmry_resetn),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare c0
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[7] (\gcc0.gc0.count_d1_reg[7] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i),
        .ram_full_i_reg(c0_n_0),
        .ram_full_i_reg_0(ram_full_i_reg_1),
        .srst_full_ff_i(srst_full_ff_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[0] ),
        .\gcc0.gc0.count_reg[2] (\gcc0.gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[4] (\gcc0.gc0.count_reg[4] ),
        .\gcc0.gc0.count_reg[7] (\gcc0.gc0.count_reg[7] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
