\section{Implementation}
\newcommand{\ImplementationTitle}{Implementation}
% \begin{frame}
%     \frametitle{\ImplementationTitle}
%     \centering
%     \begin{minipage}{1\textwidth}
%         \begin{itemize}%[<+->]
%             \item SME introduction
%             \item Processes
%             \begin{itemize}
%                 \item State machines
%             \end{itemize}
%             \item Buffers
%             \begin{itemize}
%                 \item Memory segments
%                 \item Dictionary
%             \end{itemize}
%             \item Interface signal control
%             \begin{itemize}
%                 \item Buffer-Producer
%                 \item Compute-Producer
%             \end{itemize}
%         \end{itemize}
%     \end{minipage}
% \end{frame}

\begin{frame}
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_sme.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \subsection{SME introduction}
    \framesubtitle{SME introduction}

    \begin{block}{SME(Synchronous Message Exchange) introduction}
        \begin{itemize}
            \item Processes and Busses
            \item Higher abstraction
            \item Handling of clocks
            \item Easy testing
            \item Not fully feature complete with C\#(No threads, no allocation)
        \end{itemize}
    \end{block}

\end{frame}
\note{
    \begin{itemize}
        \item What is a bus and a process
        \item No VHDL code
        \item Clocks abstracted away behind the management of processes and busses
        \item Testing straight in the simulator, but also in afterwards in the GHDL
              compiler, via an clock lookup table
        \item Since not feature complete, only simple structures can be used. We choose
              state diagrams since they are possible to make, and easy to understand
    \end{itemize}
}
\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_state.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \subsection{Processes}
    \framesubtitle{Processes}
    State machines\\\\
    %\begin{onlyenv}<2>
    \begin{minipage}[t]{0.3\textwidth}
        \begin{mintedcsharp}
            public class SomeProcess : StateProcess
            {
              private override async Task OnTickAsync()
              {
                a();
                await ClockAsync();
                b();
                await ClockAsync();
                c();
                await ClockAsync();
              }
            }
        \end{mintedcsharp}
    \end{minipage}%
    %\end{onlyenv}%
    \hfill%
    \begin{minipage}[t]{0.3\textwidth}
        \begin{mintedcsharp}
            public class SomeProcess : SimpleProcess
            {
            // Initial state
            state = A;

            protected override void OnTick()
            {
              switch(state) {
                case A:
                  a();
                  state = B;
                case B:
                  b();
                  state = C;
                case C:
                  c();
                  state = A;
              }
            }
        \end{mintedcsharp}
    \end{minipage}%
    \hfill%
    \begin{minipage}[t]{0.3\textwidth}
        \begin{figure}
                \centering
                \includegraphics[scale=0.45]{implementation/empty_process_fsm.eps}
        \end{figure}
    \end{minipage}
    %\Put(-50,0){\colorbox{white}{\includegraphics[width=0.2\textwidth]{implementation/design_2_state.eps}}}

\end{frame}

\note{
State machines\\
\begin{itemize}
    \item \texttt{StateProcess}\\
          Eksekvering kan stoppes når som helst(i bidder)
    \item \texttt{SimpleProcess}\\
          Run er en clock altid, state machine håndteres
          med en switchcase. Algoritme kan splittes op i flere bidder,
          men kræver en state per bid

\end{itemize}
}

\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_state_specific.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \framesubtitle{Processes}
    Examples\\
    \begin{minipage}[t]{0.5\textwidth}
        \begin{figure}
            \centering
            \includegraphics[scale=0.35]{implementation/internet_in_fsm.eps}
            Internet in process state machine
        \end{figure}
    \end{minipage}%
    \hfill%
    \begin{minipage}[t]{0.5\textwidth}
        \begin{figure}
            \centering
            \includegraphics[scale=0.35]{implementation/transport_fsm.eps}
            Transport process state machine
        \end{figure}
    \end{minipage}
\end{frame}
\note{

    \begin{itemize}
        \item Gå igennem state diagrammer
        \item Snak om grundlaget for de forskellige typer brug
    \end{itemize}
}

\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_memory.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \subsection{Buffers}
    \framesubtitle{Buffers}
    \begin{block}{Why buffers?}
        \begin{itemize}
            \item Fixes segmentation
            \item Processes can get data at their leisure
        \end{itemize}
    \end{block}

\end{frame}
\note{Hvorfor bruer vi buffers?}


\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_memory.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \framesubtitle{Buffers}
    Memory segments\\
    \begin{minipage}[t]{1\textwidth}
        \begin{figure}
                \centering
                \includegraphics[scale=0.50]{implementation/memory_segments.eps}
        \end{figure}
    \end{minipage}
\end{frame}
\note{
    \begin{itemize}
        \item Reason behind?
        \begin{itemize}
            \item Segment handling
            \item References to other segment to concatting of segments later
        \end{itemize}
    \end{itemize}

}

\begin{frame}[t]
    \note<1->{Snak om input
}
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_memory_dictionary.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \framesubtitle{Buffers}
    Memory dictionary
    \begin{columns}[t]
        \begin{column}{0.5\linewidth}
            \begin{figure}
                \centering
                \begin{overlayarea}{\textwidth}{\textheight}
                    \only<1>{\includegraphics[width=\textwidth]{./implementation/memory_dictionary/memory_dictionary_multi_0.eps}}
                    \only<2>{\includegraphics[width=\textwidth]{./implementation/memory_dictionary/memory_dictionary_multi_1.eps}}%
                    \only<3>{\includegraphics[width=\textwidth]{./implementation/memory_dictionary/memory_dictionary_multi_2.eps}}%
                \end{overlayarea}
            \end{figure}
        \end{column}

        \begin{column}{0.3\linewidth}
            \\
            \only<1>{
                Initial state.\\
                Key \texttt{5} have 2 elements:\\
                $$[4,18]$$
                at index:
                $$[2,7]$$
            }
            \only<2>{
                Insert element 8:
                Key \texttt{5} have 3 elements:\\
                $$[4,8,18]$$
                at index:
                $$[2,6,7]$$
            }
            \only<3>{
                Insert element 2:
                Key \texttt{5} have 4 elements:\\
                $$[2,4,8,18]$$
                at index:
                $$[5,2,6,7]$$
            }
        \end{column}
        \begin{column}{0.2\linewidth}
        \end{column}
    \end{columns}
\end{frame}



\begin{frame}[fragile]
    \note<1->{Overflow!\\
    kan læses ved:
    \begin{itemize}
        \item Kør løkken en gang per clock
        \item Brug en anden model end en linked list, måske et fast offset?
    \end{itemize}
    }
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_memory.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \framesubtitle{Buffers}
    Some problems with the memory dictionaries!
    \begin{figure}
        \centering
        \begin{overlayarea}{0.76\textwidth}{\textheight}
            \only<1>{\includegraphics[width=\textwidth]{./implementation/memory_overrun/memory_overrun_0.eps}}
            \only<2>{\includegraphics[width=\textwidth]{./implementation/memory_overrun/memory_overrun_1.eps}}%
            \only<3>{\includegraphics[width=\textwidth]{./implementation/memory_overrun/memory_overrun_2.eps}}%
            \only<4>{\includegraphics[width=\textwidth]{./implementation/memory_overrun/memory_overrun_3.eps}}%
            \only<5>{\includegraphics[width=\textwidth]{./implementation/memory_overrun/memory_overrun_4.eps}}%
            \only<6>{\includegraphics[width=\textwidth]{./implementation/memory_overrun/memory_overrun_5.eps}}%
        \end{overlayarea}
    \end{figure}
\end{frame}


\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_busses.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \subsection{Interface signal protocol}
    \framesubtitle{Interface signal protocol}
Identifying the scenarios

\centering
\includegraphics[scale=0.40]{implementation/signal_protocol_identification.pdf}

\end{frame}

\note{Data skal overføres hurtigst muligt, og det må ikke gå tabt\\

2 scenarier: fra "compute" til buffer, og omvendt \\

- CP kan ikke vente\\
- BP har stor buffer, og consumer starter transaktion


}


\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_busses.eps}}
    \end{textblock*}
\frametitle{\ImplementationTitle}
\framesubtitle{Interface signal protocol}
\begin{figure}
        \centering
        \includegraphics[scale=0.35]{implementation/compute_producer.eps}
\end{figure}

\end{frame}




\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_busses.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \framesubtitle{Interface signal protocol}
    \textbf{Buffer-Producer:} Inspired by AXI4\\
    \begin{figure}
                \includegraphics[scale=0.7]{implementation/axi4_handshake.eps}

        \end{figure}
\end{frame}


\begin{frame}[fragile]
    \begin{textblock*}{\displayThumbnail}(\paperwidth-\displayThumbnail-0.2cm,0cm) % {block width} (coords)
        \colorbox{white}{\includegraphics[width=\textwidth]{implementation/design_2_busses.eps}}
    \end{textblock*}
    \frametitle{\ImplementationTitle}
    \framesubtitle{Interface signal protocol}
        \begin{figure}
                \centering
                \includegraphics[scale=0.35]{implementation/buffer_producer.eps}
       \end{figure}
\end{frame}




% \begin{frame}[fragile]
%     \frametitle{\ImplementationTitle}
%     \framesubtitle{Interface protocol}
%     The interface structures\\
%     \begin{minipage}[t]{0.4\textwidth}
%         \begin{mintedcsharp}
%             enum InterfaceFunction : byte
%             {
%                 INVALID = 0,
%                 // BIND = 1,
%                 LISTEN = 2,
%                 CONNECT = 3,
%                 ACCEPT = 4,
%                 CLOSE = 7,
%                 // ...
%                 OPEN = 255,
%             }
%
%             struct InterfaceData
%             {
%                 public int socket;
%                 public uint ip;
%                 public byte protocol;
%                 public ushort port;
%             }
%         \end{mintedcsharp}
%     \end{minipage}%
%     \hfill%
%     \begin{minipage}[t]{0.4\textwidth}
%         \begin{mintedcsharp}
%             interface InterfaceBus : IBus
%             {
%                 bool valid;
%                 byte interface_function;
%                 InterfaceData request;
%             }
%
%             interface InterfaceControlBus : IBus
%             {
%                 bool valid;
%
%                 byte exit_status;
%                 byte interface_function;
%                 InterfaceData request;
%                 InterfaceData response;
%             }
%         \end{mintedcsharp}
%     \end{minipage}
% \end{frame}
%
%
% \begin{frame}%[fragile]
%     \frametitle{\ImplementationTitle}
%     \framesubtitle{Interface protocol}
%     Limitations
%     \begin{itemize}
%         \item One request at a time.
%         \item Arbitrary delay between request and response.
%     \end{itemize}
% \end{frame}
