// Seed: 774625046
module module_0;
  wire id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wire id_6
);
  wire id_8;
  module_0 modCall_1 ();
  assign id_5 = id_4.id_8;
  assign id_5 = 1;
  assign id_2 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6;
  wire id_7;
  wire id_8;
endmodule
