<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_a86d4ce481749dafe8c531dc11abd870.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_565696936a2f7994e047f8d0ce5b8d3d.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32g4xx_ll_tim.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32g4xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32G4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32G4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx_8h.html">stm32g4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM20)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  0x04U,   <span class="comment">/* 7: TIMx_CH4N */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  0x38U,   <span class="comment">/* 8: TIMx_CH5  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  0x38U    <span class="comment">/* 9: TIMx_CH6  */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>};</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  0U,            <span class="comment">/* 8: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  8U             <span class="comment">/* 9: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>};</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>{</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  0U,            <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  0U             <span class="comment">/* 9: - NA */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>};</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>{</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  14U,           <span class="comment">/* 7: CC4NP */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  16U,           <span class="comment">/* 8: CC5P */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  20U            <span class="comment">/* 9: CC6P */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>};</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>{</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  7U,            <span class="comment">/* 7: OIS4N */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  8U,            <span class="comment">/* 8: OIS5 */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  10U            <span class="comment">/* 9: OIS6 */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>};</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Generic bit definitions for TIMx_AF1 register */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define TIMx_AF1_BKINP     TIM1_AF1_BKINP     </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define OCREF_CLEAR_SELECT_Pos (28U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define OCREF_CLEAR_SELECT_Msk (0x1U &lt;&lt; OCREF_CLEAR_SELECT_Pos)                </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>{</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  uint16_t Prescaler;         </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  uint32_t CounterMode;       </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  uint32_t Autoreload;        </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  uint32_t ClockDivision;     </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  uint32_t RepetitionCounter;  </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>} LL_TIM_InitTypeDef;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>{</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  uint32_t OCMode;        </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  uint32_t OCState;       </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  uint32_t OCNState;      </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  uint32_t CompareValue;  </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  uint32_t OCPolarity;    </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  uint32_t OCNPolarity;   </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  uint32_t OCIdleState;   </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  uint32_t OCNIdleState;  </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  uint32_t ICPolarity;    </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  uint32_t ICActiveInput; </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  uint32_t ICPrescaler;   </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  uint32_t ICFilter;      </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>{</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  uint32_t EncoderMode;     </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  uint32_t IC1Polarity;     </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  uint32_t IC1ActiveInput;  </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  uint32_t IC1Prescaler;    </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  uint32_t IC1Filter;       </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  uint32_t IC2Polarity;      </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  uint32_t IC2ActiveInput;  </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  uint32_t IC2Prescaler;    </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  uint32_t IC2Filter;       </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>{</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  uint32_t IC1Polarity;        </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  uint32_t IC1Prescaler;       </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  uint32_t IC1Filter;          </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  uint32_t CommutationDelay;   </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>{</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  uint32_t OSSRState;            </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  uint32_t OSSIState;            </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  uint32_t LockLevel;            </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  uint8_t DeadTime;              </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  uint16_t BreakState;           </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  uint32_t BreakPolarity;        </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  uint32_t BreakFilter;          </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  uint32_t BreakAFMode;           </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  uint32_t Break2State;          </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  uint32_t Break2Polarity;        </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  uint32_t Break2Filter;          </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  uint32_t Break2AFMode;          </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  uint32_t AutomaticOutput;      </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_TIM_SR_IDXF                         TIM_SR_IDXF          </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_TIM_SR_DIRF                         TIM_SR_DIRF          </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define LL_TIM_SR_IERRF                        TIM_SR_IERRF         </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define LL_TIM_SR_TERRF                        TIM_SR_TERRF         </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)                    </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_0) </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)                                   </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                  </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)                                   </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)                  </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)                  </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                                   </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                                 </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                 </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0) </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                                  </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#if defined(ADC4)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#endif </span><span class="comment">/* ADC4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_LSE          (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                     </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                                  </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#if defined(TIM20)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_GPIO       0x00000000U                                                  </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP1      TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP2      TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP3      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP4      TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP5      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP6      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP7      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#if defined(ADC5)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#endif </span><span class="comment">/* ADC5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#endif </span><span class="comment">/* TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP4             TIM1_AF1_BKCMP4E    </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP5             TIM1_AF1_BKCMP5E    </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP6             TIM1_AF1_BKCMP6E    </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP7             TIM1_AF1_BKCMP7E    </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">#define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                                 </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_3 |  TIM_DCR_DBL_0)               </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define LL_TIM_TIM2_TI3_RMP_COMP4  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1  TIM_TISEL_TI4SEL_0                                </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP2  TIM_TISEL_TI4SEL_1                                </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define LL_TIM_TIM4_TI3_RMP_COMP5  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#define LL_TIM_TIM4_TI4_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define LL_TIM_TIM4_TI4_RMP_COMP6  TIM_TISEL_TI4SEL_0                                </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_LSI    TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_LSE    TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_RTC_WK (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP2  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP4  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP5  TIM_TISEL_TI1SEL_3                                </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_GPIO  0x00000000U                                       </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_LSE   TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP2 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP5 TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP7 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_GPIO  0x00000000U                                       </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP2 TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP3 TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP6 (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP7 TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_COMP6   TIM_TISEL_TI1SEL_0                              </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_COMP5   TIM_TISEL_TI1SEL_0                              </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              </span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       </span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#if defined(TIM20)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_GPIO  0x00000000U                                      </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_0                               </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP2 TIM_TISEL_TI1SEL_1                               </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP3 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)        </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP4 TIM_TISEL_TI1SEL_2                               </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#endif </span><span class="comment">/* TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span> </div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk                   </span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_AF2_OCRSEL_1                        </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP4       (TIM1_AF2_OCRSEL_1 | TIM1_AF2_OCRSEL_0)  </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP5       TIM1_AF2_OCRSEL_2                        </span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP6       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_0)  </span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP7       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_1)  </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define LL_TIM_INDEX_UP_DOWN     0x00000000U         </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">#define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        </span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           </span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#define LL_TIM_INDEX_ALL           0x00000000U                           </span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="preprocessor">#define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#define LL_TIM_PWPRSC_X1     0x00000000U                                              </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    </span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         </span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="preprocessor">#define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="preprocessor">#define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="preprocessor">#define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="preprocessor">#define LL_TIM_HSE_32_NOT_REQUEST     0x00000000U            </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#define LL_TIM_HSE_32_REQUEST         TIM_OR_HSE32EN         </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span> </div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span> </div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="preprocessor">    0U)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="preprocessor">#define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? \</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="preprocessor">   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((__FREQ__) * ((__PSC__) + 1U))) - 16U)) : 0U)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span> </div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span> </div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>{</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>}</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>{</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>}</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>{</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>}</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span> </div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>{</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>}</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span> </div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>{</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>}</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span> </div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>{</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)RESET) ? 1UL : 0UL);</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>}</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span> </div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>{</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>}</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>{</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>}</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span> </div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>{</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>}</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span> </div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>{</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>}</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>{</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>}</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span> </div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>{</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>  uint32_t counter_mode;</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>  counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span> </div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  {</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>  }</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>}</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>{</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>}</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>{</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>}</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>{</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>}</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span> </div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>{</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>}</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>{</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>}</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>{</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>, Counter);</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>}</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span> </div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>__STATIC_INLINE uint32_t LL_TIM_GetCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>{</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>));</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>}</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span> </div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>__STATIC_INLINE uint32_t LL_TIM_GetDirection(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>{</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>}</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span> </div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>{</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>, Prescaler);</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>}</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>{</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>));</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>}</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>{</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>, AutoReload);</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>}</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span> </div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>{</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>));</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>}</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>{</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>, RepetitionCounter);</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>}</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span> </div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>{</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>));</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>}</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span> </div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUIFRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>{</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>}</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span> </div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUIFRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>{</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>}</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span> </div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter)</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>{</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>  <span class="keywordflow">return</span> (((Counter &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>}</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>{</div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>}</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span> </div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>{</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>}</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span> </div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDithering(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>{</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>}</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>{</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>}</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span> </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>{</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>}</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>{</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>}</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>{</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>}</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span> </div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>{</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>}</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span> </div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>{</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>}</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span> </div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>{</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>}</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>{</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>}</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span> </div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>{</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>}</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span> </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>{</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>             (Configuration &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>             (Configuration &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>}</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>{</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>}</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>{</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>}</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>{</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>}</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>{</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>}</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span> </div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>{</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>}</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span> </div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>{</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>}</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>{</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span> </div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>}</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span> </div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>{</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>}</div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span> </div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>{</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>  uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>}</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span> </div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>{</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>}</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span> </div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>{</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>}</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span> </div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>{</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>  uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>}</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span> </div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>{</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>}</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span> </div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>{</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>}</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span> </div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>{</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>  uint32_t bitfield = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>}</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span> </div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>{</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>}</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span> </div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>{</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>, CompareValue);</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>}</div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span> </div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>{</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>, CompareValue);</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>}</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span> </div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>{</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>, CompareValue);</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>}</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span> </div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>{</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>, CompareValue);</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>}</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span> </div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>{</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>, CompareValue);</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>}</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span> </div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>{</div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>, CompareValue);</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>}</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span> </div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>{</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>}</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>{</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>}</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span> </div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>{</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>}</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span> </div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>{</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>}</div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span> </div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>{</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>));</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>}</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span> </div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span>{</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>));</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>}</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCH5CombinedChannels(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>{</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>), GroupCH5);</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>}</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span> </div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidthPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidthPrescaler)</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>{</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>, PulseWidthPrescaler);</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>}</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span> </div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidthPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>{</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>));</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>}</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span> </div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidth(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidth)</div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>{</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>, PulseWidth &lt;&lt; TIM_ECR_PW_Pos);</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>}</div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span> </div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidth(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>{</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>));</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span>}</div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span> </div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span>{</div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>             ((Configuration &gt;&gt; 16U) &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>             (Configuration &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>}</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span> </div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>{</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>}</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span> </div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>{</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>}</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span> </div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>{</div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>}</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span> </div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>{</div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>}</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span> </div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>{</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>}</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span> </div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span>{</div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>}</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span> </div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>{</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>}</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span> </div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span>{</div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span>          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>}</div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span> </div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>{</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>}</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span> </div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>{</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>}</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span> </div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>{</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>}</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span> </div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>{</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>}</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span> </div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>{</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>}</div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span> </div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>{</div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>}</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span> </div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>{</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>}</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span> </div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>{</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span>}</div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span> </div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span>{</div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>}</div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span> </div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span>{</div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>}</div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span> </div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>{</div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span>}</div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span> </div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>{</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span>}</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span> </div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span>{</div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>}</div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span> </div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span>{</div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>, ADCSynchronization);</div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span>}</div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span> </div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>{</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>}</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span> </div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span>{</div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>}</div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span> </div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span>{</div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span>}</div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span> </div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>{</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>}</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span> </div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span>{</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span>}</div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span> </div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span>                                      uint32_t ETRFilter)</div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span>{</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span>}</div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span> </div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetETRSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t ETRSource)</div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span>{</div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>, TIMx_AF1_ETRSEL, ETRSource);</div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span>}</div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span> </div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>{</div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>}</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span> </div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>{</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>}</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span> </div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledSMSPreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>{</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>}</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span> </div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSMSPreloadSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t PreloadSource)</div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span>{</div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>, PreloadSource);</div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span>}</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span> </div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>__STATIC_INLINE uint32_t LL_TIM_GetSMSPreloadSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>{</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>));</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>}</div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span> </div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>{</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>}</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span> </div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>{</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>}</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span> </div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter,</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span>                                      uint32_t BreakAFMode)</div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>{</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a>, BreakPolarity | BreakFilter | BreakAFMode);</div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span>}</div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span> </div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisarmBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span>{</div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>}</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span> </div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ReArmBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>{</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>}</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span> </div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span>{</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>}</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span> </div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>{</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span>}</div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span> </div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter,</div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>                                       uint32_t Break2AFMode)</div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span>{</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a>, Break2Polarity | Break2Filter | Break2AFMode);</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>}</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span> </div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisarmBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span>{</div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>}</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span> </div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ReArmBRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span>{</div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span>}</div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span> </div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span>{</div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span>}</div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span> </div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span>{</div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span>}</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span> </div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span>{</div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span>}</div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span> </div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span>{</div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span>}</div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span> </div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span>{</div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"> 4629</span>}</div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span> </div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span>{</div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span>}</div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span> </div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span>{</div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span>}</div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"> 4658</span> </div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBreakInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span>{</div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span>  SET_BIT(*pReg, Source);</div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span>}</div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span> </div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBreakInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span>{</div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span>  CLEAR_BIT(*pReg, Source);</div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span>}</div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span> </div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetBreakInputSourcePolarity(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span>                                                        uint32_t Polarity)</div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span>{</div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span>  MODIFY_REG(*pReg, (TIMx_AF1_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span>}</div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span>{</div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span>}</div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span> </div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>{</div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span>}</div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span> </div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span>{</div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span>}</div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span> </div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetFallingDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span>{</div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>, DeadTime);</div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span>}</div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span> </div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span>__STATIC_INLINE uint32_t LL_TIM_GetFallingDeadTime(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span>{</div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>));</div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span>}</div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span> </div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span>{</div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span>}</div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span> </div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span>{</div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>}</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span> </div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDeadTimePreload(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span>{</div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span>}</div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span> </div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span>{</div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span>}</div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span> </div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span>{</div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span>}</div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span> </div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span>{</div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span>}</div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span> </div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledEncoderIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span>{</div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>)) ? 1U : 0U);</div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span>}</div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span> </div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetIndexDirection(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t IndexDirection)</div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span>{</div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>, IndexDirection);</div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span>}</div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span> </div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span>__STATIC_INLINE uint32_t LL_TIM_GetIndexDirection(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span>{</div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>));</div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span>}</div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span> </div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span>{</div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span>}</div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span> </div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span>{</div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span>}</div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span> </div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"> 5082</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledFirstIndex(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span>{</div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span>}</div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span> </div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetIndexPositionning(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t IndexPositionning)</div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span>{</div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, IndexPositionning);</div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span>}</div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span> </div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span>__STATIC_INLINE uint32_t LL_TIM_GetIndexPositionning(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span>{</div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>));</div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span>}</div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span> </div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigIDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Configuration)</div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span>{</div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, Configuration);</div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span>}</div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span> </div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span>{</div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a48ce9972eb643ae4f34bd75a0b931ad4">TISEL</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a>), Remap);</div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span>}</div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span> </div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableHSE32(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span>{</div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>);</div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span>}</div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span> </div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableHSE32(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span>{</div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>);</div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span>}</div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span> </div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledHSE32(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span>{</div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span>}</div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span> </div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOCRefClearInputSource(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t OCRefClearInputSource)</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span>{</div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>,</div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span>             ((OCRefClearInputSource &amp; OCREF_CLEAR_SELECT_Msk) &gt;&gt; OCREF_CLEAR_SELECT_Pos) &lt;&lt; TIM_SMCR_OCCS_Pos);</div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a1e2d623b6e3ef17672550a56cb01354f">AF2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a>, OCRefClearInputSource);</div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span>}</div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span>{</div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span>}</div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span> </div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span>{</div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span>}</div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span> </div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span>{</div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span>}</div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span> </div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>{</div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span>}</div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span> </div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span>{</div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span>}</div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span> </div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span>{</div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span>}</div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span> </div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span>{</div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span>}</div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span> </div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span>{</div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span>}</div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span> </div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span>{</div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span>}</div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span> </div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span>{</div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span>}</div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span> </div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span>{</div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>));</div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span>}</div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span> </div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>{</div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span>}</div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span> </div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span>{</div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>));</div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span>}</div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span> </div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span>{</div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span>}</div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span> </div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span>{</div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span>}</div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span> </div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span>{</div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span>}</div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span> </div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span>{</div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span>}</div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span> </div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span>{</div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span>}</div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span> </div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span>{</div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span>}</div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span> </div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span>{</div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span>}</div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span> </div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span>{</div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>));</div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span>}</div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span> </div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span>{</div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span>}</div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span> </div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span>{</div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span>}</div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span> </div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span>{</div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"> 5704</span>}</div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span> </div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span>{</div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span>}</div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span> </div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span>{</div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span>}</div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span> </div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span>{</div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span>}</div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span> </div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span>{</div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span>}</div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span> </div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span>{</div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span>}</div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span> </div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>{</div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span>}</div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"> 5774</span> </div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_SYSBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span>{</div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>));</div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span>}</div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span> </div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>{</div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span>}</div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span> </div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span>{</div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>));</div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span>}</div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span> </div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span>{</div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span>}</div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span> </div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span>{</div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>));</div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span>}</div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span> </div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span>{</div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span>}</div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span> </div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span>{</div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>));</div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span>}</div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span> </div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span>{</div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span>}</div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span> </div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span>{</div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>));</div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span>}</div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"> 5887</span> </div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span>{</div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span>}</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>{</div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span>}</div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span> </div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span>{</div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span>}</div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span> </div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span>{</div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span>}</div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span> </div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span>{</div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span>}</div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span> </div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span>{</div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span>}</div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span> </div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span>{</div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span>}</div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span> </div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span>{</div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span>}</div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span> </div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span>{</div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span>}</div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span> </div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span>{</div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span>}</div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"> 6005</span> </div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span>{</div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span>}</div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span> </div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span>{</div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span>}</div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span> </div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span>{</div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span>}</div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span> </div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>{</div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>}</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span> </div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span>{</div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span>}</div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span> </div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span>{</div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span>}</div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span> </div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span>{</div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span>}</div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span> </div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span>{</div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span>}</div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span> </div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span>{</div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span>}</div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span> </div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span>{</div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>}</div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span> </div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span>{</div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span>}</div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span> </div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span>{</div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span>}</div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span> </div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span>{</div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span>}</div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"> 6148</span> </div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span>{</div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span>}</div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span> </div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span>{</div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span>}</div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span> </div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>{</div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>}</div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span> </div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span>{</div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span>}</div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span> </div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span>{</div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span>}</div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span> </div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span>{</div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span>}</div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span> </div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span>{</div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span>}</div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span> </div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IERR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span>{</div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span>}</div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span> </div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span>{</div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span>}</div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span> </div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span>{</div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span>}</div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span> </div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_DIR(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span>{</div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span>}</div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span> </div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span>{</div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span>}</div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span> </div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span>{</div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span>}</div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span> </div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IDX(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"> 6323</span>{</div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span>}</div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span> </div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span>{</div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span>}</div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span> </div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"> 6352</span>{</div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"> 6353</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span>}</div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span> </div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span>{</div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span>}</div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span> </div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span>{</div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span>}</div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"> 6377</span> </div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span>{</div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span>}</div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span> </div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span>{</div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span>}</div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span> </div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span>{</div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"> 6409</span>}</div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span> </div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span>{</div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span>}</div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"> 6421</span> </div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span>{</div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span>}</div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span> </div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span>{</div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"> 6441</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"> 6442</span>}</div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"> 6443</span> </div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span>{</div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"> 6452</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span>}</div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span> </div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span>{</div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span>}</div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span> </div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span>{</div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span>}</div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span> </div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"> 6484</span>{</div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span>}</div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span> </div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span>{</div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span>}</div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"> 6498</span> </div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span>{</div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span>}</div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span> </div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span>{</div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span>}</div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span> </div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span>{</div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span>}</div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span> </div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span>{</div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span>}</div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span> </div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span>{</div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"> 6551</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span>}</div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span> </div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span>{</div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span>}</div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span> </div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"> 6579</span>{</div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"> 6580</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span>}</div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span> </div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span>{</div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span>}</div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span> </div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span>{</div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span>}</div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span> </div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span>{</div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span>}</div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span> </div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span>{</div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"> 6624</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"> 6625</span>}</div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span> </div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span>{</div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span>}</div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span> </div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span>{</div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span>}</div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span> </div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span>{</div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span>}</div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"> 6659</span> </div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK2(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span>{</div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>);</div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span>}</div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span> </div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span>ErrorStatus LL_TIM_DeInit(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span>ErrorStatus LL_TIM_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span>ErrorStatus LL_TIM_OC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span>ErrorStatus LL_TIM_IC_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span>ErrorStatus LL_TIM_ENCODER_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span>ErrorStatus LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span>ErrorStatus LL_TIM_BDTR_Init(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span> </div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM15 || TIM16 || TIM17 || TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span> </div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span>}</div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span> </div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32G4xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15103</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14822</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15115</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15097</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0aa97562e99927a6f0fc3a397cafb7d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a></div><div class="ttdeci">#define TIM_ECR_IDIR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15689</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15326</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14951</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga12b787c9964541301871e871b630b48a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a></div><div class="ttdeci">#define TIM_CR1_DITHEN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14852</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15006</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16c1f64a5b704d4df6607f8c1b4a978d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a></div><div class="ttdeci">#define TIM_ECR_PW</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15705</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15094</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15133</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14976</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15106</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14994</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2167773377ba03c863cc49342c67789f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a></div><div class="ttdeci">#define TIM_SR_CC5IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15074</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15038</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15480</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14960</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15112</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ed336e59081fe830617f97dcb71678b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a></div><div class="ttdeci">#define TIM_BDTR_BKDSRM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15498</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14878</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15474</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga32ed1742abe86a410de134513ae6f2fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a></div><div class="ttdeci">#define TIM_DIER_TERRIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15027</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14957</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14832</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga382c17e8cdddf2f527d9358813fffdb9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a></div><div class="ttdeci">#define TIM_SR_TERRF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15089</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15062</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15332</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42a7335ccbf7565d45b3efd51c213af2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a></div><div class="ttdeci">#define TIM_EGR_B2G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15118</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15035</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14838</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14982</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50686df73ab0534290cf5a6828329e76"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a></div><div class="ttdeci">#define TIM_ECR_IPOS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15699</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15491</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5168e7f269c569c733b656bb86b5c3a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI1SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15632</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga518c7160f9684a5aa4022576b9c1fd19"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a></div><div class="ttdeci">#define TIM_OR_HSE32EN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15627</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14939</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15100</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57a4e24f3276f4c908874940657dc7e7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a></div><div class="ttdeci">#define TIM_CCR5_CCR5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15428</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga58c65231de95b67cb2d115064ab57f60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a></div><div class="ttdeci">#define TIM_BDTR_BKBID</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15505</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15003</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15477</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15015</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14973</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64eab541f77871d45165ed3184bb2e08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a></div><div class="ttdeci">#define TIM_SMCR_SMSPS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14968</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15434</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14985</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bc717d1ec4bfa6f9bef540779d2b6c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a></div><div class="ttdeci">#define TIM_DTR2_DTGF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15665</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14825</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15053</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15137</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga71a6659870c345efab9637b2262d509c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a></div><div class="ttdeci">#define TIM_DTR2_DTAE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15677</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15471</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14979</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga759883f669298c750d8dbf3d2fd2fab2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a></div><div class="ttdeci">#define TIM_BDTR_BK2DSRM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15501</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga784cf9cc2902bb9e2b0f59e7396f9942"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a></div><div class="ttdeci">#define TIM_SR_IERRF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15086</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15012</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c19a6840ec57afc1b9ae48703f60fc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI3SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15648</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15050</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7de85751b222066b2c1de80d698827ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a></div><div class="ttdeci">#define TIM_DTR2_DTPE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15680</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15459</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7eff9d6247daaa7bdbd6f009ab80d595"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI4SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15656</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8158f6fa80ed75131acce883f7341571"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a></div><div class="ttdeci">#define TIM_ECR_PWPRSC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15717</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15059</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15068</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14930</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8a1cd80042780c57937ee8524d30ab79"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a></div><div class="ttdeci">#define TIM_ECR_FIDX</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15695</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8ac567e21c57eaabdd172d1d82bb9826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a></div><div class="ttdeci">#define TIM_SR_DIRF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15083</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15145</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9060f1ca4c5df1ab6e70af699ac71a16"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a></div><div class="ttdeci">#define TIM_CNT_UIFCPY</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15388</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15047</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14816</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15494</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15124</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14926</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa22d13cffa92e5946c18e80c1c07dfbe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a></div><div class="ttdeci">#define TIM_DIER_IERRIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15024</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14819</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14991</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14867</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15437</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15009</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14857</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab02881ad1b3d96fdaf94f5e78b804a88"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a></div><div class="ttdeci">#define TIM_DIER_IDXIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15018</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15181</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15465</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab3c8126b8cc13f3338b59f1e91202d43"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a></div><div class="ttdeci">#define TIM_BDTR_BK2BID</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15508</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15175</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9d9b6b1d484eae5d216bea60c1bdb0e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a></div><div class="ttdeci">#define TIM_DIER_DIRIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15021</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15522</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14997</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15447</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15513</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15032</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14842</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15044</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15487</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14828</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14875</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad16e2f81b0c4fe28e323f3302c2240db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a></div><div class="ttdeci">#define TIM_SR_CC6IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15077</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15041</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad5101536a320858565935c48faf4d134"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a></div><div class="ttdeci">#define TIM_SMCR_SMSPE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14964</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15109</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15431</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14863</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14988</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15000</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14909</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15484</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14943</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6c84655ac31844ff644f796ef638e06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a></div><div class="ttdeci">#define TIM_SR_SBIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15071</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14918</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed84536256f581842beee1fdbbdd28bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a></div><div class="ttdeci">#define TIM_ECR_IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15685</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaef0c136d9338baf71a64ff650b385645"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a></div><div class="ttdeci">#define TIM_SR_B2IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15056</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14860</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0c8b29f2a8d1426cf31270643d811c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a></div><div class="ttdeci">#define TIM_CR1_UIFREMAP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14848</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15065</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15468</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafbb1198b575c7b91ec696f449bb7ba5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a></div><div class="ttdeci">#define TIM1_AF2_OCRSEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15619</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe416b36c9b4349496836720694be361"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a></div><div class="ttdeci">#define TIM_SR_IDXF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15080</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff4d8ae0f229b42960fe34be62a3b499"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI2SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15640</div></div>
<div class="ttc" id="astm32g4xx_8h_html"><div class="ttname"><a href="stm32g4xx_8h.html">stm32g4xx.h</a></div><div class="ttdoc">CMSIS STM32G4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:862</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:868</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0d70acd32aa0878ec4c3effe4da2a450"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0d70acd32aa0878ec4c3effe4da2a450">TIM_TypeDef::DTR2</a></div><div class="ttdeci">__IO uint32_t DTR2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:884</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:876</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:869</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:880</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a1e2d623b6e3ef17672550a56cb01354f"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1e2d623b6e3ef17672550a56cb01354f">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:888</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:866</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:882</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a48ce9972eb643ae4f34bd75a0b931ad4"><div class="ttname"><a href="struct_t_i_m___type_def.html#a48ce9972eb643ae4f34bd75a0b931ad4">TIM_TypeDef::TISEL</a></div><div class="ttdeci">__IO uint32_t TISEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:886</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:877</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:879</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:865</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:874</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:864</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:872</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7a81e7aac9bef80b126097f8e9f36d07"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:887</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:891</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:863</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_abdc104062ba8cfc777814df172cb6264"><div class="ttname"><a href="struct_t_i_m___type_def.html#abdc104062ba8cfc777814df172cb6264">TIM_TypeDef::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:885</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:878</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:889</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:867</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:873</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:875</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:871</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:881</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
