    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG EQU 0

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR__INTC_MASK EQU 0x10000
ISR__INTC_NUMBER EQU 16
ISR__INTC_PRIOR_MASK EQU 0xC0
ISR__INTC_PRIOR_NUM EQU 3
ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

; Pin
Pin__0__DM__MASK EQU 0x38000
Pin__0__DM__SHIFT EQU 15
Pin__0__DR EQU CYREG_PRT2_DR
Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin__0__HSIOM_MASK EQU 0x00F00000
Pin__0__HSIOM_SHIFT EQU 20
Pin__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin__0__MASK EQU 0x20
Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin__0__PC EQU CYREG_PRT2_PC
Pin__0__PC2 EQU CYREG_PRT2_PC2
Pin__0__PORT EQU 2
Pin__0__PS EQU CYREG_PRT2_PS
Pin__0__SHIFT EQU 5
Pin__DR EQU CYREG_PRT2_DR
Pin__INTCFG EQU CYREG_PRT2_INTCFG
Pin__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin__MASK EQU 0x20
Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin__PC EQU CYREG_PRT2_PC
Pin__PC2 EQU CYREG_PRT2_PC2
Pin__PORT EQU 2
Pin__PS EQU CYREG_PRT2_PS
Pin__SHIFT EQU 5

; Pin_1
Pin_1__0__DM__MASK EQU 0x38
Pin_1__0__DM__SHIFT EQU 3
Pin_1__0__DR EQU CYREG_PRT0_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_1__0__HSIOM_MASK EQU 0x000000F0
Pin_1__0__HSIOM_SHIFT EQU 4
Pin_1__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_1__0__MASK EQU 0x02
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_1__0__PC EQU CYREG_PRT0_PC
Pin_1__0__PC2 EQU CYREG_PRT0_PC2
Pin_1__0__PORT EQU 0
Pin_1__0__PS EQU CYREG_PRT0_PS
Pin_1__0__SHIFT EQU 1
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INTCFG EQU CYREG_PRT0_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_1__MASK EQU 0x02
Pin_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_1__PC EQU CYREG_PRT0_PC
Pin_1__PC2 EQU CYREG_PRT0_PC2
Pin_1__PORT EQU 0
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 1

; Echo
Echo__0__DM__MASK EQU 0x1C0000
Echo__0__DM__SHIFT EQU 18
Echo__0__DR EQU CYREG_PRT2_DR
Echo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Echo__0__HSIOM_MASK EQU 0x0F000000
Echo__0__HSIOM_SHIFT EQU 24
Echo__0__INTCFG EQU CYREG_PRT2_INTCFG
Echo__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Echo__0__MASK EQU 0x40
Echo__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Echo__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Echo__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Echo__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Echo__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Echo__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Echo__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Echo__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Echo__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Echo__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Echo__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Echo__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Echo__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Echo__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Echo__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Echo__0__PC EQU CYREG_PRT2_PC
Echo__0__PC2 EQU CYREG_PRT2_PC2
Echo__0__PORT EQU 2
Echo__0__PS EQU CYREG_PRT2_PS
Echo__0__SHIFT EQU 6
Echo__DR EQU CYREG_PRT2_DR
Echo__INTCFG EQU CYREG_PRT2_INTCFG
Echo__INTSTAT EQU CYREG_PRT2_INTSTAT
Echo__MASK EQU 0x40
Echo__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Echo__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Echo__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Echo__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Echo__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Echo__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Echo__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Echo__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Echo__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Echo__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Echo__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Echo__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Echo__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Echo__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Echo__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Echo__PC EQU CYREG_PRT2_PC
Echo__PC2 EQU CYREG_PRT2_PC2
Echo__PORT EQU 2
Echo__PS EQU CYREG_PRT2_PS
Echo__SHIFT EQU 6

; Trig
Trig__0__DM__MASK EQU 0x1C0000
Trig__0__DM__SHIFT EQU 18
Trig__0__DR EQU CYREG_PRT3_DR
Trig__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Trig__0__HSIOM_MASK EQU 0x0F000000
Trig__0__HSIOM_SHIFT EQU 24
Trig__0__INTCFG EQU CYREG_PRT3_INTCFG
Trig__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Trig__0__MASK EQU 0x40
Trig__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Trig__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Trig__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Trig__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Trig__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Trig__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Trig__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Trig__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Trig__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Trig__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Trig__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Trig__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Trig__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Trig__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Trig__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Trig__0__PC EQU CYREG_PRT3_PC
Trig__0__PC2 EQU CYREG_PRT3_PC2
Trig__0__PORT EQU 3
Trig__0__PS EQU CYREG_PRT3_PS
Trig__0__SHIFT EQU 6
Trig__DR EQU CYREG_PRT3_DR
Trig__INTCFG EQU CYREG_PRT3_INTCFG
Trig__INTSTAT EQU CYREG_PRT3_INTSTAT
Trig__MASK EQU 0x40
Trig__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Trig__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Trig__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Trig__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Trig__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Trig__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Trig__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Trig__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Trig__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Trig__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Trig__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Trig__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Trig__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Trig__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Trig__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Trig__PC EQU CYREG_PRT3_PC
Trig__PC2 EQU CYREG_PRT3_PC2
Trig__PORT EQU 3
Trig__PS EQU CYREG_PRT3_PS
Trig__SHIFT EQU 6

; Clock
Clock__DIVIDER_MASK EQU 0x0000FFFF
Clock__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock__ENABLE_MASK EQU 0x80000000
Clock__MASK EQU 0x80000000
Clock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B01

; I2C_1_SCB
I2C_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_1_SCB_IRQ
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_1_SCBCLK
I2C_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_1_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_1_SCBCLK__MASK EQU 0x80000000
I2C_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; I2C_1_scl
I2C_1_scl__0__DM__MASK EQU 0x07
I2C_1_scl__0__DM__SHIFT EQU 0
I2C_1_scl__0__DR EQU CYREG_PRT4_DR
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_scl__0__HSIOM_GPIO EQU 0
I2C_1_scl__0__HSIOM_I2C EQU 14
I2C_1_scl__0__HSIOM_I2C_SCL EQU 14
I2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_1_scl__0__HSIOM_SHIFT EQU 0
I2C_1_scl__0__HSIOM_SPI EQU 15
I2C_1_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_1_scl__0__HSIOM_UART EQU 9
I2C_1_scl__0__HSIOM_UART_RX EQU 9
I2C_1_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__0__MASK EQU 0x01
I2C_1_scl__0__PC EQU CYREG_PRT4_PC
I2C_1_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__0__PORT EQU 4
I2C_1_scl__0__PS EQU CYREG_PRT4_PS
I2C_1_scl__0__SHIFT EQU 0
I2C_1_scl__DR EQU CYREG_PRT4_DR
I2C_1_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__MASK EQU 0x01
I2C_1_scl__PC EQU CYREG_PRT4_PC
I2C_1_scl__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__PORT EQU 4
I2C_1_scl__PS EQU CYREG_PRT4_PS
I2C_1_scl__SHIFT EQU 0

; I2C_1_sda
I2C_1_sda__0__DM__MASK EQU 0x38
I2C_1_sda__0__DM__SHIFT EQU 3
I2C_1_sda__0__DR EQU CYREG_PRT4_DR
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_sda__0__HSIOM_GPIO EQU 0
I2C_1_sda__0__HSIOM_I2C EQU 14
I2C_1_sda__0__HSIOM_I2C_SDA EQU 14
I2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_1_sda__0__HSIOM_SHIFT EQU 4
I2C_1_sda__0__HSIOM_SPI EQU 15
I2C_1_sda__0__HSIOM_SPI_MISO EQU 15
I2C_1_sda__0__HSIOM_UART EQU 9
I2C_1_sda__0__HSIOM_UART_TX EQU 9
I2C_1_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__0__MASK EQU 0x02
I2C_1_sda__0__PC EQU CYREG_PRT4_PC
I2C_1_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__0__PORT EQU 4
I2C_1_sda__0__PS EQU CYREG_PRT4_PS
I2C_1_sda__0__SHIFT EQU 1
I2C_1_sda__DR EQU CYREG_PRT4_DR
I2C_1_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__MASK EQU 0x02
I2C_1_sda__PC EQU CYREG_PRT4_PC
I2C_1_sda__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__PORT EQU 4
I2C_1_sda__PS EQU CYREG_PRT4_PS
I2C_1_sda__SHIFT EQU 1

; Timer_cy_m0s8_tcpwm_1
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_left
PWM_left__0__DM__MASK EQU 0x07
PWM_left__0__DM__SHIFT EQU 0
PWM_left__0__DR EQU CYREG_PRT0_DR
PWM_left__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_left__0__HSIOM_MASK EQU 0x0000000F
PWM_left__0__HSIOM_SHIFT EQU 0
PWM_left__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_left__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_left__0__MASK EQU 0x01
PWM_left__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_left__0__OUT_SEL_SHIFT EQU 0
PWM_left__0__OUT_SEL_VAL EQU 1
PWM_left__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_left__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_left__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_left__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_left__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_left__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_left__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_left__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_left__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_left__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_left__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_left__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_left__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_left__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_left__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_left__0__PC EQU CYREG_PRT0_PC
PWM_left__0__PC2 EQU CYREG_PRT0_PC2
PWM_left__0__PORT EQU 0
PWM_left__0__PS EQU CYREG_PRT0_PS
PWM_left__0__SHIFT EQU 0
PWM_left__DR EQU CYREG_PRT0_DR
PWM_left__INTCFG EQU CYREG_PRT0_INTCFG
PWM_left__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_left__MASK EQU 0x01
PWM_left__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_left__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_left__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_left__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_left__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_left__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_left__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_left__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_left__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_left__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_left__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_left__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_left__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_left__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_left__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_left__PC EQU CYREG_PRT0_PC
PWM_left__PC2 EQU CYREG_PRT0_PC2
PWM_left__PORT EQU 0
PWM_left__PS EQU CYREG_PRT0_PS
PWM_left__SHIFT EQU 0

; speedPin
speedPin__0__DM__MASK EQU 0x07
speedPin__0__DM__SHIFT EQU 0
speedPin__0__DR EQU CYREG_PRT2_DR
speedPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
speedPin__0__HSIOM_MASK EQU 0x0000000F
speedPin__0__HSIOM_SHIFT EQU 0
speedPin__0__INTCFG EQU CYREG_PRT2_INTCFG
speedPin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
speedPin__0__MASK EQU 0x01
speedPin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
speedPin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
speedPin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
speedPin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
speedPin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
speedPin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
speedPin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
speedPin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
speedPin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
speedPin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
speedPin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
speedPin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
speedPin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
speedPin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
speedPin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
speedPin__0__PC EQU CYREG_PRT2_PC
speedPin__0__PC2 EQU CYREG_PRT2_PC2
speedPin__0__PORT EQU 2
speedPin__0__PS EQU CYREG_PRT2_PS
speedPin__0__SHIFT EQU 0
speedPin__DR EQU CYREG_PRT2_DR
speedPin__INTCFG EQU CYREG_PRT2_INTCFG
speedPin__INTSTAT EQU CYREG_PRT2_INTSTAT
speedPin__MASK EQU 0x01
speedPin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
speedPin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
speedPin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
speedPin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
speedPin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
speedPin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
speedPin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
speedPin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
speedPin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
speedPin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
speedPin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
speedPin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
speedPin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
speedPin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
speedPin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
speedPin__PC EQU CYREG_PRT2_PC
speedPin__PC2 EQU CYREG_PRT2_PC2
speedPin__PORT EQU 2
speedPin__PS EQU CYREG_PRT2_PS
speedPin__SHIFT EQU 0

; PWM_RIGHT
PWM_RIGHT__0__DM__MASK EQU 0x1C0
PWM_RIGHT__0__DM__SHIFT EQU 6
PWM_RIGHT__0__DR EQU CYREG_PRT1_DR
PWM_RIGHT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_RIGHT__0__HSIOM_MASK EQU 0x00000F00
PWM_RIGHT__0__HSIOM_SHIFT EQU 8
PWM_RIGHT__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM_RIGHT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_RIGHT__0__MASK EQU 0x04
PWM_RIGHT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_RIGHT__0__OUT_SEL_SHIFT EQU 4
PWM_RIGHT__0__OUT_SEL_VAL EQU 3
PWM_RIGHT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_RIGHT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_RIGHT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_RIGHT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_RIGHT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_RIGHT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_RIGHT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_RIGHT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_RIGHT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_RIGHT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_RIGHT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_RIGHT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_RIGHT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_RIGHT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_RIGHT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_RIGHT__0__PC EQU CYREG_PRT1_PC
PWM_RIGHT__0__PC2 EQU CYREG_PRT1_PC2
PWM_RIGHT__0__PORT EQU 1
PWM_RIGHT__0__PS EQU CYREG_PRT1_PS
PWM_RIGHT__0__SHIFT EQU 2
PWM_RIGHT__DR EQU CYREG_PRT1_DR
PWM_RIGHT__INTCFG EQU CYREG_PRT1_INTCFG
PWM_RIGHT__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_RIGHT__MASK EQU 0x04
PWM_RIGHT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_RIGHT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_RIGHT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_RIGHT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_RIGHT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_RIGHT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_RIGHT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_RIGHT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_RIGHT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_RIGHT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_RIGHT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_RIGHT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_RIGHT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_RIGHT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_RIGHT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_RIGHT__PC EQU CYREG_PRT1_PC
PWM_RIGHT__PC2 EQU CYREG_PRT1_PC2
PWM_RIGHT__PORT EQU 1
PWM_RIGHT__PS EQU CYREG_PRT1_PS
PWM_RIGHT__SHIFT EQU 2

; PWM_hojre_PWMUDB
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_hojre_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_hojre_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_hojre_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_hojre_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_hojre_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_hojre_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_hojre_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_hojre_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
PWM_hojre_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_hojre_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_hojre_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_hojre_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_hojre_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_hojre_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
PWM_hojre_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_hojre_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_hojre_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_hojre_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_hojre_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_hojre_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_hojre_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

; UART_print_rx
UART_print_rx__0__DM__MASK EQU 0x7000
UART_print_rx__0__DM__SHIFT EQU 12
UART_print_rx__0__DR EQU CYREG_PRT0_DR
UART_print_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_print_rx__0__HSIOM_GPIO EQU 0
UART_print_rx__0__HSIOM_I2C EQU 14
UART_print_rx__0__HSIOM_I2C_SCL EQU 14
UART_print_rx__0__HSIOM_MASK EQU 0x000F0000
UART_print_rx__0__HSIOM_SHIFT EQU 16
UART_print_rx__0__HSIOM_SPI EQU 15
UART_print_rx__0__HSIOM_SPI_MOSI EQU 15
UART_print_rx__0__HSIOM_UART EQU 9
UART_print_rx__0__HSIOM_UART_RX EQU 9
UART_print_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_print_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_print_rx__0__MASK EQU 0x10
UART_print_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_print_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_print_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_print_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_print_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_print_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_print_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_print_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_print_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_print_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_print_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_print_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_print_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_print_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_print_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_print_rx__0__PC EQU CYREG_PRT0_PC
UART_print_rx__0__PC2 EQU CYREG_PRT0_PC2
UART_print_rx__0__PORT EQU 0
UART_print_rx__0__PS EQU CYREG_PRT0_PS
UART_print_rx__0__SHIFT EQU 4
UART_print_rx__DR EQU CYREG_PRT0_DR
UART_print_rx__INTCFG EQU CYREG_PRT0_INTCFG
UART_print_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_print_rx__MASK EQU 0x10
UART_print_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_print_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_print_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_print_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_print_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_print_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_print_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_print_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_print_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_print_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_print_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_print_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_print_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_print_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_print_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_print_rx__PC EQU CYREG_PRT0_PC
UART_print_rx__PC2 EQU CYREG_PRT0_PC2
UART_print_rx__PORT EQU 0
UART_print_rx__PS EQU CYREG_PRT0_PS
UART_print_rx__SHIFT EQU 4

; UART_print_SCB
UART_print_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_print_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_print_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_print_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_print_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_print_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_print_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_print_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_print_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_print_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_print_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_print_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_print_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_print_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_print_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_print_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_print_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_print_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_print_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_print_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_print_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_print_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_print_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_print_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_print_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_print_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_print_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_print_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_print_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_print_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_print_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_print_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_print_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_print_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_print_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_print_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_print_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_print_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_print_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_print_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_print_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_print_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_print_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_print_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_print_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_print_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_print_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_print_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_print_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_print_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_print_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_print_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_print_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_print_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_print_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_print_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_print_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_print_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_print_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_print_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_print_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_print_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_print_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_print_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_print_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_print_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_print_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_print_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_print_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_print_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_print_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_print_SCB__SS0_POSISTION EQU 0
UART_print_SCB__SS1_POSISTION EQU 1
UART_print_SCB__SS2_POSISTION EQU 2
UART_print_SCB__SS3_POSISTION EQU 3
UART_print_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_print_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_print_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_print_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_print_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_print_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_print_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_print_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_print_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_print_SCBCLK
UART_print_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_print_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_print_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_print_SCBCLK__MASK EQU 0x80000000
UART_print_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

; UART_print_tx
UART_print_tx__0__DM__MASK EQU 0x38000
UART_print_tx__0__DM__SHIFT EQU 15
UART_print_tx__0__DR EQU CYREG_PRT0_DR
UART_print_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_print_tx__0__HSIOM_GPIO EQU 0
UART_print_tx__0__HSIOM_I2C EQU 14
UART_print_tx__0__HSIOM_I2C_SDA EQU 14
UART_print_tx__0__HSIOM_MASK EQU 0x00F00000
UART_print_tx__0__HSIOM_SHIFT EQU 20
UART_print_tx__0__HSIOM_SPI EQU 15
UART_print_tx__0__HSIOM_SPI_MISO EQU 15
UART_print_tx__0__HSIOM_UART EQU 9
UART_print_tx__0__HSIOM_UART_TX EQU 9
UART_print_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_print_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_print_tx__0__MASK EQU 0x20
UART_print_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_print_tx__0__OUT_SEL_SHIFT EQU 10
UART_print_tx__0__OUT_SEL_VAL EQU -1
UART_print_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_print_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_print_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_print_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_print_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_print_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_print_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_print_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_print_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_print_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_print_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_print_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_print_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_print_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_print_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_print_tx__0__PC EQU CYREG_PRT0_PC
UART_print_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_print_tx__0__PORT EQU 0
UART_print_tx__0__PS EQU CYREG_PRT0_PS
UART_print_tx__0__SHIFT EQU 5
UART_print_tx__DR EQU CYREG_PRT0_DR
UART_print_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_print_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_print_tx__MASK EQU 0x20
UART_print_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_print_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_print_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_print_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_print_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_print_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_print_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_print_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_print_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_print_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_print_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_print_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_print_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_print_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_print_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_print_tx__PC EQU CYREG_PRT0_PC
UART_print_tx__PC2 EQU CYREG_PRT0_PC2
UART_print_tx__PORT EQU 0
UART_print_tx__PS EQU CYREG_PRT0_PS
UART_print_tx__SHIFT EQU 5

; PWM_venstre_PWMUDB
PWM_venstre_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_venstre_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_venstre_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_venstre_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_venstre_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_venstre_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_venstre_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_venstre_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_venstre_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_venstre_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_venstre_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_venstre_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_venstre_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_venstre_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_venstre_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_venstre_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_venstre_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_venstre_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_venstre_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_venstre_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
