#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "d:\新建文件夹\iverilog\lib\ivl\system.vpi";
:vpi_module "d:\新建文件夹\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\新建文件夹\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\新建文件夹\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "d:\新建文件夹\iverilog\lib\ivl\va_math.vpi";
S_000001c2d5d3bb30 .scope module, "handshake_tb" "handshake_tb" 2 3;
 .timescale -9 -12;
v000001c2d5f35f80_0 .var "clk", 0 0;
v000001c2d5f36020_0 .net "data_d", 7 0, v000001c2d5d3bef0_0;  1 drivers
v000001c2d5f358a0_0 .var "data_s", 7 0;
v000001c2d5f360c0_0 .var "ready_d", 0 0;
v000001c2d5f35a80_0 .net "ready_s", 0 0, v000001c2d5ed76b0_0;  1 drivers
v000001c2d5f36160_0 .var "rst_n", 0 0;
v000001c2d5f36200_0 .net "valid_d", 0 0, L_000001c2d5f362a0;  1 drivers
v000001c2d5f363e0_0 .var "valid_s", 0 0;
S_000001c2d5d3bcc0 .scope module, "test" "handshake" 2 15, 3 1 0, S_000001c2d5d3bb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_s";
    .port_info 3 /INPUT 8 "data_s";
    .port_info 4 /OUTPUT 1 "ready_s";
    .port_info 5 /INPUT 1 "ready_d";
    .port_info 6 /OUTPUT 1 "valid_d";
    .port_info 7 /OUTPUT 8 "data_d";
L_000001c2d5ee1860 .functor NOT 1, v000001c2d5f360c0_0, C4<0>, C4<0>, C4<0>;
L_000001c2d5ee12b0 .functor AND 1, v000001c2d5f363e0_0, L_000001c2d5ee1860, C4<1>, C4<1>;
L_000001c2d5ee1780 .functor AND 1, L_000001c2d5ee12b0, v000001c2d5ed76b0_0, C4<1>, C4<1>;
v000001c2d5d3a490_0 .net *"_ivl_0", 0 0, L_000001c2d5ee1860;  1 drivers
v000001c2d5ea2e50_0 .net *"_ivl_3", 0 0, L_000001c2d5ee12b0;  1 drivers
v000001c2d5d3be50_0 .net "clk", 0 0, v000001c2d5f35f80_0;  1 drivers
v000001c2d5d3bef0_0 .var "data_d", 7 0;
v000001c2d5ed74d0_0 .net "data_s", 7 0, v000001c2d5f358a0_0;  1 drivers
v000001c2d5ed7570_0 .var "data_tmp", 7 0;
v000001c2d5ed7610_0 .net "ready_d", 0 0, v000001c2d5f360c0_0;  1 drivers
v000001c2d5ed76b0_0 .var "ready_s", 0 0;
v000001c2d5ed7750_0 .net "rst_n", 0 0, v000001c2d5f36160_0;  1 drivers
v000001c2d5ed77f0_0 .net "store", 0 0, L_000001c2d5ee1780;  1 drivers
v000001c2d5f367a0_0 .net "valid_d", 0 0, L_000001c2d5f362a0;  alias, 1 drivers
v000001c2d5f35ee0_0 .net "valid_s", 0 0, v000001c2d5f363e0_0;  1 drivers
v000001c2d5f36700_0 .var "valid_tmp", 0 0;
E_000001c2d5ec5970 .event posedge, v000001c2d5d3be50_0;
L_000001c2d5f362a0 .functor MUXZ 1, v000001c2d5f36700_0, v000001c2d5f363e0_0, v000001c2d5ed76b0_0, C4<>;
    .scope S_000001c2d5d3bcc0;
T_0 ;
    %wait E_000001c2d5ec5970;
    %load/vec4 v000001c2d5ed7750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f36700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c2d5f36700_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v000001c2d5ed7610_0;
    %inv;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000001c2d5ed77f0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v000001c2d5f36700_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c2d5d3bcc0;
T_1 ;
    %wait E_000001c2d5ec5970;
    %load/vec4 v000001c2d5ed7750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c2d5ed7570_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c2d5ed77f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000001c2d5ed74d0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000001c2d5ed7570_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v000001c2d5ed7570_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c2d5d3bcc0;
T_2 ;
    %wait E_000001c2d5ec5970;
    %load/vec4 v000001c2d5ed7750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5ed76b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c2d5ed7610_0;
    %load/vec4 v000001c2d5f36700_0;
    %nor/r;
    %load/vec4 v000001c2d5ed77f0_0;
    %nor/r;
    %and;
    %or;
    %assign/vec4 v000001c2d5ed76b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c2d5d3bcc0;
T_3 ;
    %wait E_000001c2d5ec5970;
    %load/vec4 v000001c2d5ed7750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c2d5d3bef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c2d5f35ee0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001c2d5d3bef0_0;
    %assign/vec4 v000001c2d5d3bef0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c2d5ed76b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v000001c2d5ed74d0_0;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v000001c2d5ed7570_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %store/vec4 v000001c2d5d3bef0_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c2d5d3bb30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f35f80_0, 0;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c2d5f35f80_0;
    %inv;
    %store/vec4 v000001c2d5f35f80_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001c2d5d3bb30;
T_5 ;
    %vpi_call 2 36 "$dumpfile", "handshake_wave.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001c2d5d3bb30;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c2d5f36160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f363e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 12000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f36160_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f363e0_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 53, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 172, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 35, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 205, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f363e0_0, 0;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f363e0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 172, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 7000, 0;
    %pushi/vec4 55, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c2d5f360c0_0, 0;
    %delay 16000, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001c2d5f358a0_0, 0;
    %delay 50000, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "handshake_tb.v";
    "./handshake.v";
