INFO: [VRFC 10-2263] Analyzing Verilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/riscv_matmul/riscv_matmul/riscv_matmul.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/nisitha/My_Passport/MOODLE/Vivado_projects/riscv_matmul/riscv_matmul/riscv_matmul.srcs/sim_1/new/tb_alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_control
WARNING: [VRFC 10-3824] variable 'rand_alu_op' must explicitly be declared as automatic or static [/media/nisitha/My_Passport/MOODLE/Vivado_projects/riscv_matmul/riscv_matmul/riscv_matmul.srcs/sim_1/new/tb_alu_control.sv:144]
WARNING: [VRFC 10-3824] variable 'rand_funct7' must explicitly be declared as automatic or static [/media/nisitha/My_Passport/MOODLE/Vivado_projects/riscv_matmul/riscv_matmul/riscv_matmul.srcs/sim_1/new/tb_alu_control.sv:145]
WARNING: [VRFC 10-3824] variable 'rand_funct3' must explicitly be declared as automatic or static [/media/nisitha/My_Passport/MOODLE/Vivado_projects/riscv_matmul/riscv_matmul/riscv_matmul.srcs/sim_1/new/tb_alu_control.sv:146]
