
LAB-03_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e8c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800308c  0800308c  0001308c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800316c  0800316c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800316c  0800316c  0001316c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003174  08003174  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003174  08003174  00013174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003178  08003178  00013178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800317c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000070  080031ec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  20000204  080031ec  00020204  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c31c  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018bf  00000000  00000000  0002c3ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00004aae  00000000  00000000  0002dc79  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000818  00000000  00000000  00032728  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000007c0  00000000  00000000  00032f40  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0002b9cf  00000000  00000000  00033700  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00007dde  00000000  00000000  0005f0cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00108851  00000000  00000000  00066ead  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0016f6fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001cf0  00000000  00000000  0016f77c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stab         0000006c  00000000  00000000  0017146c  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000000e3  00000000  00000000  001714d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08003074 	.word	0x08003074

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08003074 	.word	0x08003074

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <configureSPI>:
/*
 * For convenience, configure the SPI handler here
 */
SPI_HandleTypeDef spi2;
void configureSPI()
{
 80005e0:	b508      	push	{r3, lr}
	spi2.Instance = SPI2; // Please use SPI2!
 80005e2:	480c      	ldr	r0, [pc, #48]	; (8000614 <configureSPI+0x34>)
 80005e4:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <configureSPI+0x38>)
 80005e6:	6003      	str	r3, [r0, #0]
	spi2.Init.Mode = SPI_MODE_MASTER; // Set master mode
 80005e8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80005ec:	6043      	str	r3, [r0, #4]
	spi2.Init.TIMode = SPI_TIMODE_DISABLE; // Use Motorola mode, not TI mode
 80005ee:	2300      	movs	r3, #0
 80005f0:	6243      	str	r3, [r0, #36]	; 0x24
	spi2.Init.DataSize = SPI_DATASIZE_8BIT; //Set data to 8 bits
 80005f2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80005f6:	60c2      	str	r2, [r0, #12]
	spi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; //Disable CRC
 80005f8:	6283      	str	r3, [r0, #40]	; 0x28
	spi2.Init.Direction = SPI_DIRECTION_2LINES;
 80005fa:	6083      	str	r3, [r0, #8]
	spi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005fc:	6143      	str	r3, [r0, #20]
	spi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005fe:	6103      	str	r3, [r0, #16]
	spi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000600:	6203      	str	r3, [r0, #32]
	spi2.Init.NSS = SPI_NSS_SOFT;
 8000602:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000606:	6183      	str	r3, [r0, #24]
	spi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000608:	2328      	movs	r3, #40	; 0x28
 800060a:	61c3      	str	r3, [r0, #28]

	HAL_SPI_Init(&spi2);
 800060c:	f000 ffe5 	bl	80015da <HAL_SPI_Init>
}
 8000610:	bd08      	pop	{r3, pc}
 8000612:	bf00      	nop
 8000614:	20000098 	.word	0x20000098
 8000618:	40003800 	.word	0x40003800

0800061c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
	// SPI GPIO initialization structure here
	GPIO_InitTypeDef pinconfig;
	if (hspi->Instance == SPI2)
 800061c:	6802      	ldr	r2, [r0, #0]
 800061e:	4b25      	ldr	r3, [pc, #148]	; (80006b4 <HAL_SPI_MspInit+0x98>)
 8000620:	429a      	cmp	r2, r3
 8000622:	d000      	beq.n	8000626 <HAL_SPI_MspInit+0xa>
 8000624:	4770      	bx	lr
{
 8000626:	b570      	push	{r4, r5, r6, lr}
 8000628:	b088      	sub	sp, #32
	{

		//Sets up MOSI on GPIOB Pin 15
		__GPIOB_CLK_ENABLE();
 800062a:	4c23      	ldr	r4, [pc, #140]	; (80006b8 <HAL_SPI_MspInit+0x9c>)
 800062c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800062e:	f043 0302 	orr.w	r3, r3, #2
 8000632:	6323      	str	r3, [r4, #48]	; 0x30
 8000634:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000636:	f003 0302 	and.w	r3, r3, #2
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	9b00      	ldr	r3, [sp, #0]
	    pinconfig.Pin = GPIO_PIN_15;
 800063e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000642:	9303      	str	r3, [sp, #12]
	    pinconfig.Mode = GPIO_MODE_AF_PP;
 8000644:	2302      	movs	r3, #2
 8000646:	9304      	str	r3, [sp, #16]
	    pinconfig.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000648:	2303      	movs	r3, #3
 800064a:	9306      	str	r3, [sp, #24]
	    pinconfig.Pull = GPIO_PULLUP;
 800064c:	2501      	movs	r5, #1
 800064e:	9505      	str	r5, [sp, #20]
	    pinconfig.Alternate = GPIO_AF5_SPI2;
 8000650:	2305      	movs	r3, #5
 8000652:	9307      	str	r3, [sp, #28]
	    HAL_GPIO_Init(GPIOB,&pinconfig);
 8000654:	4e19      	ldr	r6, [pc, #100]	; (80006bc <HAL_SPI_MspInit+0xa0>)
 8000656:	a903      	add	r1, sp, #12
 8000658:	4630      	mov	r0, r6
 800065a:	f000 faad 	bl	8000bb8 <HAL_GPIO_Init>

	    //Sets up MISO on GPIOB Pin 14
	    pinconfig.Pin = GPIO_PIN_14;
 800065e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000662:	9303      	str	r3, [sp, #12]
	    HAL_GPIO_Init(GPIOB,&pinconfig);
 8000664:	a903      	add	r1, sp, #12
 8000666:	4630      	mov	r0, r6
 8000668:	f000 faa6 	bl	8000bb8 <HAL_GPIO_Init>

	    //__SPI2_CLK_ENABLE();
	    __SPI2_CLK_ENABLE();
 800066c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800066e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000672:	6423      	str	r3, [r4, #64]	; 0x40
 8000674:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800067a:	9301      	str	r3, [sp, #4]
 800067c:	9b01      	ldr	r3, [sp, #4]


	    //Sets up SCK on GPIOA Pin 12
	    __GPIOA_CLK_ENABLE();
 800067e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000680:	432b      	orrs	r3, r5
 8000682:	6323      	str	r3, [r4, #48]	; 0x30
 8000684:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000686:	402b      	ands	r3, r5
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	9b02      	ldr	r3, [sp, #8]
	    pinconfig.Pin = GPIO_PIN_12;
 800068c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000690:	9303      	str	r3, [sp, #12]
	    HAL_GPIO_Init(GPIOA,&pinconfig);
 8000692:	f5a4 5460 	sub.w	r4, r4, #14336	; 0x3800
 8000696:	a903      	add	r1, sp, #12
 8000698:	4620      	mov	r0, r4
 800069a:	f000 fa8d 	bl	8000bb8 <HAL_GPIO_Init>

	    //Sets up NSS Pin
	    pinconfig.Pin  = GPIO_PIN_11;
 800069e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006a2:	9303      	str	r3, [sp, #12]
	    pinconfig.Mode = GPIO_MODE_OUTPUT_PP;
 80006a4:	9504      	str	r5, [sp, #16]
	    HAL_GPIO_Init(GPIOA, &pinconfig);
 80006a6:	a903      	add	r1, sp, #12
 80006a8:	4620      	mov	r0, r4
 80006aa:	f000 fa85 	bl	8000bb8 <HAL_GPIO_Init>

	}
}
 80006ae:	b008      	add	sp, #32
 80006b0:	bd70      	pop	{r4, r5, r6, pc}
 80006b2:	bf00      	nop
 80006b4:	40003800 	.word	0x40003800
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40020400 	.word	0x40020400

080006c0 <main>:

int main(void)
{
 80006c0:	b500      	push	{lr}
 80006c2:	b085      	sub	sp, #20
	Sys_Init();
 80006c4:	f000 f8cc 	bl	8000860 <Sys_Init>

	// For convenience
	configureSPI();
 80006c8:	f7ff ff8a 	bl	80005e0 <configureSPI>
	//HAL_SPI_TransmitReceive(&spi2,(uint8_t*)input,(uint8_t*)output, 1,100);
	//HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11,GPIO_PIN_SET);


	while(1){
		input[0] = 0;
 80006cc:	a904      	add	r1, sp, #16
 80006ce:	2300      	movs	r3, #0
 80006d0:	f801 3d04 	strb.w	r3, [r1, #-4]!

		HAL_UART_Receive(&USB_UART, (uint8_t*) input,1, 10);
 80006d4:	230a      	movs	r3, #10
 80006d6:	2201      	movs	r2, #1
 80006d8:	4820      	ldr	r0, [pc, #128]	; (800075c <main+0x9c>)
 80006da:	f001 fc98 	bl	800200e <HAL_UART_Receive>

		if(input[0] == 0){
 80006de:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d0f2      	beq.n	80006cc <main+0xc>
			continue;
		}
		else{
			printf("\033[2J\033[;H");
 80006e6:	481e      	ldr	r0, [pc, #120]	; (8000760 <main+0xa0>)
 80006e8:	f001 ffd4 	bl	8002694 <iprintf>
			fflush(stdout);
 80006ec:	4c1d      	ldr	r4, [pc, #116]	; (8000764 <main+0xa4>)
 80006ee:	6823      	ldr	r3, [r4, #0]
 80006f0:	6898      	ldr	r0, [r3, #8]
 80006f2:	f001 fe1f 	bl	8002334 <fflush>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11,GPIO_PIN_RESET);
 80006f6:	4d1c      	ldr	r5, [pc, #112]	; (8000768 <main+0xa8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006fe:	4628      	mov	r0, r5
 8000700:	f000 fb4a 	bl	8000d98 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(&spi2, (uint8_t *)input, (uint8_t *)output, 1,100);
 8000704:	2364      	movs	r3, #100	; 0x64
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	2301      	movs	r3, #1
 800070a:	aa02      	add	r2, sp, #8
 800070c:	a903      	add	r1, sp, #12
 800070e:	4817      	ldr	r0, [pc, #92]	; (800076c <main+0xac>)
 8000710:	f000 ffcf 	bl	80016b2 <HAL_SPI_TransmitReceive>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11,GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800071a:	4628      	mov	r0, r5
 800071c:	f000 fb3c 	bl	8000d98 <HAL_GPIO_WritePin>
			printf("\033[12B\r\nSPI output: ");
 8000720:	4813      	ldr	r0, [pc, #76]	; (8000770 <main+0xb0>)
 8000722:	f001 ffb7 	bl	8002694 <iprintf>
			fflush(stdout);
 8000726:	6823      	ldr	r3, [r4, #0]
 8000728:	6898      	ldr	r0, [r3, #8]
 800072a:	f001 fe03 	bl	8002334 <fflush>
			HAL_UART_Transmit(&USB_UART, (uint8_t*) output,1, 1000);
 800072e:	4d0b      	ldr	r5, [pc, #44]	; (800075c <main+0x9c>)
 8000730:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000734:	2201      	movs	r2, #1
 8000736:	a902      	add	r1, sp, #8
 8000738:	4628      	mov	r0, r5
 800073a:	f001 fbfa 	bl	8001f32 <HAL_UART_Transmit>

			printf("\033[uSPI Input: ");
 800073e:	480d      	ldr	r0, [pc, #52]	; (8000774 <main+0xb4>)
 8000740:	f001 ffa8 	bl	8002694 <iprintf>
			fflush(stdout);
 8000744:	6823      	ldr	r3, [r4, #0]
 8000746:	6898      	ldr	r0, [r3, #8]
 8000748:	f001 fdf4 	bl	8002334 <fflush>
			HAL_UART_Transmit(&USB_UART, (uint8_t*) input,1, 1000);
 800074c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000750:	2201      	movs	r2, #1
 8000752:	a903      	add	r1, sp, #12
 8000754:	4628      	mov	r0, r5
 8000756:	f001 fbec 	bl	8001f32 <HAL_UART_Transmit>
 800075a:	e7b7      	b.n	80006cc <main+0xc>
 800075c:	200000fc 	.word	0x200000fc
 8000760:	080030a4 	.word	0x080030a4
 8000764:	2000000c 	.word	0x2000000c
 8000768:	40020000 	.word	0x40020000
 800076c:	20000098 	.word	0x20000098
 8000770:	080030b0 	.word	0x080030b0
 8000774:	080030c4 	.word	0x080030c4

08000778 <SystemClock_Config>:
  *            Main regulator output voltage  = Scale1 mode
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void SystemClock_Config(void) {
 8000778:	b500      	push	{lr}
 800077a:	b093      	sub	sp, #76	; 0x4c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800077c:	2301      	movs	r3, #1
 800077e:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000784:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000786:	2302      	movs	r3, #2
 8000788:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800078e:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000790:	2219      	movs	r2, #25
 8000792:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000794:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8000798:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800079a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800079c:	2309      	movs	r3, #9
 800079e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = 7;
 80007a0:	2307      	movs	r3, #7
 80007a2:	930c      	str	r3, [sp, #48]	; 0x30

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80007a4:	4668      	mov	r0, sp
 80007a6:	f000 fb3b 	bl	8000e20 <HAL_RCC_OscConfig>
  if(ret != HAL_OK) {
 80007aa:	b100      	cbz	r0, 80007ae <SystemClock_Config+0x36>
 80007ac:	e7fe      	b.n	80007ac <SystemClock_Config+0x34>
    while(1) { ; }
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80007ae:	f000 faf9 	bl	8000da4 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK) {
 80007b2:	b100      	cbz	r0, 80007b6 <SystemClock_Config+0x3e>
 80007b4:	e7fe      	b.n	80007b4 <SystemClock_Config+0x3c>
    while(1) { ; }
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80007b6:	230f      	movs	r3, #15
 80007b8:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c6:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007cc:	9311      	str	r3, [sp, #68]	; 0x44

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 80007ce:	2107      	movs	r1, #7
 80007d0:	a80d      	add	r0, sp, #52	; 0x34
 80007d2:	f000 fd63 	bl	800129c <HAL_RCC_ClockConfig>
  if(ret != HAL_OK) {
 80007d6:	b100      	cbz	r0, 80007da <SystemClock_Config+0x62>
 80007d8:	e7fe      	b.n	80007d8 <SystemClock_Config+0x60>
    while(1) { ; }
  }
}
 80007da:	b013      	add	sp, #76	; 0x4c
 80007dc:	f85d fb04 	ldr.w	pc, [sp], #4

080007e0 <CPU_CACHE_Enable>:

// Enables CPU Instruction and Data Caches
void CPU_CACHE_Enable(void) {
 80007e0:	b410      	push	{r4}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007e6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80007ea:	4b1c      	ldr	r3, [pc, #112]	; (800085c <CPU_CACHE_Enable+0x7c>)
 80007ec:	2100      	movs	r1, #0
 80007ee:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80007f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007f6:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80007fa:	695a      	ldr	r2, [r3, #20]
 80007fc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000800:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000802:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000806:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800080a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800080e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000812:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000816:	f3c4 304e 	ubfx	r0, r4, #13, #15
 800081a:	e00f      	b.n	800083c <CPU_CACHE_Enable+0x5c>
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800081c:	461a      	mov	r2, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800081e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000822:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 8000826:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 800082a:	490c      	ldr	r1, [pc, #48]	; (800085c <CPU_CACHE_Enable+0x7c>)
 800082c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8000830:	1e53      	subs	r3, r2, #1
 8000832:	2a00      	cmp	r2, #0
 8000834:	d1f2      	bne.n	800081c <CPU_CACHE_Enable+0x3c>
    } while(sets-- != 0U);
 8000836:	1e43      	subs	r3, r0, #1
 8000838:	b118      	cbz	r0, 8000842 <CPU_CACHE_Enable+0x62>
 800083a:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800083c:	f3c4 02c9 	ubfx	r2, r4, #3, #10
 8000840:	e7ed      	b.n	800081e <CPU_CACHE_Enable+0x3e>
 8000842:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000846:	694b      	ldr	r3, [r1, #20]
 8000848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800084c:	614b      	str	r3, [r1, #20]
 800084e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000852:	f3bf 8f6f 	isb	sy
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 8000856:	f85d 4b04 	ldr.w	r4, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	e000ed00 	.word	0xe000ed00

08000860 <Sys_Init>:

// Unified System Initialization (equivalent of current MPS Sys_Init())
void Sys_Init(void) {
 8000860:	b508      	push	{r3, lr}
	//Initialize the system
	CPU_CACHE_Enable();		// Enable CPU Caching
 8000862:	f7ff ffbd 	bl	80007e0 <CPU_CACHE_Enable>
	HAL_Init();				// Initialize HAL
 8000866:	f000 f925 	bl	8000ab4 <HAL_Init>
	SystemClock_Config(); 	// Configure the system clock to 216 MHz
 800086a:	f7ff ff85 	bl	8000778 <SystemClock_Config>
		- Stop Bit = No Stop bits
		- Parity = None
		- BaudRate = 115200 baud
		- Hardware flow control disabled (RTS and CTS signals)
	*/
	initUart(&USB_UART, 115200, USART1);
 800086e:	4a06      	ldr	r2, [pc, #24]	; (8000888 <Sys_Init+0x28>)
 8000870:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000874:	4805      	ldr	r0, [pc, #20]	; (800088c <Sys_Init+0x2c>)
 8000876:	f000 f87d 	bl	8000974 <initUart>
	initUart(&huart6, 38400, USART6);
 800087a:	4a05      	ldr	r2, [pc, #20]	; (8000890 <Sys_Init+0x30>)
 800087c:	f44f 4116 	mov.w	r1, #38400	; 0x9600
 8000880:	4804      	ldr	r0, [pc, #16]	; (8000894 <Sys_Init+0x34>)
 8000882:	f000 f877 	bl	8000974 <initUart>
}
 8000886:	bd08      	pop	{r3, pc}
 8000888:	40011000 	.word	0x40011000
 800088c:	200000fc 	.word	0x200000fc
 8000890:	40011400 	.word	0x40011400
 8000894:	2000017c 	.word	0x2000017c

08000898 <SysTick_Handler>:

// This function is what makes everything work
// Don't touch it...
// (Increments the system clock)
void SysTick_Handler(void) {
 8000898:	b508      	push	{r3, lr}
  HAL_IncTick();
 800089a:	f000 f921 	bl	8000ae0 <HAL_IncTick>
}
 800089e:	bd08      	pop	{r3, pc}

080008a0 <HAL_UART_MspInit>:
#include "uart.h"
// Initialize Hardware Resources
// Peripheral's clock enable
// Peripheral's GPIO Configuration
void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 80008a0:	b530      	push	{r4, r5, lr}
 80008a2:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef  GPIO_InitStruct;

	if (huart->Instance == USART1) {
 80008a4:	6803      	ldr	r3, [r0, #0]
 80008a6:	4a2e      	ldr	r2, [pc, #184]	; (8000960 <HAL_UART_MspInit+0xc0>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d004      	beq.n	80008b6 <HAL_UART_MspInit+0x16>
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config

		// Enable UART Clocking
		__USART1_CLK_ENABLE();

	} else if (huart->Instance == USART6) {
 80008ac:	4a2d      	ldr	r2, [pc, #180]	; (8000964 <HAL_UART_MspInit+0xc4>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d02c      	beq.n	800090c <HAL_UART_MspInit+0x6c>

		// Enable UART Clocking
		__USART6_CLK_ENABLE();

	}
}
 80008b2:	b00b      	add	sp, #44	; 0x2c
 80008b4:	bd30      	pop	{r4, r5, pc}
		__GPIOA_CLK_ENABLE();
 80008b6:	4c2c      	ldr	r4, [pc, #176]	; (8000968 <HAL_UART_MspInit+0xc8>)
 80008b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80008ba:	f043 0301 	orr.w	r3, r3, #1
 80008be:	6323      	str	r3, [r4, #48]	; 0x30
 80008c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	9301      	str	r3, [sp, #4]
 80008c8:	9b01      	ldr	r3, [sp, #4]
		GPIO_InitStruct.Pin       = GPIO_PIN_9;
 80008ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008ce:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80008d0:	2302      	movs	r3, #2
 80008d2:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80008d4:	2301      	movs	r3, #1
 80008d6:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 80008d8:	2303      	movs	r3, #3
 80008da:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008dc:	2307      	movs	r3, #7
 80008de:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //TX Config
 80008e0:	4d22      	ldr	r5, [pc, #136]	; (800096c <HAL_UART_MspInit+0xcc>)
 80008e2:	a905      	add	r1, sp, #20
 80008e4:	4628      	mov	r0, r5
 80008e6:	f000 f967 	bl	8000bb8 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ee:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); //RX Config
 80008f0:	a905      	add	r1, sp, #20
 80008f2:	4628      	mov	r0, r5
 80008f4:	f000 f960 	bl	8000bb8 <HAL_GPIO_Init>
		__USART1_CLK_ENABLE();
 80008f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008fa:	f043 0310 	orr.w	r3, r3, #16
 80008fe:	6463      	str	r3, [r4, #68]	; 0x44
 8000900:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000902:	f003 0310 	and.w	r3, r3, #16
 8000906:	9302      	str	r3, [sp, #8]
 8000908:	9b02      	ldr	r3, [sp, #8]
 800090a:	e7d2      	b.n	80008b2 <HAL_UART_MspInit+0x12>
		__GPIOC_CLK_ENABLE();
 800090c:	4c16      	ldr	r4, [pc, #88]	; (8000968 <HAL_UART_MspInit+0xc8>)
 800090e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	6323      	str	r3, [r4, #48]	; 0x30
 8000916:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000918:	f003 0304 	and.w	r3, r3, #4
 800091c:	9303      	str	r3, [sp, #12]
 800091e:	9b03      	ldr	r3, [sp, #12]
		GPIO_InitStruct.Pin       = GPIO_PIN_6;
 8000920:	2340      	movs	r3, #64	; 0x40
 8000922:	9305      	str	r3, [sp, #20]
		GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000924:	2302      	movs	r3, #2
 8000926:	9306      	str	r3, [sp, #24]
		GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000928:	2301      	movs	r3, #1
 800092a:	9307      	str	r3, [sp, #28]
		GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800092c:	2303      	movs	r3, #3
 800092e:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000930:	2308      	movs	r3, #8
 8000932:	9309      	str	r3, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //TX Config
 8000934:	4d0e      	ldr	r5, [pc, #56]	; (8000970 <HAL_UART_MspInit+0xd0>)
 8000936:	a905      	add	r1, sp, #20
 8000938:	4628      	mov	r0, r5
 800093a:	f000 f93d 	bl	8000bb8 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 800093e:	2380      	movs	r3, #128	; 0x80
 8000940:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct); //RX Config
 8000942:	a905      	add	r1, sp, #20
 8000944:	4628      	mov	r0, r5
 8000946:	f000 f937 	bl	8000bb8 <HAL_GPIO_Init>
		__USART6_CLK_ENABLE();
 800094a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800094c:	f043 0320 	orr.w	r3, r3, #32
 8000950:	6463      	str	r3, [r4, #68]	; 0x44
 8000952:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000954:	f003 0320 	and.w	r3, r3, #32
 8000958:	9304      	str	r3, [sp, #16]
 800095a:	9b04      	ldr	r3, [sp, #16]
}
 800095c:	e7a9      	b.n	80008b2 <HAL_UART_MspInit+0x12>
 800095e:	bf00      	nop
 8000960:	40011000 	.word	0x40011000
 8000964:	40011400 	.word	0x40011400
 8000968:	40023800 	.word	0x40023800
 800096c:	40020000 	.word	0x40020000
 8000970:	40020800 	.word	0x40020800

08000974 <initUart>:

//UART Initialization
void initUart(UART_HandleTypeDef* Uhand, uint32_t Baud, USART_TypeDef* Tgt) {
 8000974:	b508      	push	{r3, lr}
	Uhand->Instance        = Tgt;
 8000976:	6002      	str	r2, [r0, #0]

	Uhand->Init.BaudRate   = Baud;
 8000978:	6041      	str	r1, [r0, #4]
	Uhand->Init.WordLength = UART_WORDLENGTH_8B;
 800097a:	2200      	movs	r2, #0
 800097c:	6082      	str	r2, [r0, #8]
	Uhand->Init.StopBits   = UART_STOPBITS_1;
 800097e:	60c2      	str	r2, [r0, #12]
	Uhand->Init.Parity     = UART_PARITY_NONE;
 8000980:	6102      	str	r2, [r0, #16]
	Uhand->Init.Mode       = UART_MODE_TX_RX;
 8000982:	210c      	movs	r1, #12
 8000984:	6141      	str	r1, [r0, #20]
	Uhand->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000986:	6182      	str	r2, [r0, #24]

	HAL_UART_Init(Uhand);
 8000988:	f001 fbf3 	bl	8002172 <HAL_UART_Init>
}
 800098c:	bd08      	pop	{r3, pc}
	...

08000990 <_write>:

============================================================================= */


// Make printf(), putchar(), etc. default to work over USB UART
int _write(int file, char *ptr, int len) {
 8000990:	b510      	push	{r4, lr}
 8000992:	4614      	mov	r4, r2
	HAL_UART_Transmit(&USB_UART, (uint8_t*) ptr, len, 1000);
 8000994:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000998:	b292      	uxth	r2, r2
 800099a:	4802      	ldr	r0, [pc, #8]	; (80009a4 <_write+0x14>)
 800099c:	f001 fac9 	bl	8001f32 <HAL_UART_Transmit>
	return len;
}
 80009a0:	4620      	mov	r0, r4
 80009a2:	bd10      	pop	{r4, pc}
 80009a4:	200000fc 	.word	0x200000fc

080009a8 <_read>:

// Make scanf(), getchar(), etc. default to work over USB UART
int _read(int file, char *ptr, int len) {
 80009a8:	b508      	push	{r3, lr}
	*ptr = 0x00; // Clear the character buffer because scanf() is finicky
 80009aa:	2200      	movs	r2, #0
 80009ac:	700a      	strb	r2, [r1, #0]
	len = 1; // Again because of scanf's finickiness, len must = 1
	HAL_UART_Receive(&USB_UART, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
 80009b2:	2201      	movs	r2, #1
 80009b4:	4802      	ldr	r0, [pc, #8]	; (80009c0 <_read+0x18>)
 80009b6:	f001 fb2a 	bl	800200e <HAL_UART_Receive>
	return len;
}
 80009ba:	2001      	movs	r0, #1
 80009bc:	bd08      	pop	{r3, pc}
 80009be:	bf00      	nop
 80009c0:	200000fc 	.word	0x200000fc

080009c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009ca:	e003      	b.n	80009d4 <LoopCopyDataInit>

080009cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009d2:	3104      	adds	r1, #4

080009d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009d4:	480b      	ldr	r0, [pc, #44]	; (8000a04 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009d6:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009dc:	d3f6      	bcc.n	80009cc <CopyDataInit>
  ldr  r2, =_sbss
 80009de:	4a0b      	ldr	r2, [pc, #44]	; (8000a0c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009e0:	e002      	b.n	80009e8 <LoopFillZerobss>

080009e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009e4:	f842 3b04 	str.w	r3, [r2], #4

080009e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009ec:	d3f9      	bcc.n	80009e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009ee:	f000 f813 	bl	8000a18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009f2:	f001 fd7b 	bl	80024ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009f6:	f7ff fe63 	bl	80006c0 <main>
  bx  lr    
 80009fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009fc:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000a00:	0800317c 	.word	0x0800317c
  ldr  r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a08:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000a0c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000a10:	20000204 	.word	0x20000204

08000a14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a14:	e7fe      	b.n	8000a14 <ADC_IRQHandler>
	...

08000a18 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a18:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a1a:	4a0f      	ldr	r2, [pc, #60]	; (8000a58 <SystemInit+0x40>)
 8000a1c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <SystemInit+0x44>)
 8000a2a:	6819      	ldr	r1, [r3, #0]
 8000a2c:	f041 0101 	orr.w	r1, r1, #1
 8000a30:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a32:	2000      	movs	r0, #0
 8000a34:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a36:	681c      	ldr	r4, [r3, #0]
 8000a38:	4909      	ldr	r1, [pc, #36]	; (8000a60 <SystemInit+0x48>)
 8000a3a:	4021      	ands	r1, r4
 8000a3c:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a3e:	4909      	ldr	r1, [pc, #36]	; (8000a64 <SystemInit+0x4c>)
 8000a40:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a42:	6819      	ldr	r1, [r3, #0]
 8000a44:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000a48:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a4a:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000a50:	6093      	str	r3, [r2, #8]
#endif
}
 8000a52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	fef6ffff 	.word	0xfef6ffff
 8000a64:	24003010 	.word	0x24003010

08000a68 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000a68:	4770      	bx	lr
	...

08000a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a6c:	b510      	push	{r4, lr}
 8000a6e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a70:	4b0e      	ldr	r3, [pc, #56]	; (8000aac <HAL_InitTick+0x40>)
 8000a72:	7818      	ldrb	r0, [r3, #0]
 8000a74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a78:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a7c:	4a0c      	ldr	r2, [pc, #48]	; (8000ab0 <HAL_InitTick+0x44>)
 8000a7e:	6810      	ldr	r0, [r2, #0]
 8000a80:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a84:	f000 f882 	bl	8000b8c <HAL_SYSTICK_Config>
 8000a88:	b968      	cbnz	r0, 8000aa6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8a:	2c0f      	cmp	r4, #15
 8000a8c:	d901      	bls.n	8000a92 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000a8e:	2001      	movs	r0, #1
 8000a90:	e00a      	b.n	8000aa8 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a92:	2200      	movs	r2, #0
 8000a94:	4621      	mov	r1, r4
 8000a96:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9a:	f000 f845 	bl	8000b28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a9e:	4b03      	ldr	r3, [pc, #12]	; (8000aac <HAL_InitTick+0x40>)
 8000aa0:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	e000      	b.n	8000aa8 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000aa6:	2001      	movs	r0, #1
}
 8000aa8:	bd10      	pop	{r4, pc}
 8000aaa:	bf00      	nop
 8000aac:	20000004 	.word	0x20000004
 8000ab0:	20000000 	.word	0x20000000

08000ab4 <HAL_Init>:
{
 8000ab4:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_Init+0x28>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000abe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ac6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac8:	2003      	movs	r0, #3
 8000aca:	f000 f81b 	bl	8000b04 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ace:	200f      	movs	r0, #15
 8000ad0:	f7ff ffcc 	bl	8000a6c <HAL_InitTick>
  HAL_MspInit();
 8000ad4:	f7ff ffc8 	bl	8000a68 <HAL_MspInit>
}
 8000ad8:	2000      	movs	r0, #0
 8000ada:	bd08      	pop	{r3, pc}
 8000adc:	40023c00 	.word	0x40023c00

08000ae0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ae0:	4a03      	ldr	r2, [pc, #12]	; (8000af0 <HAL_IncTick+0x10>)
 8000ae2:	6811      	ldr	r1, [r2, #0]
 8000ae4:	4b03      	ldr	r3, [pc, #12]	; (8000af4 <HAL_IncTick+0x14>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	440b      	add	r3, r1
 8000aea:	6013      	str	r3, [r2, #0]
}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	200001fc 	.word	0x200001fc
 8000af4:	20000004 	.word	0x20000004

08000af8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000af8:	4b01      	ldr	r3, [pc, #4]	; (8000b00 <HAL_GetTick+0x8>)
 8000afa:	6818      	ldr	r0, [r3, #0]
}
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	200001fc 	.word	0x200001fc

08000b04 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b04:	4906      	ldr	r1, [pc, #24]	; (8000b20 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000b06:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b08:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b0c:	041b      	lsls	r3, r3, #16
 8000b0e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b10:	0200      	lsls	r0, r0, #8
 8000b12:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b16:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000b18:	4a02      	ldr	r2, [pc, #8]	; (8000b24 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000b1a:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000b1c:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000b1e:	4770      	bx	lr
 8000b20:	e000ed00 	.word	0xe000ed00
 8000b24:	05fa0000 	.word	0x05fa0000

08000b28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b28:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b2a:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <HAL_NVIC_SetPriority+0x58>)
 8000b2c:	68db      	ldr	r3, [r3, #12]
 8000b2e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b32:	f1c3 0407 	rsb	r4, r3, #7
 8000b36:	2c04      	cmp	r4, #4
 8000b38:	bf28      	it	cs
 8000b3a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b3c:	1d1d      	adds	r5, r3, #4
 8000b3e:	2d06      	cmp	r5, #6
 8000b40:	d914      	bls.n	8000b6c <HAL_NVIC_SetPriority+0x44>
 8000b42:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	f04f 35ff 	mov.w	r5, #4294967295
 8000b48:	fa05 f404 	lsl.w	r4, r5, r4
 8000b4c:	ea21 0104 	bic.w	r1, r1, r4
 8000b50:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b52:	fa05 f303 	lsl.w	r3, r5, r3
 8000b56:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b5a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000b5c:	2800      	cmp	r0, #0
 8000b5e:	db07      	blt.n	8000b70 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	0109      	lsls	r1, r1, #4
 8000b62:	b2c9      	uxtb	r1, r1
 8000b64:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <HAL_NVIC_SetPriority+0x5c>)
 8000b66:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000b68:	bc30      	pop	{r4, r5}
 8000b6a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	e7e9      	b.n	8000b44 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b70:	f000 000f 	and.w	r0, r0, #15
 8000b74:	0109      	lsls	r1, r1, #4
 8000b76:	b2c9      	uxtb	r1, r1
 8000b78:	4b03      	ldr	r3, [pc, #12]	; (8000b88 <HAL_NVIC_SetPriority+0x60>)
 8000b7a:	5419      	strb	r1, [r3, r0]
 8000b7c:	e7f4      	b.n	8000b68 <HAL_NVIC_SetPriority+0x40>
 8000b7e:	bf00      	nop
 8000b80:	e000ed00 	.word	0xe000ed00
 8000b84:	e000e400 	.word	0xe000e400
 8000b88:	e000ed14 	.word	0xe000ed14

08000b8c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b8c:	3801      	subs	r0, #1
 8000b8e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b92:	d20a      	bcs.n	8000baa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_SYSTICK_Config+0x24>)
 8000b96:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b98:	4a06      	ldr	r2, [pc, #24]	; (8000bb4 <HAL_SYSTICK_Config+0x28>)
 8000b9a:	21f0      	movs	r1, #240	; 0xf0
 8000b9c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ba4:	2207      	movs	r2, #7
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000baa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	e000e010 	.word	0xe000e010
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	2b0f      	cmp	r3, #15
 8000bbc:	f200 80e2 	bhi.w	8000d84 <HAL_GPIO_Init+0x1cc>
{
 8000bc0:	b4f0      	push	{r4, r5, r6, r7}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	e039      	b.n	8000c3a <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000bc6:	2209      	movs	r2, #9
 8000bc8:	e000      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000bca:	2200      	movs	r2, #0
 8000bcc:	40b2      	lsls	r2, r6
 8000bce:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 8000bd0:	3402      	adds	r4, #2
 8000bd2:	4e6d      	ldr	r6, [pc, #436]	; (8000d88 <HAL_GPIO_Init+0x1d0>)
 8000bd4:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bd8:	4a6c      	ldr	r2, [pc, #432]	; (8000d8c <HAL_GPIO_Init+0x1d4>)
 8000bda:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000bdc:	43ea      	mvns	r2, r5
 8000bde:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000be2:	684f      	ldr	r7, [r1, #4]
 8000be4:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000be8:	d001      	beq.n	8000bee <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8000bea:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8000bee:	4c67      	ldr	r4, [pc, #412]	; (8000d8c <HAL_GPIO_Init+0x1d4>)
 8000bf0:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8000bf2:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000bf4:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bf8:	684f      	ldr	r7, [r1, #4]
 8000bfa:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000bfe:	d001      	beq.n	8000c04 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8000c00:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8000c04:	4c61      	ldr	r4, [pc, #388]	; (8000d8c <HAL_GPIO_Init+0x1d4>)
 8000c06:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c08:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c0a:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c0e:	684f      	ldr	r7, [r1, #4]
 8000c10:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000c14:	d001      	beq.n	8000c1a <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8000c16:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8000c1a:	4c5c      	ldr	r4, [pc, #368]	; (8000d8c <HAL_GPIO_Init+0x1d4>)
 8000c1c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8000c1e:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c20:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c22:	684e      	ldr	r6, [r1, #4]
 8000c24:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000c28:	d001      	beq.n	8000c2e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8000c2a:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8000c2e:	4c57      	ldr	r4, [pc, #348]	; (8000d8c <HAL_GPIO_Init+0x1d4>)
 8000c30:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c32:	3301      	adds	r3, #1
 8000c34:	2b0f      	cmp	r3, #15
 8000c36:	f200 80a2 	bhi.w	8000d7e <HAL_GPIO_Init+0x1c6>
    ioposition = ((uint32_t)0x01) << position;
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c3e:	680c      	ldr	r4, [r1, #0]
 8000c40:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8000c44:	42aa      	cmp	r2, r5
 8000c46:	d1f4      	bne.n	8000c32 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c48:	684c      	ldr	r4, [r1, #4]
 8000c4a:	2c12      	cmp	r4, #18
 8000c4c:	bf18      	it	ne
 8000c4e:	2c02      	cmpne	r4, #2
 8000c50:	d110      	bne.n	8000c74 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3];
 8000c52:	08de      	lsrs	r6, r3, #3
 8000c54:	3608      	adds	r6, #8
 8000c56:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000c5a:	f003 0407 	and.w	r4, r3, #7
 8000c5e:	00a7      	lsls	r7, r4, #2
 8000c60:	240f      	movs	r4, #15
 8000c62:	40bc      	lsls	r4, r7
 8000c64:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000c68:	690c      	ldr	r4, [r1, #16]
 8000c6a:	40bc      	lsls	r4, r7
 8000c6c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3] = temp;
 8000c70:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8000c74:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000c76:	005f      	lsls	r7, r3, #1
 8000c78:	2603      	movs	r6, #3
 8000c7a:	40be      	lsls	r6, r7
 8000c7c:	43f6      	mvns	r6, r6
 8000c7e:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c82:	684c      	ldr	r4, [r1, #4]
 8000c84:	f004 0403 	and.w	r4, r4, #3
 8000c88:	40bc      	lsls	r4, r7
 8000c8a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8000c8e:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c90:	684c      	ldr	r4, [r1, #4]
 8000c92:	f104 3cff 	add.w	ip, r4, #4294967295
 8000c96:	2c11      	cmp	r4, #17
 8000c98:	bf18      	it	ne
 8000c9a:	f1bc 0f01 	cmpne.w	ip, #1
 8000c9e:	d901      	bls.n	8000ca4 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ca0:	2c12      	cmp	r4, #18
 8000ca2:	d111      	bne.n	8000cc8 <HAL_GPIO_Init+0x110>
        temp = GPIOx->OSPEEDR; 
 8000ca4:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000ca6:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000caa:	68cc      	ldr	r4, [r1, #12]
 8000cac:	40bc      	lsls	r4, r7
 8000cae:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8000cb2:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000cb4:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cb6:	ea24 0c02 	bic.w	ip, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000cba:	684c      	ldr	r4, [r1, #4]
 8000cbc:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8000cc0:	409a      	lsls	r2, r3
 8000cc2:	ea42 020c 	orr.w	r2, r2, ip
        GPIOx->OTYPER = temp;
 8000cc6:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8000cc8:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000cca:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000ccc:	688a      	ldr	r2, [r1, #8]
 8000cce:	40ba      	lsls	r2, r7
 8000cd0:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8000cd2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cd4:	684a      	ldr	r2, [r1, #4]
 8000cd6:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000cda:	d0aa      	beq.n	8000c32 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cdc:	4a2c      	ldr	r2, [pc, #176]	; (8000d90 <HAL_GPIO_Init+0x1d8>)
 8000cde:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8000ce0:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000ce4:	6454      	str	r4, [r2, #68]	; 0x44
 8000ce6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000ce8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000cec:	9201      	str	r2, [sp, #4]
 8000cee:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000cf0:	089c      	lsrs	r4, r3, #2
 8000cf2:	1ca6      	adds	r6, r4, #2
 8000cf4:	4a24      	ldr	r2, [pc, #144]	; (8000d88 <HAL_GPIO_Init+0x1d0>)
 8000cf6:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000cfa:	f003 0203 	and.w	r2, r3, #3
 8000cfe:	0096      	lsls	r6, r2, #2
 8000d00:	220f      	movs	r2, #15
 8000d02:	40b2      	lsls	r2, r6
 8000d04:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d08:	4a22      	ldr	r2, [pc, #136]	; (8000d94 <HAL_GPIO_Init+0x1dc>)
 8000d0a:	4290      	cmp	r0, r2
 8000d0c:	f43f af5d 	beq.w	8000bca <HAL_GPIO_Init+0x12>
 8000d10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d14:	4290      	cmp	r0, r2
 8000d16:	d022      	beq.n	8000d5e <HAL_GPIO_Init+0x1a6>
 8000d18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	d020      	beq.n	8000d62 <HAL_GPIO_Init+0x1aa>
 8000d20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d01e      	beq.n	8000d66 <HAL_GPIO_Init+0x1ae>
 8000d28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	d01c      	beq.n	8000d6a <HAL_GPIO_Init+0x1b2>
 8000d30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d34:	4290      	cmp	r0, r2
 8000d36:	d01a      	beq.n	8000d6e <HAL_GPIO_Init+0x1b6>
 8000d38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d3c:	4290      	cmp	r0, r2
 8000d3e:	d018      	beq.n	8000d72 <HAL_GPIO_Init+0x1ba>
 8000d40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d44:	4290      	cmp	r0, r2
 8000d46:	d016      	beq.n	8000d76 <HAL_GPIO_Init+0x1be>
 8000d48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d4c:	4290      	cmp	r0, r2
 8000d4e:	d014      	beq.n	8000d7a <HAL_GPIO_Init+0x1c2>
 8000d50:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f43f af36 	beq.w	8000bc6 <HAL_GPIO_Init+0xe>
 8000d5a:	220a      	movs	r2, #10
 8000d5c:	e736      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d5e:	2201      	movs	r2, #1
 8000d60:	e734      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d62:	2202      	movs	r2, #2
 8000d64:	e732      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d66:	2203      	movs	r2, #3
 8000d68:	e730      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	e72e      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d6e:	2205      	movs	r2, #5
 8000d70:	e72c      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d72:	2206      	movs	r2, #6
 8000d74:	e72a      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d76:	2207      	movs	r2, #7
 8000d78:	e728      	b.n	8000bcc <HAL_GPIO_Init+0x14>
 8000d7a:	2208      	movs	r2, #8
 8000d7c:	e726      	b.n	8000bcc <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8000d7e:	b002      	add	sp, #8
 8000d80:	bcf0      	pop	{r4, r5, r6, r7}
 8000d82:	4770      	bx	lr
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	40013800 	.word	0x40013800
 8000d8c:	40013c00 	.word	0x40013c00
 8000d90:	40023800 	.word	0x40023800
 8000d94:	40020000 	.word	0x40020000

08000d98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d98:	b912      	cbnz	r2, 8000da0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000d9a:	0409      	lsls	r1, r1, #16
 8000d9c:	6181      	str	r1, [r0, #24]
  }
}
 8000d9e:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8000da0:	6181      	str	r1, [r0, #24]
 8000da2:	4770      	bx	lr

08000da4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000da4:	b510      	push	{r4, lr}
 8000da6:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <HAL_PWREx_EnableOverDrive+0x74>)
 8000daa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000db0:	641a      	str	r2, [r3, #64]	; 0x40
 8000db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db8:	9301      	str	r3, [sp, #4]
 8000dba:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000dbc:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000dbe:	6813      	ldr	r3, [r2, #0]
 8000dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dc4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dc6:	f7ff fe97 	bl	8000af8 <HAL_GetTick>
 8000dca:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000dcc:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000dd4:	d108      	bne.n	8000de8 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000dd6:	f7ff fe8f 	bl	8000af8 <HAL_GetTick>
 8000dda:	1b00      	subs	r0, r0, r4
 8000ddc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000de0:	d9f4      	bls.n	8000dcc <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8000de2:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8000de4:	b002      	add	sp, #8
 8000de6:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000de8:	4a0c      	ldr	r2, [pc, #48]	; (8000e1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000dea:	6813      	ldr	r3, [r2, #0]
 8000dec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df0:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8000df2:	f7ff fe81 	bl	8000af8 <HAL_GetTick>
 8000df6:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HAL_PWREx_EnableOverDrive+0x78>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e00:	d107      	bne.n	8000e12 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000e02:	f7ff fe79 	bl	8000af8 <HAL_GetTick>
 8000e06:	1b00      	subs	r0, r0, r4
 8000e08:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000e0c:	d9f4      	bls.n	8000df8 <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8000e0e:	2003      	movs	r0, #3
 8000e10:	e7e8      	b.n	8000de4 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8000e12:	2000      	movs	r0, #0
 8000e14:	e7e6      	b.n	8000de4 <HAL_PWREx_EnableOverDrive+0x40>
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40007000 	.word	0x40007000

08000e20 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e20:	2800      	cmp	r0, #0
 8000e22:	f000 81dc 	beq.w	80011de <HAL_RCC_OscConfig+0x3be>
{
 8000e26:	b570      	push	{r4, r5, r6, lr}
 8000e28:	b082      	sub	sp, #8
 8000e2a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e2c:	6803      	ldr	r3, [r0, #0]
 8000e2e:	f013 0f01 	tst.w	r3, #1
 8000e32:	d029      	beq.n	8000e88 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e34:	4ba2      	ldr	r3, [pc, #648]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	2b04      	cmp	r3, #4
 8000e3e:	d01a      	beq.n	8000e76 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e40:	4b9f      	ldr	r3, [pc, #636]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	f003 030c 	and.w	r3, r3, #12
 8000e48:	2b08      	cmp	r3, #8
 8000e4a:	d00f      	beq.n	8000e6c <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e4c:	6863      	ldr	r3, [r4, #4]
 8000e4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e52:	d040      	beq.n	8000ed6 <HAL_RCC_OscConfig+0xb6>
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d154      	bne.n	8000f02 <HAL_RCC_OscConfig+0xe2>
 8000e58:	4b99      	ldr	r3, [pc, #612]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	e039      	b.n	8000ee0 <HAL_RCC_OscConfig+0xc0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e6c:	4b94      	ldr	r3, [pc, #592]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000e74:	d0ea      	beq.n	8000e4c <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e76:	4b92      	ldr	r3, [pc, #584]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e7e:	d003      	beq.n	8000e88 <HAL_RCC_OscConfig+0x68>
 8000e80:	6863      	ldr	r3, [r4, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f000 81ad 	beq.w	80011e2 <HAL_RCC_OscConfig+0x3c2>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e88:	6823      	ldr	r3, [r4, #0]
 8000e8a:	f013 0f02 	tst.w	r3, #2
 8000e8e:	d075      	beq.n	8000f7c <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e90:	4b8b      	ldr	r3, [pc, #556]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	f013 0f0c 	tst.w	r3, #12
 8000e98:	d05e      	beq.n	8000f58 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e9a:	4b89      	ldr	r3, [pc, #548]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f003 030c 	and.w	r3, r3, #12
 8000ea2:	2b08      	cmp	r3, #8
 8000ea4:	d053      	beq.n	8000f4e <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ea6:	68e3      	ldr	r3, [r4, #12]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f000 808a 	beq.w	8000fc2 <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eae:	4a84      	ldr	r2, [pc, #528]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000eb0:	6813      	ldr	r3, [r2, #0]
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fe1e 	bl	8000af8 <HAL_GetTick>
 8000ebc:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ebe:	4b80      	ldr	r3, [pc, #512]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f013 0f02 	tst.w	r3, #2
 8000ec6:	d173      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fe16 	bl	8000af8 <HAL_GetTick>
 8000ecc:	1b40      	subs	r0, r0, r5
 8000ece:	2802      	cmp	r0, #2
 8000ed0:	d9f5      	bls.n	8000ebe <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8000ed2:	2003      	movs	r0, #3
 8000ed4:	e188      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ed6:	4a7a      	ldr	r2, [pc, #488]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000ed8:	6813      	ldr	r3, [r2, #0]
 8000eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ede:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee0:	6863      	ldr	r3, [r4, #4]
 8000ee2:	b32b      	cbz	r3, 8000f30 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8000ee4:	f7ff fe08 	bl	8000af8 <HAL_GetTick>
 8000ee8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eea:	4b75      	ldr	r3, [pc, #468]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ef2:	d1c9      	bne.n	8000e88 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ef4:	f7ff fe00 	bl	8000af8 <HAL_GetTick>
 8000ef8:	1b40      	subs	r0, r0, r5
 8000efa:	2864      	cmp	r0, #100	; 0x64
 8000efc:	d9f5      	bls.n	8000eea <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8000efe:	2003      	movs	r0, #3
 8000f00:	e172      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f06:	d009      	beq.n	8000f1c <HAL_RCC_OscConfig+0xfc>
 8000f08:	4b6d      	ldr	r3, [pc, #436]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e7e1      	b.n	8000ee0 <HAL_RCC_OscConfig+0xc0>
 8000f1c:	4b68      	ldr	r3, [pc, #416]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	e7d7      	b.n	8000ee0 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8000f30:	f7ff fde2 	bl	8000af8 <HAL_GetTick>
 8000f34:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f36:	4b62      	ldr	r3, [pc, #392]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f3e:	d0a3      	beq.n	8000e88 <HAL_RCC_OscConfig+0x68>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f40:	f7ff fdda 	bl	8000af8 <HAL_GetTick>
 8000f44:	1b40      	subs	r0, r0, r5
 8000f46:	2864      	cmp	r0, #100	; 0x64
 8000f48:	d9f5      	bls.n	8000f36 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8000f4a:	2003      	movs	r0, #3
 8000f4c:	e14c      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f4e:	4b5c      	ldr	r3, [pc, #368]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000f56:	d1a6      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x86>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f58:	4b59      	ldr	r3, [pc, #356]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f013 0f02 	tst.w	r3, #2
 8000f60:	d004      	beq.n	8000f6c <HAL_RCC_OscConfig+0x14c>
 8000f62:	68e3      	ldr	r3, [r4, #12]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d001      	beq.n	8000f6c <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 8000f68:	2001      	movs	r0, #1
 8000f6a:	e13d      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6c:	4a54      	ldr	r2, [pc, #336]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f6e:	6813      	ldr	r3, [r2, #0]
 8000f70:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f74:	6921      	ldr	r1, [r4, #16]
 8000f76:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f7a:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f7c:	6823      	ldr	r3, [r4, #0]
 8000f7e:	f013 0f08 	tst.w	r3, #8
 8000f82:	d046      	beq.n	8001012 <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f84:	6963      	ldr	r3, [r4, #20]
 8000f86:	b383      	cbz	r3, 8000fea <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f88:	4a4d      	ldr	r2, [pc, #308]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f8a:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f92:	f7ff fdb1 	bl	8000af8 <HAL_GetTick>
 8000f96:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f98:	4b49      	ldr	r3, [pc, #292]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f9c:	f013 0f02 	tst.w	r3, #2
 8000fa0:	d137      	bne.n	8001012 <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fa2:	f7ff fda9 	bl	8000af8 <HAL_GetTick>
 8000fa6:	1b40      	subs	r0, r0, r5
 8000fa8:	2802      	cmp	r0, #2
 8000faa:	d9f5      	bls.n	8000f98 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 8000fac:	2003      	movs	r0, #3
 8000fae:	e11b      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb0:	4a43      	ldr	r2, [pc, #268]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000fb2:	6813      	ldr	r3, [r2, #0]
 8000fb4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000fb8:	6921      	ldr	r1, [r4, #16]
 8000fba:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000fbe:	6013      	str	r3, [r2, #0]
 8000fc0:	e7dc      	b.n	8000f7c <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8000fc2:	4a3f      	ldr	r2, [pc, #252]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000fc4:	6813      	ldr	r3, [r2, #0]
 8000fc6:	f023 0301 	bic.w	r3, r3, #1
 8000fca:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000fcc:	f7ff fd94 	bl	8000af8 <HAL_GetTick>
 8000fd0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd2:	4b3b      	ldr	r3, [pc, #236]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f013 0f02 	tst.w	r3, #2
 8000fda:	d0cf      	beq.n	8000f7c <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fdc:	f7ff fd8c 	bl	8000af8 <HAL_GetTick>
 8000fe0:	1b40      	subs	r0, r0, r5
 8000fe2:	2802      	cmp	r0, #2
 8000fe4:	d9f5      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8000fe6:	2003      	movs	r0, #3
 8000fe8:	e0fe      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fea:	4a35      	ldr	r2, [pc, #212]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000fec:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000fee:	f023 0301 	bic.w	r3, r3, #1
 8000ff2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ff4:	f7ff fd80 	bl	8000af8 <HAL_GetTick>
 8000ff8:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ffa:	4b31      	ldr	r3, [pc, #196]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000ffc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ffe:	f013 0f02 	tst.w	r3, #2
 8001002:	d006      	beq.n	8001012 <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001004:	f7ff fd78 	bl	8000af8 <HAL_GetTick>
 8001008:	1b40      	subs	r0, r0, r5
 800100a:	2802      	cmp	r0, #2
 800100c:	d9f5      	bls.n	8000ffa <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 800100e:	2003      	movs	r0, #3
 8001010:	e0ea      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	f013 0f04 	tst.w	r3, #4
 8001018:	d07e      	beq.n	8001118 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800101a:	4b29      	ldr	r3, [pc, #164]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001022:	d11e      	bne.n	8001062 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001024:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8001026:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001028:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800102c:	641a      	str	r2, [r3, #64]	; 0x40
 800102e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001034:	9301      	str	r3, [sp, #4]
 8001036:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001038:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800103a:	4b22      	ldr	r3, [pc, #136]	; (80010c4 <HAL_RCC_OscConfig+0x2a4>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001042:	d010      	beq.n	8001066 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001044:	68a3      	ldr	r3, [r4, #8]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d021      	beq.n	800108e <HAL_RCC_OscConfig+0x26e>
 800104a:	2b00      	cmp	r3, #0
 800104c:	d13c      	bne.n	80010c8 <HAL_RCC_OscConfig+0x2a8>
 800104e:	4b1c      	ldr	r3, [pc, #112]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8001050:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001052:	f022 0201 	bic.w	r2, r2, #1
 8001056:	671a      	str	r2, [r3, #112]	; 0x70
 8001058:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800105a:	f022 0204 	bic.w	r2, r2, #4
 800105e:	671a      	str	r2, [r3, #112]	; 0x70
 8001060:	e01a      	b.n	8001098 <HAL_RCC_OscConfig+0x278>
  FlagStatus pwrclkchanged = RESET;
 8001062:	2500      	movs	r5, #0
 8001064:	e7e9      	b.n	800103a <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 8001066:	4a17      	ldr	r2, [pc, #92]	; (80010c4 <HAL_RCC_OscConfig+0x2a4>)
 8001068:	6813      	ldr	r3, [r2, #0]
 800106a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800106e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001070:	f7ff fd42 	bl	8000af8 <HAL_GetTick>
 8001074:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001076:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <HAL_RCC_OscConfig+0x2a4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800107e:	d1e1      	bne.n	8001044 <HAL_RCC_OscConfig+0x224>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001080:	f7ff fd3a 	bl	8000af8 <HAL_GetTick>
 8001084:	1b80      	subs	r0, r0, r6
 8001086:	2864      	cmp	r0, #100	; 0x64
 8001088:	d9f5      	bls.n	8001076 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 800108a:	2003      	movs	r0, #3
 800108c:	e0ac      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800108e:	4a0c      	ldr	r2, [pc, #48]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8001090:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001098:	68a3      	ldr	r3, [r4, #8]
 800109a:	b35b      	cbz	r3, 80010f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800109c:	f7ff fd2c 	bl	8000af8 <HAL_GetTick>
 80010a0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010a2:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 80010a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010a6:	f013 0f02 	tst.w	r3, #2
 80010aa:	d134      	bne.n	8001116 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ac:	f7ff fd24 	bl	8000af8 <HAL_GetTick>
 80010b0:	1b80      	subs	r0, r0, r6
 80010b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80010b6:	4298      	cmp	r0, r3
 80010b8:	d9f3      	bls.n	80010a2 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 80010ba:	2003      	movs	r0, #3
 80010bc:	e094      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800
 80010c4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c8:	2b05      	cmp	r3, #5
 80010ca:	d009      	beq.n	80010e0 <HAL_RCC_OscConfig+0x2c0>
 80010cc:	4b48      	ldr	r3, [pc, #288]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 80010ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80010d0:	f022 0201 	bic.w	r2, r2, #1
 80010d4:	671a      	str	r2, [r3, #112]	; 0x70
 80010d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80010d8:	f022 0204 	bic.w	r2, r2, #4
 80010dc:	671a      	str	r2, [r3, #112]	; 0x70
 80010de:	e7db      	b.n	8001098 <HAL_RCC_OscConfig+0x278>
 80010e0:	4b43      	ldr	r3, [pc, #268]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 80010e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80010e4:	f042 0204 	orr.w	r2, r2, #4
 80010e8:	671a      	str	r2, [r3, #112]	; 0x70
 80010ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80010ec:	f042 0201 	orr.w	r2, r2, #1
 80010f0:	671a      	str	r2, [r3, #112]	; 0x70
 80010f2:	e7d1      	b.n	8001098 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010f4:	f7ff fd00 	bl	8000af8 <HAL_GetTick>
 80010f8:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010fa:	4b3d      	ldr	r3, [pc, #244]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 80010fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010fe:	f013 0f02 	tst.w	r3, #2
 8001102:	d008      	beq.n	8001116 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001104:	f7ff fcf8 	bl	8000af8 <HAL_GetTick>
 8001108:	1b80      	subs	r0, r0, r6
 800110a:	f241 3388 	movw	r3, #5000	; 0x1388
 800110e:	4298      	cmp	r0, r3
 8001110:	d9f3      	bls.n	80010fa <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 8001112:	2003      	movs	r0, #3
 8001114:	e068      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001116:	b9f5      	cbnz	r5, 8001156 <HAL_RCC_OscConfig+0x336>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001118:	69a3      	ldr	r3, [r4, #24]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d063      	beq.n	80011e6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800111e:	4a34      	ldr	r2, [pc, #208]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 8001120:	6892      	ldr	r2, [r2, #8]
 8001122:	f002 020c 	and.w	r2, r2, #12
 8001126:	2a08      	cmp	r2, #8
 8001128:	d060      	beq.n	80011ec <HAL_RCC_OscConfig+0x3cc>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800112a:	2b02      	cmp	r3, #2
 800112c:	d019      	beq.n	8001162 <HAL_RCC_OscConfig+0x342>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800112e:	4a30      	ldr	r2, [pc, #192]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 8001130:	6813      	ldr	r3, [r2, #0]
 8001132:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001136:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001138:	f7ff fcde 	bl	8000af8 <HAL_GetTick>
 800113c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800113e:	4b2c      	ldr	r3, [pc, #176]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001146:	d048      	beq.n	80011da <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001148:	f7ff fcd6 	bl	8000af8 <HAL_GetTick>
 800114c:	1b00      	subs	r0, r0, r4
 800114e:	2802      	cmp	r0, #2
 8001150:	d9f5      	bls.n	800113e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001152:	2003      	movs	r0, #3
 8001154:	e048      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001156:	4a26      	ldr	r2, [pc, #152]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 8001158:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800115a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800115e:	6413      	str	r3, [r2, #64]	; 0x40
 8001160:	e7da      	b.n	8001118 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8001162:	4a23      	ldr	r2, [pc, #140]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 8001164:	6813      	ldr	r3, [r2, #0]
 8001166:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800116a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800116c:	f7ff fcc4 	bl	8000af8 <HAL_GetTick>
 8001170:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001172:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800117a:	d006      	beq.n	800118a <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800117c:	f7ff fcbc 	bl	8000af8 <HAL_GetTick>
 8001180:	1b40      	subs	r0, r0, r5
 8001182:	2802      	cmp	r0, #2
 8001184:	d9f5      	bls.n	8001172 <HAL_RCC_OscConfig+0x352>
            return HAL_TIMEOUT;
 8001186:	2003      	movs	r0, #3
 8001188:	e02e      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800118a:	69e3      	ldr	r3, [r4, #28]
 800118c:	6a22      	ldr	r2, [r4, #32]
 800118e:	4313      	orrs	r3, r2
 8001190:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001192:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001196:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001198:	0852      	lsrs	r2, r2, #1
 800119a:	3a01      	subs	r2, #1
 800119c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011a2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80011a6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80011a8:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80011ac:	4a10      	ldr	r2, [pc, #64]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 80011ae:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80011b0:	6813      	ldr	r3, [r2, #0]
 80011b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011b6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80011b8:	f7ff fc9e 	bl	8000af8 <HAL_GetTick>
 80011bc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <HAL_RCC_OscConfig+0x3d0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80011c6:	d106      	bne.n	80011d6 <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011c8:	f7ff fc96 	bl	8000af8 <HAL_GetTick>
 80011cc:	1b00      	subs	r0, r0, r4
 80011ce:	2802      	cmp	r0, #2
 80011d0:	d9f5      	bls.n	80011be <HAL_RCC_OscConfig+0x39e>
            return HAL_TIMEOUT;
 80011d2:	2003      	movs	r0, #3
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80011d6:	2000      	movs	r0, #0
 80011d8:	e006      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
 80011da:	2000      	movs	r0, #0
 80011dc:	e004      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
    return HAL_ERROR;
 80011de:	2001      	movs	r0, #1
}
 80011e0:	4770      	bx	lr
        return HAL_ERROR;
 80011e2:	2001      	movs	r0, #1
 80011e4:	e000      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
  return HAL_OK;
 80011e6:	2000      	movs	r0, #0
}
 80011e8:	b002      	add	sp, #8
 80011ea:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80011ec:	2001      	movs	r0, #1
 80011ee:	e7fb      	b.n	80011e8 <HAL_RCC_OscConfig+0x3c8>
 80011f0:	40023800 	.word	0x40023800

080011f4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011f4:	4b26      	ldr	r3, [pc, #152]	; (8001290 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	f003 030c 	and.w	r3, r3, #12
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d044      	beq.n	800128a <HAL_RCC_GetSysClockFreq+0x96>
 8001200:	2b08      	cmp	r3, #8
 8001202:	d001      	beq.n	8001208 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001204:	4823      	ldr	r0, [pc, #140]	; (8001294 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001206:	4770      	bx	lr
{
 8001208:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800120c:	4b20      	ldr	r3, [pc, #128]	; (8001290 <HAL_RCC_GetSysClockFreq+0x9c>)
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800121a:	d013      	beq.n	8001244 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800121c:	4b1c      	ldr	r3, [pc, #112]	; (8001290 <HAL_RCC_GetSysClockFreq+0x9c>)
 800121e:	6859      	ldr	r1, [r3, #4]
 8001220:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001224:	2300      	movs	r3, #0
 8001226:	481c      	ldr	r0, [pc, #112]	; (8001298 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001228:	fba1 0100 	umull	r0, r1, r1, r0
 800122c:	f7ff f858 	bl	80002e0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8001230:	4b17      	ldr	r3, [pc, #92]	; (8001290 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001238:	3301      	adds	r3, #1
 800123a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800123c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001240:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800124c:	461e      	mov	r6, r3
 800124e:	2700      	movs	r7, #0
 8001250:	015c      	lsls	r4, r3, #5
 8001252:	2500      	movs	r5, #0
 8001254:	1ae4      	subs	r4, r4, r3
 8001256:	eb65 0507 	sbc.w	r5, r5, r7
 800125a:	01a9      	lsls	r1, r5, #6
 800125c:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001260:	01a0      	lsls	r0, r4, #6
 8001262:	1b00      	subs	r0, r0, r4
 8001264:	eb61 0105 	sbc.w	r1, r1, r5
 8001268:	00cb      	lsls	r3, r1, #3
 800126a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800126e:	00c4      	lsls	r4, r0, #3
 8001270:	19a0      	adds	r0, r4, r6
 8001272:	eb43 0107 	adc.w	r1, r3, r7
 8001276:	028b      	lsls	r3, r1, #10
 8001278:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 800127c:	0284      	lsls	r4, r0, #10
 800127e:	4620      	mov	r0, r4
 8001280:	4619      	mov	r1, r3
 8001282:	2300      	movs	r3, #0
 8001284:	f7ff f82c 	bl	80002e0 <__aeabi_uldivmod>
 8001288:	e7d2      	b.n	8001230 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 800128a:	4803      	ldr	r0, [pc, #12]	; (8001298 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40023800 	.word	0x40023800
 8001294:	00f42400 	.word	0x00f42400
 8001298:	017d7840 	.word	0x017d7840

0800129c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800129c:	2800      	cmp	r0, #0
 800129e:	f000 80a2 	beq.w	80013e6 <HAL_RCC_ClockConfig+0x14a>
{
 80012a2:	b570      	push	{r4, r5, r6, lr}
 80012a4:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012a6:	4b52      	ldr	r3, [pc, #328]	; (80013f0 <HAL_RCC_ClockConfig+0x154>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	428b      	cmp	r3, r1
 80012b0:	d20c      	bcs.n	80012cc <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012b2:	4a4f      	ldr	r2, [pc, #316]	; (80013f0 <HAL_RCC_ClockConfig+0x154>)
 80012b4:	6813      	ldr	r3, [r2, #0]
 80012b6:	f023 030f 	bic.w	r3, r3, #15
 80012ba:	430b      	orrs	r3, r1
 80012bc:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012be:	6813      	ldr	r3, [r2, #0]
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	428b      	cmp	r3, r1
 80012c6:	d001      	beq.n	80012cc <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 80012c8:	2001      	movs	r0, #1
}
 80012ca:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012cc:	6823      	ldr	r3, [r4, #0]
 80012ce:	f013 0f02 	tst.w	r3, #2
 80012d2:	d017      	beq.n	8001304 <HAL_RCC_ClockConfig+0x68>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d4:	f013 0f04 	tst.w	r3, #4
 80012d8:	d004      	beq.n	80012e4 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012da:	4a46      	ldr	r2, [pc, #280]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 80012dc:	6893      	ldr	r3, [r2, #8]
 80012de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80012e2:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012e4:	6823      	ldr	r3, [r4, #0]
 80012e6:	f013 0f08 	tst.w	r3, #8
 80012ea:	d004      	beq.n	80012f6 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012ec:	4a41      	ldr	r2, [pc, #260]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 80012ee:	6893      	ldr	r3, [r2, #8]
 80012f0:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80012f4:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f6:	4a3f      	ldr	r2, [pc, #252]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 80012f8:	6893      	ldr	r3, [r2, #8]
 80012fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012fe:	68a0      	ldr	r0, [r4, #8]
 8001300:	4303      	orrs	r3, r0
 8001302:	6093      	str	r3, [r2, #8]
 8001304:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001306:	6823      	ldr	r3, [r4, #0]
 8001308:	f013 0f01 	tst.w	r3, #1
 800130c:	d031      	beq.n	8001372 <HAL_RCC_ClockConfig+0xd6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800130e:	6863      	ldr	r3, [r4, #4]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d020      	beq.n	8001356 <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001314:	2b02      	cmp	r3, #2
 8001316:	d025      	beq.n	8001364 <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001318:	4a36      	ldr	r2, [pc, #216]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 800131a:	6812      	ldr	r2, [r2, #0]
 800131c:	f012 0f02 	tst.w	r2, #2
 8001320:	d063      	beq.n	80013ea <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001322:	4934      	ldr	r1, [pc, #208]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 8001324:	688a      	ldr	r2, [r1, #8]
 8001326:	f022 0203 	bic.w	r2, r2, #3
 800132a:	4313      	orrs	r3, r2
 800132c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800132e:	f7ff fbe3 	bl	8000af8 <HAL_GetTick>
 8001332:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001334:	4b2f      	ldr	r3, [pc, #188]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 030c 	and.w	r3, r3, #12
 800133c:	6862      	ldr	r2, [r4, #4]
 800133e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001342:	d016      	beq.n	8001372 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001344:	f7ff fbd8 	bl	8000af8 <HAL_GetTick>
 8001348:	1b80      	subs	r0, r0, r6
 800134a:	f241 3388 	movw	r3, #5000	; 0x1388
 800134e:	4298      	cmp	r0, r3
 8001350:	d9f0      	bls.n	8001334 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 8001352:	2003      	movs	r0, #3
 8001354:	e7b9      	b.n	80012ca <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4a27      	ldr	r2, [pc, #156]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 8001358:	6812      	ldr	r2, [r2, #0]
 800135a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800135e:	d1e0      	bne.n	8001322 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001360:	2001      	movs	r0, #1
 8001362:	e7b2      	b.n	80012ca <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001364:	4a23      	ldr	r2, [pc, #140]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 8001366:	6812      	ldr	r2, [r2, #0]
 8001368:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800136c:	d1d9      	bne.n	8001322 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 800136e:	2001      	movs	r0, #1
 8001370:	e7ab      	b.n	80012ca <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001372:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <HAL_RCC_ClockConfig+0x154>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	42ab      	cmp	r3, r5
 800137c:	d90c      	bls.n	8001398 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137e:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <HAL_RCC_ClockConfig+0x154>)
 8001380:	6813      	ldr	r3, [r2, #0]
 8001382:	f023 030f 	bic.w	r3, r3, #15
 8001386:	432b      	orrs	r3, r5
 8001388:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800138a:	6813      	ldr	r3, [r2, #0]
 800138c:	f003 030f 	and.w	r3, r3, #15
 8001390:	42ab      	cmp	r3, r5
 8001392:	d001      	beq.n	8001398 <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 8001394:	2001      	movs	r0, #1
 8001396:	e798      	b.n	80012ca <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001398:	6823      	ldr	r3, [r4, #0]
 800139a:	f013 0f04 	tst.w	r3, #4
 800139e:	d006      	beq.n	80013ae <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013a0:	4a14      	ldr	r2, [pc, #80]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 80013a2:	6893      	ldr	r3, [r2, #8]
 80013a4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80013a8:	68e1      	ldr	r1, [r4, #12]
 80013aa:	430b      	orrs	r3, r1
 80013ac:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	f013 0f08 	tst.w	r3, #8
 80013b4:	d007      	beq.n	80013c6 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013b6:	4a0f      	ldr	r2, [pc, #60]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 80013b8:	6893      	ldr	r3, [r2, #8]
 80013ba:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80013be:	6921      	ldr	r1, [r4, #16]
 80013c0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013c4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013c6:	f7ff ff15 	bl	80011f4 <HAL_RCC_GetSysClockFreq>
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_RCC_ClockConfig+0x158>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80013d2:	4a09      	ldr	r2, [pc, #36]	; (80013f8 <HAL_RCC_ClockConfig+0x15c>)
 80013d4:	5cd3      	ldrb	r3, [r2, r3]
 80013d6:	40d8      	lsrs	r0, r3
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <HAL_RCC_ClockConfig+0x160>)
 80013da:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80013dc:	200f      	movs	r0, #15
 80013de:	f7ff fb45 	bl	8000a6c <HAL_InitTick>
  return HAL_OK;
 80013e2:	2000      	movs	r0, #0
 80013e4:	e771      	b.n	80012ca <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80013e6:	2001      	movs	r0, #1
}
 80013e8:	4770      	bx	lr
        return HAL_ERROR;
 80013ea:	2001      	movs	r0, #1
 80013ec:	e76d      	b.n	80012ca <HAL_RCC_ClockConfig+0x2e>
 80013ee:	bf00      	nop
 80013f0:	40023c00 	.word	0x40023c00
 80013f4:	40023800 	.word	0x40023800
 80013f8:	0800308c 	.word	0x0800308c
 80013fc:	20000000 	.word	0x20000000

08001400 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001400:	4b01      	ldr	r3, [pc, #4]	; (8001408 <HAL_RCC_GetHCLKFreq+0x8>)
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	20000000 	.word	0x20000000

0800140c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800140c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800140e:	f7ff fff7 	bl	8001400 <HAL_RCC_GetHCLKFreq>
 8001412:	4b04      	ldr	r3, [pc, #16]	; (8001424 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800141a:	4a03      	ldr	r2, [pc, #12]	; (8001428 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800141c:	5cd3      	ldrb	r3, [r2, r3]
}
 800141e:	40d8      	lsrs	r0, r3
 8001420:	bd08      	pop	{r3, pc}
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800
 8001428:	0800309c 	.word	0x0800309c

0800142c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800142c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800142e:	f7ff ffe7 	bl	8001400 <HAL_RCC_GetHCLKFreq>
 8001432:	4b04      	ldr	r3, [pc, #16]	; (8001444 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800143a:	4a03      	ldr	r2, [pc, #12]	; (8001448 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800143c:	5cd3      	ldrb	r3, [r2, r3]
}
 800143e:	40d8      	lsrs	r0, r3
 8001440:	bd08      	pop	{r3, pc}
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800
 8001448:	0800309c 	.word	0x0800309c

0800144c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144e:	4605      	mov	r5, r0
 8001450:	460f      	mov	r7, r1
 8001452:	4616      	mov	r6, r2
 8001454:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001456:	682b      	ldr	r3, [r5, #0]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	ea37 0303 	bics.w	r3, r7, r3
 800145e:	bf0c      	ite	eq
 8001460:	2301      	moveq	r3, #1
 8001462:	2300      	movne	r3, #0
 8001464:	42b3      	cmp	r3, r6
 8001466:	d037      	beq.n	80014d8 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001468:	f1b4 3fff 	cmp.w	r4, #4294967295
 800146c:	d0f3      	beq.n	8001456 <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800146e:	f7ff fb43 	bl	8000af8 <HAL_GetTick>
 8001472:	9b06      	ldr	r3, [sp, #24]
 8001474:	1ac0      	subs	r0, r0, r3
 8001476:	42a0      	cmp	r0, r4
 8001478:	d201      	bcs.n	800147e <SPI_WaitFlagStateUntilTimeout+0x32>
 800147a:	2c00      	cmp	r4, #0
 800147c:	d1eb      	bne.n	8001456 <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800147e:	682a      	ldr	r2, [r5, #0]
 8001480:	6853      	ldr	r3, [r2, #4]
 8001482:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8001486:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001488:	686b      	ldr	r3, [r5, #4]
 800148a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800148e:	d00b      	beq.n	80014a8 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001490:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001496:	d014      	beq.n	80014c2 <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001498:	2301      	movs	r3, #1
 800149a:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800149e:	2300      	movs	r3, #0
 80014a0:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c

        return HAL_TIMEOUT;
 80014a4:	2003      	movs	r0, #3
 80014a6:	e018      	b.n	80014da <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014a8:	68ab      	ldr	r3, [r5, #8]
 80014aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ae:	bf18      	it	ne
 80014b0:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 80014b4:	d1ec      	bne.n	8001490 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 80014b6:	682a      	ldr	r2, [r5, #0]
 80014b8:	6813      	ldr	r3, [r2, #0]
 80014ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	e7e6      	b.n	8001490 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 80014c2:	682a      	ldr	r2, [r5, #0]
 80014c4:	6813      	ldr	r3, [r2, #0]
 80014c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	682a      	ldr	r2, [r5, #0]
 80014ce:	6813      	ldr	r3, [r2, #0]
 80014d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e7df      	b.n	8001498 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 80014d8:	2000      	movs	r0, #0
}
 80014da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80014dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014de:	4607      	mov	r7, r0
 80014e0:	460d      	mov	r5, r1
 80014e2:	4614      	mov	r4, r2
 80014e4:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 80014e6:	e002      	b.n	80014ee <SPI_WaitFifoStateUntilTimeout+0x12>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 80014e8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80014ec:	d10b      	bne.n	8001506 <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	6893      	ldr	r3, [r2, #8]
 80014f2:	402b      	ands	r3, r5
 80014f4:	42a3      	cmp	r3, r4
 80014f6:	d03b      	beq.n	8001570 <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80014f8:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 80014fc:	bf08      	it	eq
 80014fe:	2c00      	cmpeq	r4, #0
 8001500:	d1f2      	bne.n	80014e8 <SPI_WaitFifoStateUntilTimeout+0xc>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8001502:	7b13      	ldrb	r3, [r2, #12]
 8001504:	e7f0      	b.n	80014e8 <SPI_WaitFifoStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001506:	f7ff faf7 	bl	8000af8 <HAL_GetTick>
 800150a:	9b06      	ldr	r3, [sp, #24]
 800150c:	1ac0      	subs	r0, r0, r3
 800150e:	42b0      	cmp	r0, r6
 8001510:	d201      	bcs.n	8001516 <SPI_WaitFifoStateUntilTimeout+0x3a>
 8001512:	2e00      	cmp	r6, #0
 8001514:	d1eb      	bne.n	80014ee <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	6853      	ldr	r3, [r2, #4]
 800151a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800151e:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001526:	d00b      	beq.n	8001540 <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800152a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800152e:	d014      	beq.n	800155a <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001530:	2301      	movs	r3, #1
 8001532:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001536:	2300      	movs	r3, #0
 8001538:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 800153c:	2003      	movs	r0, #3
 800153e:	e018      	b.n	8001572 <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001546:	bf18      	it	ne
 8001548:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800154c:	d1ec      	bne.n	8001528 <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	6813      	ldr	r3, [r2, #0]
 8001552:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001556:	6013      	str	r3, [r2, #0]
 8001558:	e7e6      	b.n	8001528 <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	6813      	ldr	r3, [r2, #0]
 800155e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	6813      	ldr	r3, [r2, #0]
 8001568:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	e7df      	b.n	8001530 <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 8001570:	2000      	movs	r0, #0
}
 8001572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001574 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001574:	b570      	push	{r4, r5, r6, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	4604      	mov	r4, r0
 800157a:	460d      	mov	r5, r1
 800157c:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800157e:	9200      	str	r2, [sp, #0]
 8001580:	460b      	mov	r3, r1
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001588:	f7ff ffa8 	bl	80014dc <SPI_WaitFifoStateUntilTimeout>
 800158c:	b9b8      	cbnz	r0, 80015be <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800158e:	9600      	str	r6, [sp, #0]
 8001590:	462b      	mov	r3, r5
 8001592:	2200      	movs	r2, #0
 8001594:	2180      	movs	r1, #128	; 0x80
 8001596:	4620      	mov	r0, r4
 8001598:	f7ff ff58 	bl	800144c <SPI_WaitFlagStateUntilTimeout>
 800159c:	b9b8      	cbnz	r0, 80015ce <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800159e:	9600      	str	r6, [sp, #0]
 80015a0:	462b      	mov	r3, r5
 80015a2:	2200      	movs	r2, #0
 80015a4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80015a8:	4620      	mov	r0, r4
 80015aa:	f7ff ff97 	bl	80014dc <SPI_WaitFifoStateUntilTimeout>
 80015ae:	4603      	mov	r3, r0
 80015b0:	b150      	cbz	r0, 80015c8 <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80015b2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80015b4:	f043 0320 	orr.w	r3, r3, #32
 80015b8:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e004      	b.n	80015c8 <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80015be:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80015c0:	f043 0320 	orr.w	r3, r3, #32
 80015c4:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	b002      	add	sp, #8
 80015cc:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80015ce:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80015d0:	f043 0320 	orr.w	r3, r3, #32
 80015d4:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e7f6      	b.n	80015c8 <SPI_EndRxTxTransaction+0x54>

080015da <HAL_SPI_Init>:
  if (hspi == NULL)
 80015da:	2800      	cmp	r0, #0
 80015dc:	d067      	beq.n	80016ae <HAL_SPI_Init+0xd4>
{
 80015de:	b510      	push	{r4, lr}
 80015e0:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80015e2:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d04c      	beq.n	8001684 <HAL_SPI_Init+0xaa>
  hspi->State = HAL_SPI_STATE_BUSY;
 80015ea:	2302      	movs	r3, #2
 80015ec:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80015f0:	6822      	ldr	r2, [r4, #0]
 80015f2:	6813      	ldr	r3, [r2, #0]
 80015f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015f8:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80015fa:	68e3      	ldr	r3, [r4, #12]
 80015fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001600:	d945      	bls.n	800168e <HAL_SPI_Init+0xb4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001602:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001604:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001608:	bf18      	it	ne
 800160a:	f5b3 6fe0 	cmpne.w	r3, #1792	; 0x700
 800160e:	d001      	beq.n	8001614 <HAL_SPI_Init+0x3a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001610:	2100      	movs	r1, #0
 8001612:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001614:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001616:	b921      	cbnz	r1, 8001622 <HAL_SPI_Init+0x48>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001618:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800161c:	d93a      	bls.n	8001694 <HAL_SPI_Init+0xba>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800161e:	2302      	movs	r3, #2
 8001620:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001622:	6863      	ldr	r3, [r4, #4]
 8001624:	68a1      	ldr	r1, [r4, #8]
 8001626:	430b      	orrs	r3, r1
 8001628:	6921      	ldr	r1, [r4, #16]
 800162a:	430b      	orrs	r3, r1
 800162c:	6961      	ldr	r1, [r4, #20]
 800162e:	430b      	orrs	r3, r1
 8001630:	69a1      	ldr	r1, [r4, #24]
 8001632:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8001636:	430b      	orrs	r3, r1
 8001638:	69e1      	ldr	r1, [r4, #28]
 800163a:	430b      	orrs	r3, r1
 800163c:	6a21      	ldr	r1, [r4, #32]
 800163e:	430b      	orrs	r3, r1
 8001640:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001642:	6821      	ldr	r1, [r4, #0]
 8001644:	4303      	orrs	r3, r0
 8001646:	600b      	str	r3, [r1, #0]
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001648:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800164a:	2b02      	cmp	r3, #2
 800164c:	d025      	beq.n	800169a <HAL_SPI_Init+0xc0>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800164e:	8b63      	ldrh	r3, [r4, #26]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001656:	430b      	orrs	r3, r1
 8001658:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800165a:	430b      	orrs	r3, r1
 800165c:	68e1      	ldr	r1, [r4, #12]
 800165e:	430b      	orrs	r3, r1
 8001660:	6821      	ldr	r1, [r4, #0]
 8001662:	4313      	orrs	r3, r2
 8001664:	604b      	str	r3, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001666:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001668:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800166c:	d01b      	beq.n	80016a6 <HAL_SPI_Init+0xcc>
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800166e:	6822      	ldr	r2, [r4, #0]
 8001670:	69d3      	ldr	r3, [r2, #28]
 8001672:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001676:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001678:	2000      	movs	r0, #0
 800167a:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800167c:	2301      	movs	r3, #1
 800167e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8001682:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8001684:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8001688:	f7fe ffc8 	bl	800061c <HAL_SPI_MspInit>
 800168c:	e7ad      	b.n	80015ea <HAL_SPI_Init+0x10>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800168e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001692:	e7b7      	b.n	8001604 <HAL_SPI_Init+0x2a>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001694:	2301      	movs	r3, #1
 8001696:	6323      	str	r3, [r4, #48]	; 0x30
 8001698:	e7c3      	b.n	8001622 <HAL_SPI_Init+0x48>
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
 800169a:	6821      	ldr	r1, [r4, #0]
 800169c:	680b      	ldr	r3, [r1, #0]
 800169e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016a2:	600b      	str	r3, [r1, #0]
 80016a4:	e7d3      	b.n	800164e <HAL_SPI_Init+0x74>
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80016aa:	611a      	str	r2, [r3, #16]
 80016ac:	e7df      	b.n	800166e <HAL_SPI_Init+0x94>
    return HAL_ERROR;
 80016ae:	2001      	movs	r0, #1
}
 80016b0:	4770      	bx	lr

080016b2 <HAL_SPI_TransmitReceive>:
{
 80016b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016b6:	b083      	sub	sp, #12
 80016b8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  __HAL_LOCK(hspi);
 80016bc:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 80016c0:	2c01      	cmp	r4, #1
 80016c2:	f000 81e7 	beq.w	8001a94 <HAL_SPI_TransmitReceive+0x3e2>
 80016c6:	461d      	mov	r5, r3
 80016c8:	4617      	mov	r7, r2
 80016ca:	460e      	mov	r6, r1
 80016cc:	4604      	mov	r4, r0
 80016ce:	2301      	movs	r3, #1
 80016d0:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80016d4:	f7ff fa10 	bl	8000af8 <HAL_GetTick>
 80016d8:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 80016da:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 80016de:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 80016e0:	6861      	ldr	r1, [r4, #4]
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 80016e2:	6822      	ldr	r2, [r4, #0]
 80016e4:	f8d2 a000 	ldr.w	sl, [r2]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 80016e8:	f8d2 b004 	ldr.w	fp, [r2, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d015      	beq.n	800171c <HAL_SPI_TransmitReceive+0x6a>
 80016f0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80016f4:	d00a      	beq.n	800170c <HAL_SPI_TransmitReceive+0x5a>
    errorcode = HAL_BUSY;
 80016f6:	2502      	movs	r5, #2
  hspi->State = HAL_SPI_STATE_READY;
 80016f8:	2301      	movs	r3, #1
 80016fa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80016fe:	2300      	movs	r3, #0
 8001700:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8001704:	4628      	mov	r0, r5
 8001706:	b003      	add	sp, #12
 8001708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800170c:	68a1      	ldr	r1, [r4, #8]
 800170e:	2900      	cmp	r1, #0
 8001710:	f040 81b4 	bne.w	8001a7c <HAL_SPI_TransmitReceive+0x3ca>
 8001714:	2b04      	cmp	r3, #4
 8001716:	d001      	beq.n	800171c <HAL_SPI_TransmitReceive+0x6a>
    errorcode = HAL_BUSY;
 8001718:	2502      	movs	r5, #2
 800171a:	e7ed      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800171c:	fab7 f387 	clz	r3, r7
 8001720:	095b      	lsrs	r3, r3, #5
 8001722:	2e00      	cmp	r6, #0
 8001724:	bf08      	it	eq
 8001726:	2301      	moveq	r3, #1
 8001728:	2b00      	cmp	r3, #0
 800172a:	f040 81a9 	bne.w	8001a80 <HAL_SPI_TransmitReceive+0x3ce>
 800172e:	2d00      	cmp	r5, #0
 8001730:	f000 81a8 	beq.w	8001a84 <HAL_SPI_TransmitReceive+0x3d2>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001734:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b04      	cmp	r3, #4
 800173c:	d002      	beq.n	8001744 <HAL_SPI_TransmitReceive+0x92>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800173e:	2305      	movs	r3, #5
 8001740:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001744:	2300      	movs	r3, #0
 8001746:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001748:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800174a:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800174e:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001752:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001754:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001756:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8001758:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800175a:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800175c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800175e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001762:	d028      	beq.n	80017b6 <HAL_SPI_TransmitReceive+0x104>
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8001764:	68e3      	ldr	r3, [r4, #12]
 8001766:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800176a:	d801      	bhi.n	8001770 <HAL_SPI_TransmitReceive+0xbe>
 800176c:	2d01      	cmp	r5, #1
 800176e:	d92c      	bls.n	80017ca <HAL_SPI_TransmitReceive+0x118>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001770:	6822      	ldr	r2, [r4, #0]
 8001772:	6853      	ldr	r3, [r2, #4]
 8001774:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001778:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800177a:	6823      	ldr	r3, [r4, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001782:	d103      	bne.n	800178c <HAL_SPI_TransmitReceive+0xda>
    __HAL_SPI_ENABLE(hspi);
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800178a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800178c:	68e3      	ldr	r3, [r4, #12]
 800178e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001792:	d97b      	bls.n	800188c <HAL_SPI_TransmitReceive+0x1da>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001794:	6863      	ldr	r3, [r4, #4]
 8001796:	b10b      	cbz	r3, 800179c <HAL_SPI_TransmitReceive+0xea>
 8001798:	2d01      	cmp	r5, #1
 800179a:	d10a      	bne.n	80017b2 <HAL_SPI_TransmitReceive+0x100>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800179c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800179e:	6823      	ldr	r3, [r4, #0]
 80017a0:	8812      	ldrh	r2, [r2, #0]
 80017a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80017a6:	3302      	adds	r3, #2
 80017a8:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80017aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80017b2:	2501      	movs	r5, #1
 80017b4:	e042      	b.n	800183c <HAL_SPI_TransmitReceive+0x18a>
    SPI_RESET_CRC(hspi);
 80017b6:	6813      	ldr	r3, [r2, #0]
 80017b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	6822      	ldr	r2, [r4, #0]
 80017c0:	6813      	ldr	r3, [r2, #0]
 80017c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	e7cc      	b.n	8001764 <HAL_SPI_TransmitReceive+0xb2>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80017ca:	6822      	ldr	r2, [r4, #0]
 80017cc:	6853      	ldr	r3, [r2, #4]
 80017ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017d2:	6053      	str	r3, [r2, #4]
 80017d4:	e7d1      	b.n	800177a <HAL_SPI_TransmitReceive+0xc8>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80017d6:	f01a 0f04 	tst.w	sl, #4
 80017da:	d107      	bne.n	80017ec <HAL_SPI_TransmitReceive+0x13a>
 80017dc:	f01b 0f08 	tst.w	fp, #8
 80017e0:	d004      	beq.n	80017ec <HAL_SPI_TransmitReceive+0x13a>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80017e2:	6822      	ldr	r2, [r4, #0]
 80017e4:	6813      	ldr	r3, [r2, #0]
 80017e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ea:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80017ec:	6822      	ldr	r2, [r4, #0]
 80017ee:	6813      	ldr	r3, [r2, #0]
 80017f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017f4:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 80017f6:	2500      	movs	r5, #0
 80017f8:	e000      	b.n	80017fc <HAL_SPI_TransmitReceive+0x14a>
 80017fa:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80017fc:	6823      	ldr	r3, [r4, #0]
 80017fe:	689a      	ldr	r2, [r3, #8]
 8001800:	f012 0f01 	tst.w	r2, #1
 8001804:	d010      	beq.n	8001828 <HAL_SPI_TransmitReceive+0x176>
 8001806:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800180a:	b292      	uxth	r2, r2
 800180c:	b162      	cbz	r2, 8001828 <HAL_SPI_TransmitReceive+0x176>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001812:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001814:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001816:	3302      	adds	r3, #2
 8001818:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800181a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800181e:	3b01      	subs	r3, #1
 8001820:	b29b      	uxth	r3, r3
 8001822:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8001826:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001828:	f7ff f966 	bl	8000af8 <HAL_GetTick>
 800182c:	eba0 0009 	sub.w	r0, r0, r9
 8001830:	4540      	cmp	r0, r8
 8001832:	d303      	bcc.n	800183c <HAL_SPI_TransmitReceive+0x18a>
 8001834:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001838:	f040 8126 	bne.w	8001a88 <HAL_SPI_TransmitReceive+0x3d6>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800183c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800183e:	b29b      	uxth	r3, r3
 8001840:	b92b      	cbnz	r3, 800184e <HAL_SPI_TransmitReceive+0x19c>
 8001842:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001846:	b29b      	uxth	r3, r3
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 80cb 	beq.w	80019e4 <HAL_SPI_TransmitReceive+0x332>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800184e:	6823      	ldr	r3, [r4, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	f012 0f02 	tst.w	r2, #2
 8001856:	d0d1      	beq.n	80017fc <HAL_SPI_TransmitReceive+0x14a>
 8001858:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800185a:	b292      	uxth	r2, r2
 800185c:	2a00      	cmp	r2, #0
 800185e:	d0cd      	beq.n	80017fc <HAL_SPI_TransmitReceive+0x14a>
 8001860:	2d00      	cmp	r5, #0
 8001862:	d0cb      	beq.n	80017fc <HAL_SPI_TransmitReceive+0x14a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001864:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001866:	8812      	ldrh	r2, [r2, #0]
 8001868:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800186a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800186c:	3302      	adds	r3, #2
 800186e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8001870:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001872:	3b01      	subs	r3, #1
 8001874:	b29b      	uxth	r3, r3
 8001876:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8001878:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800187a:	b29b      	uxth	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1bc      	bne.n	80017fa <HAL_SPI_TransmitReceive+0x148>
 8001880:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001886:	d0a6      	beq.n	80017d6 <HAL_SPI_TransmitReceive+0x124>
        txallowed = 0U;
 8001888:	2500      	movs	r5, #0
 800188a:	e7b7      	b.n	80017fc <HAL_SPI_TransmitReceive+0x14a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800188c:	6863      	ldr	r3, [r4, #4]
 800188e:	b10b      	cbz	r3, 8001894 <HAL_SPI_TransmitReceive+0x1e2>
 8001890:	2d01      	cmp	r5, #1
 8001892:	d10e      	bne.n	80018b2 <HAL_SPI_TransmitReceive+0x200>
      if (hspi->TxXferCount > 1U)
 8001894:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001896:	b29b      	uxth	r3, r3
 8001898:	2b01      	cmp	r3, #1
 800189a:	d90c      	bls.n	80018b6 <HAL_SPI_TransmitReceive+0x204>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800189c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	8812      	ldrh	r2, [r2, #0]
 80018a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80018a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80018a6:	3302      	adds	r3, #2
 80018a8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80018aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018ac:	3b02      	subs	r3, #2
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80018b2:	2501      	movs	r5, #1
 80018b4:	e063      	b.n	800197e <HAL_SPI_TransmitReceive+0x2cc>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80018b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018b8:	6823      	ldr	r3, [r4, #0]
 80018ba:	7812      	ldrb	r2, [r2, #0]
 80018bc:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80018be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80018c0:	3301      	adds	r3, #1
 80018c2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80018c4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018c6:	3b01      	subs	r3, #1
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80018cc:	e7f1      	b.n	80018b2 <HAL_SPI_TransmitReceive+0x200>
        if (hspi->TxXferCount > 1U)
 80018ce:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80018d0:	b292      	uxth	r2, r2
 80018d2:	2a01      	cmp	r2, #1
 80018d4:	d912      	bls.n	80018fc <HAL_SPI_TransmitReceive+0x24a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80018d6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018d8:	8812      	ldrh	r2, [r2, #0]
 80018da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80018dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80018de:	3302      	adds	r3, #2
 80018e0:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80018e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018e4:	3b02      	subs	r3, #2
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80018ea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	bb13      	cbnz	r3, 8001936 <HAL_SPI_TransmitReceive+0x284>
 80018f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018f6:	d00c      	beq.n	8001912 <HAL_SPI_TransmitReceive+0x260>
        txallowed = 0U;
 80018f8:	2500      	movs	r5, #0
 80018fa:	e051      	b.n	80019a0 <HAL_SPI_TransmitReceive+0x2ee>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80018fc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8001902:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001904:	3301      	adds	r3, #1
 8001906:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8001908:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800190a:	3b01      	subs	r3, #1
 800190c:	b29b      	uxth	r3, r3
 800190e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001910:	e7eb      	b.n	80018ea <HAL_SPI_TransmitReceive+0x238>
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8001912:	f01a 0f04 	tst.w	sl, #4
 8001916:	d107      	bne.n	8001928 <HAL_SPI_TransmitReceive+0x276>
 8001918:	f01b 0f08 	tst.w	fp, #8
 800191c:	d004      	beq.n	8001928 <HAL_SPI_TransmitReceive+0x276>
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800191e:	6822      	ldr	r2, [r4, #0]
 8001920:	6813      	ldr	r3, [r2, #0]
 8001922:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001926:	6013      	str	r3, [r2, #0]
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8001928:	6822      	ldr	r2, [r4, #0]
 800192a:	6813      	ldr	r3, [r2, #0]
 800192c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001930:	6013      	str	r3, [r2, #0]
        txallowed = 0U;
 8001932:	2500      	movs	r5, #0
 8001934:	e034      	b.n	80019a0 <HAL_SPI_TransmitReceive+0x2ee>
 8001936:	2500      	movs	r5, #0
 8001938:	e032      	b.n	80019a0 <HAL_SPI_TransmitReceive+0x2ee>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800193a:	6822      	ldr	r2, [r4, #0]
 800193c:	6853      	ldr	r3, [r2, #4]
 800193e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001942:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8001944:	2501      	movs	r5, #1
 8001946:	e00c      	b.n	8001962 <HAL_SPI_TransmitReceive+0x2b0>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001948:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800194a:	7b1b      	ldrb	r3, [r3, #12]
 800194c:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 800194e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001950:	3301      	adds	r3, #1
 8001952:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8001954:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001958:	3b01      	subs	r3, #1
 800195a:	b29b      	uxth	r3, r3
 800195c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8001960:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001962:	f7ff f8c9 	bl	8000af8 <HAL_GetTick>
 8001966:	eba0 0009 	sub.w	r0, r0, r9
 800196a:	4540      	cmp	r0, r8
 800196c:	d303      	bcc.n	8001976 <HAL_SPI_TransmitReceive+0x2c4>
 800196e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001972:	f040 808b 	bne.w	8001a8c <HAL_SPI_TransmitReceive+0x3da>
 8001976:	f1b8 0f00 	cmp.w	r8, #0
 800197a:	f000 8089 	beq.w	8001a90 <HAL_SPI_TransmitReceive+0x3de>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800197e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001980:	b29b      	uxth	r3, r3
 8001982:	b91b      	cbnz	r3, 800198c <HAL_SPI_TransmitReceive+0x2da>
 8001984:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8001988:	b29b      	uxth	r3, r3
 800198a:	b35b      	cbz	r3, 80019e4 <HAL_SPI_TransmitReceive+0x332>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800198c:	6823      	ldr	r3, [r4, #0]
 800198e:	689a      	ldr	r2, [r3, #8]
 8001990:	f012 0f02 	tst.w	r2, #2
 8001994:	d004      	beq.n	80019a0 <HAL_SPI_TransmitReceive+0x2ee>
 8001996:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001998:	b292      	uxth	r2, r2
 800199a:	b10a      	cbz	r2, 80019a0 <HAL_SPI_TransmitReceive+0x2ee>
 800199c:	2d00      	cmp	r5, #0
 800199e:	d196      	bne.n	80018ce <HAL_SPI_TransmitReceive+0x21c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80019a0:	6823      	ldr	r3, [r4, #0]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	f012 0f01 	tst.w	r2, #1
 80019a8:	d0db      	beq.n	8001962 <HAL_SPI_TransmitReceive+0x2b0>
 80019aa:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80019ae:	b292      	uxth	r2, r2
 80019b0:	2a00      	cmp	r2, #0
 80019b2:	d0d6      	beq.n	8001962 <HAL_SPI_TransmitReceive+0x2b0>
        if (hspi->RxXferCount > 1U)
 80019b4:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80019b8:	b292      	uxth	r2, r2
 80019ba:	2a01      	cmp	r2, #1
 80019bc:	d9c4      	bls.n	8001948 <HAL_SPI_TransmitReceive+0x296>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80019be:	68da      	ldr	r2, [r3, #12]
 80019c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019c2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80019c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019c6:	3302      	adds	r3, #2
 80019c8:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80019ca:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80019ce:	3b02      	subs	r3, #2
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80019d6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80019da:	b29b      	uxth	r3, r3
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d9ac      	bls.n	800193a <HAL_SPI_TransmitReceive+0x288>
        txallowed = 1U;
 80019e0:	2501      	movs	r5, #1
 80019e2:	e7be      	b.n	8001962 <HAL_SPI_TransmitReceive+0x2b0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80019e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019ea:	d018      	beq.n	8001a1e <HAL_SPI_TransmitReceive+0x36c>
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	f012 0f10 	tst.w	r2, #16
 80019f4:	d040      	beq.n	8001a78 <HAL_SPI_TransmitReceive+0x3c6>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80019f6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80019f8:	f042 0202 	orr.w	r2, r2, #2
 80019fc:	6622      	str	r2, [r4, #96]	; 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80019fe:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001a02:	609a      	str	r2, [r3, #8]
    errorcode = HAL_ERROR;
 8001a04:	2501      	movs	r5, #1
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a06:	464a      	mov	r2, r9
 8001a08:	4641      	mov	r1, r8
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	f7ff fdb2 	bl	8001574 <SPI_EndRxTxTransaction>
 8001a10:	2800      	cmp	r0, #0
 8001a12:	f43f ae71 	beq.w	80016f8 <HAL_SPI_TransmitReceive+0x46>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a16:	2320      	movs	r3, #32
 8001a18:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8001a1a:	2501      	movs	r5, #1
 8001a1c:	e66c      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8001a1e:	f8cd 9000 	str.w	r9, [sp]
 8001a22:	4643      	mov	r3, r8
 8001a24:	2201      	movs	r2, #1
 8001a26:	4611      	mov	r1, r2
 8001a28:	4620      	mov	r0, r4
 8001a2a:	f7ff fd0f 	bl	800144c <SPI_WaitFlagStateUntilTimeout>
 8001a2e:	b128      	cbz	r0, 8001a3c <HAL_SPI_TransmitReceive+0x38a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001a30:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001a32:	f043 0302 	orr.w	r3, r3, #2
 8001a36:	6623      	str	r3, [r4, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 8001a38:	2503      	movs	r5, #3
      goto error;
 8001a3a:	e65d      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a3c:	68e3      	ldr	r3, [r4, #12]
 8001a3e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001a42:	d013      	beq.n	8001a6c <HAL_SPI_TransmitReceive+0x3ba>
      READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8001a44:	6823      	ldr	r3, [r4, #0]
 8001a46:	7b1b      	ldrb	r3, [r3, #12]
      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8001a48:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d1ce      	bne.n	80019ec <HAL_SPI_TransmitReceive+0x33a>
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8001a4e:	f8cd 9000 	str.w	r9, [sp]
 8001a52:	4643      	mov	r3, r8
 8001a54:	2201      	movs	r2, #1
 8001a56:	4611      	mov	r1, r2
 8001a58:	4620      	mov	r0, r4
 8001a5a:	f7ff fcf7 	bl	800144c <SPI_WaitFlagStateUntilTimeout>
 8001a5e:	b140      	cbz	r0, 8001a72 <HAL_SPI_TransmitReceive+0x3c0>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8001a60:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001a62:	f043 0302 	orr.w	r3, r3, #2
 8001a66:	6623      	str	r3, [r4, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 8001a68:	2503      	movs	r5, #3
          goto error;
 8001a6a:	e645      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
      READ_REG(hspi->Instance->DR);
 8001a6c:	6823      	ldr	r3, [r4, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	e7bc      	b.n	80019ec <HAL_SPI_TransmitReceive+0x33a>
        READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	7b1b      	ldrb	r3, [r3, #12]
 8001a76:	e7b9      	b.n	80019ec <HAL_SPI_TransmitReceive+0x33a>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001a78:	2500      	movs	r5, #0
 8001a7a:	e7c4      	b.n	8001a06 <HAL_SPI_TransmitReceive+0x354>
    errorcode = HAL_BUSY;
 8001a7c:	2502      	movs	r5, #2
 8001a7e:	e63b      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
    errorcode = HAL_ERROR;
 8001a80:	2501      	movs	r5, #1
 8001a82:	e639      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
 8001a84:	2501      	movs	r5, #1
 8001a86:	e637      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
        errorcode = HAL_TIMEOUT;
 8001a88:	2503      	movs	r5, #3
 8001a8a:	e635      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
        errorcode = HAL_TIMEOUT;
 8001a8c:	2503      	movs	r5, #3
 8001a8e:	e633      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
 8001a90:	2503      	movs	r5, #3
 8001a92:	e631      	b.n	80016f8 <HAL_SPI_TransmitReceive+0x46>
  __HAL_LOCK(hspi);
 8001a94:	2502      	movs	r5, #2
 8001a96:	e635      	b.n	8001704 <HAL_SPI_TransmitReceive+0x52>

08001a98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a98:	b510      	push	{r4, lr}
 8001a9a:	4604      	mov	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001a9c:	6883      	ldr	r3, [r0, #8]
 8001a9e:	6902      	ldr	r2, [r0, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	6942      	ldr	r2, [r0, #20]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	69c2      	ldr	r2, [r0, #28]
 8001aa8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001aaa:	6801      	ldr	r1, [r0, #0]
 8001aac:	6808      	ldr	r0, [r1, #0]
 8001aae:	4a99      	ldr	r2, [pc, #612]	; (8001d14 <UART_SetConfig+0x27c>)
 8001ab0:	4002      	ands	r2, r0
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ab6:	6822      	ldr	r2, [r4, #0]
 8001ab8:	6853      	ldr	r3, [r2, #4]
 8001aba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001abe:	68e1      	ldr	r1, [r4, #12]
 8001ac0:	430b      	orrs	r3, r1
 8001ac2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ac4:	69a2      	ldr	r2, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
 8001ac6:	6a23      	ldr	r3, [r4, #32]
 8001ac8:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001aca:	6821      	ldr	r1, [r4, #0]
 8001acc:	688b      	ldr	r3, [r1, #8]
 8001ace:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ad6:	6823      	ldr	r3, [r4, #0]
 8001ad8:	4a8f      	ldr	r2, [pc, #572]	; (8001d18 <UART_SetConfig+0x280>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d018      	beq.n	8001b10 <UART_SetConfig+0x78>
 8001ade:	4a8f      	ldr	r2, [pc, #572]	; (8001d1c <UART_SetConfig+0x284>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d028      	beq.n	8001b36 <UART_SetConfig+0x9e>
 8001ae4:	4a8e      	ldr	r2, [pc, #568]	; (8001d20 <UART_SetConfig+0x288>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d03d      	beq.n	8001b66 <UART_SetConfig+0xce>
 8001aea:	4a8e      	ldr	r2, [pc, #568]	; (8001d24 <UART_SetConfig+0x28c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d050      	beq.n	8001b92 <UART_SetConfig+0xfa>
 8001af0:	4a8d      	ldr	r2, [pc, #564]	; (8001d28 <UART_SetConfig+0x290>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d062      	beq.n	8001bbc <UART_SetConfig+0x124>
 8001af6:	4a8d      	ldr	r2, [pc, #564]	; (8001d2c <UART_SetConfig+0x294>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d077      	beq.n	8001bec <UART_SetConfig+0x154>
 8001afc:	4a8c      	ldr	r2, [pc, #560]	; (8001d30 <UART_SetConfig+0x298>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	f000 808c 	beq.w	8001c1c <UART_SetConfig+0x184>
 8001b04:	4a8b      	ldr	r2, [pc, #556]	; (8001d34 <UART_SetConfig+0x29c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	f000 80a0 	beq.w	8001c4c <UART_SetConfig+0x1b4>
 8001b0c:	2310      	movs	r3, #16
 8001b0e:	e0b6      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b10:	4b89      	ldr	r3, [pc, #548]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d809      	bhi.n	8001b32 <UART_SetConfig+0x9a>
 8001b1e:	e8df f003 	tbb	[pc, r3]
 8001b22:	0402      	.short	0x0402
 8001b24:	06ad      	.short	0x06ad
 8001b26:	2301      	movs	r3, #1
 8001b28:	e0a9      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	e0a7      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b2e:	2308      	movs	r3, #8
 8001b30:	e0a5      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b32:	2310      	movs	r3, #16
 8001b34:	e0a3      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b36:	4b80      	ldr	r3, [pc, #512]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b3c:	f003 030c 	and.w	r3, r3, #12
 8001b40:	2b0c      	cmp	r3, #12
 8001b42:	d80e      	bhi.n	8001b62 <UART_SetConfig+0xca>
 8001b44:	e8df f003 	tbb	[pc, r3]
 8001b48:	0d0d0d07 	.word	0x0d0d0d07
 8001b4c:	0d0d0d09 	.word	0x0d0d0d09
 8001b50:	0d0d0da9 	.word	0x0d0d0da9
 8001b54:	0b          	.byte	0x0b
 8001b55:	00          	.byte	0x00
 8001b56:	2300      	movs	r3, #0
 8001b58:	e091      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	e08f      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b5e:	2308      	movs	r3, #8
 8001b60:	e08d      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b62:	2310      	movs	r3, #16
 8001b64:	e08b      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b66:	4b74      	ldr	r3, [pc, #464]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b6c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001b70:	2b10      	cmp	r3, #16
 8001b72:	d00a      	beq.n	8001b8a <UART_SetConfig+0xf2>
 8001b74:	d906      	bls.n	8001b84 <UART_SetConfig+0xec>
 8001b76:	2b20      	cmp	r3, #32
 8001b78:	f000 8091 	beq.w	8001c9e <UART_SetConfig+0x206>
 8001b7c:	2b30      	cmp	r3, #48	; 0x30
 8001b7e:	d106      	bne.n	8001b8e <UART_SetConfig+0xf6>
 8001b80:	2308      	movs	r3, #8
 8001b82:	e07c      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b84:	b91b      	cbnz	r3, 8001b8e <UART_SetConfig+0xf6>
 8001b86:	2300      	movs	r3, #0
 8001b88:	e079      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b8a:	2304      	movs	r3, #4
 8001b8c:	e077      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b8e:	2310      	movs	r3, #16
 8001b90:	e075      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001b92:	4b69      	ldr	r3, [pc, #420]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b98:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001b9c:	2b40      	cmp	r3, #64	; 0x40
 8001b9e:	d009      	beq.n	8001bb4 <UART_SetConfig+0x11c>
 8001ba0:	d905      	bls.n	8001bae <UART_SetConfig+0x116>
 8001ba2:	2b80      	cmp	r3, #128	; 0x80
 8001ba4:	d07d      	beq.n	8001ca2 <UART_SetConfig+0x20a>
 8001ba6:	2bc0      	cmp	r3, #192	; 0xc0
 8001ba8:	d106      	bne.n	8001bb8 <UART_SetConfig+0x120>
 8001baa:	2308      	movs	r3, #8
 8001bac:	e067      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001bae:	b91b      	cbnz	r3, 8001bb8 <UART_SetConfig+0x120>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	e064      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	e062      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001bb8:	2310      	movs	r3, #16
 8001bba:	e060      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001bbc:	4b5e      	ldr	r3, [pc, #376]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bca:	d00b      	beq.n	8001be4 <UART_SetConfig+0x14c>
 8001bcc:	d907      	bls.n	8001bde <UART_SetConfig+0x146>
 8001bce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bd2:	d068      	beq.n	8001ca6 <UART_SetConfig+0x20e>
 8001bd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001bd8:	d106      	bne.n	8001be8 <UART_SetConfig+0x150>
 8001bda:	2308      	movs	r3, #8
 8001bdc:	e04f      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001bde:	b91b      	cbnz	r3, 8001be8 <UART_SetConfig+0x150>
 8001be0:	2300      	movs	r3, #0
 8001be2:	e04c      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001be4:	2304      	movs	r3, #4
 8001be6:	e04a      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001be8:	2310      	movs	r3, #16
 8001bea:	e048      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001bec:	4b52      	ldr	r3, [pc, #328]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bf2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bfa:	d00b      	beq.n	8001c14 <UART_SetConfig+0x17c>
 8001bfc:	d907      	bls.n	8001c0e <UART_SetConfig+0x176>
 8001bfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c02:	d052      	beq.n	8001caa <UART_SetConfig+0x212>
 8001c04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001c08:	d106      	bne.n	8001c18 <UART_SetConfig+0x180>
 8001c0a:	2308      	movs	r3, #8
 8001c0c:	e037      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c0e:	b91b      	cbnz	r3, 8001c18 <UART_SetConfig+0x180>
 8001c10:	2301      	movs	r3, #1
 8001c12:	e034      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c14:	2304      	movs	r3, #4
 8001c16:	e032      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c18:	2310      	movs	r3, #16
 8001c1a:	e030      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c1c:	4b46      	ldr	r3, [pc, #280]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c22:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c2a:	d00b      	beq.n	8001c44 <UART_SetConfig+0x1ac>
 8001c2c:	d907      	bls.n	8001c3e <UART_SetConfig+0x1a6>
 8001c2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c32:	d03c      	beq.n	8001cae <UART_SetConfig+0x216>
 8001c34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001c38:	d106      	bne.n	8001c48 <UART_SetConfig+0x1b0>
 8001c3a:	2308      	movs	r3, #8
 8001c3c:	e01f      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c3e:	b91b      	cbnz	r3, 8001c48 <UART_SetConfig+0x1b0>
 8001c40:	2300      	movs	r3, #0
 8001c42:	e01c      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c44:	2304      	movs	r3, #4
 8001c46:	e01a      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c48:	2310      	movs	r3, #16
 8001c4a:	e018      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c4c:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <UART_SetConfig+0x2a0>)
 8001c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c52:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c5a:	d00b      	beq.n	8001c74 <UART_SetConfig+0x1dc>
 8001c5c:	d907      	bls.n	8001c6e <UART_SetConfig+0x1d6>
 8001c5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c62:	d026      	beq.n	8001cb2 <UART_SetConfig+0x21a>
 8001c64:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001c68:	d106      	bne.n	8001c78 <UART_SetConfig+0x1e0>
 8001c6a:	2308      	movs	r3, #8
 8001c6c:	e007      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c6e:	b91b      	cbnz	r3, 8001c78 <UART_SetConfig+0x1e0>
 8001c70:	2300      	movs	r3, #0
 8001c72:	e004      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c74:	2304      	movs	r3, #4
 8001c76:	e002      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c78:	2310      	movs	r3, #16
 8001c7a:	e000      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c7c:	2302      	movs	r3, #2

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c7e:	69e2      	ldr	r2, [r4, #28]
 8001c80:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001c84:	d017      	beq.n	8001cb6 <UART_SetConfig+0x21e>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	f200 80b3 	bhi.w	8001df2 <UART_SetConfig+0x35a>
 8001c8c:	e8df f003 	tbb	[pc, r3]
 8001c90:	b1958b76 	.word	0xb1958b76
 8001c94:	b1b1b19e 	.word	0xb1b1b19e
 8001c98:	a8          	.byte	0xa8
 8001c99:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	e7ef      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e7ed      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	e7eb      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e7e9      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e7e7      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e7e5      	b.n	8001c7e <UART_SetConfig+0x1e6>
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	e7e3      	b.n	8001c7e <UART_SetConfig+0x1e6>
    switch (clocksource)
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d85d      	bhi.n	8001d76 <UART_SetConfig+0x2de>
 8001cba:	e8df f003 	tbb	[pc, r3]
 8001cbe:	1f05      	.short	0x1f05
 8001cc0:	5c485c3f 	.word	0x5c485c3f
 8001cc4:	5c5c      	.short	0x5c5c
 8001cc6:	53          	.byte	0x53
 8001cc7:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001cc8:	f7ff fba0 	bl	800140c <HAL_RCC_GetPCLK1Freq>
 8001ccc:	6862      	ldr	r2, [r4, #4]
 8001cce:	0853      	lsrs	r3, r2, #1
 8001cd0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001cd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001cd8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001cda:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001cdc:	f1a3 0110 	sub.w	r1, r3, #16
 8001ce0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001ce4:	4291      	cmp	r1, r2
 8001ce6:	f200 8087 	bhi.w	8001df8 <UART_SetConfig+0x360>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001cf0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001cf4:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8001cf6:	6822      	ldr	r2, [r4, #0]
 8001cf8:	60d3      	str	r3, [r2, #12]
 8001cfa:	e050      	b.n	8001d9e <UART_SetConfig+0x306>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001cfc:	f7ff fb96 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 8001d00:	6862      	ldr	r2, [r4, #4]
 8001d02:	0853      	lsrs	r3, r2, #1
 8001d04:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001d08:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d0c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d0e:	2000      	movs	r0, #0
        break;
 8001d10:	e7e4      	b.n	8001cdc <UART_SetConfig+0x244>
 8001d12:	bf00      	nop
 8001d14:	efff69f3 	.word	0xefff69f3
 8001d18:	40011000 	.word	0x40011000
 8001d1c:	40004400 	.word	0x40004400
 8001d20:	40004800 	.word	0x40004800
 8001d24:	40004c00 	.word	0x40004c00
 8001d28:	40005000 	.word	0x40005000
 8001d2c:	40011400 	.word	0x40011400
 8001d30:	40007800 	.word	0x40007800
 8001d34:	40007c00 	.word	0x40007c00
 8001d38:	40023800 	.word	0x40023800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001d3c:	6862      	ldr	r2, [r4, #4]
 8001d3e:	4b30      	ldr	r3, [pc, #192]	; (8001e00 <UART_SetConfig+0x368>)
 8001d40:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001d44:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d48:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d4a:	2000      	movs	r0, #0
        break;
 8001d4c:	e7c6      	b.n	8001cdc <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001d4e:	f7ff fa51 	bl	80011f4 <HAL_RCC_GetSysClockFreq>
 8001d52:	6862      	ldr	r2, [r4, #4]
 8001d54:	0853      	lsrs	r3, r2, #1
 8001d56:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001d5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d5e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d60:	2000      	movs	r0, #0
        break;
 8001d62:	e7bb      	b.n	8001cdc <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001d64:	6862      	ldr	r2, [r4, #4]
 8001d66:	0853      	lsrs	r3, r2, #1
 8001d68:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001d6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d70:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d72:	2000      	movs	r0, #0
        break;
 8001d74:	e7b2      	b.n	8001cdc <UART_SetConfig+0x244>
        ret = HAL_ERROR;
 8001d76:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	e7af      	b.n	8001cdc <UART_SetConfig+0x244>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001d7c:	f7ff fb46 	bl	800140c <HAL_RCC_GetPCLK1Freq>
 8001d80:	6862      	ldr	r2, [r4, #4]
 8001d82:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001d86:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d8a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d8c:	2000      	movs	r0, #0
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d8e:	f1a3 0110 	sub.w	r1, r3, #16
 8001d92:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8001d96:	4291      	cmp	r1, r2
 8001d98:	d830      	bhi.n	8001dfc <UART_SetConfig+0x364>
    {
      huart->Instance->BRR = usartdiv;
 8001d9a:	6822      	ldr	r2, [r4, #0]
 8001d9c:	60d3      	str	r3, [r2, #12]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001da2:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8001da4:	bd10      	pop	{r4, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001da6:	f7ff fb41 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 8001daa:	6862      	ldr	r2, [r4, #4]
 8001dac:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001db0:	fbb3 f3f2 	udiv	r3, r3, r2
 8001db4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001db6:	2000      	movs	r0, #0
        break;
 8001db8:	e7e9      	b.n	8001d8e <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001dba:	6862      	ldr	r2, [r4, #4]
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <UART_SetConfig+0x36c>)
 8001dbe:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001dc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dc6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dc8:	2000      	movs	r0, #0
        break;
 8001dca:	e7e0      	b.n	8001d8e <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001dcc:	f7ff fa12 	bl	80011f4 <HAL_RCC_GetSysClockFreq>
 8001dd0:	6862      	ldr	r2, [r4, #4]
 8001dd2:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001dd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dda:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ddc:	2000      	movs	r0, #0
        break;
 8001dde:	e7d6      	b.n	8001d8e <UART_SetConfig+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001de0:	6862      	ldr	r2, [r4, #4]
 8001de2:	0853      	lsrs	r3, r2, #1
 8001de4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001de8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dec:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dee:	2000      	movs	r0, #0
        break;
 8001df0:	e7cd      	b.n	8001d8e <UART_SetConfig+0x2f6>
        ret = HAL_ERROR;
 8001df2:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001df4:	2300      	movs	r3, #0
 8001df6:	e7ca      	b.n	8001d8e <UART_SetConfig+0x2f6>
      ret = HAL_ERROR;
 8001df8:	2001      	movs	r0, #1
 8001dfa:	e7d0      	b.n	8001d9e <UART_SetConfig+0x306>
      ret = HAL_ERROR;
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	e7ce      	b.n	8001d9e <UART_SetConfig+0x306>
 8001e00:	01e84800 	.word	0x01e84800
 8001e04:	00f42400 	.word	0x00f42400

08001e08 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e08:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e0a:	f013 0f01 	tst.w	r3, #1
 8001e0e:	d006      	beq.n	8001e1e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e10:	6802      	ldr	r2, [r0, #0]
 8001e12:	6853      	ldr	r3, [r2, #4]
 8001e14:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e18:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001e1a:	430b      	orrs	r3, r1
 8001e1c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e1e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e20:	f013 0f02 	tst.w	r3, #2
 8001e24:	d006      	beq.n	8001e34 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e26:	6802      	ldr	r2, [r0, #0]
 8001e28:	6853      	ldr	r3, [r2, #4]
 8001e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e2e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001e30:	430b      	orrs	r3, r1
 8001e32:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e36:	f013 0f04 	tst.w	r3, #4
 8001e3a:	d006      	beq.n	8001e4a <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e3c:	6802      	ldr	r2, [r0, #0]
 8001e3e:	6853      	ldr	r3, [r2, #4]
 8001e40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e44:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001e46:	430b      	orrs	r3, r1
 8001e48:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e4a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e4c:	f013 0f08 	tst.w	r3, #8
 8001e50:	d006      	beq.n	8001e60 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e52:	6802      	ldr	r2, [r0, #0]
 8001e54:	6853      	ldr	r3, [r2, #4]
 8001e56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001e5a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001e5c:	430b      	orrs	r3, r1
 8001e5e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e62:	f013 0f10 	tst.w	r3, #16
 8001e66:	d006      	beq.n	8001e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e68:	6802      	ldr	r2, [r0, #0]
 8001e6a:	6893      	ldr	r3, [r2, #8]
 8001e6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e70:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001e72:	430b      	orrs	r3, r1
 8001e74:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e76:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e78:	f013 0f20 	tst.w	r3, #32
 8001e7c:	d006      	beq.n	8001e8c <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e7e:	6802      	ldr	r2, [r0, #0]
 8001e80:	6893      	ldr	r3, [r2, #8]
 8001e82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e86:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001e88:	430b      	orrs	r3, r1
 8001e8a:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e8c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e8e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001e92:	d00a      	beq.n	8001eaa <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e94:	6802      	ldr	r2, [r0, #0]
 8001e96:	6853      	ldr	r3, [r2, #4]
 8001e98:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001e9c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001e9e:	430b      	orrs	r3, r1
 8001ea0:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ea2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001ea4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ea8:	d00b      	beq.n	8001ec2 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001eaa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001eac:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001eb0:	d006      	beq.n	8001ec0 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001eb2:	6802      	ldr	r2, [r0, #0]
 8001eb4:	6853      	ldr	r3, [r2, #4]
 8001eb6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001eba:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001ebc:	430b      	orrs	r3, r1
 8001ebe:	6053      	str	r3, [r2, #4]
  }
}
 8001ec0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ec2:	6802      	ldr	r2, [r0, #0]
 8001ec4:	6853      	ldr	r3, [r2, #4]
 8001ec6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001eca:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	6053      	str	r3, [r2, #4]
 8001ed0:	e7eb      	b.n	8001eaa <UART_AdvFeatureConfig+0xa2>

08001ed2 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ed6:	4605      	mov	r5, r0
 8001ed8:	460f      	mov	r7, r1
 8001eda:	4616      	mov	r6, r2
 8001edc:	4698      	mov	r8, r3
 8001ede:	9c06      	ldr	r4, [sp, #24]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ee0:	682b      	ldr	r3, [r5, #0]
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	ea37 0303 	bics.w	r3, r7, r3
 8001ee8:	bf0c      	ite	eq
 8001eea:	2301      	moveq	r3, #1
 8001eec:	2300      	movne	r3, #0
 8001eee:	42b3      	cmp	r3, r6
 8001ef0:	d11c      	bne.n	8001f2c <UART_WaitOnFlagUntilTimeout+0x5a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ef2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001ef6:	d0f3      	beq.n	8001ee0 <UART_WaitOnFlagUntilTimeout+0xe>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ef8:	f7fe fdfe 	bl	8000af8 <HAL_GetTick>
 8001efc:	eba0 0008 	sub.w	r0, r0, r8
 8001f00:	42a0      	cmp	r0, r4
 8001f02:	d801      	bhi.n	8001f08 <UART_WaitOnFlagUntilTimeout+0x36>
 8001f04:	2c00      	cmp	r4, #0
 8001f06:	d1eb      	bne.n	8001ee0 <UART_WaitOnFlagUntilTimeout+0xe>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f08:	682a      	ldr	r2, [r5, #0]
 8001f0a:	6813      	ldr	r3, [r2, #0]
 8001f0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f10:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f12:	682a      	ldr	r2, [r5, #0]
 8001f14:	6893      	ldr	r3, [r2, #8]
 8001f16:	f023 0301 	bic.w	r3, r3, #1
 8001f1a:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 8001f1c:	2320      	movs	r3, #32
 8001f1e:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001f20:	67ab      	str	r3, [r5, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f22:	2300      	movs	r3, #0
 8001f24:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70

        return HAL_TIMEOUT;
 8001f28:	2003      	movs	r0, #3
 8001f2a:	e000      	b.n	8001f2e <UART_WaitOnFlagUntilTimeout+0x5c>
      }
    }
  }
  return HAL_OK;
 8001f2c:	2000      	movs	r0, #0
}
 8001f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001f32 <HAL_UART_Transmit>:
{
 8001f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001f3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001f3c:	2b20      	cmp	r3, #32
 8001f3e:	d159      	bne.n	8001ff4 <HAL_UART_Transmit+0xc2>
 8001f40:	4604      	mov	r4, r0
 8001f42:	460d      	mov	r5, r1
 8001f44:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001f46:	fab2 f382 	clz	r3, r2
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	2900      	cmp	r1, #0
 8001f4e:	bf08      	it	eq
 8001f50:	2301      	moveq	r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d153      	bne.n	8001ffe <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8001f56:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d051      	beq.n	8002002 <HAL_UART_Transmit+0xd0>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f68:	2321      	movs	r3, #33	; 0x21
 8001f6a:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8001f6c:	f7fe fdc4 	bl	8000af8 <HAL_GetTick>
 8001f70:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8001f72:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8001f76:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f7a:	68a3      	ldr	r3, [r4, #8]
 8001f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f80:	d002      	beq.n	8001f88 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 8001f82:	f04f 0800 	mov.w	r8, #0
 8001f86:	e010      	b.n	8001faa <HAL_UART_Transmit+0x78>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f88:	6923      	ldr	r3, [r4, #16]
 8001f8a:	b30b      	cbz	r3, 8001fd0 <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8001f8c:	f04f 0800 	mov.w	r8, #0
 8001f90:	e00b      	b.n	8001faa <HAL_UART_Transmit+0x78>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f92:	f838 3b02 	ldrh.w	r3, [r8], #2
 8001f96:	6822      	ldr	r2, [r4, #0]
 8001f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f9c:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8001f9e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8001faa:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	b18b      	cbz	r3, 8001fd6 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fb2:	9600      	str	r6, [sp, #0]
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2180      	movs	r1, #128	; 0x80
 8001fba:	4620      	mov	r0, r4
 8001fbc:	f7ff ff89 	bl	8001ed2 <UART_WaitOnFlagUntilTimeout>
 8001fc0:	bb08      	cbnz	r0, 8002006 <HAL_UART_Transmit+0xd4>
      if (pdata8bits == NULL)
 8001fc2:	2d00      	cmp	r5, #0
 8001fc4:	d0e5      	beq.n	8001f92 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001fc6:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001fca:	6823      	ldr	r3, [r4, #0]
 8001fcc:	629a      	str	r2, [r3, #40]	; 0x28
 8001fce:	e7e6      	b.n	8001f9e <HAL_UART_Transmit+0x6c>
      pdata16bits = (uint16_t *) pData;
 8001fd0:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8001fd2:	2500      	movs	r5, #0
 8001fd4:	e7e9      	b.n	8001faa <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fd6:	9600      	str	r6, [sp, #0]
 8001fd8:	463b      	mov	r3, r7
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2140      	movs	r1, #64	; 0x40
 8001fde:	4620      	mov	r0, r4
 8001fe0:	f7ff ff77 	bl	8001ed2 <UART_WaitOnFlagUntilTimeout>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	b980      	cbnz	r0, 800200a <HAL_UART_Transmit+0xd8>
    huart->gState = HAL_UART_STATE_READY;
 8001fe8:	2220      	movs	r2, #32
 8001fea:	6762      	str	r2, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8001fec:	2200      	movs	r2, #0
 8001fee:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    return HAL_OK;
 8001ff2:	e000      	b.n	8001ff6 <HAL_UART_Transmit+0xc4>
    return HAL_BUSY;
 8001ff4:	2302      	movs	r3, #2
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	b002      	add	sp, #8
 8001ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e7f9      	b.n	8001ff6 <HAL_UART_Transmit+0xc4>
    __HAL_LOCK(huart);
 8002002:	2302      	movs	r3, #2
 8002004:	e7f7      	b.n	8001ff6 <HAL_UART_Transmit+0xc4>
        return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e7f5      	b.n	8001ff6 <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e7f3      	b.n	8001ff6 <HAL_UART_Transmit+0xc4>

0800200e <HAL_UART_Receive>:
{
 800200e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002012:	b083      	sub	sp, #12
 8002014:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8002016:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002018:	2b20      	cmp	r3, #32
 800201a:	d17e      	bne.n	800211a <HAL_UART_Receive+0x10c>
 800201c:	4604      	mov	r4, r0
 800201e:	460d      	mov	r5, r1
 8002020:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002022:	fab2 f382 	clz	r3, r2
 8002026:	095b      	lsrs	r3, r3, #5
 8002028:	2900      	cmp	r1, #0
 800202a:	bf08      	it	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	d177      	bne.n	8002122 <HAL_UART_Receive+0x114>
    __HAL_LOCK(huart);
 8002032:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002036:	2b01      	cmp	r3, #1
 8002038:	d075      	beq.n	8002126 <HAL_UART_Receive+0x118>
 800203a:	2301      	movs	r3, #1
 800203c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002040:	2300      	movs	r3, #0
 8002042:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002044:	2322      	movs	r3, #34	; 0x22
 8002046:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8002048:	f7fe fd56 	bl	8000af8 <HAL_GetTick>
 800204c:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 800204e:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
    huart->RxXferCount = Size;
 8002052:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002056:	68a3      	ldr	r3, [r4, #8]
 8002058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800205c:	d006      	beq.n	800206c <HAL_UART_Receive+0x5e>
 800205e:	b9a3      	cbnz	r3, 800208a <HAL_UART_Receive+0x7c>
 8002060:	6922      	ldr	r2, [r4, #16]
 8002062:	b972      	cbnz	r2, 8002082 <HAL_UART_Receive+0x74>
 8002064:	22ff      	movs	r2, #255	; 0xff
 8002066:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 800206a:	e014      	b.n	8002096 <HAL_UART_Receive+0x88>
 800206c:	6922      	ldr	r2, [r4, #16]
 800206e:	b922      	cbnz	r2, 800207a <HAL_UART_Receive+0x6c>
 8002070:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002074:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8002078:	e00d      	b.n	8002096 <HAL_UART_Receive+0x88>
 800207a:	22ff      	movs	r2, #255	; 0xff
 800207c:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8002080:	e009      	b.n	8002096 <HAL_UART_Receive+0x88>
 8002082:	227f      	movs	r2, #127	; 0x7f
 8002084:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8002088:	e005      	b.n	8002096 <HAL_UART_Receive+0x88>
 800208a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800208e:	d00a      	beq.n	80020a6 <HAL_UART_Receive+0x98>
 8002090:	2200      	movs	r2, #0
 8002092:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8002096:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800209a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800209e:	d00c      	beq.n	80020ba <HAL_UART_Receive+0xac>
      pdata16bits = NULL;
 80020a0:	f04f 0900 	mov.w	r9, #0
 80020a4:	e01d      	b.n	80020e2 <HAL_UART_Receive+0xd4>
    UART_MASK_COMPUTATION(huart);
 80020a6:	6922      	ldr	r2, [r4, #16]
 80020a8:	b91a      	cbnz	r2, 80020b2 <HAL_UART_Receive+0xa4>
 80020aa:	227f      	movs	r2, #127	; 0x7f
 80020ac:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 80020b0:	e7f1      	b.n	8002096 <HAL_UART_Receive+0x88>
 80020b2:	223f      	movs	r2, #63	; 0x3f
 80020b4:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 80020b8:	e7ed      	b.n	8002096 <HAL_UART_Receive+0x88>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ba:	6923      	ldr	r3, [r4, #16]
 80020bc:	b113      	cbz	r3, 80020c4 <HAL_UART_Receive+0xb6>
      pdata16bits = NULL;
 80020be:	f04f 0900 	mov.w	r9, #0
 80020c2:	e00e      	b.n	80020e2 <HAL_UART_Receive+0xd4>
      pdata16bits = (uint16_t *) pData;
 80020c4:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 80020c6:	2500      	movs	r5, #0
 80020c8:	e00b      	b.n	80020e2 <HAL_UART_Receive+0xd4>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80020ca:	6823      	ldr	r3, [r4, #0]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ce:	ea08 0303 	and.w	r3, r8, r3
 80020d2:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 80020d6:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80020da:	3b01      	subs	r3, #1
 80020dc:	b29b      	uxth	r3, r3
 80020de:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80020e2:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	b18b      	cbz	r3, 800210e <HAL_UART_Receive+0x100>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80020ea:	9600      	str	r6, [sp, #0]
 80020ec:	463b      	mov	r3, r7
 80020ee:	2200      	movs	r2, #0
 80020f0:	2120      	movs	r1, #32
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff feed 	bl	8001ed2 <UART_WaitOnFlagUntilTimeout>
 80020f8:	b9b8      	cbnz	r0, 800212a <HAL_UART_Receive+0x11c>
      if (pdata8bits == NULL)
 80020fa:	2d00      	cmp	r5, #0
 80020fc:	d0e5      	beq.n	80020ca <HAL_UART_Receive+0xbc>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002102:	fa5f f388 	uxtb.w	r3, r8
 8002106:	4013      	ands	r3, r2
 8002108:	f805 3b01 	strb.w	r3, [r5], #1
 800210c:	e7e3      	b.n	80020d6 <HAL_UART_Receive+0xc8>
    huart->RxState = HAL_UART_STATE_READY;
 800210e:	2320      	movs	r3, #32
 8002110:	67a3      	str	r3, [r4, #120]	; 0x78
    __HAL_UNLOCK(huart);
 8002112:	2000      	movs	r0, #0
 8002114:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8002118:	e000      	b.n	800211c <HAL_UART_Receive+0x10e>
    return HAL_BUSY;
 800211a:	2002      	movs	r0, #2
}
 800211c:	b003      	add	sp, #12
 800211e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8002122:	2001      	movs	r0, #1
 8002124:	e7fa      	b.n	800211c <HAL_UART_Receive+0x10e>
    __HAL_LOCK(huart);
 8002126:	2002      	movs	r0, #2
 8002128:	e7f8      	b.n	800211c <HAL_UART_Receive+0x10e>
        return HAL_TIMEOUT;
 800212a:	2003      	movs	r0, #3
 800212c:	e7f6      	b.n	800211c <HAL_UART_Receive+0x10e>

0800212e <UART_CheckIdleState>:
{
 800212e:	b510      	push	{r4, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002134:	2300      	movs	r3, #0
 8002136:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002138:	f7fe fcde 	bl	8000af8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800213c:	6822      	ldr	r2, [r4, #0]
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	f012 0f08 	tst.w	r2, #8
 8002144:	d107      	bne.n	8002156 <UART_CheckIdleState+0x28>
  huart->gState = HAL_UART_STATE_READY;
 8002146:	2320      	movs	r3, #32
 8002148:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800214a:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 800214c:	2000      	movs	r0, #0
 800214e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8002152:	b002      	add	sp, #8
 8002154:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002156:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	4603      	mov	r3, r0
 800215e:	2200      	movs	r2, #0
 8002160:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002164:	4620      	mov	r0, r4
 8002166:	f7ff feb4 	bl	8001ed2 <UART_WaitOnFlagUntilTimeout>
 800216a:	2800      	cmp	r0, #0
 800216c:	d0eb      	beq.n	8002146 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800216e:	2003      	movs	r0, #3
 8002170:	e7ef      	b.n	8002152 <UART_CheckIdleState+0x24>

08002172 <HAL_UART_Init>:
  if (huart == NULL)
 8002172:	b368      	cbz	r0, 80021d0 <HAL_UART_Init+0x5e>
{
 8002174:	b510      	push	{r4, lr}
 8002176:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002178:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800217a:	b303      	cbz	r3, 80021be <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800217c:	2324      	movs	r3, #36	; 0x24
 800217e:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002180:	6822      	ldr	r2, [r4, #0]
 8002182:	6813      	ldr	r3, [r2, #0]
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800218a:	4620      	mov	r0, r4
 800218c:	f7ff fc84 	bl	8001a98 <UART_SetConfig>
 8002190:	2801      	cmp	r0, #1
 8002192:	d013      	beq.n	80021bc <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002194:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002196:	b9bb      	cbnz	r3, 80021c8 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002198:	6822      	ldr	r2, [r4, #0]
 800219a:	6853      	ldr	r3, [r2, #4]
 800219c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80021a0:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021a2:	6822      	ldr	r2, [r4, #0]
 80021a4:	6893      	ldr	r3, [r2, #8]
 80021a6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80021aa:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80021ac:	6822      	ldr	r2, [r4, #0]
 80021ae:	6813      	ldr	r3, [r2, #0]
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80021b6:	4620      	mov	r0, r4
 80021b8:	f7ff ffb9 	bl	800212e <UART_CheckIdleState>
}
 80021bc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80021be:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80021c2:	f7fe fb6d 	bl	80008a0 <HAL_UART_MspInit>
 80021c6:	e7d9      	b.n	800217c <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80021c8:	4620      	mov	r0, r4
 80021ca:	f7ff fe1d 	bl	8001e08 <UART_AdvFeatureConfig>
 80021ce:	e7e3      	b.n	8002198 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80021d0:	2001      	movs	r0, #1
}
 80021d2:	4770      	bx	lr

080021d4 <__sflush_r>:
 80021d4:	898a      	ldrh	r2, [r1, #12]
 80021d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021da:	4605      	mov	r5, r0
 80021dc:	0710      	lsls	r0, r2, #28
 80021de:	460c      	mov	r4, r1
 80021e0:	d458      	bmi.n	8002294 <__sflush_r+0xc0>
 80021e2:	684b      	ldr	r3, [r1, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	dc05      	bgt.n	80021f4 <__sflush_r+0x20>
 80021e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	dc02      	bgt.n	80021f4 <__sflush_r+0x20>
 80021ee:	2000      	movs	r0, #0
 80021f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80021f6:	2e00      	cmp	r6, #0
 80021f8:	d0f9      	beq.n	80021ee <__sflush_r+0x1a>
 80021fa:	2300      	movs	r3, #0
 80021fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002200:	682f      	ldr	r7, [r5, #0]
 8002202:	6a21      	ldr	r1, [r4, #32]
 8002204:	602b      	str	r3, [r5, #0]
 8002206:	d032      	beq.n	800226e <__sflush_r+0x9a>
 8002208:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800220a:	89a3      	ldrh	r3, [r4, #12]
 800220c:	075a      	lsls	r2, r3, #29
 800220e:	d505      	bpl.n	800221c <__sflush_r+0x48>
 8002210:	6863      	ldr	r3, [r4, #4]
 8002212:	1ac0      	subs	r0, r0, r3
 8002214:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002216:	b10b      	cbz	r3, 800221c <__sflush_r+0x48>
 8002218:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800221a:	1ac0      	subs	r0, r0, r3
 800221c:	2300      	movs	r3, #0
 800221e:	4602      	mov	r2, r0
 8002220:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002222:	6a21      	ldr	r1, [r4, #32]
 8002224:	4628      	mov	r0, r5
 8002226:	47b0      	blx	r6
 8002228:	1c43      	adds	r3, r0, #1
 800222a:	89a3      	ldrh	r3, [r4, #12]
 800222c:	d106      	bne.n	800223c <__sflush_r+0x68>
 800222e:	6829      	ldr	r1, [r5, #0]
 8002230:	291d      	cmp	r1, #29
 8002232:	d848      	bhi.n	80022c6 <__sflush_r+0xf2>
 8002234:	4a29      	ldr	r2, [pc, #164]	; (80022dc <__sflush_r+0x108>)
 8002236:	40ca      	lsrs	r2, r1
 8002238:	07d6      	lsls	r6, r2, #31
 800223a:	d544      	bpl.n	80022c6 <__sflush_r+0xf2>
 800223c:	2200      	movs	r2, #0
 800223e:	6062      	str	r2, [r4, #4]
 8002240:	04d9      	lsls	r1, r3, #19
 8002242:	6922      	ldr	r2, [r4, #16]
 8002244:	6022      	str	r2, [r4, #0]
 8002246:	d504      	bpl.n	8002252 <__sflush_r+0x7e>
 8002248:	1c42      	adds	r2, r0, #1
 800224a:	d101      	bne.n	8002250 <__sflush_r+0x7c>
 800224c:	682b      	ldr	r3, [r5, #0]
 800224e:	b903      	cbnz	r3, 8002252 <__sflush_r+0x7e>
 8002250:	6560      	str	r0, [r4, #84]	; 0x54
 8002252:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002254:	602f      	str	r7, [r5, #0]
 8002256:	2900      	cmp	r1, #0
 8002258:	d0c9      	beq.n	80021ee <__sflush_r+0x1a>
 800225a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800225e:	4299      	cmp	r1, r3
 8002260:	d002      	beq.n	8002268 <__sflush_r+0x94>
 8002262:	4628      	mov	r0, r5
 8002264:	f000 f96e 	bl	8002544 <_free_r>
 8002268:	2000      	movs	r0, #0
 800226a:	6360      	str	r0, [r4, #52]	; 0x34
 800226c:	e7c0      	b.n	80021f0 <__sflush_r+0x1c>
 800226e:	2301      	movs	r3, #1
 8002270:	4628      	mov	r0, r5
 8002272:	47b0      	blx	r6
 8002274:	1c41      	adds	r1, r0, #1
 8002276:	d1c8      	bne.n	800220a <__sflush_r+0x36>
 8002278:	682b      	ldr	r3, [r5, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0c5      	beq.n	800220a <__sflush_r+0x36>
 800227e:	2b1d      	cmp	r3, #29
 8002280:	d001      	beq.n	8002286 <__sflush_r+0xb2>
 8002282:	2b16      	cmp	r3, #22
 8002284:	d101      	bne.n	800228a <__sflush_r+0xb6>
 8002286:	602f      	str	r7, [r5, #0]
 8002288:	e7b1      	b.n	80021ee <__sflush_r+0x1a>
 800228a:	89a3      	ldrh	r3, [r4, #12]
 800228c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002290:	81a3      	strh	r3, [r4, #12]
 8002292:	e7ad      	b.n	80021f0 <__sflush_r+0x1c>
 8002294:	690f      	ldr	r7, [r1, #16]
 8002296:	2f00      	cmp	r7, #0
 8002298:	d0a9      	beq.n	80021ee <__sflush_r+0x1a>
 800229a:	0793      	lsls	r3, r2, #30
 800229c:	680e      	ldr	r6, [r1, #0]
 800229e:	bf08      	it	eq
 80022a0:	694b      	ldreq	r3, [r1, #20]
 80022a2:	600f      	str	r7, [r1, #0]
 80022a4:	bf18      	it	ne
 80022a6:	2300      	movne	r3, #0
 80022a8:	eba6 0807 	sub.w	r8, r6, r7
 80022ac:	608b      	str	r3, [r1, #8]
 80022ae:	f1b8 0f00 	cmp.w	r8, #0
 80022b2:	dd9c      	ble.n	80021ee <__sflush_r+0x1a>
 80022b4:	4643      	mov	r3, r8
 80022b6:	463a      	mov	r2, r7
 80022b8:	6a21      	ldr	r1, [r4, #32]
 80022ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80022bc:	4628      	mov	r0, r5
 80022be:	47b0      	blx	r6
 80022c0:	2800      	cmp	r0, #0
 80022c2:	dc06      	bgt.n	80022d2 <__sflush_r+0xfe>
 80022c4:	89a3      	ldrh	r3, [r4, #12]
 80022c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022ca:	81a3      	strh	r3, [r4, #12]
 80022cc:	f04f 30ff 	mov.w	r0, #4294967295
 80022d0:	e78e      	b.n	80021f0 <__sflush_r+0x1c>
 80022d2:	4407      	add	r7, r0
 80022d4:	eba8 0800 	sub.w	r8, r8, r0
 80022d8:	e7e9      	b.n	80022ae <__sflush_r+0xda>
 80022da:	bf00      	nop
 80022dc:	20400001 	.word	0x20400001

080022e0 <_fflush_r>:
 80022e0:	b538      	push	{r3, r4, r5, lr}
 80022e2:	690b      	ldr	r3, [r1, #16]
 80022e4:	4605      	mov	r5, r0
 80022e6:	460c      	mov	r4, r1
 80022e8:	b1db      	cbz	r3, 8002322 <_fflush_r+0x42>
 80022ea:	b118      	cbz	r0, 80022f4 <_fflush_r+0x14>
 80022ec:	6983      	ldr	r3, [r0, #24]
 80022ee:	b90b      	cbnz	r3, 80022f4 <_fflush_r+0x14>
 80022f0:	f000 f872 	bl	80023d8 <__sinit>
 80022f4:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <_fflush_r+0x48>)
 80022f6:	429c      	cmp	r4, r3
 80022f8:	d109      	bne.n	800230e <_fflush_r+0x2e>
 80022fa:	686c      	ldr	r4, [r5, #4]
 80022fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002300:	b17b      	cbz	r3, 8002322 <_fflush_r+0x42>
 8002302:	4621      	mov	r1, r4
 8002304:	4628      	mov	r0, r5
 8002306:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800230a:	f7ff bf63 	b.w	80021d4 <__sflush_r>
 800230e:	4b07      	ldr	r3, [pc, #28]	; (800232c <_fflush_r+0x4c>)
 8002310:	429c      	cmp	r4, r3
 8002312:	d101      	bne.n	8002318 <_fflush_r+0x38>
 8002314:	68ac      	ldr	r4, [r5, #8]
 8002316:	e7f1      	b.n	80022fc <_fflush_r+0x1c>
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <_fflush_r+0x50>)
 800231a:	429c      	cmp	r4, r3
 800231c:	bf08      	it	eq
 800231e:	68ec      	ldreq	r4, [r5, #12]
 8002320:	e7ec      	b.n	80022fc <_fflush_r+0x1c>
 8002322:	2000      	movs	r0, #0
 8002324:	bd38      	pop	{r3, r4, r5, pc}
 8002326:	bf00      	nop
 8002328:	080030f4 	.word	0x080030f4
 800232c:	08003114 	.word	0x08003114
 8002330:	080030d4 	.word	0x080030d4

08002334 <fflush>:
 8002334:	4601      	mov	r1, r0
 8002336:	b920      	cbnz	r0, 8002342 <fflush+0xe>
 8002338:	4b04      	ldr	r3, [pc, #16]	; (800234c <fflush+0x18>)
 800233a:	4905      	ldr	r1, [pc, #20]	; (8002350 <fflush+0x1c>)
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	f000 b8b7 	b.w	80024b0 <_fwalk_reent>
 8002342:	4b04      	ldr	r3, [pc, #16]	; (8002354 <fflush+0x20>)
 8002344:	6818      	ldr	r0, [r3, #0]
 8002346:	f7ff bfcb 	b.w	80022e0 <_fflush_r>
 800234a:	bf00      	nop
 800234c:	08003134 	.word	0x08003134
 8002350:	080022e1 	.word	0x080022e1
 8002354:	2000000c 	.word	0x2000000c

08002358 <std>:
 8002358:	2300      	movs	r3, #0
 800235a:	b510      	push	{r4, lr}
 800235c:	4604      	mov	r4, r0
 800235e:	e9c0 3300 	strd	r3, r3, [r0]
 8002362:	6083      	str	r3, [r0, #8]
 8002364:	8181      	strh	r1, [r0, #12]
 8002366:	6643      	str	r3, [r0, #100]	; 0x64
 8002368:	81c2      	strh	r2, [r0, #14]
 800236a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800236e:	6183      	str	r3, [r0, #24]
 8002370:	4619      	mov	r1, r3
 8002372:	2208      	movs	r2, #8
 8002374:	305c      	adds	r0, #92	; 0x5c
 8002376:	f000 f8dd 	bl	8002534 <memset>
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <std+0x38>)
 800237c:	6263      	str	r3, [r4, #36]	; 0x24
 800237e:	4b05      	ldr	r3, [pc, #20]	; (8002394 <std+0x3c>)
 8002380:	62a3      	str	r3, [r4, #40]	; 0x28
 8002382:	4b05      	ldr	r3, [pc, #20]	; (8002398 <std+0x40>)
 8002384:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002386:	4b05      	ldr	r3, [pc, #20]	; (800239c <std+0x44>)
 8002388:	6224      	str	r4, [r4, #32]
 800238a:	6323      	str	r3, [r4, #48]	; 0x30
 800238c:	bd10      	pop	{r4, pc}
 800238e:	bf00      	nop
 8002390:	080026e5 	.word	0x080026e5
 8002394:	08002707 	.word	0x08002707
 8002398:	0800273f 	.word	0x0800273f
 800239c:	08002763 	.word	0x08002763

080023a0 <_cleanup_r>:
 80023a0:	4901      	ldr	r1, [pc, #4]	; (80023a8 <_cleanup_r+0x8>)
 80023a2:	f000 b885 	b.w	80024b0 <_fwalk_reent>
 80023a6:	bf00      	nop
 80023a8:	080022e1 	.word	0x080022e1

080023ac <__sfmoreglue>:
 80023ac:	b570      	push	{r4, r5, r6, lr}
 80023ae:	1e4a      	subs	r2, r1, #1
 80023b0:	2568      	movs	r5, #104	; 0x68
 80023b2:	4355      	muls	r5, r2
 80023b4:	460e      	mov	r6, r1
 80023b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80023ba:	f000 f911 	bl	80025e0 <_malloc_r>
 80023be:	4604      	mov	r4, r0
 80023c0:	b140      	cbz	r0, 80023d4 <__sfmoreglue+0x28>
 80023c2:	2100      	movs	r1, #0
 80023c4:	e9c0 1600 	strd	r1, r6, [r0]
 80023c8:	300c      	adds	r0, #12
 80023ca:	60a0      	str	r0, [r4, #8]
 80023cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80023d0:	f000 f8b0 	bl	8002534 <memset>
 80023d4:	4620      	mov	r0, r4
 80023d6:	bd70      	pop	{r4, r5, r6, pc}

080023d8 <__sinit>:
 80023d8:	6983      	ldr	r3, [r0, #24]
 80023da:	b510      	push	{r4, lr}
 80023dc:	4604      	mov	r4, r0
 80023de:	bb33      	cbnz	r3, 800242e <__sinit+0x56>
 80023e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80023e4:	6503      	str	r3, [r0, #80]	; 0x50
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <__sinit+0x58>)
 80023e8:	4a12      	ldr	r2, [pc, #72]	; (8002434 <__sinit+0x5c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6282      	str	r2, [r0, #40]	; 0x28
 80023ee:	4298      	cmp	r0, r3
 80023f0:	bf04      	itt	eq
 80023f2:	2301      	moveq	r3, #1
 80023f4:	6183      	streq	r3, [r0, #24]
 80023f6:	f000 f81f 	bl	8002438 <__sfp>
 80023fa:	6060      	str	r0, [r4, #4]
 80023fc:	4620      	mov	r0, r4
 80023fe:	f000 f81b 	bl	8002438 <__sfp>
 8002402:	60a0      	str	r0, [r4, #8]
 8002404:	4620      	mov	r0, r4
 8002406:	f000 f817 	bl	8002438 <__sfp>
 800240a:	2200      	movs	r2, #0
 800240c:	60e0      	str	r0, [r4, #12]
 800240e:	2104      	movs	r1, #4
 8002410:	6860      	ldr	r0, [r4, #4]
 8002412:	f7ff ffa1 	bl	8002358 <std>
 8002416:	2201      	movs	r2, #1
 8002418:	2109      	movs	r1, #9
 800241a:	68a0      	ldr	r0, [r4, #8]
 800241c:	f7ff ff9c 	bl	8002358 <std>
 8002420:	2202      	movs	r2, #2
 8002422:	2112      	movs	r1, #18
 8002424:	68e0      	ldr	r0, [r4, #12]
 8002426:	f7ff ff97 	bl	8002358 <std>
 800242a:	2301      	movs	r3, #1
 800242c:	61a3      	str	r3, [r4, #24]
 800242e:	bd10      	pop	{r4, pc}
 8002430:	08003134 	.word	0x08003134
 8002434:	080023a1 	.word	0x080023a1

08002438 <__sfp>:
 8002438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800243a:	4b1b      	ldr	r3, [pc, #108]	; (80024a8 <__sfp+0x70>)
 800243c:	681e      	ldr	r6, [r3, #0]
 800243e:	69b3      	ldr	r3, [r6, #24]
 8002440:	4607      	mov	r7, r0
 8002442:	b913      	cbnz	r3, 800244a <__sfp+0x12>
 8002444:	4630      	mov	r0, r6
 8002446:	f7ff ffc7 	bl	80023d8 <__sinit>
 800244a:	3648      	adds	r6, #72	; 0x48
 800244c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002450:	3b01      	subs	r3, #1
 8002452:	d503      	bpl.n	800245c <__sfp+0x24>
 8002454:	6833      	ldr	r3, [r6, #0]
 8002456:	b133      	cbz	r3, 8002466 <__sfp+0x2e>
 8002458:	6836      	ldr	r6, [r6, #0]
 800245a:	e7f7      	b.n	800244c <__sfp+0x14>
 800245c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002460:	b16d      	cbz	r5, 800247e <__sfp+0x46>
 8002462:	3468      	adds	r4, #104	; 0x68
 8002464:	e7f4      	b.n	8002450 <__sfp+0x18>
 8002466:	2104      	movs	r1, #4
 8002468:	4638      	mov	r0, r7
 800246a:	f7ff ff9f 	bl	80023ac <__sfmoreglue>
 800246e:	6030      	str	r0, [r6, #0]
 8002470:	2800      	cmp	r0, #0
 8002472:	d1f1      	bne.n	8002458 <__sfp+0x20>
 8002474:	230c      	movs	r3, #12
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	4604      	mov	r4, r0
 800247a:	4620      	mov	r0, r4
 800247c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800247e:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <__sfp+0x74>)
 8002480:	6665      	str	r5, [r4, #100]	; 0x64
 8002482:	e9c4 5500 	strd	r5, r5, [r4]
 8002486:	60a5      	str	r5, [r4, #8]
 8002488:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800248c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002490:	2208      	movs	r2, #8
 8002492:	4629      	mov	r1, r5
 8002494:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002498:	f000 f84c 	bl	8002534 <memset>
 800249c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80024a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80024a4:	e7e9      	b.n	800247a <__sfp+0x42>
 80024a6:	bf00      	nop
 80024a8:	08003134 	.word	0x08003134
 80024ac:	ffff0001 	.word	0xffff0001

080024b0 <_fwalk_reent>:
 80024b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80024b4:	4680      	mov	r8, r0
 80024b6:	4689      	mov	r9, r1
 80024b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80024bc:	2600      	movs	r6, #0
 80024be:	b914      	cbnz	r4, 80024c6 <_fwalk_reent+0x16>
 80024c0:	4630      	mov	r0, r6
 80024c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80024c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80024ca:	3f01      	subs	r7, #1
 80024cc:	d501      	bpl.n	80024d2 <_fwalk_reent+0x22>
 80024ce:	6824      	ldr	r4, [r4, #0]
 80024d0:	e7f5      	b.n	80024be <_fwalk_reent+0xe>
 80024d2:	89ab      	ldrh	r3, [r5, #12]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d907      	bls.n	80024e8 <_fwalk_reent+0x38>
 80024d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80024dc:	3301      	adds	r3, #1
 80024de:	d003      	beq.n	80024e8 <_fwalk_reent+0x38>
 80024e0:	4629      	mov	r1, r5
 80024e2:	4640      	mov	r0, r8
 80024e4:	47c8      	blx	r9
 80024e6:	4306      	orrs	r6, r0
 80024e8:	3568      	adds	r5, #104	; 0x68
 80024ea:	e7ee      	b.n	80024ca <_fwalk_reent+0x1a>

080024ec <__libc_init_array>:
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	4e0d      	ldr	r6, [pc, #52]	; (8002524 <__libc_init_array+0x38>)
 80024f0:	4c0d      	ldr	r4, [pc, #52]	; (8002528 <__libc_init_array+0x3c>)
 80024f2:	1ba4      	subs	r4, r4, r6
 80024f4:	10a4      	asrs	r4, r4, #2
 80024f6:	2500      	movs	r5, #0
 80024f8:	42a5      	cmp	r5, r4
 80024fa:	d109      	bne.n	8002510 <__libc_init_array+0x24>
 80024fc:	4e0b      	ldr	r6, [pc, #44]	; (800252c <__libc_init_array+0x40>)
 80024fe:	4c0c      	ldr	r4, [pc, #48]	; (8002530 <__libc_init_array+0x44>)
 8002500:	f000 fdb8 	bl	8003074 <_init>
 8002504:	1ba4      	subs	r4, r4, r6
 8002506:	10a4      	asrs	r4, r4, #2
 8002508:	2500      	movs	r5, #0
 800250a:	42a5      	cmp	r5, r4
 800250c:	d105      	bne.n	800251a <__libc_init_array+0x2e>
 800250e:	bd70      	pop	{r4, r5, r6, pc}
 8002510:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002514:	4798      	blx	r3
 8002516:	3501      	adds	r5, #1
 8002518:	e7ee      	b.n	80024f8 <__libc_init_array+0xc>
 800251a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800251e:	4798      	blx	r3
 8002520:	3501      	adds	r5, #1
 8002522:	e7f2      	b.n	800250a <__libc_init_array+0x1e>
 8002524:	08003174 	.word	0x08003174
 8002528:	08003174 	.word	0x08003174
 800252c:	08003174 	.word	0x08003174
 8002530:	08003178 	.word	0x08003178

08002534 <memset>:
 8002534:	4402      	add	r2, r0
 8002536:	4603      	mov	r3, r0
 8002538:	4293      	cmp	r3, r2
 800253a:	d100      	bne.n	800253e <memset+0xa>
 800253c:	4770      	bx	lr
 800253e:	f803 1b01 	strb.w	r1, [r3], #1
 8002542:	e7f9      	b.n	8002538 <memset+0x4>

08002544 <_free_r>:
 8002544:	b538      	push	{r3, r4, r5, lr}
 8002546:	4605      	mov	r5, r0
 8002548:	2900      	cmp	r1, #0
 800254a:	d045      	beq.n	80025d8 <_free_r+0x94>
 800254c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002550:	1f0c      	subs	r4, r1, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	bfb8      	it	lt
 8002556:	18e4      	addlt	r4, r4, r3
 8002558:	f000 f93c 	bl	80027d4 <__malloc_lock>
 800255c:	4a1f      	ldr	r2, [pc, #124]	; (80025dc <_free_r+0x98>)
 800255e:	6813      	ldr	r3, [r2, #0]
 8002560:	4610      	mov	r0, r2
 8002562:	b933      	cbnz	r3, 8002572 <_free_r+0x2e>
 8002564:	6063      	str	r3, [r4, #4]
 8002566:	6014      	str	r4, [r2, #0]
 8002568:	4628      	mov	r0, r5
 800256a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800256e:	f000 b932 	b.w	80027d6 <__malloc_unlock>
 8002572:	42a3      	cmp	r3, r4
 8002574:	d90c      	bls.n	8002590 <_free_r+0x4c>
 8002576:	6821      	ldr	r1, [r4, #0]
 8002578:	1862      	adds	r2, r4, r1
 800257a:	4293      	cmp	r3, r2
 800257c:	bf04      	itt	eq
 800257e:	681a      	ldreq	r2, [r3, #0]
 8002580:	685b      	ldreq	r3, [r3, #4]
 8002582:	6063      	str	r3, [r4, #4]
 8002584:	bf04      	itt	eq
 8002586:	1852      	addeq	r2, r2, r1
 8002588:	6022      	streq	r2, [r4, #0]
 800258a:	6004      	str	r4, [r0, #0]
 800258c:	e7ec      	b.n	8002568 <_free_r+0x24>
 800258e:	4613      	mov	r3, r2
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	b10a      	cbz	r2, 8002598 <_free_r+0x54>
 8002594:	42a2      	cmp	r2, r4
 8002596:	d9fa      	bls.n	800258e <_free_r+0x4a>
 8002598:	6819      	ldr	r1, [r3, #0]
 800259a:	1858      	adds	r0, r3, r1
 800259c:	42a0      	cmp	r0, r4
 800259e:	d10b      	bne.n	80025b8 <_free_r+0x74>
 80025a0:	6820      	ldr	r0, [r4, #0]
 80025a2:	4401      	add	r1, r0
 80025a4:	1858      	adds	r0, r3, r1
 80025a6:	4282      	cmp	r2, r0
 80025a8:	6019      	str	r1, [r3, #0]
 80025aa:	d1dd      	bne.n	8002568 <_free_r+0x24>
 80025ac:	6810      	ldr	r0, [r2, #0]
 80025ae:	6852      	ldr	r2, [r2, #4]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	4401      	add	r1, r0
 80025b4:	6019      	str	r1, [r3, #0]
 80025b6:	e7d7      	b.n	8002568 <_free_r+0x24>
 80025b8:	d902      	bls.n	80025c0 <_free_r+0x7c>
 80025ba:	230c      	movs	r3, #12
 80025bc:	602b      	str	r3, [r5, #0]
 80025be:	e7d3      	b.n	8002568 <_free_r+0x24>
 80025c0:	6820      	ldr	r0, [r4, #0]
 80025c2:	1821      	adds	r1, r4, r0
 80025c4:	428a      	cmp	r2, r1
 80025c6:	bf04      	itt	eq
 80025c8:	6811      	ldreq	r1, [r2, #0]
 80025ca:	6852      	ldreq	r2, [r2, #4]
 80025cc:	6062      	str	r2, [r4, #4]
 80025ce:	bf04      	itt	eq
 80025d0:	1809      	addeq	r1, r1, r0
 80025d2:	6021      	streq	r1, [r4, #0]
 80025d4:	605c      	str	r4, [r3, #4]
 80025d6:	e7c7      	b.n	8002568 <_free_r+0x24>
 80025d8:	bd38      	pop	{r3, r4, r5, pc}
 80025da:	bf00      	nop
 80025dc:	2000008c 	.word	0x2000008c

080025e0 <_malloc_r>:
 80025e0:	b570      	push	{r4, r5, r6, lr}
 80025e2:	1ccd      	adds	r5, r1, #3
 80025e4:	f025 0503 	bic.w	r5, r5, #3
 80025e8:	3508      	adds	r5, #8
 80025ea:	2d0c      	cmp	r5, #12
 80025ec:	bf38      	it	cc
 80025ee:	250c      	movcc	r5, #12
 80025f0:	2d00      	cmp	r5, #0
 80025f2:	4606      	mov	r6, r0
 80025f4:	db01      	blt.n	80025fa <_malloc_r+0x1a>
 80025f6:	42a9      	cmp	r1, r5
 80025f8:	d903      	bls.n	8002602 <_malloc_r+0x22>
 80025fa:	230c      	movs	r3, #12
 80025fc:	6033      	str	r3, [r6, #0]
 80025fe:	2000      	movs	r0, #0
 8002600:	bd70      	pop	{r4, r5, r6, pc}
 8002602:	f000 f8e7 	bl	80027d4 <__malloc_lock>
 8002606:	4a21      	ldr	r2, [pc, #132]	; (800268c <_malloc_r+0xac>)
 8002608:	6814      	ldr	r4, [r2, #0]
 800260a:	4621      	mov	r1, r4
 800260c:	b991      	cbnz	r1, 8002634 <_malloc_r+0x54>
 800260e:	4c20      	ldr	r4, [pc, #128]	; (8002690 <_malloc_r+0xb0>)
 8002610:	6823      	ldr	r3, [r4, #0]
 8002612:	b91b      	cbnz	r3, 800261c <_malloc_r+0x3c>
 8002614:	4630      	mov	r0, r6
 8002616:	f000 f855 	bl	80026c4 <_sbrk_r>
 800261a:	6020      	str	r0, [r4, #0]
 800261c:	4629      	mov	r1, r5
 800261e:	4630      	mov	r0, r6
 8002620:	f000 f850 	bl	80026c4 <_sbrk_r>
 8002624:	1c43      	adds	r3, r0, #1
 8002626:	d124      	bne.n	8002672 <_malloc_r+0x92>
 8002628:	230c      	movs	r3, #12
 800262a:	6033      	str	r3, [r6, #0]
 800262c:	4630      	mov	r0, r6
 800262e:	f000 f8d2 	bl	80027d6 <__malloc_unlock>
 8002632:	e7e4      	b.n	80025fe <_malloc_r+0x1e>
 8002634:	680b      	ldr	r3, [r1, #0]
 8002636:	1b5b      	subs	r3, r3, r5
 8002638:	d418      	bmi.n	800266c <_malloc_r+0x8c>
 800263a:	2b0b      	cmp	r3, #11
 800263c:	d90f      	bls.n	800265e <_malloc_r+0x7e>
 800263e:	600b      	str	r3, [r1, #0]
 8002640:	50cd      	str	r5, [r1, r3]
 8002642:	18cc      	adds	r4, r1, r3
 8002644:	4630      	mov	r0, r6
 8002646:	f000 f8c6 	bl	80027d6 <__malloc_unlock>
 800264a:	f104 000b 	add.w	r0, r4, #11
 800264e:	1d23      	adds	r3, r4, #4
 8002650:	f020 0007 	bic.w	r0, r0, #7
 8002654:	1ac3      	subs	r3, r0, r3
 8002656:	d0d3      	beq.n	8002600 <_malloc_r+0x20>
 8002658:	425a      	negs	r2, r3
 800265a:	50e2      	str	r2, [r4, r3]
 800265c:	e7d0      	b.n	8002600 <_malloc_r+0x20>
 800265e:	428c      	cmp	r4, r1
 8002660:	684b      	ldr	r3, [r1, #4]
 8002662:	bf16      	itet	ne
 8002664:	6063      	strne	r3, [r4, #4]
 8002666:	6013      	streq	r3, [r2, #0]
 8002668:	460c      	movne	r4, r1
 800266a:	e7eb      	b.n	8002644 <_malloc_r+0x64>
 800266c:	460c      	mov	r4, r1
 800266e:	6849      	ldr	r1, [r1, #4]
 8002670:	e7cc      	b.n	800260c <_malloc_r+0x2c>
 8002672:	1cc4      	adds	r4, r0, #3
 8002674:	f024 0403 	bic.w	r4, r4, #3
 8002678:	42a0      	cmp	r0, r4
 800267a:	d005      	beq.n	8002688 <_malloc_r+0xa8>
 800267c:	1a21      	subs	r1, r4, r0
 800267e:	4630      	mov	r0, r6
 8002680:	f000 f820 	bl	80026c4 <_sbrk_r>
 8002684:	3001      	adds	r0, #1
 8002686:	d0cf      	beq.n	8002628 <_malloc_r+0x48>
 8002688:	6025      	str	r5, [r4, #0]
 800268a:	e7db      	b.n	8002644 <_malloc_r+0x64>
 800268c:	2000008c 	.word	0x2000008c
 8002690:	20000090 	.word	0x20000090

08002694 <iprintf>:
 8002694:	b40f      	push	{r0, r1, r2, r3}
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <iprintf+0x2c>)
 8002698:	b513      	push	{r0, r1, r4, lr}
 800269a:	681c      	ldr	r4, [r3, #0]
 800269c:	b124      	cbz	r4, 80026a8 <iprintf+0x14>
 800269e:	69a3      	ldr	r3, [r4, #24]
 80026a0:	b913      	cbnz	r3, 80026a8 <iprintf+0x14>
 80026a2:	4620      	mov	r0, r4
 80026a4:	f7ff fe98 	bl	80023d8 <__sinit>
 80026a8:	ab05      	add	r3, sp, #20
 80026aa:	9a04      	ldr	r2, [sp, #16]
 80026ac:	68a1      	ldr	r1, [r4, #8]
 80026ae:	9301      	str	r3, [sp, #4]
 80026b0:	4620      	mov	r0, r4
 80026b2:	f000 f8bb 	bl	800282c <_vfiprintf_r>
 80026b6:	b002      	add	sp, #8
 80026b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026bc:	b004      	add	sp, #16
 80026be:	4770      	bx	lr
 80026c0:	2000000c 	.word	0x2000000c

080026c4 <_sbrk_r>:
 80026c4:	b538      	push	{r3, r4, r5, lr}
 80026c6:	4c06      	ldr	r4, [pc, #24]	; (80026e0 <_sbrk_r+0x1c>)
 80026c8:	2300      	movs	r3, #0
 80026ca:	4605      	mov	r5, r0
 80026cc:	4608      	mov	r0, r1
 80026ce:	6023      	str	r3, [r4, #0]
 80026d0:	f000 fcc2 	bl	8003058 <_sbrk>
 80026d4:	1c43      	adds	r3, r0, #1
 80026d6:	d102      	bne.n	80026de <_sbrk_r+0x1a>
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	b103      	cbz	r3, 80026de <_sbrk_r+0x1a>
 80026dc:	602b      	str	r3, [r5, #0]
 80026de:	bd38      	pop	{r3, r4, r5, pc}
 80026e0:	20000200 	.word	0x20000200

080026e4 <__sread>:
 80026e4:	b510      	push	{r4, lr}
 80026e6:	460c      	mov	r4, r1
 80026e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026ec:	f000 fb3c 	bl	8002d68 <_read_r>
 80026f0:	2800      	cmp	r0, #0
 80026f2:	bfab      	itete	ge
 80026f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80026f6:	89a3      	ldrhlt	r3, [r4, #12]
 80026f8:	181b      	addge	r3, r3, r0
 80026fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80026fe:	bfac      	ite	ge
 8002700:	6563      	strge	r3, [r4, #84]	; 0x54
 8002702:	81a3      	strhlt	r3, [r4, #12]
 8002704:	bd10      	pop	{r4, pc}

08002706 <__swrite>:
 8002706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800270a:	461f      	mov	r7, r3
 800270c:	898b      	ldrh	r3, [r1, #12]
 800270e:	05db      	lsls	r3, r3, #23
 8002710:	4605      	mov	r5, r0
 8002712:	460c      	mov	r4, r1
 8002714:	4616      	mov	r6, r2
 8002716:	d505      	bpl.n	8002724 <__swrite+0x1e>
 8002718:	2302      	movs	r3, #2
 800271a:	2200      	movs	r2, #0
 800271c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002720:	f000 f846 	bl	80027b0 <_lseek_r>
 8002724:	89a3      	ldrh	r3, [r4, #12]
 8002726:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800272a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800272e:	81a3      	strh	r3, [r4, #12]
 8002730:	4632      	mov	r2, r6
 8002732:	463b      	mov	r3, r7
 8002734:	4628      	mov	r0, r5
 8002736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800273a:	f000 b817 	b.w	800276c <_write_r>

0800273e <__sseek>:
 800273e:	b510      	push	{r4, lr}
 8002740:	460c      	mov	r4, r1
 8002742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002746:	f000 f833 	bl	80027b0 <_lseek_r>
 800274a:	1c43      	adds	r3, r0, #1
 800274c:	89a3      	ldrh	r3, [r4, #12]
 800274e:	bf15      	itete	ne
 8002750:	6560      	strne	r0, [r4, #84]	; 0x54
 8002752:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002756:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800275a:	81a3      	strheq	r3, [r4, #12]
 800275c:	bf18      	it	ne
 800275e:	81a3      	strhne	r3, [r4, #12]
 8002760:	bd10      	pop	{r4, pc}

08002762 <__sclose>:
 8002762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002766:	f000 b813 	b.w	8002790 <_close_r>
	...

0800276c <_write_r>:
 800276c:	b538      	push	{r3, r4, r5, lr}
 800276e:	4c07      	ldr	r4, [pc, #28]	; (800278c <_write_r+0x20>)
 8002770:	4605      	mov	r5, r0
 8002772:	4608      	mov	r0, r1
 8002774:	4611      	mov	r1, r2
 8002776:	2200      	movs	r2, #0
 8002778:	6022      	str	r2, [r4, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	f7fe f908 	bl	8000990 <_write>
 8002780:	1c43      	adds	r3, r0, #1
 8002782:	d102      	bne.n	800278a <_write_r+0x1e>
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	b103      	cbz	r3, 800278a <_write_r+0x1e>
 8002788:	602b      	str	r3, [r5, #0]
 800278a:	bd38      	pop	{r3, r4, r5, pc}
 800278c:	20000200 	.word	0x20000200

08002790 <_close_r>:
 8002790:	b538      	push	{r3, r4, r5, lr}
 8002792:	4c06      	ldr	r4, [pc, #24]	; (80027ac <_close_r+0x1c>)
 8002794:	2300      	movs	r3, #0
 8002796:	4605      	mov	r5, r0
 8002798:	4608      	mov	r0, r1
 800279a:	6023      	str	r3, [r4, #0]
 800279c:	f000 fc3c 	bl	8003018 <_close>
 80027a0:	1c43      	adds	r3, r0, #1
 80027a2:	d102      	bne.n	80027aa <_close_r+0x1a>
 80027a4:	6823      	ldr	r3, [r4, #0]
 80027a6:	b103      	cbz	r3, 80027aa <_close_r+0x1a>
 80027a8:	602b      	str	r3, [r5, #0]
 80027aa:	bd38      	pop	{r3, r4, r5, pc}
 80027ac:	20000200 	.word	0x20000200

080027b0 <_lseek_r>:
 80027b0:	b538      	push	{r3, r4, r5, lr}
 80027b2:	4c07      	ldr	r4, [pc, #28]	; (80027d0 <_lseek_r+0x20>)
 80027b4:	4605      	mov	r5, r0
 80027b6:	4608      	mov	r0, r1
 80027b8:	4611      	mov	r1, r2
 80027ba:	2200      	movs	r2, #0
 80027bc:	6022      	str	r2, [r4, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	f000 fc42 	bl	8003048 <_lseek>
 80027c4:	1c43      	adds	r3, r0, #1
 80027c6:	d102      	bne.n	80027ce <_lseek_r+0x1e>
 80027c8:	6823      	ldr	r3, [r4, #0]
 80027ca:	b103      	cbz	r3, 80027ce <_lseek_r+0x1e>
 80027cc:	602b      	str	r3, [r5, #0]
 80027ce:	bd38      	pop	{r3, r4, r5, pc}
 80027d0:	20000200 	.word	0x20000200

080027d4 <__malloc_lock>:
 80027d4:	4770      	bx	lr

080027d6 <__malloc_unlock>:
 80027d6:	4770      	bx	lr

080027d8 <__sfputc_r>:
 80027d8:	6893      	ldr	r3, [r2, #8]
 80027da:	3b01      	subs	r3, #1
 80027dc:	2b00      	cmp	r3, #0
 80027de:	b410      	push	{r4}
 80027e0:	6093      	str	r3, [r2, #8]
 80027e2:	da08      	bge.n	80027f6 <__sfputc_r+0x1e>
 80027e4:	6994      	ldr	r4, [r2, #24]
 80027e6:	42a3      	cmp	r3, r4
 80027e8:	db01      	blt.n	80027ee <__sfputc_r+0x16>
 80027ea:	290a      	cmp	r1, #10
 80027ec:	d103      	bne.n	80027f6 <__sfputc_r+0x1e>
 80027ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027f2:	f000 bacb 	b.w	8002d8c <__swbuf_r>
 80027f6:	6813      	ldr	r3, [r2, #0]
 80027f8:	1c58      	adds	r0, r3, #1
 80027fa:	6010      	str	r0, [r2, #0]
 80027fc:	7019      	strb	r1, [r3, #0]
 80027fe:	4608      	mov	r0, r1
 8002800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002804:	4770      	bx	lr

08002806 <__sfputs_r>:
 8002806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002808:	4606      	mov	r6, r0
 800280a:	460f      	mov	r7, r1
 800280c:	4614      	mov	r4, r2
 800280e:	18d5      	adds	r5, r2, r3
 8002810:	42ac      	cmp	r4, r5
 8002812:	d101      	bne.n	8002818 <__sfputs_r+0x12>
 8002814:	2000      	movs	r0, #0
 8002816:	e007      	b.n	8002828 <__sfputs_r+0x22>
 8002818:	463a      	mov	r2, r7
 800281a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800281e:	4630      	mov	r0, r6
 8002820:	f7ff ffda 	bl	80027d8 <__sfputc_r>
 8002824:	1c43      	adds	r3, r0, #1
 8002826:	d1f3      	bne.n	8002810 <__sfputs_r+0xa>
 8002828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800282c <_vfiprintf_r>:
 800282c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002830:	460c      	mov	r4, r1
 8002832:	b09d      	sub	sp, #116	; 0x74
 8002834:	4617      	mov	r7, r2
 8002836:	461d      	mov	r5, r3
 8002838:	4606      	mov	r6, r0
 800283a:	b118      	cbz	r0, 8002844 <_vfiprintf_r+0x18>
 800283c:	6983      	ldr	r3, [r0, #24]
 800283e:	b90b      	cbnz	r3, 8002844 <_vfiprintf_r+0x18>
 8002840:	f7ff fdca 	bl	80023d8 <__sinit>
 8002844:	4b7c      	ldr	r3, [pc, #496]	; (8002a38 <_vfiprintf_r+0x20c>)
 8002846:	429c      	cmp	r4, r3
 8002848:	d158      	bne.n	80028fc <_vfiprintf_r+0xd0>
 800284a:	6874      	ldr	r4, [r6, #4]
 800284c:	89a3      	ldrh	r3, [r4, #12]
 800284e:	0718      	lsls	r0, r3, #28
 8002850:	d55e      	bpl.n	8002910 <_vfiprintf_r+0xe4>
 8002852:	6923      	ldr	r3, [r4, #16]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d05b      	beq.n	8002910 <_vfiprintf_r+0xe4>
 8002858:	2300      	movs	r3, #0
 800285a:	9309      	str	r3, [sp, #36]	; 0x24
 800285c:	2320      	movs	r3, #32
 800285e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002862:	2330      	movs	r3, #48	; 0x30
 8002864:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002868:	9503      	str	r5, [sp, #12]
 800286a:	f04f 0b01 	mov.w	fp, #1
 800286e:	46b8      	mov	r8, r7
 8002870:	4645      	mov	r5, r8
 8002872:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002876:	b10b      	cbz	r3, 800287c <_vfiprintf_r+0x50>
 8002878:	2b25      	cmp	r3, #37	; 0x25
 800287a:	d154      	bne.n	8002926 <_vfiprintf_r+0xfa>
 800287c:	ebb8 0a07 	subs.w	sl, r8, r7
 8002880:	d00b      	beq.n	800289a <_vfiprintf_r+0x6e>
 8002882:	4653      	mov	r3, sl
 8002884:	463a      	mov	r2, r7
 8002886:	4621      	mov	r1, r4
 8002888:	4630      	mov	r0, r6
 800288a:	f7ff ffbc 	bl	8002806 <__sfputs_r>
 800288e:	3001      	adds	r0, #1
 8002890:	f000 80c2 	beq.w	8002a18 <_vfiprintf_r+0x1ec>
 8002894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002896:	4453      	add	r3, sl
 8002898:	9309      	str	r3, [sp, #36]	; 0x24
 800289a:	f898 3000 	ldrb.w	r3, [r8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 80ba 	beq.w	8002a18 <_vfiprintf_r+0x1ec>
 80028a4:	2300      	movs	r3, #0
 80028a6:	f04f 32ff 	mov.w	r2, #4294967295
 80028aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028ae:	9304      	str	r3, [sp, #16]
 80028b0:	9307      	str	r3, [sp, #28]
 80028b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028b6:	931a      	str	r3, [sp, #104]	; 0x68
 80028b8:	46a8      	mov	r8, r5
 80028ba:	2205      	movs	r2, #5
 80028bc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80028c0:	485e      	ldr	r0, [pc, #376]	; (8002a3c <_vfiprintf_r+0x210>)
 80028c2:	f7fd fcbd 	bl	8000240 <memchr>
 80028c6:	9b04      	ldr	r3, [sp, #16]
 80028c8:	bb78      	cbnz	r0, 800292a <_vfiprintf_r+0xfe>
 80028ca:	06d9      	lsls	r1, r3, #27
 80028cc:	bf44      	itt	mi
 80028ce:	2220      	movmi	r2, #32
 80028d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80028d4:	071a      	lsls	r2, r3, #28
 80028d6:	bf44      	itt	mi
 80028d8:	222b      	movmi	r2, #43	; 0x2b
 80028da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80028de:	782a      	ldrb	r2, [r5, #0]
 80028e0:	2a2a      	cmp	r2, #42	; 0x2a
 80028e2:	d02a      	beq.n	800293a <_vfiprintf_r+0x10e>
 80028e4:	9a07      	ldr	r2, [sp, #28]
 80028e6:	46a8      	mov	r8, r5
 80028e8:	2000      	movs	r0, #0
 80028ea:	250a      	movs	r5, #10
 80028ec:	4641      	mov	r1, r8
 80028ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028f2:	3b30      	subs	r3, #48	; 0x30
 80028f4:	2b09      	cmp	r3, #9
 80028f6:	d969      	bls.n	80029cc <_vfiprintf_r+0x1a0>
 80028f8:	b360      	cbz	r0, 8002954 <_vfiprintf_r+0x128>
 80028fa:	e024      	b.n	8002946 <_vfiprintf_r+0x11a>
 80028fc:	4b50      	ldr	r3, [pc, #320]	; (8002a40 <_vfiprintf_r+0x214>)
 80028fe:	429c      	cmp	r4, r3
 8002900:	d101      	bne.n	8002906 <_vfiprintf_r+0xda>
 8002902:	68b4      	ldr	r4, [r6, #8]
 8002904:	e7a2      	b.n	800284c <_vfiprintf_r+0x20>
 8002906:	4b4f      	ldr	r3, [pc, #316]	; (8002a44 <_vfiprintf_r+0x218>)
 8002908:	429c      	cmp	r4, r3
 800290a:	bf08      	it	eq
 800290c:	68f4      	ldreq	r4, [r6, #12]
 800290e:	e79d      	b.n	800284c <_vfiprintf_r+0x20>
 8002910:	4621      	mov	r1, r4
 8002912:	4630      	mov	r0, r6
 8002914:	f000 fa8c 	bl	8002e30 <__swsetup_r>
 8002918:	2800      	cmp	r0, #0
 800291a:	d09d      	beq.n	8002858 <_vfiprintf_r+0x2c>
 800291c:	f04f 30ff 	mov.w	r0, #4294967295
 8002920:	b01d      	add	sp, #116	; 0x74
 8002922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002926:	46a8      	mov	r8, r5
 8002928:	e7a2      	b.n	8002870 <_vfiprintf_r+0x44>
 800292a:	4a44      	ldr	r2, [pc, #272]	; (8002a3c <_vfiprintf_r+0x210>)
 800292c:	1a80      	subs	r0, r0, r2
 800292e:	fa0b f000 	lsl.w	r0, fp, r0
 8002932:	4318      	orrs	r0, r3
 8002934:	9004      	str	r0, [sp, #16]
 8002936:	4645      	mov	r5, r8
 8002938:	e7be      	b.n	80028b8 <_vfiprintf_r+0x8c>
 800293a:	9a03      	ldr	r2, [sp, #12]
 800293c:	1d11      	adds	r1, r2, #4
 800293e:	6812      	ldr	r2, [r2, #0]
 8002940:	9103      	str	r1, [sp, #12]
 8002942:	2a00      	cmp	r2, #0
 8002944:	db01      	blt.n	800294a <_vfiprintf_r+0x11e>
 8002946:	9207      	str	r2, [sp, #28]
 8002948:	e004      	b.n	8002954 <_vfiprintf_r+0x128>
 800294a:	4252      	negs	r2, r2
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	9207      	str	r2, [sp, #28]
 8002952:	9304      	str	r3, [sp, #16]
 8002954:	f898 3000 	ldrb.w	r3, [r8]
 8002958:	2b2e      	cmp	r3, #46	; 0x2e
 800295a:	d10e      	bne.n	800297a <_vfiprintf_r+0x14e>
 800295c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002960:	2b2a      	cmp	r3, #42	; 0x2a
 8002962:	d138      	bne.n	80029d6 <_vfiprintf_r+0x1aa>
 8002964:	9b03      	ldr	r3, [sp, #12]
 8002966:	1d1a      	adds	r2, r3, #4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	9203      	str	r2, [sp, #12]
 800296c:	2b00      	cmp	r3, #0
 800296e:	bfb8      	it	lt
 8002970:	f04f 33ff 	movlt.w	r3, #4294967295
 8002974:	f108 0802 	add.w	r8, r8, #2
 8002978:	9305      	str	r3, [sp, #20]
 800297a:	4d33      	ldr	r5, [pc, #204]	; (8002a48 <_vfiprintf_r+0x21c>)
 800297c:	f898 1000 	ldrb.w	r1, [r8]
 8002980:	2203      	movs	r2, #3
 8002982:	4628      	mov	r0, r5
 8002984:	f7fd fc5c 	bl	8000240 <memchr>
 8002988:	b140      	cbz	r0, 800299c <_vfiprintf_r+0x170>
 800298a:	2340      	movs	r3, #64	; 0x40
 800298c:	1b40      	subs	r0, r0, r5
 800298e:	fa03 f000 	lsl.w	r0, r3, r0
 8002992:	9b04      	ldr	r3, [sp, #16]
 8002994:	4303      	orrs	r3, r0
 8002996:	f108 0801 	add.w	r8, r8, #1
 800299a:	9304      	str	r3, [sp, #16]
 800299c:	f898 1000 	ldrb.w	r1, [r8]
 80029a0:	482a      	ldr	r0, [pc, #168]	; (8002a4c <_vfiprintf_r+0x220>)
 80029a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029a6:	2206      	movs	r2, #6
 80029a8:	f108 0701 	add.w	r7, r8, #1
 80029ac:	f7fd fc48 	bl	8000240 <memchr>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d037      	beq.n	8002a24 <_vfiprintf_r+0x1f8>
 80029b4:	4b26      	ldr	r3, [pc, #152]	; (8002a50 <_vfiprintf_r+0x224>)
 80029b6:	bb1b      	cbnz	r3, 8002a00 <_vfiprintf_r+0x1d4>
 80029b8:	9b03      	ldr	r3, [sp, #12]
 80029ba:	3307      	adds	r3, #7
 80029bc:	f023 0307 	bic.w	r3, r3, #7
 80029c0:	3308      	adds	r3, #8
 80029c2:	9303      	str	r3, [sp, #12]
 80029c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029c6:	444b      	add	r3, r9
 80029c8:	9309      	str	r3, [sp, #36]	; 0x24
 80029ca:	e750      	b.n	800286e <_vfiprintf_r+0x42>
 80029cc:	fb05 3202 	mla	r2, r5, r2, r3
 80029d0:	2001      	movs	r0, #1
 80029d2:	4688      	mov	r8, r1
 80029d4:	e78a      	b.n	80028ec <_vfiprintf_r+0xc0>
 80029d6:	2300      	movs	r3, #0
 80029d8:	f108 0801 	add.w	r8, r8, #1
 80029dc:	9305      	str	r3, [sp, #20]
 80029de:	4619      	mov	r1, r3
 80029e0:	250a      	movs	r5, #10
 80029e2:	4640      	mov	r0, r8
 80029e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029e8:	3a30      	subs	r2, #48	; 0x30
 80029ea:	2a09      	cmp	r2, #9
 80029ec:	d903      	bls.n	80029f6 <_vfiprintf_r+0x1ca>
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0c3      	beq.n	800297a <_vfiprintf_r+0x14e>
 80029f2:	9105      	str	r1, [sp, #20]
 80029f4:	e7c1      	b.n	800297a <_vfiprintf_r+0x14e>
 80029f6:	fb05 2101 	mla	r1, r5, r1, r2
 80029fa:	2301      	movs	r3, #1
 80029fc:	4680      	mov	r8, r0
 80029fe:	e7f0      	b.n	80029e2 <_vfiprintf_r+0x1b6>
 8002a00:	ab03      	add	r3, sp, #12
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	4622      	mov	r2, r4
 8002a06:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <_vfiprintf_r+0x228>)
 8002a08:	a904      	add	r1, sp, #16
 8002a0a:	4630      	mov	r0, r6
 8002a0c:	f3af 8000 	nop.w
 8002a10:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002a14:	4681      	mov	r9, r0
 8002a16:	d1d5      	bne.n	80029c4 <_vfiprintf_r+0x198>
 8002a18:	89a3      	ldrh	r3, [r4, #12]
 8002a1a:	065b      	lsls	r3, r3, #25
 8002a1c:	f53f af7e 	bmi.w	800291c <_vfiprintf_r+0xf0>
 8002a20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a22:	e77d      	b.n	8002920 <_vfiprintf_r+0xf4>
 8002a24:	ab03      	add	r3, sp, #12
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	4622      	mov	r2, r4
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <_vfiprintf_r+0x228>)
 8002a2c:	a904      	add	r1, sp, #16
 8002a2e:	4630      	mov	r0, r6
 8002a30:	f000 f888 	bl	8002b44 <_printf_i>
 8002a34:	e7ec      	b.n	8002a10 <_vfiprintf_r+0x1e4>
 8002a36:	bf00      	nop
 8002a38:	080030f4 	.word	0x080030f4
 8002a3c:	08003138 	.word	0x08003138
 8002a40:	08003114 	.word	0x08003114
 8002a44:	080030d4 	.word	0x080030d4
 8002a48:	0800313e 	.word	0x0800313e
 8002a4c:	08003142 	.word	0x08003142
 8002a50:	00000000 	.word	0x00000000
 8002a54:	08002807 	.word	0x08002807

08002a58 <_printf_common>:
 8002a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a5c:	4691      	mov	r9, r2
 8002a5e:	461f      	mov	r7, r3
 8002a60:	688a      	ldr	r2, [r1, #8]
 8002a62:	690b      	ldr	r3, [r1, #16]
 8002a64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	bfb8      	it	lt
 8002a6c:	4613      	movlt	r3, r2
 8002a6e:	f8c9 3000 	str.w	r3, [r9]
 8002a72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a76:	4606      	mov	r6, r0
 8002a78:	460c      	mov	r4, r1
 8002a7a:	b112      	cbz	r2, 8002a82 <_printf_common+0x2a>
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	f8c9 3000 	str.w	r3, [r9]
 8002a82:	6823      	ldr	r3, [r4, #0]
 8002a84:	0699      	lsls	r1, r3, #26
 8002a86:	bf42      	ittt	mi
 8002a88:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002a8c:	3302      	addmi	r3, #2
 8002a8e:	f8c9 3000 	strmi.w	r3, [r9]
 8002a92:	6825      	ldr	r5, [r4, #0]
 8002a94:	f015 0506 	ands.w	r5, r5, #6
 8002a98:	d107      	bne.n	8002aaa <_printf_common+0x52>
 8002a9a:	f104 0a19 	add.w	sl, r4, #25
 8002a9e:	68e3      	ldr	r3, [r4, #12]
 8002aa0:	f8d9 2000 	ldr.w	r2, [r9]
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	42ab      	cmp	r3, r5
 8002aa8:	dc28      	bgt.n	8002afc <_printf_common+0xa4>
 8002aaa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002aae:	6822      	ldr	r2, [r4, #0]
 8002ab0:	3300      	adds	r3, #0
 8002ab2:	bf18      	it	ne
 8002ab4:	2301      	movne	r3, #1
 8002ab6:	0692      	lsls	r2, r2, #26
 8002ab8:	d42d      	bmi.n	8002b16 <_printf_common+0xbe>
 8002aba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002abe:	4639      	mov	r1, r7
 8002ac0:	4630      	mov	r0, r6
 8002ac2:	47c0      	blx	r8
 8002ac4:	3001      	adds	r0, #1
 8002ac6:	d020      	beq.n	8002b0a <_printf_common+0xb2>
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	68e5      	ldr	r5, [r4, #12]
 8002acc:	f8d9 2000 	ldr.w	r2, [r9]
 8002ad0:	f003 0306 	and.w	r3, r3, #6
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	bf08      	it	eq
 8002ad8:	1aad      	subeq	r5, r5, r2
 8002ada:	68a3      	ldr	r3, [r4, #8]
 8002adc:	6922      	ldr	r2, [r4, #16]
 8002ade:	bf0c      	ite	eq
 8002ae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ae4:	2500      	movne	r5, #0
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	bfc4      	itt	gt
 8002aea:	1a9b      	subgt	r3, r3, r2
 8002aec:	18ed      	addgt	r5, r5, r3
 8002aee:	f04f 0900 	mov.w	r9, #0
 8002af2:	341a      	adds	r4, #26
 8002af4:	454d      	cmp	r5, r9
 8002af6:	d11a      	bne.n	8002b2e <_printf_common+0xd6>
 8002af8:	2000      	movs	r0, #0
 8002afa:	e008      	b.n	8002b0e <_printf_common+0xb6>
 8002afc:	2301      	movs	r3, #1
 8002afe:	4652      	mov	r2, sl
 8002b00:	4639      	mov	r1, r7
 8002b02:	4630      	mov	r0, r6
 8002b04:	47c0      	blx	r8
 8002b06:	3001      	adds	r0, #1
 8002b08:	d103      	bne.n	8002b12 <_printf_common+0xba>
 8002b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b12:	3501      	adds	r5, #1
 8002b14:	e7c3      	b.n	8002a9e <_printf_common+0x46>
 8002b16:	18e1      	adds	r1, r4, r3
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	2030      	movs	r0, #48	; 0x30
 8002b1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b20:	4422      	add	r2, r4
 8002b22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b2a:	3302      	adds	r3, #2
 8002b2c:	e7c5      	b.n	8002aba <_printf_common+0x62>
 8002b2e:	2301      	movs	r3, #1
 8002b30:	4622      	mov	r2, r4
 8002b32:	4639      	mov	r1, r7
 8002b34:	4630      	mov	r0, r6
 8002b36:	47c0      	blx	r8
 8002b38:	3001      	adds	r0, #1
 8002b3a:	d0e6      	beq.n	8002b0a <_printf_common+0xb2>
 8002b3c:	f109 0901 	add.w	r9, r9, #1
 8002b40:	e7d8      	b.n	8002af4 <_printf_common+0x9c>
	...

08002b44 <_printf_i>:
 8002b44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b48:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002b4c:	460c      	mov	r4, r1
 8002b4e:	7e09      	ldrb	r1, [r1, #24]
 8002b50:	b085      	sub	sp, #20
 8002b52:	296e      	cmp	r1, #110	; 0x6e
 8002b54:	4617      	mov	r7, r2
 8002b56:	4606      	mov	r6, r0
 8002b58:	4698      	mov	r8, r3
 8002b5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002b5c:	f000 80b3 	beq.w	8002cc6 <_printf_i+0x182>
 8002b60:	d822      	bhi.n	8002ba8 <_printf_i+0x64>
 8002b62:	2963      	cmp	r1, #99	; 0x63
 8002b64:	d036      	beq.n	8002bd4 <_printf_i+0x90>
 8002b66:	d80a      	bhi.n	8002b7e <_printf_i+0x3a>
 8002b68:	2900      	cmp	r1, #0
 8002b6a:	f000 80b9 	beq.w	8002ce0 <_printf_i+0x19c>
 8002b6e:	2958      	cmp	r1, #88	; 0x58
 8002b70:	f000 8083 	beq.w	8002c7a <_printf_i+0x136>
 8002b74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b78:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002b7c:	e032      	b.n	8002be4 <_printf_i+0xa0>
 8002b7e:	2964      	cmp	r1, #100	; 0x64
 8002b80:	d001      	beq.n	8002b86 <_printf_i+0x42>
 8002b82:	2969      	cmp	r1, #105	; 0x69
 8002b84:	d1f6      	bne.n	8002b74 <_printf_i+0x30>
 8002b86:	6820      	ldr	r0, [r4, #0]
 8002b88:	6813      	ldr	r3, [r2, #0]
 8002b8a:	0605      	lsls	r5, r0, #24
 8002b8c:	f103 0104 	add.w	r1, r3, #4
 8002b90:	d52a      	bpl.n	8002be8 <_printf_i+0xa4>
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6011      	str	r1, [r2, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	da03      	bge.n	8002ba2 <_printf_i+0x5e>
 8002b9a:	222d      	movs	r2, #45	; 0x2d
 8002b9c:	425b      	negs	r3, r3
 8002b9e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002ba2:	486f      	ldr	r0, [pc, #444]	; (8002d60 <_printf_i+0x21c>)
 8002ba4:	220a      	movs	r2, #10
 8002ba6:	e039      	b.n	8002c1c <_printf_i+0xd8>
 8002ba8:	2973      	cmp	r1, #115	; 0x73
 8002baa:	f000 809d 	beq.w	8002ce8 <_printf_i+0x1a4>
 8002bae:	d808      	bhi.n	8002bc2 <_printf_i+0x7e>
 8002bb0:	296f      	cmp	r1, #111	; 0x6f
 8002bb2:	d020      	beq.n	8002bf6 <_printf_i+0xb2>
 8002bb4:	2970      	cmp	r1, #112	; 0x70
 8002bb6:	d1dd      	bne.n	8002b74 <_printf_i+0x30>
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	f043 0320 	orr.w	r3, r3, #32
 8002bbe:	6023      	str	r3, [r4, #0]
 8002bc0:	e003      	b.n	8002bca <_printf_i+0x86>
 8002bc2:	2975      	cmp	r1, #117	; 0x75
 8002bc4:	d017      	beq.n	8002bf6 <_printf_i+0xb2>
 8002bc6:	2978      	cmp	r1, #120	; 0x78
 8002bc8:	d1d4      	bne.n	8002b74 <_printf_i+0x30>
 8002bca:	2378      	movs	r3, #120	; 0x78
 8002bcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002bd0:	4864      	ldr	r0, [pc, #400]	; (8002d64 <_printf_i+0x220>)
 8002bd2:	e055      	b.n	8002c80 <_printf_i+0x13c>
 8002bd4:	6813      	ldr	r3, [r2, #0]
 8002bd6:	1d19      	adds	r1, r3, #4
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6011      	str	r1, [r2, #0]
 8002bdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002be0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002be4:	2301      	movs	r3, #1
 8002be6:	e08c      	b.n	8002d02 <_printf_i+0x1be>
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6011      	str	r1, [r2, #0]
 8002bec:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002bf0:	bf18      	it	ne
 8002bf2:	b21b      	sxthne	r3, r3
 8002bf4:	e7cf      	b.n	8002b96 <_printf_i+0x52>
 8002bf6:	6813      	ldr	r3, [r2, #0]
 8002bf8:	6825      	ldr	r5, [r4, #0]
 8002bfa:	1d18      	adds	r0, r3, #4
 8002bfc:	6010      	str	r0, [r2, #0]
 8002bfe:	0628      	lsls	r0, r5, #24
 8002c00:	d501      	bpl.n	8002c06 <_printf_i+0xc2>
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	e002      	b.n	8002c0c <_printf_i+0xc8>
 8002c06:	0668      	lsls	r0, r5, #25
 8002c08:	d5fb      	bpl.n	8002c02 <_printf_i+0xbe>
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	4854      	ldr	r0, [pc, #336]	; (8002d60 <_printf_i+0x21c>)
 8002c0e:	296f      	cmp	r1, #111	; 0x6f
 8002c10:	bf14      	ite	ne
 8002c12:	220a      	movne	r2, #10
 8002c14:	2208      	moveq	r2, #8
 8002c16:	2100      	movs	r1, #0
 8002c18:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c1c:	6865      	ldr	r5, [r4, #4]
 8002c1e:	60a5      	str	r5, [r4, #8]
 8002c20:	2d00      	cmp	r5, #0
 8002c22:	f2c0 8095 	blt.w	8002d50 <_printf_i+0x20c>
 8002c26:	6821      	ldr	r1, [r4, #0]
 8002c28:	f021 0104 	bic.w	r1, r1, #4
 8002c2c:	6021      	str	r1, [r4, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d13d      	bne.n	8002cae <_printf_i+0x16a>
 8002c32:	2d00      	cmp	r5, #0
 8002c34:	f040 808e 	bne.w	8002d54 <_printf_i+0x210>
 8002c38:	4665      	mov	r5, ip
 8002c3a:	2a08      	cmp	r2, #8
 8002c3c:	d10b      	bne.n	8002c56 <_printf_i+0x112>
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	07db      	lsls	r3, r3, #31
 8002c42:	d508      	bpl.n	8002c56 <_printf_i+0x112>
 8002c44:	6923      	ldr	r3, [r4, #16]
 8002c46:	6862      	ldr	r2, [r4, #4]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	bfde      	ittt	le
 8002c4c:	2330      	movle	r3, #48	; 0x30
 8002c4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c52:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c56:	ebac 0305 	sub.w	r3, ip, r5
 8002c5a:	6123      	str	r3, [r4, #16]
 8002c5c:	f8cd 8000 	str.w	r8, [sp]
 8002c60:	463b      	mov	r3, r7
 8002c62:	aa03      	add	r2, sp, #12
 8002c64:	4621      	mov	r1, r4
 8002c66:	4630      	mov	r0, r6
 8002c68:	f7ff fef6 	bl	8002a58 <_printf_common>
 8002c6c:	3001      	adds	r0, #1
 8002c6e:	d14d      	bne.n	8002d0c <_printf_i+0x1c8>
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295
 8002c74:	b005      	add	sp, #20
 8002c76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c7a:	4839      	ldr	r0, [pc, #228]	; (8002d60 <_printf_i+0x21c>)
 8002c7c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002c80:	6813      	ldr	r3, [r2, #0]
 8002c82:	6821      	ldr	r1, [r4, #0]
 8002c84:	1d1d      	adds	r5, r3, #4
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6015      	str	r5, [r2, #0]
 8002c8a:	060a      	lsls	r2, r1, #24
 8002c8c:	d50b      	bpl.n	8002ca6 <_printf_i+0x162>
 8002c8e:	07ca      	lsls	r2, r1, #31
 8002c90:	bf44      	itt	mi
 8002c92:	f041 0120 	orrmi.w	r1, r1, #32
 8002c96:	6021      	strmi	r1, [r4, #0]
 8002c98:	b91b      	cbnz	r3, 8002ca2 <_printf_i+0x15e>
 8002c9a:	6822      	ldr	r2, [r4, #0]
 8002c9c:	f022 0220 	bic.w	r2, r2, #32
 8002ca0:	6022      	str	r2, [r4, #0]
 8002ca2:	2210      	movs	r2, #16
 8002ca4:	e7b7      	b.n	8002c16 <_printf_i+0xd2>
 8002ca6:	064d      	lsls	r5, r1, #25
 8002ca8:	bf48      	it	mi
 8002caa:	b29b      	uxthmi	r3, r3
 8002cac:	e7ef      	b.n	8002c8e <_printf_i+0x14a>
 8002cae:	4665      	mov	r5, ip
 8002cb0:	fbb3 f1f2 	udiv	r1, r3, r2
 8002cb4:	fb02 3311 	mls	r3, r2, r1, r3
 8002cb8:	5cc3      	ldrb	r3, [r0, r3]
 8002cba:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	2900      	cmp	r1, #0
 8002cc2:	d1f5      	bne.n	8002cb0 <_printf_i+0x16c>
 8002cc4:	e7b9      	b.n	8002c3a <_printf_i+0xf6>
 8002cc6:	6813      	ldr	r3, [r2, #0]
 8002cc8:	6825      	ldr	r5, [r4, #0]
 8002cca:	6961      	ldr	r1, [r4, #20]
 8002ccc:	1d18      	adds	r0, r3, #4
 8002cce:	6010      	str	r0, [r2, #0]
 8002cd0:	0628      	lsls	r0, r5, #24
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	d501      	bpl.n	8002cda <_printf_i+0x196>
 8002cd6:	6019      	str	r1, [r3, #0]
 8002cd8:	e002      	b.n	8002ce0 <_printf_i+0x19c>
 8002cda:	066a      	lsls	r2, r5, #25
 8002cdc:	d5fb      	bpl.n	8002cd6 <_printf_i+0x192>
 8002cde:	8019      	strh	r1, [r3, #0]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	6123      	str	r3, [r4, #16]
 8002ce4:	4665      	mov	r5, ip
 8002ce6:	e7b9      	b.n	8002c5c <_printf_i+0x118>
 8002ce8:	6813      	ldr	r3, [r2, #0]
 8002cea:	1d19      	adds	r1, r3, #4
 8002cec:	6011      	str	r1, [r2, #0]
 8002cee:	681d      	ldr	r5, [r3, #0]
 8002cf0:	6862      	ldr	r2, [r4, #4]
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4628      	mov	r0, r5
 8002cf6:	f7fd faa3 	bl	8000240 <memchr>
 8002cfa:	b108      	cbz	r0, 8002d00 <_printf_i+0x1bc>
 8002cfc:	1b40      	subs	r0, r0, r5
 8002cfe:	6060      	str	r0, [r4, #4]
 8002d00:	6863      	ldr	r3, [r4, #4]
 8002d02:	6123      	str	r3, [r4, #16]
 8002d04:	2300      	movs	r3, #0
 8002d06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d0a:	e7a7      	b.n	8002c5c <_printf_i+0x118>
 8002d0c:	6923      	ldr	r3, [r4, #16]
 8002d0e:	462a      	mov	r2, r5
 8002d10:	4639      	mov	r1, r7
 8002d12:	4630      	mov	r0, r6
 8002d14:	47c0      	blx	r8
 8002d16:	3001      	adds	r0, #1
 8002d18:	d0aa      	beq.n	8002c70 <_printf_i+0x12c>
 8002d1a:	6823      	ldr	r3, [r4, #0]
 8002d1c:	079b      	lsls	r3, r3, #30
 8002d1e:	d413      	bmi.n	8002d48 <_printf_i+0x204>
 8002d20:	68e0      	ldr	r0, [r4, #12]
 8002d22:	9b03      	ldr	r3, [sp, #12]
 8002d24:	4298      	cmp	r0, r3
 8002d26:	bfb8      	it	lt
 8002d28:	4618      	movlt	r0, r3
 8002d2a:	e7a3      	b.n	8002c74 <_printf_i+0x130>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	464a      	mov	r2, r9
 8002d30:	4639      	mov	r1, r7
 8002d32:	4630      	mov	r0, r6
 8002d34:	47c0      	blx	r8
 8002d36:	3001      	adds	r0, #1
 8002d38:	d09a      	beq.n	8002c70 <_printf_i+0x12c>
 8002d3a:	3501      	adds	r5, #1
 8002d3c:	68e3      	ldr	r3, [r4, #12]
 8002d3e:	9a03      	ldr	r2, [sp, #12]
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	42ab      	cmp	r3, r5
 8002d44:	dcf2      	bgt.n	8002d2c <_printf_i+0x1e8>
 8002d46:	e7eb      	b.n	8002d20 <_printf_i+0x1dc>
 8002d48:	2500      	movs	r5, #0
 8002d4a:	f104 0919 	add.w	r9, r4, #25
 8002d4e:	e7f5      	b.n	8002d3c <_printf_i+0x1f8>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1ac      	bne.n	8002cae <_printf_i+0x16a>
 8002d54:	7803      	ldrb	r3, [r0, #0]
 8002d56:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d5a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d5e:	e76c      	b.n	8002c3a <_printf_i+0xf6>
 8002d60:	08003149 	.word	0x08003149
 8002d64:	0800315a 	.word	0x0800315a

08002d68 <_read_r>:
 8002d68:	b538      	push	{r3, r4, r5, lr}
 8002d6a:	4c07      	ldr	r4, [pc, #28]	; (8002d88 <_read_r+0x20>)
 8002d6c:	4605      	mov	r5, r0
 8002d6e:	4608      	mov	r0, r1
 8002d70:	4611      	mov	r1, r2
 8002d72:	2200      	movs	r2, #0
 8002d74:	6022      	str	r2, [r4, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	f7fd fe16 	bl	80009a8 <_read>
 8002d7c:	1c43      	adds	r3, r0, #1
 8002d7e:	d102      	bne.n	8002d86 <_read_r+0x1e>
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	b103      	cbz	r3, 8002d86 <_read_r+0x1e>
 8002d84:	602b      	str	r3, [r5, #0]
 8002d86:	bd38      	pop	{r3, r4, r5, pc}
 8002d88:	20000200 	.word	0x20000200

08002d8c <__swbuf_r>:
 8002d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8e:	460e      	mov	r6, r1
 8002d90:	4614      	mov	r4, r2
 8002d92:	4605      	mov	r5, r0
 8002d94:	b118      	cbz	r0, 8002d9e <__swbuf_r+0x12>
 8002d96:	6983      	ldr	r3, [r0, #24]
 8002d98:	b90b      	cbnz	r3, 8002d9e <__swbuf_r+0x12>
 8002d9a:	f7ff fb1d 	bl	80023d8 <__sinit>
 8002d9e:	4b21      	ldr	r3, [pc, #132]	; (8002e24 <__swbuf_r+0x98>)
 8002da0:	429c      	cmp	r4, r3
 8002da2:	d12a      	bne.n	8002dfa <__swbuf_r+0x6e>
 8002da4:	686c      	ldr	r4, [r5, #4]
 8002da6:	69a3      	ldr	r3, [r4, #24]
 8002da8:	60a3      	str	r3, [r4, #8]
 8002daa:	89a3      	ldrh	r3, [r4, #12]
 8002dac:	071a      	lsls	r2, r3, #28
 8002dae:	d52e      	bpl.n	8002e0e <__swbuf_r+0x82>
 8002db0:	6923      	ldr	r3, [r4, #16]
 8002db2:	b363      	cbz	r3, 8002e0e <__swbuf_r+0x82>
 8002db4:	6923      	ldr	r3, [r4, #16]
 8002db6:	6820      	ldr	r0, [r4, #0]
 8002db8:	1ac0      	subs	r0, r0, r3
 8002dba:	6963      	ldr	r3, [r4, #20]
 8002dbc:	b2f6      	uxtb	r6, r6
 8002dbe:	4283      	cmp	r3, r0
 8002dc0:	4637      	mov	r7, r6
 8002dc2:	dc04      	bgt.n	8002dce <__swbuf_r+0x42>
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	4628      	mov	r0, r5
 8002dc8:	f7ff fa8a 	bl	80022e0 <_fflush_r>
 8002dcc:	bb28      	cbnz	r0, 8002e1a <__swbuf_r+0x8e>
 8002dce:	68a3      	ldr	r3, [r4, #8]
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	60a3      	str	r3, [r4, #8]
 8002dd4:	6823      	ldr	r3, [r4, #0]
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	6022      	str	r2, [r4, #0]
 8002dda:	701e      	strb	r6, [r3, #0]
 8002ddc:	6963      	ldr	r3, [r4, #20]
 8002dde:	3001      	adds	r0, #1
 8002de0:	4283      	cmp	r3, r0
 8002de2:	d004      	beq.n	8002dee <__swbuf_r+0x62>
 8002de4:	89a3      	ldrh	r3, [r4, #12]
 8002de6:	07db      	lsls	r3, r3, #31
 8002de8:	d519      	bpl.n	8002e1e <__swbuf_r+0x92>
 8002dea:	2e0a      	cmp	r6, #10
 8002dec:	d117      	bne.n	8002e1e <__swbuf_r+0x92>
 8002dee:	4621      	mov	r1, r4
 8002df0:	4628      	mov	r0, r5
 8002df2:	f7ff fa75 	bl	80022e0 <_fflush_r>
 8002df6:	b190      	cbz	r0, 8002e1e <__swbuf_r+0x92>
 8002df8:	e00f      	b.n	8002e1a <__swbuf_r+0x8e>
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <__swbuf_r+0x9c>)
 8002dfc:	429c      	cmp	r4, r3
 8002dfe:	d101      	bne.n	8002e04 <__swbuf_r+0x78>
 8002e00:	68ac      	ldr	r4, [r5, #8]
 8002e02:	e7d0      	b.n	8002da6 <__swbuf_r+0x1a>
 8002e04:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <__swbuf_r+0xa0>)
 8002e06:	429c      	cmp	r4, r3
 8002e08:	bf08      	it	eq
 8002e0a:	68ec      	ldreq	r4, [r5, #12]
 8002e0c:	e7cb      	b.n	8002da6 <__swbuf_r+0x1a>
 8002e0e:	4621      	mov	r1, r4
 8002e10:	4628      	mov	r0, r5
 8002e12:	f000 f80d 	bl	8002e30 <__swsetup_r>
 8002e16:	2800      	cmp	r0, #0
 8002e18:	d0cc      	beq.n	8002db4 <__swbuf_r+0x28>
 8002e1a:	f04f 37ff 	mov.w	r7, #4294967295
 8002e1e:	4638      	mov	r0, r7
 8002e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e22:	bf00      	nop
 8002e24:	080030f4 	.word	0x080030f4
 8002e28:	08003114 	.word	0x08003114
 8002e2c:	080030d4 	.word	0x080030d4

08002e30 <__swsetup_r>:
 8002e30:	4b32      	ldr	r3, [pc, #200]	; (8002efc <__swsetup_r+0xcc>)
 8002e32:	b570      	push	{r4, r5, r6, lr}
 8002e34:	681d      	ldr	r5, [r3, #0]
 8002e36:	4606      	mov	r6, r0
 8002e38:	460c      	mov	r4, r1
 8002e3a:	b125      	cbz	r5, 8002e46 <__swsetup_r+0x16>
 8002e3c:	69ab      	ldr	r3, [r5, #24]
 8002e3e:	b913      	cbnz	r3, 8002e46 <__swsetup_r+0x16>
 8002e40:	4628      	mov	r0, r5
 8002e42:	f7ff fac9 	bl	80023d8 <__sinit>
 8002e46:	4b2e      	ldr	r3, [pc, #184]	; (8002f00 <__swsetup_r+0xd0>)
 8002e48:	429c      	cmp	r4, r3
 8002e4a:	d10f      	bne.n	8002e6c <__swsetup_r+0x3c>
 8002e4c:	686c      	ldr	r4, [r5, #4]
 8002e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	0715      	lsls	r5, r2, #28
 8002e56:	d42c      	bmi.n	8002eb2 <__swsetup_r+0x82>
 8002e58:	06d0      	lsls	r0, r2, #27
 8002e5a:	d411      	bmi.n	8002e80 <__swsetup_r+0x50>
 8002e5c:	2209      	movs	r2, #9
 8002e5e:	6032      	str	r2, [r6, #0]
 8002e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e64:	81a3      	strh	r3, [r4, #12]
 8002e66:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6a:	e03e      	b.n	8002eea <__swsetup_r+0xba>
 8002e6c:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <__swsetup_r+0xd4>)
 8002e6e:	429c      	cmp	r4, r3
 8002e70:	d101      	bne.n	8002e76 <__swsetup_r+0x46>
 8002e72:	68ac      	ldr	r4, [r5, #8]
 8002e74:	e7eb      	b.n	8002e4e <__swsetup_r+0x1e>
 8002e76:	4b24      	ldr	r3, [pc, #144]	; (8002f08 <__swsetup_r+0xd8>)
 8002e78:	429c      	cmp	r4, r3
 8002e7a:	bf08      	it	eq
 8002e7c:	68ec      	ldreq	r4, [r5, #12]
 8002e7e:	e7e6      	b.n	8002e4e <__swsetup_r+0x1e>
 8002e80:	0751      	lsls	r1, r2, #29
 8002e82:	d512      	bpl.n	8002eaa <__swsetup_r+0x7a>
 8002e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e86:	b141      	cbz	r1, 8002e9a <__swsetup_r+0x6a>
 8002e88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e8c:	4299      	cmp	r1, r3
 8002e8e:	d002      	beq.n	8002e96 <__swsetup_r+0x66>
 8002e90:	4630      	mov	r0, r6
 8002e92:	f7ff fb57 	bl	8002544 <_free_r>
 8002e96:	2300      	movs	r3, #0
 8002e98:	6363      	str	r3, [r4, #52]	; 0x34
 8002e9a:	89a3      	ldrh	r3, [r4, #12]
 8002e9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002ea0:	81a3      	strh	r3, [r4, #12]
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	6063      	str	r3, [r4, #4]
 8002ea6:	6923      	ldr	r3, [r4, #16]
 8002ea8:	6023      	str	r3, [r4, #0]
 8002eaa:	89a3      	ldrh	r3, [r4, #12]
 8002eac:	f043 0308 	orr.w	r3, r3, #8
 8002eb0:	81a3      	strh	r3, [r4, #12]
 8002eb2:	6923      	ldr	r3, [r4, #16]
 8002eb4:	b94b      	cbnz	r3, 8002eca <__swsetup_r+0x9a>
 8002eb6:	89a3      	ldrh	r3, [r4, #12]
 8002eb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec0:	d003      	beq.n	8002eca <__swsetup_r+0x9a>
 8002ec2:	4621      	mov	r1, r4
 8002ec4:	4630      	mov	r0, r6
 8002ec6:	f000 f845 	bl	8002f54 <__smakebuf_r>
 8002eca:	89a2      	ldrh	r2, [r4, #12]
 8002ecc:	f012 0301 	ands.w	r3, r2, #1
 8002ed0:	d00c      	beq.n	8002eec <__swsetup_r+0xbc>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60a3      	str	r3, [r4, #8]
 8002ed6:	6963      	ldr	r3, [r4, #20]
 8002ed8:	425b      	negs	r3, r3
 8002eda:	61a3      	str	r3, [r4, #24]
 8002edc:	6923      	ldr	r3, [r4, #16]
 8002ede:	b953      	cbnz	r3, 8002ef6 <__swsetup_r+0xc6>
 8002ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ee4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002ee8:	d1ba      	bne.n	8002e60 <__swsetup_r+0x30>
 8002eea:	bd70      	pop	{r4, r5, r6, pc}
 8002eec:	0792      	lsls	r2, r2, #30
 8002eee:	bf58      	it	pl
 8002ef0:	6963      	ldrpl	r3, [r4, #20]
 8002ef2:	60a3      	str	r3, [r4, #8]
 8002ef4:	e7f2      	b.n	8002edc <__swsetup_r+0xac>
 8002ef6:	2000      	movs	r0, #0
 8002ef8:	e7f7      	b.n	8002eea <__swsetup_r+0xba>
 8002efa:	bf00      	nop
 8002efc:	2000000c 	.word	0x2000000c
 8002f00:	080030f4 	.word	0x080030f4
 8002f04:	08003114 	.word	0x08003114
 8002f08:	080030d4 	.word	0x080030d4

08002f0c <__swhatbuf_r>:
 8002f0c:	b570      	push	{r4, r5, r6, lr}
 8002f0e:	460e      	mov	r6, r1
 8002f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f14:	2900      	cmp	r1, #0
 8002f16:	b096      	sub	sp, #88	; 0x58
 8002f18:	4614      	mov	r4, r2
 8002f1a:	461d      	mov	r5, r3
 8002f1c:	da07      	bge.n	8002f2e <__swhatbuf_r+0x22>
 8002f1e:	2300      	movs	r3, #0
 8002f20:	602b      	str	r3, [r5, #0]
 8002f22:	89b3      	ldrh	r3, [r6, #12]
 8002f24:	061a      	lsls	r2, r3, #24
 8002f26:	d410      	bmi.n	8002f4a <__swhatbuf_r+0x3e>
 8002f28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f2c:	e00e      	b.n	8002f4c <__swhatbuf_r+0x40>
 8002f2e:	466a      	mov	r2, sp
 8002f30:	f000 f850 	bl	8002fd4 <_fstat_r>
 8002f34:	2800      	cmp	r0, #0
 8002f36:	dbf2      	blt.n	8002f1e <__swhatbuf_r+0x12>
 8002f38:	9a01      	ldr	r2, [sp, #4]
 8002f3a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002f3e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002f42:	425a      	negs	r2, r3
 8002f44:	415a      	adcs	r2, r3
 8002f46:	602a      	str	r2, [r5, #0]
 8002f48:	e7ee      	b.n	8002f28 <__swhatbuf_r+0x1c>
 8002f4a:	2340      	movs	r3, #64	; 0x40
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	6023      	str	r3, [r4, #0]
 8002f50:	b016      	add	sp, #88	; 0x58
 8002f52:	bd70      	pop	{r4, r5, r6, pc}

08002f54 <__smakebuf_r>:
 8002f54:	898b      	ldrh	r3, [r1, #12]
 8002f56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f58:	079d      	lsls	r5, r3, #30
 8002f5a:	4606      	mov	r6, r0
 8002f5c:	460c      	mov	r4, r1
 8002f5e:	d507      	bpl.n	8002f70 <__smakebuf_r+0x1c>
 8002f60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002f64:	6023      	str	r3, [r4, #0]
 8002f66:	6123      	str	r3, [r4, #16]
 8002f68:	2301      	movs	r3, #1
 8002f6a:	6163      	str	r3, [r4, #20]
 8002f6c:	b002      	add	sp, #8
 8002f6e:	bd70      	pop	{r4, r5, r6, pc}
 8002f70:	ab01      	add	r3, sp, #4
 8002f72:	466a      	mov	r2, sp
 8002f74:	f7ff ffca 	bl	8002f0c <__swhatbuf_r>
 8002f78:	9900      	ldr	r1, [sp, #0]
 8002f7a:	4605      	mov	r5, r0
 8002f7c:	4630      	mov	r0, r6
 8002f7e:	f7ff fb2f 	bl	80025e0 <_malloc_r>
 8002f82:	b948      	cbnz	r0, 8002f98 <__smakebuf_r+0x44>
 8002f84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f88:	059a      	lsls	r2, r3, #22
 8002f8a:	d4ef      	bmi.n	8002f6c <__smakebuf_r+0x18>
 8002f8c:	f023 0303 	bic.w	r3, r3, #3
 8002f90:	f043 0302 	orr.w	r3, r3, #2
 8002f94:	81a3      	strh	r3, [r4, #12]
 8002f96:	e7e3      	b.n	8002f60 <__smakebuf_r+0xc>
 8002f98:	4b0d      	ldr	r3, [pc, #52]	; (8002fd0 <__smakebuf_r+0x7c>)
 8002f9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8002f9c:	89a3      	ldrh	r3, [r4, #12]
 8002f9e:	6020      	str	r0, [r4, #0]
 8002fa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fa4:	81a3      	strh	r3, [r4, #12]
 8002fa6:	9b00      	ldr	r3, [sp, #0]
 8002fa8:	6163      	str	r3, [r4, #20]
 8002faa:	9b01      	ldr	r3, [sp, #4]
 8002fac:	6120      	str	r0, [r4, #16]
 8002fae:	b15b      	cbz	r3, 8002fc8 <__smakebuf_r+0x74>
 8002fb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fb4:	4630      	mov	r0, r6
 8002fb6:	f000 f81f 	bl	8002ff8 <_isatty_r>
 8002fba:	b128      	cbz	r0, 8002fc8 <__smakebuf_r+0x74>
 8002fbc:	89a3      	ldrh	r3, [r4, #12]
 8002fbe:	f023 0303 	bic.w	r3, r3, #3
 8002fc2:	f043 0301 	orr.w	r3, r3, #1
 8002fc6:	81a3      	strh	r3, [r4, #12]
 8002fc8:	89a3      	ldrh	r3, [r4, #12]
 8002fca:	431d      	orrs	r5, r3
 8002fcc:	81a5      	strh	r5, [r4, #12]
 8002fce:	e7cd      	b.n	8002f6c <__smakebuf_r+0x18>
 8002fd0:	080023a1 	.word	0x080023a1

08002fd4 <_fstat_r>:
 8002fd4:	b538      	push	{r3, r4, r5, lr}
 8002fd6:	4c07      	ldr	r4, [pc, #28]	; (8002ff4 <_fstat_r+0x20>)
 8002fd8:	2300      	movs	r3, #0
 8002fda:	4605      	mov	r5, r0
 8002fdc:	4608      	mov	r0, r1
 8002fde:	4611      	mov	r1, r2
 8002fe0:	6023      	str	r3, [r4, #0]
 8002fe2:	f000 f821 	bl	8003028 <_fstat>
 8002fe6:	1c43      	adds	r3, r0, #1
 8002fe8:	d102      	bne.n	8002ff0 <_fstat_r+0x1c>
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	b103      	cbz	r3, 8002ff0 <_fstat_r+0x1c>
 8002fee:	602b      	str	r3, [r5, #0]
 8002ff0:	bd38      	pop	{r3, r4, r5, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000200 	.word	0x20000200

08002ff8 <_isatty_r>:
 8002ff8:	b538      	push	{r3, r4, r5, lr}
 8002ffa:	4c06      	ldr	r4, [pc, #24]	; (8003014 <_isatty_r+0x1c>)
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	4605      	mov	r5, r0
 8003000:	4608      	mov	r0, r1
 8003002:	6023      	str	r3, [r4, #0]
 8003004:	f000 f818 	bl	8003038 <_isatty>
 8003008:	1c43      	adds	r3, r0, #1
 800300a:	d102      	bne.n	8003012 <_isatty_r+0x1a>
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	b103      	cbz	r3, 8003012 <_isatty_r+0x1a>
 8003010:	602b      	str	r3, [r5, #0]
 8003012:	bd38      	pop	{r3, r4, r5, pc}
 8003014:	20000200 	.word	0x20000200

08003018 <_close>:
 8003018:	4b02      	ldr	r3, [pc, #8]	; (8003024 <_close+0xc>)
 800301a:	2258      	movs	r2, #88	; 0x58
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	f04f 30ff 	mov.w	r0, #4294967295
 8003022:	4770      	bx	lr
 8003024:	20000200 	.word	0x20000200

08003028 <_fstat>:
 8003028:	4b02      	ldr	r3, [pc, #8]	; (8003034 <_fstat+0xc>)
 800302a:	2258      	movs	r2, #88	; 0x58
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	f04f 30ff 	mov.w	r0, #4294967295
 8003032:	4770      	bx	lr
 8003034:	20000200 	.word	0x20000200

08003038 <_isatty>:
 8003038:	4b02      	ldr	r3, [pc, #8]	; (8003044 <_isatty+0xc>)
 800303a:	2258      	movs	r2, #88	; 0x58
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	2000      	movs	r0, #0
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	20000200 	.word	0x20000200

08003048 <_lseek>:
 8003048:	4b02      	ldr	r3, [pc, #8]	; (8003054 <_lseek+0xc>)
 800304a:	2258      	movs	r2, #88	; 0x58
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	f04f 30ff 	mov.w	r0, #4294967295
 8003052:	4770      	bx	lr
 8003054:	20000200 	.word	0x20000200

08003058 <_sbrk>:
 8003058:	4b04      	ldr	r3, [pc, #16]	; (800306c <_sbrk+0x14>)
 800305a:	6819      	ldr	r1, [r3, #0]
 800305c:	4602      	mov	r2, r0
 800305e:	b909      	cbnz	r1, 8003064 <_sbrk+0xc>
 8003060:	4903      	ldr	r1, [pc, #12]	; (8003070 <_sbrk+0x18>)
 8003062:	6019      	str	r1, [r3, #0]
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	4402      	add	r2, r0
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	4770      	bx	lr
 800306c:	20000094 	.word	0x20000094
 8003070:	20000208 	.word	0x20000208

08003074 <_init>:
 8003074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003076:	bf00      	nop
 8003078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800307a:	bc08      	pop	{r3}
 800307c:	469e      	mov	lr, r3
 800307e:	4770      	bx	lr

08003080 <_fini>:
 8003080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003082:	bf00      	nop
 8003084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003086:	bc08      	pop	{r3}
 8003088:	469e      	mov	lr, r3
 800308a:	4770      	bx	lr
