INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/04_RegFile/RegFile_plus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_plus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/04_RegFile/test_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/04_RegFile/04_RegFile.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
