// Seed: 2284363869
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1;
  tri0 id_3, id_4, id_5;
  assign module_1.id_9 = 0;
  assign id_4 = (-1);
endmodule
module module_1 #(
    parameter id_0 = 32'd95,
    parameter id_1 = 32'd99,
    parameter id_8 = 32'd62
) (
    input supply0 _id_0,
    input wor _id_1,
    output supply0 id_2
);
  wire [id_0 : id_0] id_4;
  initial $clog2(63);
  ;
  assign id_2 = id_0;
  parameter id_5 = 1;
  logic id_6;
  ;
  wand id_7, _id_8, id_9[id_8 : id_1];
  logic id_10;
  assign id_7 = -1;
  module_0 modCall_1 (id_5);
endmodule
