# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWB_1.srcs/sources_1/new/Program_count.vhd" \
"../../../../PWB_1.srcs/sim_1/new/counter_TB.vhd" \

# Do not sort compile order
nosort
