$date
	Sat Oct 22 21:03:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#495443
b1001 !
1"
#495446
b1001 &
b1001 %
1$
#495447
0"
#495450
b11100 &
b11100 %
#495454
b1110 &
b1110 %
#495458
b111 &
b111 %
#495462
b10110 &
b10110 %
#495466
b1011 &
b1011 %
#495470
b100010 &
b100010 %
#495474
b10001 &
b10001 %
#495478
b110100 &
b110100 %
#495482
b11010 &
b11010 %
#495486
b1101 &
b1101 %
#495490
b101000 &
b101000 %
#495494
b10100 &
b10100 %
#495498
b1010 &
b1010 %
#495502
b101 &
b101 %
#495506
b10000 &
b10000 %
#495510
b1000 &
b1000 %
#495514
b100 &
b100 %
#495518
b10 &
b10 %
#495522
b1 &
b1 %
1#
#495526
b0 &
0#
b0 %
0$
#1441256
b111 !
1"
#1441258
b111 &
b111 %
1$
#1441259
0"
#1441262
b10110 &
b10110 %
#1441266
b1011 &
b1011 %
#1441270
b100010 &
b100010 %
#1441274
b10001 &
b10001 %
#1441278
b110100 &
b110100 %
#1441282
b11010 &
b11010 %
#1441286
b1101 &
b1101 %
#1441290
b101000 &
b101000 %
#1441294
b10100 &
b10100 %
#1441298
b1010 &
b1010 %
#1441302
b101 &
b101 %
#1441306
b10000 &
b10000 %
#1441310
b1000 &
b1000 %
#1441314
b100 &
b100 %
#1441318
b10 &
b10 %
#1441322
b1 &
b1 %
1#
#1441326
b0 &
0#
b0 %
0$
#2422188
b10010 !
1"
#2422190
b10010 &
b10010 %
1$
#2422191
0"
#2422194
b1001 &
b1001 %
#2422198
b11100 &
b11100 %
#2422202
b1110 &
b1110 %
#2422206
b111 &
b111 %
#2422210
b10110 &
b10110 %
#2422214
b1011 &
b1011 %
#2422218
b100010 &
b100010 %
#2422222
b10001 &
b10001 %
#2422226
b110100 &
b110100 %
#2422230
b11010 &
b11010 %
#2422234
b1101 &
b1101 %
#2422238
b101000 &
b101000 %
#2422242
b10100 &
b10100 %
#2422246
b1010 &
b1010 %
#2422250
b101 &
b101 %
#2422254
b10000 &
b10000 %
#2422258
b1000 &
b1000 %
#2422262
b100 &
b100 %
#2422266
b10 &
b10 %
#2422270
b1 &
1#
b1 %
#2422274
b0 &
b0 %
0#
0$
#4500012
