// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Delay_audio")
  (DATE "06/16/2016 19:39:10")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2797:2797:2797))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10465:10465:10465) (10995:10995:10995))
        (PORT d[1] (5361:5361:5361) (5411:5411:5411))
        (PORT d[2] (7539:7539:7539) (7643:7643:7643))
        (PORT d[3] (6718:6718:6718) (6906:6906:6906))
        (PORT d[4] (5296:5296:5296) (5343:5343:5343))
        (PORT d[5] (6230:6230:6230) (6309:6309:6309))
        (PORT d[6] (6735:6735:6735) (6756:6756:6756))
        (PORT d[7] (4127:4127:4127) (4115:4115:4115))
        (PORT d[8] (4252:4252:4252) (4500:4500:4500))
        (PORT d[9] (5498:5498:5498) (5495:5495:5495))
        (PORT d[10] (6652:6652:6652) (6840:6840:6840))
        (PORT d[11] (4159:4159:4159) (4161:4161:4161))
        (PORT d[12] (4109:4109:4109) (4079:4079:4079))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (5158:5158:5158))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (5768:5768:5768) (5785:5785:5785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4282:4282:4282))
        (PORT d[1] (4152:4152:4152) (4187:4187:4187))
        (PORT d[2] (3291:3291:3291) (3386:3386:3386))
        (PORT d[3] (5126:5126:5126) (5307:5307:5307))
        (PORT d[4] (3184:3184:3184) (3097:3097:3097))
        (PORT d[5] (3757:3757:3757) (3940:3940:3940))
        (PORT d[6] (3137:3137:3137) (3044:3044:3044))
        (PORT d[7] (3057:3057:3057) (2973:2973:2973))
        (PORT d[8] (3144:3144:3144) (3190:3190:3190))
        (PORT d[9] (4439:4439:4439) (4449:4449:4449))
        (PORT d[10] (4667:4667:4667) (4651:4651:4651))
        (PORT d[11] (3849:3849:3849) (3927:3927:3927))
        (PORT d[12] (3173:3173:3173) (3104:3104:3104))
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT ena (5583:5583:5583) (5581:5581:5581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT d[0] (5583:5583:5583) (5581:5581:5581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2541:2541:2541))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10786:10786:10786) (11311:11311:11311))
        (PORT d[1] (5397:5397:5397) (5450:5450:5450))
        (PORT d[2] (7548:7548:7548) (7652:7652:7652))
        (PORT d[3] (7106:7106:7106) (7294:7294:7294))
        (PORT d[4] (5755:5755:5755) (5813:5813:5813))
        (PORT d[5] (6567:6567:6567) (6638:6638:6638))
        (PORT d[6] (6654:6654:6654) (6667:6667:6667))
        (PORT d[7] (4088:4088:4088) (4070:4070:4070))
        (PORT d[8] (4628:4628:4628) (4867:4867:4867))
        (PORT d[9] (5866:5866:5866) (5862:5862:5862))
        (PORT d[10] (6708:6708:6708) (6905:6905:6905))
        (PORT d[11] (3768:3768:3768) (3764:3764:3764))
        (PORT d[12] (5033:5033:5033) (5058:5058:5058))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4841:4841:4841) (5061:5061:5061))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2541:2541:2541))
        (PORT d[0] (5463:5463:5463) (5692:5692:5692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4620:4620:4620))
        (PORT d[1] (4490:4490:4490) (4519:4519:4519))
        (PORT d[2] (2368:2368:2368) (2469:2469:2469))
        (PORT d[3] (4822:4822:4822) (5014:5014:5014))
        (PORT d[4] (3127:3127:3127) (3027:3027:3027))
        (PORT d[5] (4174:4174:4174) (4348:4348:4348))
        (PORT d[6] (3173:3173:3173) (3074:3074:3074))
        (PORT d[7] (2716:2716:2716) (2636:2636:2636))
        (PORT d[8] (3752:3752:3752) (3791:3791:3791))
        (PORT d[9] (3463:3463:3463) (3502:3502:3502))
        (PORT d[10] (4698:4698:4698) (4682:4682:4682))
        (PORT d[11] (3857:3857:3857) (3936:3936:3936))
        (PORT d[12] (3661:3661:3661) (3664:3664:3664))
        (PORT clk (2475:2475:2475) (2459:2459:2459))
        (PORT ena (5909:5909:5909) (5909:5909:5909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2459:2459:2459))
        (PORT d[0] (5909:5909:5909) (5909:5909:5909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2566:2566:2566))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10819:10819:10819) (11347:11347:11347))
        (PORT d[1] (5756:5756:5756) (5809:5809:5809))
        (PORT d[2] (7893:7893:7893) (7991:7991:7991))
        (PORT d[3] (6322:6322:6322) (6504:6504:6504))
        (PORT d[4] (5738:5738:5738) (5806:5806:5806))
        (PORT d[5] (6573:6573:6573) (6645:6645:6645))
        (PORT d[6] (7009:7009:7009) (7018:7018:7018))
        (PORT d[7] (3782:3782:3782) (3769:3769:3769))
        (PORT d[8] (4602:4602:4602) (4846:4846:4846))
        (PORT d[9] (6060:6060:6060) (6031:6031:6031))
        (PORT d[10] (7018:7018:7018) (7209:7209:7209))
        (PORT d[11] (3803:3803:3803) (3800:3800:3800))
        (PORT d[12] (5040:5040:5040) (5066:5066:5066))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5290:5290:5290) (5326:5326:5326))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (5912:5912:5912) (5957:5957:5957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4628:4628:4628))
        (PORT d[1] (4498:4498:4498) (4527:4527:4527))
        (PORT d[2] (2378:2378:2378) (2481:2481:2481))
        (PORT d[3] (5206:5206:5206) (5395:5395:5395))
        (PORT d[4] (2797:2797:2797) (2709:2709:2709))
        (PORT d[5] (4088:4088:4088) (4264:4264:4264))
        (PORT d[6] (2852:2852:2852) (2762:2762:2762))
        (PORT d[7] (2990:2990:2990) (2910:2910:2910))
        (PORT d[8] (4035:4035:4035) (4064:4064:4064))
        (PORT d[9] (3788:3788:3788) (3819:3819:3819))
        (PORT d[10] (5014:5014:5014) (4994:4994:4994))
        (PORT d[11] (4199:4199:4199) (4273:4273:4273))
        (PORT d[12] (3669:3669:3669) (3673:3673:3673))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT ena (6245:6245:6245) (6240:6240:6240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (6245:6245:6245) (6240:6240:6240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2412:2412:2412))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11487:11487:11487) (11988:11988:11988))
        (PORT d[1] (6114:6114:6114) (6165:6165:6165))
        (PORT d[2] (6459:6459:6459) (6524:6524:6524))
        (PORT d[3] (7451:7451:7451) (7637:7637:7637))
        (PORT d[4] (5786:5786:5786) (5851:5851:5851))
        (PORT d[5] (5060:5060:5060) (5116:5116:5116))
        (PORT d[6] (7403:7403:7403) (7410:7410:7410))
        (PORT d[7] (3761:3761:3761) (3746:3746:3746))
        (PORT d[8] (4965:4965:4965) (5201:5201:5201))
        (PORT d[9] (6210:6210:6210) (6202:6202:6202))
        (PORT d[10] (7383:7383:7383) (7570:7570:7570))
        (PORT d[11] (3417:3417:3417) (3420:3420:3420))
        (PORT d[12] (3779:3779:3779) (3755:3755:3755))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3139:3139:3139))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (3749:3749:3749) (3770:3770:3770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3890:3890:3890))
        (PORT d[1] (4861:4861:4861) (4884:4884:4884))
        (PORT d[2] (2756:2756:2756) (2857:2857:2857))
        (PORT d[3] (3940:3940:3940) (4101:4101:4101))
        (PORT d[4] (3882:3882:3882) (3783:3783:3783))
        (PORT d[5] (4266:4266:4266) (4328:4328:4328))
        (PORT d[6] (2844:2844:2844) (2752:2752:2752))
        (PORT d[7] (2730:2730:2730) (2645:2645:2645))
        (PORT d[8] (4085:4085:4085) (4117:4117:4117))
        (PORT d[9] (4175:4175:4175) (4202:4202:4202))
        (PORT d[10] (5023:5023:5023) (5006:5006:5006))
        (PORT d[11] (5635:5635:5635) (5738:5738:5738))
        (PORT d[12] (4020:4020:4020) (4010:4010:4010))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT ena (6600:6600:6600) (6598:6598:6598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT d[0] (6600:6600:6600) (6598:6598:6598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2647:2647:2647))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11144:11144:11144) (11670:11670:11670))
        (PORT d[1] (3803:3803:3803) (3889:3889:3889))
        (PORT d[2] (7900:7900:7900) (7998:7998:7998))
        (PORT d[3] (7493:7493:7493) (7678:7678:7678))
        (PORT d[4] (5812:5812:5812) (5886:5886:5886))
        (PORT d[5] (5147:5147:5147) (5199:5199:5199))
        (PORT d[6] (7050:7050:7050) (7066:7066:7066))
        (PORT d[7] (3743:3743:3743) (3727:3727:3727))
        (PORT d[8] (3296:3296:3296) (3404:3404:3404))
        (PORT d[9] (6226:6226:6226) (6220:6220:6220))
        (PORT d[10] (7057:7057:7057) (7252:7252:7252))
        (PORT d[11] (4113:4113:4113) (4104:4104:4104))
        (PORT d[12] (3735:3735:3735) (3708:3708:3708))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3476:3476:3476))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (4225:4225:4225) (4107:4107:4107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3868:3868:3868))
        (PORT d[1] (4888:4888:4888) (4913:4913:4913))
        (PORT d[2] (2754:2754:2754) (2854:2854:2854))
        (PORT d[3] (3600:3600:3600) (3757:3757:3757))
        (PORT d[4] (3889:3889:3889) (3791:3791:3791))
        (PORT d[5] (4278:4278:4278) (4342:4342:4342))
        (PORT d[6] (2479:2479:2479) (2389:2389:2389))
        (PORT d[7] (2375:2375:2375) (2295:2295:2295))
        (PORT d[8] (3531:3531:3531) (3620:3620:3620))
        (PORT d[9] (4281:4281:4281) (4393:4393:4393))
        (PORT d[10] (5023:5023:5023) (5005:5005:5005))
        (PORT d[11] (4549:4549:4549) (4615:4615:4615))
        (PORT d[12] (4381:4381:4381) (4410:4410:4410))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT ena (6234:6234:6234) (6225:6225:6225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (6234:6234:6234) (6225:6225:6225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2606:2606:2606))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10779:10779:10779) (11284:11284:11284))
        (PORT d[1] (5372:5372:5372) (5421:5421:5421))
        (PORT d[2] (7552:7552:7552) (7655:7655:7655))
        (PORT d[3] (6719:6719:6719) (6907:6907:6907))
        (PORT d[4] (5793:5793:5793) (5854:5854:5854))
        (PORT d[5] (6192:6192:6192) (6266:6266:6266))
        (PORT d[6] (6743:6743:6743) (6765:6765:6765))
        (PORT d[7] (4472:4472:4472) (4459:4459:4459))
        (PORT d[8] (4281:4281:4281) (4522:4522:4522))
        (PORT d[9] (5702:5702:5702) (5677:5677:5677))
        (PORT d[10] (6363:6363:6363) (6559:6559:6559))
        (PORT d[11] (4156:4156:4156) (4159:4159:4159))
        (PORT d[12] (5015:5015:5015) (5042:5042:5042))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (5570:5570:5570))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (5982:5982:5982) (6201:6201:6201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4215:4215:4215) (4287:4287:4287))
        (PORT d[1] (4118:4118:4118) (4150:4150:4150))
        (PORT d[2] (3290:3290:3290) (3386:3386:3386))
        (PORT d[3] (4434:4434:4434) (4629:4629:4629))
        (PORT d[4] (3214:3214:3214) (3124:3124:3124))
        (PORT d[5] (3808:3808:3808) (3988:3988:3988))
        (PORT d[6] (3473:3473:3473) (3372:3372:3372))
        (PORT d[7] (3057:3057:3057) (2974:2974:2974))
        (PORT d[8] (3435:3435:3435) (3479:3479:3479))
        (PORT d[9] (3096:3096:3096) (3138:3138:3138))
        (PORT d[10] (4366:4366:4366) (4356:4356:4356))
        (PORT d[11] (3866:3866:3866) (3946:3946:3946))
        (PORT d[12] (3461:3461:3461) (3384:3384:3384))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT ena (5555:5555:5555) (5552:5552:5552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT d[0] (5555:5555:5555) (5552:5552:5552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1564:1564:1564))
        (PORT clk (2575:2575:2575) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7296:7296:7296) (7424:7424:7424))
        (PORT d[1] (2777:2777:2777) (2781:2781:2781))
        (PORT d[2] (2803:2803:2803) (2817:2817:2817))
        (PORT d[3] (4442:4442:4442) (4431:4431:4431))
        (PORT d[4] (2695:2695:2695) (2709:2709:2709))
        (PORT d[5] (3078:3078:3078) (3083:3083:3083))
        (PORT d[6] (4539:4539:4539) (4480:4480:4480))
        (PORT d[7] (5839:5839:5839) (5796:5796:5796))
        (PORT d[8] (3086:3086:3086) (3220:3220:3220))
        (PORT d[9] (5195:5195:5195) (5141:5141:5141))
        (PORT d[10] (4755:4755:4755) (4730:4730:4730))
        (PORT d[11] (2341:2341:2341) (2363:2363:2363))
        (PORT d[12] (2744:2744:2744) (2761:2761:2761))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2592:2592:2592))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2602:2602:2602))
        (PORT d[0] (3276:3276:3276) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4978:4978:4978) (4905:4905:4905))
        (PORT d[1] (6450:6450:6450) (6702:6702:6702))
        (PORT d[2] (3545:3545:3545) (3476:3476:3476))
        (PORT d[3] (3633:3633:3633) (3584:3584:3584))
        (PORT d[4] (6399:6399:6399) (6602:6602:6602))
        (PORT d[5] (2774:2774:2774) (2856:2856:2856))
        (PORT d[6] (3435:3435:3435) (3376:3376:3376))
        (PORT d[7] (3571:3571:3571) (3728:3728:3728))
        (PORT d[8] (9555:9555:9555) (9527:9527:9527))
        (PORT d[9] (3600:3600:3600) (3685:3685:3685))
        (PORT d[10] (9083:9083:9083) (9186:9186:9186))
        (PORT d[11] (9304:9304:9304) (9255:9255:9255))
        (PORT d[12] (4470:4470:4470) (4546:4546:4546))
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (PORT ena (3787:3787:3787) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2520:2520:2520))
        (PORT d[0] (3787:3787:3787) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1263:1263:1263))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6645:6645:6645) (6790:6790:6790))
        (PORT d[1] (2099:2099:2099) (2120:2120:2120))
        (PORT d[2] (2100:2100:2100) (2105:2105:2105))
        (PORT d[3] (2703:2703:2703) (2715:2715:2715))
        (PORT d[4] (2071:2071:2071) (2097:2097:2097))
        (PORT d[5] (2086:2086:2086) (2098:2098:2098))
        (PORT d[6] (4973:4973:4973) (4918:4918:4918))
        (PORT d[7] (2397:2397:2397) (2412:2412:2412))
        (PORT d[8] (3751:3751:3751) (3878:3878:3878))
        (PORT d[9] (3100:3100:3100) (3068:3068:3068))
        (PORT d[10] (2345:2345:2345) (2350:2350:2350))
        (PORT d[11] (2692:2692:2692) (2708:2708:2708))
        (PORT d[12] (1981:1981:1981) (2005:2005:2005))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2420:2420:2420))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (3122:3122:3122) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4570:4570:4570) (4485:4485:4485))
        (PORT d[1] (5791:5791:5791) (6056:6056:6056))
        (PORT d[2] (3865:3865:3865) (3790:3790:3790))
        (PORT d[3] (8207:8207:8207) (8209:8209:8209))
        (PORT d[4] (6068:6068:6068) (6265:6265:6265))
        (PORT d[5] (5792:5792:5792) (5962:5962:5962))
        (PORT d[6] (3791:3791:3791) (3729:3729:3729))
        (PORT d[7] (6891:6891:6891) (7200:7200:7200))
        (PORT d[8] (8876:8876:8876) (8855:8855:8855))
        (PORT d[9] (9115:9115:9115) (9104:9104:9104))
        (PORT d[10] (8722:8722:8722) (8824:8824:8824))
        (PORT d[11] (8960:8960:8960) (8917:8917:8917))
        (PORT d[12] (9552:9552:9552) (9539:9539:9539))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT ena (3210:3210:3210) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT d[0] (3210:3210:3210) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2134:2134:2134))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7899:7899:7899) (8168:8168:8168))
        (PORT d[1] (3864:3864:3864) (3875:3875:3875))
        (PORT d[2] (3862:3862:3862) (3874:3874:3874))
        (PORT d[3] (4277:4277:4277) (4262:4262:4262))
        (PORT d[4] (3718:3718:3718) (3727:3727:3727))
        (PORT d[5] (4765:4765:4765) (4746:4746:4746))
        (PORT d[6] (6969:6969:6969) (6943:6943:6943))
        (PORT d[7] (4434:4434:4434) (4393:4393:4393))
        (PORT d[8] (2995:2995:2995) (3119:3119:3119))
        (PORT d[9] (5813:5813:5813) (5830:5830:5830))
        (PORT d[10] (4339:4339:4339) (4315:4315:4315))
        (PORT d[11] (4595:4595:4595) (4734:4734:4734))
        (PORT d[12] (4655:4655:4655) (4645:4645:4645))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3759:3759:3759))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (4296:4296:4296) (4390:4390:4390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2508:2508:2508))
        (PORT d[1] (3393:3393:3393) (3357:3357:3357))
        (PORT d[2] (4623:4623:4623) (4552:4552:4552))
        (PORT d[3] (3978:3978:3978) (3929:3929:3929))
        (PORT d[4] (1734:1734:1734) (1721:1721:1721))
        (PORT d[5] (4228:4228:4228) (4314:4314:4314))
        (PORT d[6] (4158:4158:4158) (4094:4094:4094))
        (PORT d[7] (1959:1959:1959) (1921:1921:1921))
        (PORT d[8] (3326:3326:3326) (3309:3309:3309))
        (PORT d[9] (3505:3505:3505) (3491:3491:3491))
        (PORT d[10] (4033:4033:4033) (4178:4178:4178))
        (PORT d[11] (4043:4043:4043) (3998:3998:3998))
        (PORT d[12] (3380:3380:3380) (3350:3350:3350))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (4533:4533:4533) (4502:4502:4502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (4533:4533:4533) (4502:4502:4502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2280:2280:2280))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10330:10330:10330) (10798:10798:10798))
        (PORT d[1] (4483:4483:4483) (4490:4490:4490))
        (PORT d[2] (4585:4585:4585) (4598:4598:4598))
        (PORT d[3] (7144:7144:7144) (7377:7377:7377))
        (PORT d[4] (5394:5394:5394) (5462:5462:5462))
        (PORT d[5] (4355:4355:4355) (4332:4332:4332))
        (PORT d[6] (6584:6584:6584) (6549:6549:6549))
        (PORT d[7] (10340:10340:10340) (10815:10815:10815))
        (PORT d[8] (4201:4201:4201) (4435:4435:4435))
        (PORT d[9] (6392:6392:6392) (6363:6363:6363))
        (PORT d[10] (6345:6345:6345) (6476:6476:6476))
        (PORT d[11] (5777:5777:5777) (5944:5944:5944))
        (PORT d[12] (5769:5769:5769) (5781:5781:5781))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3073:3073:3073))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (3587:3587:3587) (3675:3675:3675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3363:3363:3363))
        (PORT d[1] (2297:2297:2297) (2264:2264:2264))
        (PORT d[2] (2928:2928:2928) (3026:3026:3026))
        (PORT d[3] (3577:3577:3577) (3715:3715:3715))
        (PORT d[4] (2086:2086:2086) (2071:2071:2071))
        (PORT d[5] (4139:4139:4139) (4349:4349:4349))
        (PORT d[6] (2399:2399:2399) (2368:2368:2368))
        (PORT d[7] (5747:5747:5747) (6031:6031:6031))
        (PORT d[8] (2368:2368:2368) (2368:2368:2368))
        (PORT d[9] (2340:2340:2340) (2325:2325:2325))
        (PORT d[10] (4083:4083:4083) (4033:4033:4033))
        (PORT d[11] (4215:4215:4215) (4288:4288:4288))
        (PORT d[12] (2619:2619:2619) (2596:2596:2596))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT ena (4541:4541:4541) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (4541:4541:4541) (4511:4511:4511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2335:2335:2335))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (4860:4860:4860))
        (PORT d[1] (5961:5961:5961) (6112:6112:6112))
        (PORT d[2] (4924:4924:4924) (5098:5098:5098))
        (PORT d[3] (5472:5472:5472) (5581:5581:5581))
        (PORT d[4] (3825:3825:3825) (3828:3828:3828))
        (PORT d[5] (7762:7762:7762) (7951:7951:7951))
        (PORT d[6] (3130:3130:3130) (3180:3180:3180))
        (PORT d[7] (5180:5180:5180) (5177:5177:5177))
        (PORT d[8] (3590:3590:3590) (3578:3578:3578))
        (PORT d[9] (4403:4403:4403) (4335:4335:4335))
        (PORT d[10] (3692:3692:3692) (3684:3684:3684))
        (PORT d[11] (6088:6088:6088) (6415:6415:6415))
        (PORT d[12] (3606:3606:3606) (3611:3611:3611))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3641:3641:3641))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2572:2572:2572))
        (PORT d[0] (4409:4409:4409) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6239:6239:6239) (6138:6138:6138))
        (PORT d[1] (7621:7621:7621) (7710:7710:7710))
        (PORT d[2] (6109:6109:6109) (5996:5996:5996))
        (PORT d[3] (8082:8082:8082) (8206:8206:8206))
        (PORT d[4] (8072:8072:8072) (7991:7991:7991))
        (PORT d[5] (3944:3944:3944) (4122:4122:4122))
        (PORT d[6] (7827:7827:7827) (7719:7719:7719))
        (PORT d[7] (5208:5208:5208) (5523:5523:5523))
        (PORT d[8] (6399:6399:6399) (6379:6379:6379))
        (PORT d[9] (8658:8658:8658) (8814:8814:8814))
        (PORT d[10] (7520:7520:7520) (7623:7623:7623))
        (PORT d[11] (6477:6477:6477) (6439:6439:6439))
        (PORT d[12] (6655:6655:6655) (6639:6639:6639))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (PORT ena (4147:4147:4147) (4168:4168:4168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (PORT d[0] (4147:4147:4147) (4168:4168:4168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2749:2749:2749))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (4883:4883:4883))
        (PORT d[1] (6260:6260:6260) (6418:6418:6418))
        (PORT d[2] (5088:5088:5088) (5213:5213:5213))
        (PORT d[3] (6917:6917:6917) (7091:7091:7091))
        (PORT d[4] (4940:4940:4940) (5034:5034:5034))
        (PORT d[5] (7056:7056:7056) (7207:7207:7207))
        (PORT d[6] (7770:7770:7770) (7883:7883:7883))
        (PORT d[7] (4432:4432:4432) (4385:4385:4385))
        (PORT d[8] (5701:5701:5701) (5633:5633:5633))
        (PORT d[9] (4399:4399:4399) (4350:4350:4350))
        (PORT d[10] (5054:5054:5054) (5009:5009:5009))
        (PORT d[11] (6017:6017:6017) (6338:6338:6338))
        (PORT d[12] (4978:4978:4978) (4943:4943:4943))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3803:3803:3803))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (4084:4084:4084) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8328:8328:8328) (8498:8498:8498))
        (PORT d[1] (6374:6374:6374) (6438:6438:6438))
        (PORT d[2] (8460:8460:8460) (8537:8537:8537))
        (PORT d[3] (8474:8474:8474) (8630:8630:8630))
        (PORT d[4] (8027:8027:8027) (7965:7965:7965))
        (PORT d[5] (4406:4406:4406) (4638:4638:4638))
        (PORT d[6] (5817:5817:5817) (5780:5780:5780))
        (PORT d[7] (5221:5221:5221) (5534:5534:5534))
        (PORT d[8] (5935:5935:5935) (5965:5965:5965))
        (PORT d[9] (5667:5667:5667) (5746:5746:5746))
        (PORT d[10] (6138:6138:6138) (6170:6170:6170))
        (PORT d[11] (6146:6146:6146) (6130:6130:6130))
        (PORT d[12] (5703:5703:5703) (5722:5722:5722))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT ena (4583:4583:4583) (4617:4617:4617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT d[0] (4583:4583:4583) (4617:4617:4617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2326:2326:2326))
        (PORT clk (2545:2545:2545) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3570:3570:3570))
        (PORT d[1] (5611:5611:5611) (5766:5766:5766))
        (PORT d[2] (5298:5298:5298) (5488:5488:5488))
        (PORT d[3] (5494:5494:5494) (5599:5599:5599))
        (PORT d[4] (3483:3483:3483) (3484:3484:3484))
        (PORT d[5] (7797:7797:7797) (7988:7988:7988))
        (PORT d[6] (3088:3088:3088) (3135:3135:3135))
        (PORT d[7] (4771:4771:4771) (4772:4772:4772))
        (PORT d[8] (3268:3268:3268) (3268:3268:3268))
        (PORT d[9] (4388:4388:4388) (4322:4322:4322))
        (PORT d[10] (3886:3886:3886) (3858:3858:3858))
        (PORT d[11] (5976:5976:5976) (6292:6292:6292))
        (PORT d[12] (3287:3287:3287) (3295:3295:3295))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3491:3491:3491))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (PORT d[0] (4241:4241:4241) (4122:4122:4122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6102:6102:6102) (5982:5982:5982))
        (PORT d[1] (7659:7659:7659) (7767:7767:7767))
        (PORT d[2] (6090:6090:6090) (5974:5974:5974))
        (PORT d[3] (6357:6357:6357) (6305:6305:6305))
        (PORT d[4] (8680:8680:8680) (8594:8594:8594))
        (PORT d[5] (4185:4185:4185) (4353:4353:4353))
        (PORT d[6] (7851:7851:7851) (7747:7747:7747))
        (PORT d[7] (5092:5092:5092) (5397:5397:5397))
        (PORT d[8] (6411:6411:6411) (6391:6391:6391))
        (PORT d[9] (6692:6692:6692) (6699:6699:6699))
        (PORT d[10] (7826:7826:7826) (7923:7923:7923))
        (PORT d[11] (6711:6711:6711) (6663:6663:6663))
        (PORT d[12] (7275:7275:7275) (7249:7249:7249))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT ena (4208:4208:4208) (4220:4220:4220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT d[0] (4208:4208:4208) (4220:4220:4220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2381:2381:2381))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5302:5302:5302))
        (PORT d[1] (3864:3864:3864) (3843:3843:3843))
        (PORT d[2] (4083:4083:4083) (4189:4189:4189))
        (PORT d[3] (7794:7794:7794) (8019:8019:8019))
        (PORT d[4] (5694:5694:5694) (5801:5801:5801))
        (PORT d[5] (8059:8059:8059) (8217:8217:8217))
        (PORT d[6] (8122:8122:8122) (8240:8240:8240))
        (PORT d[7] (4763:4763:4763) (4717:4717:4717))
        (PORT d[8] (5430:5430:5430) (5391:5391:5391))
        (PORT d[9] (4772:4772:4772) (4740:4740:4740))
        (PORT d[10] (4835:4835:4835) (4815:4815:4815))
        (PORT d[11] (7095:7095:7095) (7402:7402:7402))
        (PORT d[12] (6061:6061:6061) (6025:6025:6025))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5483:5483:5483) (5684:5684:5684))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (PORT d[0] (5752:5752:5752) (5978:5978:5978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6252:6252:6252) (6188:6188:6188))
        (PORT d[1] (4892:4892:4892) (4955:4955:4955))
        (PORT d[2] (5253:5253:5253) (5177:5177:5177))
        (PORT d[3] (4627:4627:4627) (4658:4658:4658))
        (PORT d[4] (9217:9217:9217) (9165:9165:9165))
        (PORT d[5] (5110:5110:5110) (5343:5343:5343))
        (PORT d[6] (4846:4846:4846) (4812:4812:4812))
        (PORT d[7] (4774:4774:4774) (5059:5059:5059))
        (PORT d[8] (4344:4344:4344) (4406:4406:4406))
        (PORT d[9] (5199:5199:5199) (5275:5275:5275))
        (PORT d[10] (4558:4558:4558) (4614:4614:4614))
        (PORT d[11] (5485:5485:5485) (5470:5470:5470))
        (PORT d[12] (4832:4832:4832) (4880:4880:4880))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT ena (5630:5630:5630) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (5630:5630:5630) (5661:5661:5661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2707:2707:2707))
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5348:5348:5348))
        (PORT d[1] (4531:4531:4531) (4502:4502:4502))
        (PORT d[2] (5119:5119:5119) (5251:5251:5251))
        (PORT d[3] (7394:7394:7394) (7623:7623:7623))
        (PORT d[4] (5374:5374:5374) (5481:5481:5481))
        (PORT d[5] (7721:7721:7721) (7881:7881:7881))
        (PORT d[6] (8131:8131:8131) (8249:8249:8249))
        (PORT d[7] (4405:4405:4405) (4363:4363:4363))
        (PORT d[8] (5072:5072:5072) (5034:5034:5034))
        (PORT d[9] (4802:4802:4802) (4761:4761:4761))
        (PORT d[10] (4817:4817:4817) (4796:4796:4796))
        (PORT d[11] (6354:6354:6354) (6668:6668:6668))
        (PORT d[12] (5701:5701:5701) (5661:5661:5661))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5434:5434:5434) (5380:5380:5380))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (PORT d[0] (6056:6056:6056) (6011:6011:6011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5907:5907:5907) (5839:5839:5839))
        (PORT d[1] (5194:5194:5194) (5265:5265:5265))
        (PORT d[2] (9169:9169:9169) (9240:9240:9240))
        (PORT d[3] (4954:4954:4954) (4984:4984:4984))
        (PORT d[4] (8826:8826:8826) (8770:8770:8770))
        (PORT d[5] (5151:5151:5151) (5373:5373:5373))
        (PORT d[6] (5819:5819:5819) (5781:5781:5781))
        (PORT d[7] (4840:4840:4840) (5119:5119:5119))
        (PORT d[8] (4654:4654:4654) (4711:4711:4711))
        (PORT d[9] (4934:4934:4934) (5011:5011:5011))
        (PORT d[10] (4925:4925:4925) (4976:4976:4976))
        (PORT d[11] (5133:5133:5133) (5126:5126:5126))
        (PORT d[12] (5686:5686:5686) (5871:5871:5871))
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT ena (5633:5633:5633) (5664:5664:5664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT d[0] (5633:5633:5633) (5664:5664:5664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2740:2740:2740))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (4947:4947:4947))
        (PORT d[1] (4552:4552:4552) (4525:4525:4525))
        (PORT d[2] (4812:4812:4812) (4951:4951:4951))
        (PORT d[3] (6758:6758:6758) (7005:7005:7005))
        (PORT d[4] (5004:5004:5004) (5110:5110:5110))
        (PORT d[5] (7378:7378:7378) (7534:7534:7534))
        (PORT d[6] (8126:8126:8126) (8237:8237:8237))
        (PORT d[7] (3996:3996:3996) (3955:3955:3955))
        (PORT d[8] (4708:4708:4708) (4669:4669:4669))
        (PORT d[9] (4741:4741:4741) (4699:4699:4699))
        (PORT d[10] (4726:4726:4726) (4688:4688:4688))
        (PORT d[11] (6014:6014:6014) (6334:6334:6334))
        (PORT d[12] (5346:5346:5346) (5304:5304:5304))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4524:4524:4524))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT d[0] (4901:4901:4901) (4837:4837:4837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5544:5544:5544) (5482:5482:5482))
        (PORT d[1] (5581:5581:5581) (5650:5650:5650))
        (PORT d[2] (9148:9148:9148) (9217:9217:9217))
        (PORT d[3] (5344:5344:5344) (5374:5374:5374))
        (PORT d[4] (8802:8802:8802) (8742:8742:8742))
        (PORT d[5] (4797:4797:4797) (5027:5027:5027))
        (PORT d[6] (5905:5905:5905) (5864:5864:5864))
        (PORT d[7] (5211:5211:5211) (5523:5523:5523))
        (PORT d[8] (5940:5940:5940) (5964:5964:5964))
        (PORT d[9] (5286:5286:5286) (5365:5365:5365))
        (PORT d[10] (5536:5536:5536) (5591:5591:5591))
        (PORT d[11] (5440:5440:5440) (5424:5424:5424))
        (PORT d[12] (5317:5317:5317) (5503:5503:5503))
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT ena (4541:4541:4541) (4569:4569:4569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT d[0] (4541:4541:4541) (4569:4569:4569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2320:2320:2320))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3207:3207:3207))
        (PORT d[1] (6918:6918:6918) (7036:7036:7036))
        (PORT d[2] (5655:5655:5655) (5842:5842:5842))
        (PORT d[3] (3095:3095:3095) (3092:3092:3092))
        (PORT d[4] (3035:3035:3035) (3026:3026:3026))
        (PORT d[5] (8120:8120:8120) (8308:8308:8308))
        (PORT d[6] (3129:3129:3129) (3183:3183:3183))
        (PORT d[7] (3228:3228:3228) (3217:3217:3217))
        (PORT d[8] (3278:3278:3278) (3279:3279:3279))
        (PORT d[9] (4812:4812:4812) (4747:4747:4747))
        (PORT d[10] (4568:4568:4568) (4528:4528:4528))
        (PORT d[11] (3620:3620:3620) (3756:3756:3756))
        (PORT d[12] (3608:3608:3608) (3606:3606:3606))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3073:3073:3073))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (3817:3817:3817) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6221:6221:6221) (6121:6121:6121))
        (PORT d[1] (8012:8012:8012) (8120:8120:8120))
        (PORT d[2] (6131:6131:6131) (6022:6022:6022))
        (PORT d[3] (6289:6289:6289) (6233:6233:6233))
        (PORT d[4] (8436:8436:8436) (8372:8372:8372))
        (PORT d[5] (4936:4936:4936) (5100:5100:5100))
        (PORT d[6] (8228:8228:8228) (8123:8123:8123))
        (PORT d[7] (5149:5149:5149) (5458:5458:5458))
        (PORT d[8] (6413:6413:6413) (6395:6395:6395))
        (PORT d[9] (6685:6685:6685) (6694:6694:6694))
        (PORT d[10] (8184:8184:8184) (8278:8278:8278))
        (PORT d[11] (6443:6443:6443) (6396:6396:6396))
        (PORT d[12] (7638:7638:7638) (7613:7613:7613))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT ena (3870:3870:3870) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (3870:3870:3870) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2599:2599:2599))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4259:4259:4259))
        (PORT d[1] (6331:6331:6331) (6475:6475:6475))
        (PORT d[2] (5101:5101:5101) (5250:5250:5250))
        (PORT d[3] (6534:6534:6534) (6690:6690:6690))
        (PORT d[4] (4181:4181:4181) (4185:4185:4185))
        (PORT d[5] (7063:7063:7063) (7258:7258:7258))
        (PORT d[6] (3475:3475:3475) (3513:3513:3513))
        (PORT d[7] (5500:5500:5500) (5495:5495:5495))
        (PORT d[8] (3930:3930:3930) (3912:3912:3912))
        (PORT d[9] (4553:4553:4553) (4476:4476:4476))
        (PORT d[10] (4025:4025:4025) (4013:4013:4013))
        (PORT d[11] (6656:6656:6656) (6955:6955:6955))
        (PORT d[12] (3893:3893:3893) (3890:3890:3890))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3358:3358:3358))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (3973:3973:3973) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6599:6599:6599) (6495:6495:6495))
        (PORT d[1] (6956:6956:6956) (7062:7062:7062))
        (PORT d[2] (8799:8799:8799) (8906:8906:8906))
        (PORT d[3] (8009:8009:8009) (8122:8122:8122))
        (PORT d[4] (8078:8078:8078) (8007:8007:8007))
        (PORT d[5] (3925:3925:3925) (4103:4103:4103))
        (PORT d[6] (6793:6793:6793) (6711:6711:6711))
        (PORT d[7] (5566:5566:5566) (5873:5873:5873))
        (PORT d[8] (7576:7576:7576) (7564:7564:7564))
        (PORT d[9] (7936:7936:7936) (8104:8104:8104))
        (PORT d[10] (7307:7307:7307) (7475:7475:7475))
        (PORT d[11] (6794:6794:6794) (6746:6746:6746))
        (PORT d[12] (6854:6854:6854) (6826:6826:6826))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (PORT ena (4191:4191:4191) (4209:4209:4209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (PORT d[0] (4191:4191:4191) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2819:2819:2819))
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5322:5322:5322) (5278:5278:5278))
        (PORT d[1] (6166:6166:6166) (6301:6301:6301))
        (PORT d[2] (4716:4716:4716) (4842:4842:4842))
        (PORT d[3] (6595:6595:6595) (6773:6773:6773))
        (PORT d[4] (4634:4634:4634) (4740:4740:4740))
        (PORT d[5] (6387:6387:6387) (6550:6550:6550))
        (PORT d[6] (8119:8119:8119) (8223:8223:8223))
        (PORT d[7] (4771:4771:4771) (4719:4719:4719))
        (PORT d[8] (4745:4745:4745) (4692:4692:4692))
        (PORT d[9] (4715:4715:4715) (4663:4663:4663))
        (PORT d[10] (5044:5044:5044) (4992:4992:4992))
        (PORT d[11] (6342:6342:6342) (6655:6655:6655))
        (PORT d[12] (5555:5555:5555) (5493:5493:5493))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3701:3701:3701))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (PORT d[0] (4237:4237:4237) (4332:4332:4332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8324:8324:8324) (8480:8480:8480))
        (PORT d[1] (6365:6365:6365) (6435:6435:6435))
        (PORT d[2] (8315:8315:8315) (8371:8371:8371))
        (PORT d[3] (8474:8474:8474) (8628:8628:8628))
        (PORT d[4] (8056:8056:8056) (7985:7985:7985))
        (PORT d[5] (4424:4424:4424) (4658:4658:4658))
        (PORT d[6] (6228:6228:6228) (6189:6189:6189))
        (PORT d[7] (5574:5574:5574) (5881:5881:5881))
        (PORT d[8] (6184:6184:6184) (6187:6187:6187))
        (PORT d[9] (6025:6025:6025) (6100:6100:6100))
        (PORT d[10] (5980:5980:5980) (6032:6032:6032))
        (PORT d[11] (6478:6478:6478) (6456:6456:6456))
        (PORT d[12] (5886:5886:5886) (5928:5928:5928))
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT ena (4199:4199:4199) (4239:4239:4239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT d[0] (4199:4199:4199) (4239:4239:4239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2409:2409:2409))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5726:5726:5726) (5681:5681:5681))
        (PORT d[1] (3884:3884:3884) (3858:3858:3858))
        (PORT d[2] (4357:4357:4357) (4437:4437:4437))
        (PORT d[3] (5198:5198:5198) (5198:5198:5198))
        (PORT d[4] (6032:6032:6032) (6136:6136:6136))
        (PORT d[5] (8097:8097:8097) (8257:8257:8257))
        (PORT d[6] (8507:8507:8507) (8621:8621:8621))
        (PORT d[7] (4777:4777:4777) (4740:4740:4740))
        (PORT d[8] (5445:5445:5445) (5409:5409:5409))
        (PORT d[9] (5086:5086:5086) (5048:5048:5048))
        (PORT d[10] (5170:5170:5170) (5148:5148:5148))
        (PORT d[11] (6752:6752:6752) (7067:7067:7067))
        (PORT d[12] (6070:6070:6070) (6035:6035:6035))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (3965:3965:3965))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT d[0] (4730:4730:4730) (4596:4596:4596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6258:6258:6258) (6195:6195:6195))
        (PORT d[1] (4828:4828:4828) (4896:4896:4896))
        (PORT d[2] (5282:5282:5282) (5221:5221:5221))
        (PORT d[3] (5329:5329:5329) (5355:5355:5355))
        (PORT d[4] (9192:9192:9192) (9138:9138:9138))
        (PORT d[5] (5482:5482:5482) (5703:5703:5703))
        (PORT d[6] (4786:4786:4786) (4756:4756:4756))
        (PORT d[7] (4812:4812:4812) (5087:5087:5087))
        (PORT d[8] (4328:4328:4328) (4383:4383:4383))
        (PORT d[9] (4597:4597:4597) (4672:4672:4672))
        (PORT d[10] (4588:4588:4588) (4649:4649:4649))
        (PORT d[11] (5486:5486:5486) (5471:5471:5471))
        (PORT d[12] (6015:6015:6015) (6190:6190:6190))
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT ena (5975:5975:5975) (6001:6001:6001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d[0] (5975:5975:5975) (6001:6001:6001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2704:2704:2704))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (4957:4957:4957))
        (PORT d[1] (4545:4545:4545) (4517:4517:4517))
        (PORT d[2] (4411:4411:4411) (4506:4506:4506))
        (PORT d[3] (7119:7119:7119) (7363:7363:7363))
        (PORT d[4] (5369:5369:5369) (5475:5475:5475))
        (PORT d[5] (7737:7737:7737) (7899:7899:7899))
        (PORT d[6] (8080:8080:8080) (8184:8184:8184))
        (PORT d[7] (4400:4400:4400) (4364:4364:4364))
        (PORT d[8] (5087:5087:5087) (5052:5052:5052))
        (PORT d[9] (4401:4401:4401) (4363:4363:4363))
        (PORT d[10] (4482:4482:4482) (4463:4463:4463))
        (PORT d[11] (6023:6023:6023) (6344:6344:6344))
        (PORT d[12] (6019:6019:6019) (5972:5972:5972))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (5226:5226:5226))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (5813:5813:5813) (5886:5886:5886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5833:5833:5833))
        (PORT d[1] (5258:5258:5258) (5324:5324:5324))
        (PORT d[2] (9168:9168:9168) (9239:9239:9239))
        (PORT d[3] (5003:5003:5003) (5041:5041:5041))
        (PORT d[4] (8798:8798:8798) (8739:8739:8739))
        (PORT d[5] (4772:4772:4772) (5006:5006:5006))
        (PORT d[6] (5813:5813:5813) (5775:5775:5775))
        (PORT d[7] (5187:5187:5187) (5496:5496:5496))
        (PORT d[8] (4682:4682:4682) (4742:4742:4742))
        (PORT d[9] (5281:5281:5281) (5342:5342:5342))
        (PORT d[10] (4903:4903:4903) (4960:4960:4960))
        (PORT d[11] (5447:5447:5447) (5433:5433:5433))
        (PORT d[12] (5188:5188:5188) (5237:5237:5237))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (5289:5289:5289) (5323:5323:5323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (5289:5289:5289) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2774:2774:2774))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5285:5285:5285) (5237:5237:5237))
        (PORT d[1] (6139:6139:6139) (6290:6290:6290))
        (PORT d[2] (4686:4686:4686) (4815:4815:4815))
        (PORT d[3] (6964:6964:6964) (7140:7140:7140))
        (PORT d[4] (4989:4989:4989) (5083:5083:5083))
        (PORT d[5] (6686:6686:6686) (6847:6847:6847))
        (PORT d[6] (7784:7784:7784) (7899:7899:7899))
        (PORT d[7] (4779:4779:4779) (4729:4729:4729))
        (PORT d[8] (5649:5649:5649) (5574:5574:5574))
        (PORT d[9] (4700:4700:4700) (4645:4645:4645))
        (PORT d[10] (5020:5020:5020) (4973:4973:4973))
        (PORT d[11] (6323:6323:6323) (6638:6638:6638))
        (PORT d[12] (5313:5313:5313) (5273:5273:5273))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5982:5982:5982) (6158:6158:6158))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (6604:6604:6604) (6789:6789:6789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7987:7987:7987) (8168:8168:8168))
        (PORT d[1] (6384:6384:6384) (6455:6455:6455))
        (PORT d[2] (8451:8451:8451) (8528:8528:8528))
        (PORT d[3] (8413:8413:8413) (8556:8556:8556))
        (PORT d[4] (8075:8075:8075) (8004:8004:8004))
        (PORT d[5] (4665:4665:4665) (4894:4894:4894))
        (PORT d[6] (6468:6468:6468) (6425:6425:6425))
        (PORT d[7] (5592:5592:5592) (5900:5900:5900))
        (PORT d[8] (5922:5922:5922) (5952:5952:5952))
        (PORT d[9] (6022:6022:6022) (6099:6099:6099))
        (PORT d[10] (5931:5931:5931) (5980:5980:5980))
        (PORT d[11] (6477:6477:6477) (6459:6459:6459))
        (PORT d[12] (5873:5873:5873) (5912:5912:5912))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT ena (4576:4576:4576) (4609:4609:4609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT d[0] (4576:4576:4576) (4609:4609:4609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2736:2736:2736))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5321:5321:5321))
        (PORT d[1] (4229:4229:4229) (4203:4203:4203))
        (PORT d[2] (5151:5151:5151) (5285:5285:5285))
        (PORT d[3] (5905:5905:5905) (6054:6054:6054))
        (PORT d[4] (5349:5349:5349) (5454:5454:5454))
        (PORT d[5] (7760:7760:7760) (7926:7926:7926))
        (PORT d[6] (3903:3903:3903) (3989:3989:3989))
        (PORT d[7] (4380:4380:4380) (4337:4337:4337))
        (PORT d[8] (5080:5080:5080) (5042:5042:5042))
        (PORT d[9] (4815:4815:4815) (4777:4777:4777))
        (PORT d[10] (4800:4800:4800) (4778:4778:4778))
        (PORT d[11] (6367:6367:6367) (6683:6683:6683))
        (PORT d[12] (5702:5702:5702) (5662:5662:5662))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3691:3691:3691))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT d[0] (4272:4272:4272) (4348:4348:4348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5935:5935:5935) (5869:5869:5869))
        (PORT d[1] (5212:5212:5212) (5279:5279:5279))
        (PORT d[2] (5172:5172:5172) (5108:5108:5108))
        (PORT d[3] (4949:4949:4949) (4978:4978:4978))
        (PORT d[4] (9168:9168:9168) (9111:9111:9111))
        (PORT d[5] (5126:5126:5126) (5356:5356:5356))
        (PORT d[6] (5112:5112:5112) (5078:5078:5078))
        (PORT d[7] (4863:4863:4863) (5146:5146:5146))
        (PORT d[8] (5012:5012:5012) (5068:5068:5068))
        (PORT d[9] (4959:4959:4959) (5037:5037:5037))
        (PORT d[10] (4956:4956:4956) (5010:5010:5010))
        (PORT d[11] (5099:5099:5099) (5087:5087:5087))
        (PORT d[12] (4794:4794:4794) (4840:4840:4840))
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT ena (5639:5639:5639) (5672:5672:5672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT d[0] (5639:5639:5639) (5672:5672:5672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2269:2269:2269))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2847:2847:2847))
        (PORT d[1] (7275:7275:7275) (7392:7392:7392))
        (PORT d[2] (2818:2818:2818) (2823:2823:2823))
        (PORT d[3] (2744:2744:2744) (2746:2746:2746))
        (PORT d[4] (3083:3083:3083) (3085:3085:3085))
        (PORT d[5] (8457:8457:8457) (8642:8642:8642))
        (PORT d[6] (3468:3468:3468) (3516:3516:3516))
        (PORT d[7] (2874:2874:2874) (2863:2863:2863))
        (PORT d[8] (3691:3691:3691) (3683:3683:3683))
        (PORT d[9] (5169:5169:5169) (5104:5104:5104))
        (PORT d[10] (4932:4932:4932) (4890:4890:4890))
        (PORT d[11] (3671:3671:3671) (3810:3810:3810))
        (PORT d[12] (2609:2609:2609) (2620:2620:2620))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5912:5912:5912))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (6270:6270:6270) (6539:6539:6539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6594:6594:6594) (6489:6489:6489))
        (PORT d[1] (8373:8373:8373) (8479:8479:8479))
        (PORT d[2] (6539:6539:6539) (6428:6428:6428))
        (PORT d[3] (7132:7132:7132) (7123:7123:7123))
        (PORT d[4] (8769:8769:8769) (8699:8699:8699))
        (PORT d[5] (3903:3903:3903) (4064:4064:4064))
        (PORT d[6] (8567:8567:8567) (8459:8459:8459))
        (PORT d[7] (4787:4787:4787) (5056:5056:5056))
        (PORT d[8] (6772:6772:6772) (6755:6755:6755))
        (PORT d[9] (7042:7042:7042) (7050:7050:7050))
        (PORT d[10] (8577:8577:8577) (8665:8665:8665))
        (PORT d[11] (6793:6793:6793) (6740:6740:6740))
        (PORT d[12] (8024:8024:8024) (7995:7995:7995))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT ena (4191:4191:4191) (4088:4088:4088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (4191:4191:4191) (4088:4088:4088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1895:1895:1895))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3153:3153:3153))
        (PORT d[1] (7611:7611:7611) (7723:7723:7723))
        (PORT d[2] (2150:2150:2150) (2159:2159:2159))
        (PORT d[3] (3054:3054:3054) (3037:3037:3037))
        (PORT d[4] (2073:2073:2073) (2088:2088:2088))
        (PORT d[5] (2390:2390:2390) (2370:2370:2370))
        (PORT d[6] (2011:2011:2011) (2023:2023:2023))
        (PORT d[7] (2621:2621:2621) (2627:2627:2627))
        (PORT d[8] (2850:2850:2850) (2885:2885:2885))
        (PORT d[9] (5858:5858:5858) (5783:5783:5783))
        (PORT d[10] (2307:2307:2307) (2321:2321:2321))
        (PORT d[11] (3570:3570:3570) (3666:3666:3666))
        (PORT d[12] (3400:3400:3400) (3409:3409:3409))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2426:2426:2426))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (3168:3168:3168) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (7176:7176:7176))
        (PORT d[1] (9115:9115:9115) (9221:9221:9221))
        (PORT d[2] (7224:7224:7224) (7117:7117:7117))
        (PORT d[3] (7180:7180:7180) (7180:7180:7180))
        (PORT d[4] (9461:9461:9461) (9394:9394:9394))
        (PORT d[5] (4609:4609:4609) (4765:4765:4765))
        (PORT d[6] (7551:7551:7551) (7560:7560:7560))
        (PORT d[7] (4741:4741:4741) (5013:5013:5013))
        (PORT d[8] (7792:7792:7792) (7767:7767:7767))
        (PORT d[9] (3779:3779:3779) (3910:3910:3910))
        (PORT d[10] (7661:7661:7661) (7752:7752:7752))
        (PORT d[11] (7559:7559:7559) (7505:7505:7505))
        (PORT d[12] (8405:8405:8405) (8384:8384:8384))
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT ena (3491:3491:3491) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT d[0] (3491:3491:3491) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2202:2202:2202))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2799:2799:2799))
        (PORT d[1] (7271:7271:7271) (7389:7389:7389))
        (PORT d[2] (2848:2848:2848) (2851:2851:2851))
        (PORT d[3] (2702:2702:2702) (2700:2700:2700))
        (PORT d[4] (3131:3131:3131) (3137:3137:3137))
        (PORT d[5] (8829:8829:8829) (9012:9012:9012))
        (PORT d[6] (2393:2393:2393) (2406:2406:2406))
        (PORT d[7] (2573:2573:2573) (2567:2567:2567))
        (PORT d[8] (4012:4012:4012) (3996:3996:3996))
        (PORT d[9] (5513:5513:5513) (5442:5442:5442))
        (PORT d[10] (2685:2685:2685) (2688:2688:2688))
        (PORT d[11] (4016:4016:4016) (4146:4146:4146))
        (PORT d[12] (2996:2996:2996) (3010:3010:3010))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3151:3151:3151))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (PORT d[0] (3893:3893:3893) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (6831:6831:6831))
        (PORT d[1] (8754:8754:8754) (8861:8861:8861))
        (PORT d[2] (6865:6865:6865) (6753:6753:6753))
        (PORT d[3] (7195:7195:7195) (7192:7192:7192))
        (PORT d[4] (9385:9385:9385) (9307:9307:9307))
        (PORT d[5] (4232:4232:4232) (4386:4386:4386))
        (PORT d[6] (7205:7205:7205) (7216:7216:7216))
        (PORT d[7] (5199:5199:5199) (5479:5479:5479))
        (PORT d[8] (7398:7398:7398) (7368:7368:7368))
        (PORT d[9] (7393:7393:7393) (7398:7398:7398))
        (PORT d[10] (7289:7289:7289) (7387:7387:7387))
        (PORT d[11] (7175:7175:7175) (7129:7129:7129))
        (PORT d[12] (8042:8042:8042) (8021:8021:8021))
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT ena (3843:3843:3843) (3746:3746:3746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT d[0] (3843:3843:3843) (3746:3746:3746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3037:3037:3037))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7419:7419:7419) (7638:7638:7638))
        (PORT d[1] (5553:5553:5553) (5704:5704:5704))
        (PORT d[2] (5236:5236:5236) (5444:5444:5444))
        (PORT d[3] (7121:7121:7121) (7405:7405:7405))
        (PORT d[4] (5546:5546:5546) (5741:5741:5741))
        (PORT d[5] (13552:13552:13552) (13415:13415:13415))
        (PORT d[6] (8575:8575:8575) (8765:8765:8765))
        (PORT d[7] (6874:6874:6874) (7066:7066:7066))
        (PORT d[8] (5713:5713:5713) (5839:5839:5839))
        (PORT d[9] (5686:5686:5686) (5771:5771:5771))
        (PORT d[10] (6326:6326:6326) (6206:6206:6206))
        (PORT d[11] (5365:5365:5365) (5581:5581:5581))
        (PORT d[12] (6313:6313:6313) (6483:6483:6483))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5158:5158:5158))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (5843:5843:5843) (5789:5789:5789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7176:7176:7176) (7272:7272:7272))
        (PORT d[1] (7008:7008:7008) (7143:7143:7143))
        (PORT d[2] (8392:8392:8392) (8458:8458:8458))
        (PORT d[3] (7223:7223:7223) (7392:7392:7392))
        (PORT d[4] (4620:4620:4620) (4806:4806:4806))
        (PORT d[5] (3836:3836:3836) (4057:4057:4057))
        (PORT d[6] (7771:7771:7771) (7658:7658:7658))
        (PORT d[7] (5160:5160:5160) (5462:5462:5462))
        (PORT d[8] (8120:8120:8120) (8188:8188:8188))
        (PORT d[9] (8174:8174:8174) (8334:8334:8334))
        (PORT d[10] (7454:7454:7454) (7656:7656:7656))
        (PORT d[11] (7872:7872:7872) (7861:7861:7861))
        (PORT d[12] (6147:6147:6147) (6403:6403:6403))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT ena (4740:4740:4740) (4829:4829:4829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (4740:4740:4740) (4829:4829:4829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2556:2556:2556))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (4893:4893:4893))
        (PORT d[1] (6574:6574:6574) (6724:6724:6724))
        (PORT d[2] (4440:4440:4440) (4577:4577:4577))
        (PORT d[3] (7151:7151:7151) (7379:7379:7379))
        (PORT d[4] (4952:4952:4952) (5053:5053:5053))
        (PORT d[5] (7051:7051:7051) (7216:7216:7216))
        (PORT d[6] (8190:8190:8190) (8298:8298:8298))
        (PORT d[7] (4435:4435:4435) (4386:4386:4386))
        (PORT d[8] (4374:4374:4374) (4333:4333:4333))
        (PORT d[9] (4376:4376:4376) (4325:4325:4325))
        (PORT d[10] (4705:4705:4705) (4664:4664:4664))
        (PORT d[11] (5995:5995:5995) (6313:6313:6313))
        (PORT d[12] (5328:5328:5328) (5285:5285:5285))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3233:3233:3233))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (3780:3780:3780) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8674:8674:8674) (8839:8839:8839))
        (PORT d[1] (6011:6011:6011) (6084:6084:6084))
        (PORT d[2] (8808:8808:8808) (8883:8883:8883))
        (PORT d[3] (5606:5606:5606) (5630:5630:5630))
        (PORT d[4] (8449:8449:8449) (8391:8391:8391))
        (PORT d[5] (4427:4427:4427) (4663:4663:4663))
        (PORT d[6] (6261:6261:6261) (6218:6218:6218))
        (PORT d[7] (5203:5203:5203) (5516:5516:5516))
        (PORT d[8] (5023:5023:5023) (5081:5081:5081))
        (PORT d[9] (5676:5676:5676) (5743:5743:5743))
        (PORT d[10] (5624:5624:5624) (5670:5670:5670))
        (PORT d[11] (6169:6169:6169) (6156:6156:6156))
        (PORT d[12] (5527:5527:5527) (5573:5573:5573))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (PORT ena (4926:4926:4926) (4956:4956:4956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2479:2479:2479))
        (PORT d[0] (4926:4926:4926) (4956:4956:4956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2804:2804:2804))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7055:7055:7055) (7236:7236:7236))
        (PORT d[1] (5187:5187:5187) (5299:5299:5299))
        (PORT d[2] (4870:4870:4870) (5052:5052:5052))
        (PORT d[3] (6720:6720:6720) (6973:6973:6973))
        (PORT d[4] (6636:6636:6636) (6901:6901:6901))
        (PORT d[5] (7158:7158:7158) (7372:7372:7372))
        (PORT d[6] (8265:8265:8265) (8427:8427:8427))
        (PORT d[7] (6325:6325:6325) (6430:6430:6430))
        (PORT d[8] (6231:6231:6231) (6433:6433:6433))
        (PORT d[9] (5987:5987:5987) (6047:6047:6047))
        (PORT d[10] (5150:5150:5150) (5100:5100:5100))
        (PORT d[11] (5522:5522:5522) (5798:5798:5798))
        (PORT d[12] (6125:6125:6125) (6297:6297:6297))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4257:4257:4257))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (4958:4958:4958) (4891:4891:4891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8243:8243:8243) (8381:8381:8381))
        (PORT d[1] (6582:6582:6582) (6671:6671:6671))
        (PORT d[2] (9386:9386:9386) (9451:9451:9451))
        (PORT d[3] (9235:9235:9235) (9408:9408:9408))
        (PORT d[4] (5670:5670:5670) (5876:5876:5876))
        (PORT d[5] (5308:5308:5308) (5569:5569:5569))
        (PORT d[6] (8574:8574:8574) (8721:8721:8721))
        (PORT d[7] (6334:6334:6334) (6669:6669:6669))
        (PORT d[8] (8747:8747:8747) (8769:8769:8769))
        (PORT d[9] (8762:8762:8762) (8862:8862:8862))
        (PORT d[10] (8364:8364:8364) (8622:8622:8622))
        (PORT d[11] (8118:8118:8118) (8042:8042:8042))
        (PORT d[12] (5911:5911:5911) (6130:6130:6130))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (4653:4653:4653) (4736:4736:4736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (4653:4653:4653) (4736:4736:4736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2550:2550:2550))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5368:5368:5368) (5329:5329:5329))
        (PORT d[1] (4215:4215:4215) (4187:4187:4187))
        (PORT d[2] (5126:5126:5126) (5258:5258:5258))
        (PORT d[3] (7451:7451:7451) (7676:7676:7676))
        (PORT d[4] (5719:5719:5719) (5827:5827:5827))
        (PORT d[5] (7761:7761:7761) (7927:7927:7927))
        (PORT d[6] (8121:8121:8121) (8239:8239:8239))
        (PORT d[7] (4755:4755:4755) (4714:4714:4714))
        (PORT d[8] (5111:5111:5111) (5080:5080:5080))
        (PORT d[9] (4784:4784:4784) (4742:4742:4742))
        (PORT d[10] (4865:4865:4865) (4849:4849:4849))
        (PORT d[11] (6374:6374:6374) (6691:6691:6691))
        (PORT d[12] (5684:5684:5684) (5649:5649:5649))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (5332:5332:5332))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (5738:5738:5738) (5963:5963:5963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5867:5867:5867))
        (PORT d[1] (5174:5174:5174) (5238:5238:5238))
        (PORT d[2] (4912:4912:4912) (4858:4858:4858))
        (PORT d[3] (4935:4935:4935) (4965:4965:4965))
        (PORT d[4] (5751:5751:5751) (6005:6005:6005))
        (PORT d[5] (5465:5465:5465) (5685:5685:5685))
        (PORT d[6] (5103:5103:5103) (5068:5068:5068))
        (PORT d[7] (5164:5164:5164) (5433:5433:5433))
        (PORT d[8] (4344:4344:4344) (4407:4407:4407))
        (PORT d[9] (4932:4932:4932) (5003:5003:5003))
        (PORT d[10] (4949:4949:4949) (5002:5002:5002))
        (PORT d[11] (5503:5503:5503) (5489:5489:5489))
        (PORT d[12] (4814:4814:4814) (4860:4860:4860))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (5640:5640:5640) (5673:5673:5673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (5640:5640:5640) (5673:5673:5673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2750:2750:2750))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7765:7765:7765) (7956:7956:7956))
        (PORT d[1] (5146:5146:5146) (5254:5254:5254))
        (PORT d[2] (4906:4906:4906) (5093:5093:5093))
        (PORT d[3] (7124:7124:7124) (7370:7370:7370))
        (PORT d[4] (5850:5850:5850) (6075:6075:6075))
        (PORT d[5] (7449:7449:7449) (7675:7675:7675))
        (PORT d[6] (8600:8600:8600) (8767:8767:8767))
        (PORT d[7] (7567:7567:7567) (7758:7758:7758))
        (PORT d[8] (6251:6251:6251) (6441:6441:6441))
        (PORT d[9] (6329:6329:6329) (6391:6391:6391))
        (PORT d[10] (5898:5898:5898) (5843:5843:5843))
        (PORT d[11] (6259:6259:6259) (6522:6522:6522))
        (PORT d[12] (7466:7466:7466) (7603:7603:7603))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4629:4629:4629))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (5330:5330:5330) (5260:5260:5260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8334:8334:8334) (8474:8474:8474))
        (PORT d[1] (7016:7016:7016) (7120:7120:7120))
        (PORT d[2] (10031:10031:10031) (10091:10091:10091))
        (PORT d[3] (9618:9618:9618) (9775:9775:9775))
        (PORT d[4] (5411:5411:5411) (5638:5638:5638))
        (PORT d[5] (5674:5674:5674) (5934:5934:5934))
        (PORT d[6] (7317:7317:7317) (7253:7253:7253))
        (PORT d[7] (6713:6713:6713) (7049:7049:7049))
        (PORT d[8] (8163:8163:8163) (8205:8205:8205))
        (PORT d[9] (7534:7534:7534) (7634:7634:7634))
        (PORT d[10] (6925:6925:6925) (7040:7040:7040))
        (PORT d[11] (7633:7633:7633) (7590:7590:7590))
        (PORT d[12] (6629:6629:6629) (6836:6836:6836))
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT ena (4340:4340:4340) (4413:4413:4413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT d[0] (4340:4340:4340) (4413:4413:4413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3281:3281:3281))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7474:7474:7474) (7691:7691:7691))
        (PORT d[1] (5575:5575:5575) (5733:5733:5733))
        (PORT d[2] (5601:5601:5601) (5792:5792:5792))
        (PORT d[3] (7191:7191:7191) (7481:7481:7481))
        (PORT d[4] (5860:5860:5860) (6043:6043:6043))
        (PORT d[5] (13571:13571:13571) (13434:13434:13434))
        (PORT d[6] (8561:8561:8561) (8751:8751:8751))
        (PORT d[7] (6851:6851:6851) (7052:7052:7052))
        (PORT d[8] (5478:5478:5478) (5619:5619:5619))
        (PORT d[9] (5338:5338:5338) (5429:5429:5429))
        (PORT d[10] (6665:6665:6665) (6553:6553:6553))
        (PORT d[11] (5710:5710:5710) (5902:5902:5902))
        (PORT d[12] (6688:6688:6688) (6856:6856:6856))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4797:4797:4797))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (5397:5397:5397) (5403:5403:5403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7139:7139:7139) (7220:7220:7220))
        (PORT d[1] (7286:7286:7286) (7395:7395:7395))
        (PORT d[2] (8401:8401:8401) (8468:8468:8468))
        (PORT d[3] (7287:7287:7287) (7472:7472:7472))
        (PORT d[4] (4671:4671:4671) (4837:4837:4837))
        (PORT d[5] (3859:3859:3859) (4075:4075:4075))
        (PORT d[6] (8422:8422:8422) (8294:8294:8294))
        (PORT d[7] (5156:5156:5156) (5450:5450:5450))
        (PORT d[8] (8171:8171:8171) (8244:8244:8244))
        (PORT d[9] (8534:8534:8534) (8690:8690:8690))
        (PORT d[10] (7473:7473:7473) (7642:7642:7642))
        (PORT d[11] (8221:8221:8221) (8202:8202:8202))
        (PORT d[12] (6474:6474:6474) (6737:6737:6737))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT ena (4723:4723:4723) (4825:4825:4825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (4723:4723:4723) (4825:4825:4825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3024:3024:3024))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7481:7481:7481) (7698:7698:7698))
        (PORT d[1] (5969:5969:5969) (6119:6119:6119))
        (PORT d[2] (5158:5158:5158) (5356:5356:5356))
        (PORT d[3] (7174:7174:7174) (7462:7462:7462))
        (PORT d[4] (5836:5836:5836) (6022:6022:6022))
        (PORT d[5] (13258:13258:13258) (13131:13131:13131))
        (PORT d[6] (8902:8902:8902) (9087:9087:9087))
        (PORT d[7] (6860:6860:6860) (7055:7055:7055))
        (PORT d[8] (5790:5790:5790) (5928:5928:5928))
        (PORT d[9] (5303:5303:5303) (5392:5392:5392))
        (PORT d[10] (6669:6669:6669) (6555:6555:6555))
        (PORT d[11] (5705:5705:5705) (5902:5902:5902))
        (PORT d[12] (6985:6985:6985) (7143:7143:7143))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5791:5791:5791) (5634:5634:5634))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (6413:6413:6413) (6265:6265:6265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7124:7124:7124) (7203:7203:7203))
        (PORT d[1] (7351:7351:7351) (7470:7470:7470))
        (PORT d[2] (8414:8414:8414) (8487:8487:8487))
        (PORT d[3] (8002:8002:8002) (8171:8171:8171))
        (PORT d[4] (4951:4951:4951) (5123:5123:5123))
        (PORT d[5] (4208:4208:4208) (4417:4417:4417))
        (PORT d[6] (8432:8432:8432) (8305:8305:8305))
        (PORT d[7] (5480:5480:5480) (5777:5777:5777))
        (PORT d[8] (8193:8193:8193) (8269:8269:8269))
        (PORT d[9] (8614:8614:8614) (8779:8779:8779))
        (PORT d[10] (7498:7498:7498) (7703:7703:7703))
        (PORT d[11] (8579:8579:8579) (8560:8560:8560))
        (PORT d[12] (6483:6483:6483) (6747:6747:6747))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (4691:4691:4691) (4799:4799:4799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (4691:4691:4691) (4799:4799:4799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2804:2804:2804))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7438:7438:7438) (7628:7628:7628))
        (PORT d[1] (5186:5186:5186) (5299:5299:5299))
        (PORT d[2] (4921:4921:4921) (5099:5099:5099))
        (PORT d[3] (6801:6801:6801) (7051:7051:7051))
        (PORT d[4] (6648:6648:6648) (6914:6914:6914))
        (PORT d[5] (7157:7157:7157) (7371:7371:7371))
        (PORT d[6] (8272:8272:8272) (8435:8435:8435))
        (PORT d[7] (6870:6870:6870) (7072:7072:7072))
        (PORT d[8] (6287:6287:6287) (6494:6494:6494))
        (PORT d[9] (5603:5603:5603) (5669:5669:5669))
        (PORT d[10] (6437:6437:6437) (6356:6356:6356))
        (PORT d[11] (5608:5608:5608) (5879:5879:5879))
        (PORT d[12] (6551:6551:6551) (6722:6722:6722))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4513:4513:4513))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (5019:5019:5019) (5118:5118:5118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7999:7999:7999) (8144:8144:8144))
        (PORT d[1] (6689:6689:6689) (6794:6794:6794))
        (PORT d[2] (9355:9355:9355) (9418:9418:9418))
        (PORT d[3] (8870:8870:8870) (9028:9028:9028))
        (PORT d[4] (5630:5630:5630) (5832:5832:5832))
        (PORT d[5] (5262:5262:5262) (5516:5516:5516))
        (PORT d[6] (8574:8574:8574) (8720:8720:8720))
        (PORT d[7] (5956:5956:5956) (6293:6293:6293))
        (PORT d[8] (8758:8758:8758) (8776:8776:8776))
        (PORT d[9] (8269:8269:8269) (8360:8360:8360))
        (PORT d[10] (8364:8364:8364) (8621:8621:8621))
        (PORT d[11] (7158:7158:7158) (7096:7096:7096))
        (PORT d[12] (7898:7898:7898) (7913:7913:7913))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT ena (4680:4680:4680) (4763:4763:4763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (4680:4680:4680) (4763:4763:4763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2043:2043:2043))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3907:3907:3907))
        (PORT d[1] (6230:6230:6230) (6349:6349:6349))
        (PORT d[2] (5282:5282:5282) (5470:5470:5470))
        (PORT d[3] (5800:5800:5800) (5902:5902:5902))
        (PORT d[4] (3784:3784:3784) (3788:3788:3788))
        (PORT d[5] (7770:7770:7770) (7960:7960:7960))
        (PORT d[6] (3132:3132:3132) (3184:3184:3184))
        (PORT d[7] (5134:5134:5134) (5126:5126:5126))
        (PORT d[8] (3575:3575:3575) (3561:3561:3561))
        (PORT d[9] (5240:5240:5240) (5151:5151:5151))
        (PORT d[10] (3709:3709:3709) (3703:3703:3703))
        (PORT d[11] (6042:6042:6042) (6362:6362:6362))
        (PORT d[12] (3887:3887:3887) (3872:3872:3872))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4129:4129:4129))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (4652:4652:4652) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6257:6257:6257) (6157:6157:6157))
        (PORT d[1] (7678:7678:7678) (7787:7787:7787))
        (PORT d[2] (6076:6076:6076) (5960:5960:5960))
        (PORT d[3] (8057:8057:8057) (8180:8180:8180))
        (PORT d[4] (8102:8102:8102) (8037:8037:8037))
        (PORT d[5] (4604:4604:4604) (4774:4774:4774))
        (PORT d[6] (7843:7843:7843) (7737:7737:7737))
        (PORT d[7] (5136:5136:5136) (5443:5443:5443))
        (PORT d[8] (6732:6732:6732) (6701:6701:6701))
        (PORT d[9] (8696:8696:8696) (8856:8856:8856))
        (PORT d[10] (7812:7812:7812) (7907:7907:7907))
        (PORT d[11] (6468:6468:6468) (6426:6426:6426))
        (PORT d[12] (6624:6624:6624) (6610:6610:6610))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT ena (4881:4881:4881) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2488:2488:2488))
        (PORT d[0] (4881:4881:4881) (4893:4893:4893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2178:2178:2178))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5669:5669:5669))
        (PORT d[1] (3877:3877:3877) (3853:3853:3853))
        (PORT d[2] (4353:4353:4353) (4445:4445:4445))
        (PORT d[3] (5239:5239:5239) (5238:5238:5238))
        (PORT d[4] (5682:5682:5682) (5783:5783:5783))
        (PORT d[5] (8098:8098:8098) (8257:8257:8257))
        (PORT d[6] (8455:8455:8455) (8566:8566:8566))
        (PORT d[7] (4747:4747:4747) (4705:4705:4705))
        (PORT d[8] (5453:5453:5453) (5418:5418:5418))
        (PORT d[9] (5171:5171:5171) (5139:5139:5139))
        (PORT d[10] (5179:5179:5179) (5157:5157:5157))
        (PORT d[11] (6760:6760:6760) (7076:7076:7076))
        (PORT d[12] (6070:6070:6070) (6036:6036:6036))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4257:4257:4257))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (5027:5027:5027) (4888:4888:4888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6287:6287:6287) (6224:6224:6224))
        (PORT d[1] (4846:4846:4846) (4910:4910:4910))
        (PORT d[2] (5289:5289:5289) (5228:5228:5228))
        (PORT d[3] (5309:5309:5309) (5334:5334:5334))
        (PORT d[4] (9541:9541:9541) (9486:9486:9486))
        (PORT d[5] (5449:5449:5449) (5680:5680:5680))
        (PORT d[6] (4881:4881:4881) (4855:4855:4855))
        (PORT d[7] (4830:4830:4830) (5108:5108:5108))
        (PORT d[8] (4354:4354:4354) (4412:4412:4412))
        (PORT d[9] (4596:4596:4596) (4671:4671:4671))
        (PORT d[10] (4580:4580:4580) (4639:4639:4639))
        (PORT d[11] (4764:4764:4764) (4756:4756:4756))
        (PORT d[12] (4456:4456:4456) (4505:4505:4505))
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT ena (5975:5975:5975) (6001:6001:6001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT d[0] (5975:5975:5975) (6001:6001:6001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2503:2503:2503))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (4870:4870:4870))
        (PORT d[1] (4568:4568:4568) (4532:4532:4532))
        (PORT d[2] (4787:4787:4787) (4925:4925:4925))
        (PORT d[3] (7066:7066:7066) (7285:7285:7285))
        (PORT d[4] (5300:5300:5300) (5401:5401:5401))
        (PORT d[5] (7394:7394:7394) (7557:7557:7557))
        (PORT d[6] (8115:8115:8115) (8224:8224:8224))
        (PORT d[7] (4384:4384:4384) (4345:4345:4345))
        (PORT d[8] (4740:4740:4740) (4706:4706:4706))
        (PORT d[9] (4426:4426:4426) (4389:4389:4389))
        (PORT d[10] (4513:4513:4513) (4497:4497:4497))
        (PORT d[11] (6022:6022:6022) (6343:6343:6343))
        (PORT d[12] (5338:5338:5338) (5304:5304:5304))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5173:5173:5173) (5234:5234:5234))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (5795:5795:5795) (5865:5865:5865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5472:5472:5472))
        (PORT d[1] (5543:5543:5543) (5609:5609:5609))
        (PORT d[2] (9161:9161:9161) (9232:9232:9232))
        (PORT d[3] (5356:5356:5356) (5386:5386:5386))
        (PORT d[4] (8845:8845:8845) (8785:8785:8785))
        (PORT d[5] (5135:5135:5135) (5355:5355:5355))
        (PORT d[6] (5833:5833:5833) (5796:5796:5796))
        (PORT d[7] (5218:5218:5218) (5531:5531:5531))
        (PORT d[8] (4683:4683:4683) (4743:4743:4743))
        (PORT d[9] (5326:5326:5326) (5400:5400:5400))
        (PORT d[10] (5240:5240:5240) (5294:5294:5294))
        (PORT d[11] (5455:5455:5455) (5439:5439:5439))
        (PORT d[12] (5177:5177:5177) (5226:5226:5226))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT ena (5289:5289:5289) (5322:5322:5322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT d[0] (5289:5289:5289) (5322:5322:5322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2644:2644:2644))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8479:8479:8479) (8667:8667:8667))
        (PORT d[1] (4759:4759:4759) (4828:4828:4828))
        (PORT d[2] (4798:4798:4798) (4936:4936:4936))
        (PORT d[3] (7919:7919:7919) (8169:8169:8169))
        (PORT d[4] (4702:4702:4702) (4833:4833:4833))
        (PORT d[5] (6424:6424:6424) (6602:6602:6602))
        (PORT d[6] (2944:2944:2944) (3135:3135:3135))
        (PORT d[7] (8264:8264:8264) (8447:8447:8447))
        (PORT d[8] (4678:4678:4678) (4750:4750:4750))
        (PORT d[9] (5659:5659:5659) (5704:5704:5704))
        (PORT d[10] (6656:6656:6656) (6608:6608:6608))
        (PORT d[11] (4714:4714:4714) (4900:4900:4900))
        (PORT d[12] (6219:6219:6219) (6336:6336:6336))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5318:5318:5318))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (5837:5837:5837) (5949:5949:5949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6709:6709:6709) (6735:6735:6735))
        (PORT d[1] (7709:7709:7709) (7813:7813:7813))
        (PORT d[2] (8290:8290:8290) (8288:8288:8288))
        (PORT d[3] (6870:6870:6870) (6981:6981:6981))
        (PORT d[4] (6141:6141:6141) (6369:6369:6369))
        (PORT d[5] (6379:6379:6379) (6635:6635:6635))
        (PORT d[6] (8025:8025:8025) (7961:7961:7961))
        (PORT d[7] (6147:6147:6147) (6429:6429:6429))
        (PORT d[8] (8825:8825:8825) (8859:8859:8859))
        (PORT d[9] (7919:7919:7919) (8010:8010:8010))
        (PORT d[10] (7028:7028:7028) (7150:7150:7150))
        (PORT d[11] (8394:8394:8394) (8347:8347:8347))
        (PORT d[12] (7657:7657:7657) (7853:7853:7853))
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT ena (5038:5038:5038) (5109:5109:5109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (PORT d[0] (5038:5038:5038) (5109:5109:5109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1603:1603:1603))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2077:2077:2077))
        (PORT d[1] (5010:5010:5010) (5066:5066:5066))
        (PORT d[2] (2091:2091:2091) (2097:2097:2097))
        (PORT d[3] (3416:3416:3416) (3409:3409:3409))
        (PORT d[4] (2395:2395:2395) (2404:2404:2404))
        (PORT d[5] (2084:2084:2084) (2074:2074:2074))
        (PORT d[6] (1990:1990:1990) (1998:1998:1998))
        (PORT d[7] (2599:2599:2599) (2602:2602:2602))
        (PORT d[8] (2406:2406:2406) (2437:2437:2437))
        (PORT d[9] (5897:5897:5897) (5826:5826:5826))
        (PORT d[10] (1986:1986:1986) (1997:1997:1997))
        (PORT d[11] (3265:3265:3265) (3368:3368:3368))
        (PORT d[12] (1982:1982:1982) (2003:2003:2003))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2886:2886:2886))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (PORT d[0] (3466:3466:3466) (3517:3517:3517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6324:6324:6324) (6336:6336:6336))
        (PORT d[1] (9124:9124:9124) (9230:9230:9230))
        (PORT d[2] (7211:7211:7211) (7105:7105:7105))
        (PORT d[3] (6808:6808:6808) (6806:6806:6806))
        (PORT d[4] (9766:9766:9766) (9692:9692:9692))
        (PORT d[5] (4634:4634:4634) (4794:4794:4794))
        (PORT d[6] (6781:6781:6781) (6733:6733:6733))
        (PORT d[7] (4747:4747:4747) (5018:5018:5018))
        (PORT d[8] (7811:7811:7811) (7788:7788:7788))
        (PORT d[9] (7775:7775:7775) (7781:7781:7781))
        (PORT d[10] (7648:7648:7648) (7750:7750:7750))
        (PORT d[11] (7467:7467:7467) (7418:7418:7418))
        (PORT d[12] (8429:8429:8429) (8410:8410:8410))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT ena (3155:3155:3155) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (3155:3155:3155) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2167:2167:2167))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6049:6049:6049) (6007:6007:6007))
        (PORT d[1] (3493:3493:3493) (3457:3457:3457))
        (PORT d[2] (4099:4099:4099) (4203:4203:4203))
        (PORT d[3] (5248:5248:5248) (5252:5252:5252))
        (PORT d[4] (6042:6042:6042) (6145:6145:6145))
        (PORT d[5] (8428:8428:8428) (8583:8583:8583))
        (PORT d[6] (7439:7439:7439) (7523:7523:7523))
        (PORT d[7] (5157:5157:5157) (5120:5120:5120))
        (PORT d[8] (5801:5801:5801) (5766:5766:5766))
        (PORT d[9] (5515:5515:5515) (5477:5477:5477))
        (PORT d[10] (5523:5523:5523) (5500:5500:5500))
        (PORT d[11] (6358:6358:6358) (6707:6707:6707))
        (PORT d[12] (6439:6439:6439) (6399:6399:6399))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5894:5894:5894))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (6291:6291:6291) (6570:6570:6570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6536:6536:6536))
        (PORT d[1] (4462:4462:4462) (4527:4527:4527))
        (PORT d[2] (4642:4642:4642) (4578:4578:4578))
        (PORT d[3] (4264:4264:4264) (4296:4296:4296))
        (PORT d[4] (9566:9566:9566) (9515:9515:9515))
        (PORT d[5] (5813:5813:5813) (6040:6040:6040))
        (PORT d[6] (4444:4444:4444) (4417:4417:4417))
        (PORT d[7] (4825:4825:4825) (5102:5102:5102))
        (PORT d[8] (4028:4028:4028) (4093:4093:4093))
        (PORT d[9] (4225:4225:4225) (4298:4298:4298))
        (PORT d[10] (4509:4509:4509) (4565:4565:4565))
        (PORT d[11] (4769:4769:4769) (4755:4755:4755))
        (PORT d[12] (4105:4105:4105) (4158:4158:4158))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (6318:6318:6318) (6344:6344:6344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (6318:6318:6318) (6344:6344:6344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2601:2601:2601))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8505:8505:8505) (8696:8696:8696))
        (PORT d[1] (5036:5036:5036) (5090:5090:5090))
        (PORT d[2] (4519:4519:4519) (4669:4669:4669))
        (PORT d[3] (7911:7911:7911) (8162:8162:8162))
        (PORT d[4] (7786:7786:7786) (8052:8052:8052))
        (PORT d[5] (7458:7458:7458) (7695:7695:7695))
        (PORT d[6] (3081:3081:3081) (3274:3274:3274))
        (PORT d[7] (8252:8252:8252) (8434:8434:8434))
        (PORT d[8] (4686:4686:4686) (4759:4759:4759))
        (PORT d[9] (5311:5311:5311) (5360:5360:5360))
        (PORT d[10] (6655:6655:6655) (6607:6607:6607))
        (PORT d[11] (4718:4718:4718) (4906:4906:4906))
        (PORT d[12] (8249:8249:8249) (8388:8388:8388))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4601:4601:4601))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT d[0] (5112:5112:5112) (5232:5232:5232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6704:6704:6704) (6731:6731:6731))
        (PORT d[1] (7705:7705:7705) (7802:7802:7802))
        (PORT d[2] (7981:7981:7981) (7985:7985:7985))
        (PORT d[3] (6863:6863:6863) (6958:6958:6958))
        (PORT d[4] (6152:6152:6152) (6379:6379:6379))
        (PORT d[5] (4646:4646:4646) (4942:4942:4942))
        (PORT d[6] (8010:8010:8010) (7944:7944:7944))
        (PORT d[7] (5852:5852:5852) (6148:6148:6148))
        (PORT d[8] (8808:8808:8808) (8841:8841:8841))
        (PORT d[9] (7905:7905:7905) (7996:7996:7996))
        (PORT d[10] (6722:6722:6722) (6851:6851:6851))
        (PORT d[11] (8314:8314:8314) (8261:8261:8261))
        (PORT d[12] (7319:7319:7319) (7519:7519:7519))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT ena (5037:5037:5037) (5109:5109:5109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT d[0] (5037:5037:5037) (5109:5109:5109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2901:2901:2901))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7849:7849:7849) (8105:8105:8105))
        (PORT d[1] (6574:6574:6574) (6708:6708:6708))
        (PORT d[2] (5969:5969:5969) (6179:6179:6179))
        (PORT d[3] (8233:8233:8233) (8518:8518:8518))
        (PORT d[4] (6180:6180:6180) (6370:6370:6370))
        (PORT d[5] (12466:12466:12466) (12327:12327:12327))
        (PORT d[6] (10008:10008:10008) (10188:10188:10188))
        (PORT d[7] (6906:6906:6906) (7113:7113:7113))
        (PORT d[8] (5829:5829:5829) (5969:5969:5969))
        (PORT d[9] (5669:5669:5669) (5759:5759:5759))
        (PORT d[10] (7753:7753:7753) (7636:7636:7636))
        (PORT d[11] (6738:6738:6738) (6923:6923:6923))
        (PORT d[12] (7686:7686:7686) (7846:7846:7846))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6872:6872:6872) (6899:6899:6899))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (7494:7494:7494) (7530:7530:7530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7904:7904:7904) (8000:8000:8000))
        (PORT d[1] (8481:8481:8481) (8606:8606:8606))
        (PORT d[2] (9097:9097:9097) (9167:9167:9167))
        (PORT d[3] (8745:8745:8745) (8912:8912:8912))
        (PORT d[4] (5294:5294:5294) (5472:5472:5472))
        (PORT d[5] (4972:4972:4972) (5183:5183:5183))
        (PORT d[6] (9547:9547:9547) (9421:9421:9421))
        (PORT d[7] (4809:4809:4809) (5071:5071:5071))
        (PORT d[8] (8902:8902:8902) (8978:8978:8978))
        (PORT d[9] (9335:9335:9335) (9500:9500:9500))
        (PORT d[10] (7479:7479:7479) (7653:7653:7653))
        (PORT d[11] (9320:9320:9320) (9293:9293:9293))
        (PORT d[12] (7446:7446:7446) (7693:7693:7693))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (5440:5440:5440) (5544:5544:5544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (5440:5440:5440) (5544:5544:5544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2430:2430:2430))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8371:8371:8371) (8595:8595:8595))
        (PORT d[1] (4397:4397:4397) (4499:4499:4499))
        (PORT d[2] (6868:6868:6868) (7025:7025:7025))
        (PORT d[3] (7440:7440:7440) (7656:7656:7656))
        (PORT d[4] (6715:6715:6715) (6797:6797:6797))
        (PORT d[5] (6195:6195:6195) (6279:6279:6279))
        (PORT d[6] (7823:7823:7823) (7880:7880:7880))
        (PORT d[7] (6218:6218:6218) (6161:6161:6161))
        (PORT d[8] (3353:3353:3353) (3527:3527:3527))
        (PORT d[9] (6966:6966:6966) (7000:7000:7000))
        (PORT d[10] (7559:7559:7559) (7782:7782:7782))
        (PORT d[11] (6504:6504:6504) (6474:6474:6474))
        (PORT d[12] (7528:7528:7528) (7590:7590:7590))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5213:5213:5213) (5213:5213:5213))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (5835:5835:5835) (5844:5844:5844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11075:11075:11075) (11075:11075:11075))
        (PORT d[1] (4749:4749:4749) (4824:4824:4824))
        (PORT d[2] (10748:10748:10748) (10736:10736:10736))
        (PORT d[3] (11787:11787:11787) (11865:11865:11865))
        (PORT d[4] (12161:12161:12161) (12049:12049:12049))
        (PORT d[5] (3011:3011:3011) (3161:3161:3161))
        (PORT d[6] (10508:10508:10508) (10547:10547:10547))
        (PORT d[7] (3777:3777:3777) (3755:3755:3755))
        (PORT d[8] (13165:13165:13165) (13303:13303:13303))
        (PORT d[9] (4010:4010:4010) (4168:4168:4168))
        (PORT d[10] (12320:12320:12320) (12463:12463:12463))
        (PORT d[11] (5722:5722:5722) (5863:5863:5863))
        (PORT d[12] (4103:4103:4103) (4177:4177:4177))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT ena (6419:6419:6419) (6458:6458:6458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (6419:6419:6419) (6458:6458:6458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2384:2384:2384))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8537:8537:8537) (8779:8779:8779))
        (PORT d[1] (4768:4768:4768) (4858:4858:4858))
        (PORT d[2] (7647:7647:7647) (7812:7812:7812))
        (PORT d[3] (7820:7820:7820) (8036:8036:8036))
        (PORT d[4] (7048:7048:7048) (7126:7126:7126))
        (PORT d[5] (6205:6205:6205) (6291:6291:6291))
        (PORT d[6] (8190:8190:8190) (8239:8239:8239))
        (PORT d[7] (6272:6272:6272) (6222:6222:6222))
        (PORT d[8] (3667:3667:3667) (3834:3834:3834))
        (PORT d[9] (7320:7320:7320) (7349:7349:7349))
        (PORT d[10] (7912:7912:7912) (8135:8135:8135))
        (PORT d[11] (6483:6483:6483) (6464:6464:6464))
        (PORT d[12] (7483:7483:7483) (7549:7549:7549))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2777:2777:2777))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (3411:3411:3411) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10682:10682:10682) (10683:10683:10683))
        (PORT d[1] (4792:4792:4792) (4869:4869:4869))
        (PORT d[2] (10378:10378:10378) (10366:10366:10366))
        (PORT d[3] (11438:11438:11438) (11513:11513:11513))
        (PORT d[4] (11824:11824:11824) (11718:11718:11718))
        (PORT d[5] (2957:2957:2957) (3100:3100:3100))
        (PORT d[6] (10170:10170:10170) (10214:10214:10214))
        (PORT d[7] (5557:5557:5557) (5566:5566:5566))
        (PORT d[8] (4192:4192:4192) (4290:4290:4290))
        (PORT d[9] (3956:3956:3956) (4107:4107:4107))
        (PORT d[10] (11919:11919:11919) (12058:12058:12058))
        (PORT d[11] (5401:5401:5401) (5543:5543:5543))
        (PORT d[12] (4471:4471:4471) (4539:4539:4539))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT ena (6769:6769:6769) (6807:6807:6807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (6769:6769:6769) (6807:6807:6807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2790:2790:2790))
        (PORT clk (2493:2493:2493) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8189:8189:8189) (8430:8430:8430))
        (PORT d[1] (4068:4068:4068) (4174:4174:4174))
        (PORT d[2] (6542:6542:6542) (6706:6706:6706))
        (PORT d[3] (7071:7071:7071) (7284:7284:7284))
        (PORT d[4] (6377:6377:6377) (6461:6461:6461))
        (PORT d[5] (5837:5837:5837) (5919:5919:5919))
        (PORT d[6] (7469:7469:7469) (7526:7526:7526))
        (PORT d[7] (5858:5858:5858) (5802:5802:5802))
        (PORT d[8] (3302:3302:3302) (3467:3467:3467))
        (PORT d[9] (6633:6633:6633) (6667:6667:6667))
        (PORT d[10] (7200:7200:7200) (7421:7421:7421))
        (PORT d[11] (6145:6145:6145) (6122:6122:6122))
        (PORT d[12] (7183:7183:7183) (7244:7244:7244))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5429:5429:5429))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (PORT d[0] (5977:5977:5977) (6060:6060:6060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4140:4140:4140))
        (PORT d[1] (4081:4081:4081) (4175:4175:4175))
        (PORT d[2] (3446:3446:3446) (3640:3640:3640))
        (PORT d[3] (12140:12140:12140) (12212:12212:12212))
        (PORT d[4] (5513:5513:5513) (5357:5357:5357))
        (PORT d[5] (2507:2507:2507) (2603:2603:2603))
        (PORT d[6] (4466:4466:4466) (4426:4426:4426))
        (PORT d[7] (4068:4068:4068) (4039:4039:4039))
        (PORT d[8] (4536:4536:4536) (4592:4592:4592))
        (PORT d[9] (4359:4359:4359) (4513:4513:4513))
        (PORT d[10] (12305:12305:12305) (12446:12446:12446))
        (PORT d[11] (6041:6041:6041) (6178:6178:6178))
        (PORT d[12] (4764:4764:4764) (4830:4830:4830))
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT ena (6056:6056:6056) (6089:6089:6089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT d[0] (6056:6056:6056) (6089:6089:6089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2825:2825:2825))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8156:8156:8156) (8395:8395:8395))
        (PORT d[1] (5603:5603:5603) (5730:5730:5730))
        (PORT d[2] (6919:6919:6919) (7083:7083:7083))
        (PORT d[3] (7093:7093:7093) (7292:7292:7292))
        (PORT d[4] (6380:6380:6380) (6464:6464:6464))
        (PORT d[5] (5550:5550:5550) (5638:5638:5638))
        (PORT d[6] (7424:7424:7424) (7478:7478:7478))
        (PORT d[7] (5495:5495:5495) (5445:5445:5445))
        (PORT d[8] (3970:3970:3970) (4129:4129:4129))
        (PORT d[9] (6615:6615:6615) (6646:6646:6646))
        (PORT d[10] (7199:7199:7199) (7420:7420:7420))
        (PORT d[11] (5499:5499:5499) (5502:5502:5502))
        (PORT d[12] (6781:6781:6781) (6842:6842:6842))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3830:3830:3830))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (4407:4407:4407) (4461:4461:4461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4140:4140:4140))
        (PORT d[1] (4783:4783:4783) (4862:4862:4862))
        (PORT d[2] (11104:11104:11104) (11091:11091:11091))
        (PORT d[3] (11833:11833:11833) (11917:11917:11917))
        (PORT d[4] (5223:5223:5223) (5080:5080:5080))
        (PORT d[5] (2549:2549:2549) (2648:2648:2648))
        (PORT d[6] (4467:4467:4467) (4426:4426:4426))
        (PORT d[7] (4382:4382:4382) (4332:4332:4332))
        (PORT d[8] (4523:4523:4523) (4579:4579:4579))
        (PORT d[9] (4333:4333:4333) (4485:4485:4485))
        (PORT d[10] (12637:12637:12637) (12774:12774:12774))
        (PORT d[11] (5314:5314:5314) (5484:5484:5484))
        (PORT d[12] (4777:4777:4777) (4842:4842:4842))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (6054:6054:6054) (6087:6087:6087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (6054:6054:6054) (6087:6087:6087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2037:2037:2037))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6595:6595:6595) (6698:6698:6698))
        (PORT d[1] (5330:5330:5330) (5362:5362:5362))
        (PORT d[2] (4656:4656:4656) (4718:4718:4718))
        (PORT d[3] (5680:5680:5680) (5701:5701:5701))
        (PORT d[4] (5234:5234:5234) (5295:5295:5295))
        (PORT d[5] (2039:2039:2039) (2019:2019:2019))
        (PORT d[6] (8288:8288:8288) (8466:8466:8466))
        (PORT d[7] (2631:2631:2631) (2642:2642:2642))
        (PORT d[8] (2435:2435:2435) (2443:2443:2443))
        (PORT d[9] (5852:5852:5852) (5884:5884:5884))
        (PORT d[10] (2783:2783:2783) (2763:2763:2763))
        (PORT d[11] (2567:2567:2567) (2548:2548:2548))
        (PORT d[12] (1850:1850:1850) (1863:1863:1863))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2343:2343:2343))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT d[0] (3091:3091:3091) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9128:9128:9128) (9068:9068:9068))
        (PORT d[1] (6036:6036:6036) (6232:6232:6232))
        (PORT d[2] (7462:7462:7462) (7386:7386:7386))
        (PORT d[3] (7861:7861:7861) (7887:7887:7887))
        (PORT d[4] (6973:6973:6973) (6851:6851:6851))
        (PORT d[5] (5513:5513:5513) (5749:5749:5749))
        (PORT d[6] (6385:6385:6385) (6440:6440:6440))
        (PORT d[7] (5100:5100:5100) (5368:5368:5368))
        (PORT d[8] (8969:8969:8969) (9069:9069:9069))
        (PORT d[9] (8203:8203:8203) (8297:8297:8297))
        (PORT d[10] (6981:6981:6981) (7090:7090:7090))
        (PORT d[11] (7932:7932:7932) (7926:7926:7926))
        (PORT d[12] (7684:7684:7684) (7722:7722:7722))
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT ena (2361:2361:2361) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT d[0] (2361:2361:2361) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2447:2447:2447))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6641:6641:6641) (6774:6774:6774))
        (PORT d[1] (6690:6690:6690) (6789:6789:6789))
        (PORT d[2] (5867:5867:5867) (6041:6041:6041))
        (PORT d[3] (7397:7397:7397) (7564:7564:7564))
        (PORT d[4] (5006:5006:5006) (5118:5118:5118))
        (PORT d[5] (6750:6750:6750) (6908:6908:6908))
        (PORT d[6] (2967:2967:2967) (3094:3094:3094))
        (PORT d[7] (6304:6304:6304) (6336:6336:6336))
        (PORT d[8] (5403:5403:5403) (5505:5505:5505))
        (PORT d[9] (5280:5280:5280) (5364:5364:5364))
        (PORT d[10] (8832:8832:8832) (9197:9197:9197))
        (PORT d[11] (3607:3607:3607) (3730:3730:3730))
        (PORT d[12] (6541:6541:6541) (6561:6561:6561))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3777:3777:3777))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (4415:4415:4415) (4433:4433:4433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7783:7783:7783) (7784:7784:7784))
        (PORT d[1] (7766:7766:7766) (7907:7907:7907))
        (PORT d[2] (8197:8197:8197) (8158:8158:8158))
        (PORT d[3] (8939:8939:8939) (9020:9020:9020))
        (PORT d[4] (9274:9274:9274) (9161:9161:9161))
        (PORT d[5] (3467:3467:3467) (3660:3660:3660))
        (PORT d[6] (7658:7658:7658) (7710:7710:7710))
        (PORT d[7] (4508:4508:4508) (4557:4557:4557))
        (PORT d[8] (9051:9051:9051) (9187:9187:9187))
        (PORT d[9] (8324:8324:8324) (8525:8525:8525))
        (PORT d[10] (9126:9126:9126) (9276:9276:9276))
        (PORT d[11] (8116:8116:8116) (8124:8124:8124))
        (PORT d[12] (7825:7825:7825) (7896:7896:7896))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (5721:5721:5721) (5793:5793:5793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (5721:5721:5721) (5793:5793:5793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2113:2113:2113))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3174:3174:3174))
        (PORT d[1] (7579:7579:7579) (7689:7689:7689))
        (PORT d[2] (2456:2456:2456) (2460:2460:2460))
        (PORT d[3] (3093:3093:3093) (3092:3092:3092))
        (PORT d[4] (2413:2413:2413) (2423:2423:2423))
        (PORT d[5] (2430:2430:2430) (2414:2414:2414))
        (PORT d[6] (2370:2370:2370) (2380:2380:2380))
        (PORT d[7] (2255:2255:2255) (2261:2261:2261))
        (PORT d[8] (2828:2828:2828) (2858:2858:2858))
        (PORT d[9] (5552:5552:5552) (5486:5486:5486))
        (PORT d[10] (2647:2647:2647) (2647:2647:2647))
        (PORT d[11] (4067:4067:4067) (4202:4202:4202))
        (PORT d[12] (3002:3002:3002) (3012:3012:3012))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2402:2402:2402))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (3127:3127:3127) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6908:6908:6908) (6804:6804:6804))
        (PORT d[1] (8762:8762:8762) (8870:8870:8870))
        (PORT d[2] (6866:6866:6866) (6762:6762:6762))
        (PORT d[3] (7161:7161:7161) (7159:7159:7159))
        (PORT d[4] (9427:9427:9427) (9355:9355:9355))
        (PORT d[5] (4313:4313:4313) (4478:4478:4478))
        (PORT d[6] (7518:7518:7518) (7523:7523:7523))
        (PORT d[7] (4789:4789:4789) (5066:5066:5066))
        (PORT d[8] (7454:7454:7454) (7434:7434:7434))
        (PORT d[9] (7432:7432:7432) (7442:7442:7442))
        (PORT d[10] (7282:7282:7282) (7382:7382:7382))
        (PORT d[11] (7103:7103:7103) (7054:7054:7054))
        (PORT d[12] (8092:8092:8092) (8071:8071:8071))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT ena (3512:3512:3512) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (3512:3512:3512) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2064:2064:2064))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2108:2108:2108))
        (PORT d[1] (5011:5011:5011) (5067:5067:5067))
        (PORT d[2] (1781:1781:1781) (1783:1783:1783))
        (PORT d[3] (3398:3398:3398) (3389:3389:3389))
        (PORT d[4] (2405:2405:2405) (2414:2414:2414))
        (PORT d[5] (2417:2417:2417) (2426:2426:2426))
        (PORT d[6] (1659:1659:1659) (1672:1672:1672))
        (PORT d[7] (2966:2966:2966) (2964:2964:2964))
        (PORT d[8] (2125:2125:2125) (2168:2168:2168))
        (PORT d[9] (6257:6257:6257) (6179:6179:6179))
        (PORT d[10] (2042:2042:2042) (2059:2059:2059))
        (PORT d[11] (3283:3283:3283) (3387:3387:3387))
        (PORT d[12] (2289:2289:2289) (2302:2302:2302))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2151:2151:2151))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (PORT d[0] (2884:2884:2884) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7661:7661:7661) (7558:7558:7558))
        (PORT d[1] (9420:9420:9420) (9506:9506:9506))
        (PORT d[2] (7485:7485:7485) (7371:7371:7371))
        (PORT d[3] (7150:7150:7150) (7149:7149:7149))
        (PORT d[4] (9796:9796:9796) (9717:9717:9717))
        (PORT d[5] (4661:4661:4661) (4822:4822:4822))
        (PORT d[6] (7923:7923:7923) (7934:7934:7934))
        (PORT d[7] (4733:4733:4733) (5004:5004:5004))
        (PORT d[8] (8113:8113:8113) (8084:8084:8084))
        (PORT d[9] (8079:8079:8079) (8077:8077:8077))
        (PORT d[10] (7657:7657:7657) (7759:7759:7759))
        (PORT d[11] (7822:7822:7822) (7768:7768:7768))
        (PORT d[12] (8455:8455:8455) (8438:8438:8438))
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT ena (3147:3147:3147) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT d[0] (3147:3147:3147) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2395:2395:2395))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1801:1801:1801))
        (PORT d[1] (1707:1707:1707) (1720:1720:1720))
        (PORT d[2] (1693:1693:1693) (1706:1706:1706))
        (PORT d[3] (1682:1682:1682) (1689:1689:1689))
        (PORT d[4] (2056:2056:2056) (2068:2068:2068))
        (PORT d[5] (1963:1963:1963) (1952:1952:1952))
        (PORT d[6] (1636:1636:1636) (1646:1646:1646))
        (PORT d[7] (2949:2949:2949) (2949:2949:2949))
        (PORT d[8] (2069:2069:2069) (2103:2103:2103))
        (PORT d[9] (1681:1681:1681) (1690:1690:1690))
        (PORT d[10] (1634:1634:1634) (1657:1657:1657))
        (PORT d[11] (3396:3396:3396) (3409:3409:3409))
        (PORT d[12] (2342:2342:2342) (2358:2358:2358))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3096:3096:3096))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (3842:3842:3842) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8036:8036:8036) (7928:7928:7928))
        (PORT d[1] (9485:9485:9485) (9590:9590:9590))
        (PORT d[2] (7560:7560:7560) (7452:7452:7452))
        (PORT d[3] (7175:7175:7175) (7179:7179:7179))
        (PORT d[4] (10103:10103:10103) (10023:10023:10023))
        (PORT d[5] (5066:5066:5066) (5236:5236:5236))
        (PORT d[6] (8231:8231:8231) (8233:8233:8233))
        (PORT d[7] (6176:6176:6176) (6486:6486:6486))
        (PORT d[8] (8146:8146:8146) (8121:8121:8121))
        (PORT d[9] (8132:8132:8132) (8137:8137:8137))
        (PORT d[10] (8020:8020:8020) (8118:8118:8118))
        (PORT d[11] (7825:7825:7825) (7778:7778:7778))
        (PORT d[12] (8795:8795:8795) (8778:8778:8778))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (2801:2801:2801) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (2801:2801:2801) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2037:2037:2037))
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1721:1721:1721))
        (PORT d[1] (1727:1727:1727) (1743:1743:1743))
        (PORT d[2] (1711:1711:1711) (1721:1721:1721))
        (PORT d[3] (3409:3409:3409) (3388:3388:3388))
        (PORT d[4] (1716:1716:1716) (1728:1728:1728))
        (PORT d[5] (1669:1669:1669) (1662:1662:1662))
        (PORT d[6] (1658:1658:1658) (1671:1671:1671))
        (PORT d[7] (2973:2973:2973) (2972:2972:2972))
        (PORT d[8] (2445:2445:2445) (2484:2484:2484))
        (PORT d[9] (6231:6231:6231) (6151:6151:6151))
        (PORT d[10] (2003:2003:2003) (2016:2016:2016))
        (PORT d[11] (3243:3243:3243) (3343:3343:3343))
        (PORT d[12] (2336:2336:2336) (2357:2357:2357))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2149:2149:2149))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (PORT d[0] (2873:2873:2873) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7642:7642:7642) (7538:7538:7538))
        (PORT d[1] (9477:9477:9477) (9581:9581:9581))
        (PORT d[2] (7578:7578:7578) (7472:7472:7472))
        (PORT d[3] (7516:7516:7516) (7509:7509:7509))
        (PORT d[4] (5720:5720:5720) (5929:5929:5929))
        (PORT d[5] (4985:4985:4985) (5144:5144:5144))
        (PORT d[6] (7906:7906:7906) (7915:7915:7915))
        (PORT d[7] (6123:6123:6123) (6436:6436:6436))
        (PORT d[8] (8125:8125:8125) (8097:8097:8097))
        (PORT d[9] (8093:8093:8093) (8093:8093:8093))
        (PORT d[10] (7658:7658:7658) (7760:7760:7760))
        (PORT d[11] (7816:7816:7816) (7769:7769:7769))
        (PORT d[12] (8771:8771:8771) (8750:8750:8750))
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT ena (3134:3134:3134) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT d[0] (3134:3134:3134) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2401:2401:2401))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6652:6652:6652) (6773:6773:6773))
        (PORT d[1] (6316:6316:6316) (6409:6409:6409))
        (PORT d[2] (5922:5922:5922) (6101:6101:6101))
        (PORT d[3] (6996:6996:6996) (7164:7164:7164))
        (PORT d[4] (4892:4892:4892) (4989:4989:4989))
        (PORT d[5] (6711:6711:6711) (6862:6862:6862))
        (PORT d[6] (9717:9717:9717) (9952:9952:9952))
        (PORT d[7] (6295:6295:6295) (6330:6330:6330))
        (PORT d[8] (5389:5389:5389) (5489:5489:5489))
        (PORT d[9] (5279:5279:5279) (5363:5363:5363))
        (PORT d[10] (8832:8832:8832) (9197:9197:9197))
        (PORT d[11] (3851:3851:3851) (3960:3960:3960))
        (PORT d[12] (6565:6565:6565) (6589:6589:6589))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (5168:5168:5168))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (5551:5551:5551) (5799:5799:5799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7803:7803:7803) (7804:7804:7804))
        (PORT d[1] (7760:7760:7760) (7903:7903:7903))
        (PORT d[2] (7561:7561:7561) (7550:7550:7550))
        (PORT d[3] (8684:8684:8684) (8785:8785:8785))
        (PORT d[4] (9293:9293:9293) (9182:9182:9182))
        (PORT d[5] (3817:3817:3817) (4004:4004:4004))
        (PORT d[6] (7329:7329:7329) (7385:7385:7385))
        (PORT d[7] (4851:4851:4851) (4889:4889:4889))
        (PORT d[8] (5019:5019:5019) (5198:5198:5198))
        (PORT d[9] (8324:8324:8324) (8526:8526:8526))
        (PORT d[10] (8749:8749:8749) (8903:8903:8903))
        (PORT d[11] (8109:8109:8109) (8116:8116:8116))
        (PORT d[12] (7848:7848:7848) (7919:7919:7919))
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT ena (5686:5686:5686) (5755:5755:5755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT d[0] (5686:5686:5686) (5755:5755:5755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2435:2435:2435))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7287:7287:7287) (7404:7404:7404))
        (PORT d[1] (6665:6665:6665) (6763:6763:6763))
        (PORT d[2] (6233:6233:6233) (6406:6406:6406))
        (PORT d[3] (7394:7394:7394) (7560:7560:7560))
        (PORT d[4] (5311:5311:5311) (5415:5415:5415))
        (PORT d[5] (6720:6720:6720) (6873:6873:6873))
        (PORT d[6] (2968:2968:2968) (3094:3094:3094))
        (PORT d[7] (6581:6581:6581) (6608:6608:6608))
        (PORT d[8] (5380:5380:5380) (5478:5478:5478))
        (PORT d[9] (5616:5616:5616) (5696:5696:5696))
        (PORT d[10] (8794:8794:8794) (9155:9155:9155))
        (PORT d[11] (3885:3885:3885) (4000:4000:4000))
        (PORT d[12] (6542:6542:6542) (6562:6562:6562))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4036:4036:4036))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (4719:4719:4719) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7812:7812:7812) (7814:7814:7814))
        (PORT d[1] (8109:8109:8109) (8251:8251:8251))
        (PORT d[2] (7919:7919:7919) (7901:7901:7901))
        (PORT d[3] (9039:9039:9039) (9129:9129:9129))
        (PORT d[4] (9275:9275:9275) (9162:9162:9162))
        (PORT d[5] (3470:3470:3470) (3668:3668:3668))
        (PORT d[6] (7368:7368:7368) (7427:7427:7427))
        (PORT d[7] (4849:4849:4849) (4891:4891:4891))
        (PORT d[8] (10095:10095:10095) (10258:10258:10258))
        (PORT d[9] (8636:8636:8636) (8838:8838:8838))
        (PORT d[10] (9164:9164:9164) (9320:9320:9320))
        (PORT d[11] (8148:8148:8148) (8160:8160:8160))
        (PORT d[12] (8182:8182:8182) (8249:8249:8249))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT ena (5694:5694:5694) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT d[0] (5694:5694:5694) (5764:5764:5764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2408:2408:2408))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6945:6945:6945) (7067:7067:7067))
        (PORT d[1] (6319:6319:6319) (6415:6415:6415))
        (PORT d[2] (5894:5894:5894) (6071:6071:6071))
        (PORT d[3] (7042:7042:7042) (7215:7215:7215))
        (PORT d[4] (4978:4978:4978) (5080:5080:5080))
        (PORT d[5] (6695:6695:6695) (6844:6844:6844))
        (PORT d[6] (2604:2604:2604) (2738:2738:2738))
        (PORT d[7] (6266:6266:6266) (6293:6293:6293))
        (PORT d[8] (5055:5055:5055) (5159:5159:5159))
        (PORT d[9] (5303:5303:5303) (5391:5391:5391))
        (PORT d[10] (8793:8793:8793) (9157:9157:9157))
        (PORT d[11] (4597:4597:4597) (4698:4698:4698))
        (PORT d[12] (6519:6519:6519) (6536:6536:6536))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3802:3802:3802))
        (PORT clk (2482:2482:2482) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT d[0] (4526:4526:4526) (4433:4433:4433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7813:7813:7813) (7814:7814:7814))
        (PORT d[1] (7757:7757:7757) (7898:7898:7898))
        (PORT d[2] (7534:7534:7534) (7522:7522:7522))
        (PORT d[3] (8356:8356:8356) (8461:8461:8461))
        (PORT d[4] (9581:9581:9581) (9441:9441:9441))
        (PORT d[5] (4187:4187:4187) (4411:4411:4411))
        (PORT d[6] (8692:8692:8692) (8753:8753:8753))
        (PORT d[7] (4850:4850:4850) (4888:4888:4888))
        (PORT d[8] (9758:9758:9758) (9924:9924:9924))
        (PORT d[9] (8733:8733:8733) (8941:8941:8941))
        (PORT d[10] (8779:8779:8779) (8938:8938:8938))
        (PORT d[11] (8126:8126:8126) (8135:8135:8135))
        (PORT d[12] (7818:7818:7818) (7888:7888:7888))
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (PORT ena (5698:5698:5698) (5766:5766:5766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (PORT d[0] (5698:5698:5698) (5766:5766:5766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2430:2430:2430))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6995:6995:6995) (7164:7164:7164))
        (PORT d[1] (7003:7003:7003) (7094:7094:7094))
        (PORT d[2] (6606:6606:6606) (6763:6763:6763))
        (PORT d[3] (6242:6242:6242) (6376:6376:6376))
        (PORT d[4] (5695:5695:5695) (5801:5801:5801))
        (PORT d[5] (7162:7162:7162) (7318:7318:7318))
        (PORT d[6] (10113:10113:10113) (10351:10351:10351))
        (PORT d[7] (6926:6926:6926) (6953:6953:6953))
        (PORT d[8] (5760:5760:5760) (5861:5861:5861))
        (PORT d[9] (5638:5638:5638) (5721:5721:5721))
        (PORT d[10] (7327:7327:7327) (7669:7669:7669))
        (PORT d[11] (3936:3936:3936) (4054:4054:4054))
        (PORT d[12] (7255:7255:7255) (7278:7278:7278))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3907:3907:3907))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (PORT d[0] (4544:4544:4544) (4538:4538:4538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8196:8196:8196) (8199:8199:8199))
        (PORT d[1] (8422:8422:8422) (8556:8556:8556))
        (PORT d[2] (8272:8272:8272) (8256:8256:8256))
        (PORT d[3] (9341:9341:9341) (9420:9420:9420))
        (PORT d[4] (9678:9678:9678) (9571:9571:9571))
        (PORT d[5] (3382:3382:3382) (3568:3568:3568))
        (PORT d[6] (8008:8008:8008) (8059:8059:8059))
        (PORT d[7] (4849:4849:4849) (4892:4892:4892))
        (PORT d[8] (10647:10647:10647) (10776:10776:10776))
        (PORT d[9] (9394:9394:9394) (9588:9588:9588))
        (PORT d[10] (9481:9481:9481) (9633:9633:9633))
        (PORT d[11] (8482:8482:8482) (8492:8492:8492))
        (PORT d[12] (8833:8833:8833) (8891:8891:8891))
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT ena (6084:6084:6084) (6156:6156:6156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT d[0] (6084:6084:6084) (6156:6156:6156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2260:2260:2260))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7295:7295:7295) (7413:7413:7413))
        (PORT d[1] (5039:5039:5039) (5118:5118:5118))
        (PORT d[2] (6262:6262:6262) (6436:6436:6436))
        (PORT d[3] (7377:7377:7377) (7543:7543:7543))
        (PORT d[4] (5370:5370:5370) (5477:5477:5477))
        (PORT d[5] (7153:7153:7153) (7309:7309:7309))
        (PORT d[6] (9770:9770:9770) (10008:10008:10008))
        (PORT d[7] (6598:6598:6598) (6618:6618:6618))
        (PORT d[8] (5411:5411:5411) (5514:5514:5514))
        (PORT d[9] (5661:5661:5661) (5747:5747:5747))
        (PORT d[10] (7064:7064:7064) (7412:7412:7412))
        (PORT d[11] (3926:3926:3926) (4044:4044:4044))
        (PORT d[12] (6884:6884:6884) (6903:6903:6903))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3191:3191:3191))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (3778:3778:3778) (3799:3799:3799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8161:8161:8161) (8161:8161:8161))
        (PORT d[1] (8101:8101:8101) (8239:8239:8239))
        (PORT d[2] (7893:7893:7893) (7875:7875:7875))
        (PORT d[3] (8704:8704:8704) (8807:8807:8807))
        (PORT d[4] (9652:9652:9652) (9542:9542:9542))
        (PORT d[5] (3462:3462:3462) (3659:3659:3659))
        (PORT d[6] (7678:7678:7678) (7734:7734:7734))
        (PORT d[7] (5182:5182:5182) (5214:5214:5214))
        (PORT d[8] (10653:10653:10653) (10780:10780:10780))
        (PORT d[9] (8330:8330:8330) (8533:8533:8533))
        (PORT d[10] (9134:9134:9134) (9285:9285:9285))
        (PORT d[11] (8489:8489:8489) (8500:8500:8500))
        (PORT d[12] (8153:8153:8153) (8218:8218:8218))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT ena (6034:6034:6034) (6102:6102:6102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (6034:6034:6034) (6102:6102:6102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2440:2440:2440))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2124:2124:2124))
        (PORT d[1] (5004:5004:5004) (5059:5059:5059))
        (PORT d[2] (2093:2093:2093) (2104:2104:2104))
        (PORT d[3] (2054:2054:2054) (2061:2061:2061))
        (PORT d[4] (2053:2053:2053) (2056:2056:2056))
        (PORT d[5] (2059:2059:2059) (2048:2048:2048))
        (PORT d[6] (2030:2030:2030) (2042:2042:2042))
        (PORT d[7] (2598:2598:2598) (2601:2601:2601))
        (PORT d[8] (2465:2465:2465) (2500:2500:2500))
        (PORT d[9] (5908:5908:5908) (5833:5833:5833))
        (PORT d[10] (2216:2216:2216) (2213:2213:2213))
        (PORT d[11] (3297:3297:3297) (3404:3404:3404))
        (PORT d[12] (3369:3369:3369) (3375:3375:3375))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3117:3117:3117))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (3698:3698:3698) (3722:3722:3722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (7177:7177:7177))
        (PORT d[1] (9095:9095:9095) (9199:9199:9199))
        (PORT d[2] (7252:7252:7252) (7147:7147:7147))
        (PORT d[3] (7208:7208:7208) (7210:7210:7210))
        (PORT d[4] (9474:9474:9474) (9406:9406:9406))
        (PORT d[5] (4651:4651:4651) (4811:4811:4811))
        (PORT d[6] (7558:7558:7558) (7567:7567:7567))
        (PORT d[7] (5562:5562:5562) (5908:5908:5908))
        (PORT d[8] (7805:7805:7805) (7782:7782:7782))
        (PORT d[9] (3733:3733:3733) (3862:3862:3862))
        (PORT d[10] (7664:7664:7664) (7768:7768:7768))
        (PORT d[11] (7497:7497:7497) (7453:7453:7453))
        (PORT d[12] (8420:8420:8420) (8401:8401:8401))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT ena (3156:3156:3156) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (3156:3156:3156) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2738:2738:2738))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8546:8546:8546) (8789:8789:8789))
        (PORT d[1] (4874:4874:4874) (5011:5011:5011))
        (PORT d[2] (7972:7972:7972) (8136:8136:8136))
        (PORT d[3] (7871:7871:7871) (8092:8092:8092))
        (PORT d[4] (7389:7389:7389) (7467:7467:7467))
        (PORT d[5] (6525:6525:6525) (6603:6603:6603))
        (PORT d[6] (8165:8165:8165) (8212:8212:8212))
        (PORT d[7] (6624:6624:6624) (6571:6571:6571))
        (PORT d[8] (3689:3689:3689) (3858:3858:3858))
        (PORT d[9] (7358:7358:7358) (7392:7392:7392))
        (PORT d[10] (7877:7877:7877) (8103:8103:8103))
        (PORT d[11] (6800:6800:6800) (6777:6777:6777))
        (PORT d[12] (7886:7886:7886) (7948:7948:7948))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5884:5884:5884) (5874:5874:5874))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (PORT d[0] (6506:6506:6506) (6505:6505:6505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10358:10358:10358) (10369:10369:10369))
        (PORT d[1] (5166:5166:5166) (5281:5281:5281))
        (PORT d[2] (10394:10394:10394) (10369:10369:10369))
        (PORT d[3] (11092:11092:11092) (11176:11176:11176))
        (PORT d[4] (11861:11861:11861) (11752:11752:11752))
        (PORT d[5] (2989:2989:2989) (3130:3130:3130))
        (PORT d[6] (4512:4512:4512) (4474:4474:4474))
        (PORT d[7] (5224:5224:5224) (5238:5238:5238))
        (PORT d[8] (12505:12505:12505) (12660:12660:12660))
        (PORT d[9] (3976:3976:3976) (4128:4128:4128))
        (PORT d[10] (11578:11578:11578) (11721:11721:11721))
        (PORT d[11] (5399:5399:5399) (5542:5542:5542))
        (PORT d[12] (4420:4420:4420) (4465:4465:4465))
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT ena (6754:6754:6754) (6789:6789:6789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (PORT d[0] (6754:6754:6754) (6789:6789:6789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2739:2739:2739))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8520:8520:8520) (8761:8761:8761))
        (PORT d[1] (4579:4579:4579) (4728:4728:4728))
        (PORT d[2] (8010:8010:8010) (8170:8170:8170))
        (PORT d[3] (7810:7810:7810) (8027:8027:8027))
        (PORT d[4] (7425:7425:7425) (7492:7492:7492))
        (PORT d[5] (6524:6524:6524) (6602:6602:6602))
        (PORT d[6] (8164:8164:8164) (8212:8212:8212))
        (PORT d[7] (6578:6578:6578) (6519:6519:6519))
        (PORT d[8] (3713:3713:3713) (3886:3886:3886))
        (PORT d[9] (7358:7358:7358) (7392:7392:7392))
        (PORT d[10] (7913:7913:7913) (8136:8136:8136))
        (PORT d[11] (3985:3985:3985) (4133:4133:4133))
        (PORT d[12] (7878:7878:7878) (7941:7941:7941))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2776:2776:2776))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (3386:3386:3386) (3407:3407:3407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10387:10387:10387) (10399:10399:10399))
        (PORT d[1] (4502:4502:4502) (4630:4630:4630))
        (PORT d[2] (3096:3096:3096) (3257:3257:3257))
        (PORT d[3] (11160:11160:11160) (11249:11249:11249))
        (PORT d[4] (11823:11823:11823) (11717:11717:11717))
        (PORT d[5] (2982:2982:2982) (3123:3123:3123))
        (PORT d[6] (10170:10170:10170) (10213:10213:10213))
        (PORT d[7] (5194:5194:5194) (5210:5210:5210))
        (PORT d[8] (3922:3922:3922) (4030:4030:4030))
        (PORT d[9] (4647:4647:4647) (4823:4823:4823))
        (PORT d[10] (11895:11895:11895) (12039:12039:12039))
        (PORT d[11] (5375:5375:5375) (5515:5515:5515))
        (PORT d[12] (4100:4100:4100) (4169:4169:4169))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (6724:6724:6724) (6759:6759:6759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (6724:6724:6724) (6759:6759:6759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2398:2398:2398))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7768:7768:7768) (7970:7970:7970))
        (PORT d[1] (4937:4937:4937) (5085:5085:5085))
        (PORT d[2] (8366:8366:8366) (8531:8531:8531))
        (PORT d[3] (8559:8559:8559) (8778:8778:8778))
        (PORT d[4] (7723:7723:7723) (7799:7799:7799))
        (PORT d[5] (7219:7219:7219) (7300:7300:7300))
        (PORT d[6] (8868:8868:8868) (8917:8917:8917))
        (PORT d[7] (7356:7356:7356) (7294:7294:7294))
        (PORT d[8] (4389:4389:4389) (4556:4556:4556))
        (PORT d[9] (8045:8045:8045) (8078:8078:8078))
        (PORT d[10] (8625:8625:8625) (8844:8844:8844))
        (PORT d[11] (4272:4272:4272) (4389:4389:4389))
        (PORT d[12] (8143:8143:8143) (8205:8205:8205))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (5852:5852:5852))
        (PORT clk (2558:2558:2558) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2591:2591:2591))
        (PORT d[0] (6359:6359:6359) (6483:6483:6483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9986:9986:9986) (9991:9991:9991))
        (PORT d[1] (4528:4528:4528) (4660:4660:4660))
        (PORT d[2] (9697:9697:9697) (9689:9689:9689))
        (PORT d[3] (10474:10474:10474) (10572:10572:10572))
        (PORT d[4] (11083:11083:11083) (10978:10978:10978))
        (PORT d[5] (3017:3017:3017) (3165:3165:3165))
        (PORT d[6] (9459:9459:9459) (9506:9506:9506))
        (PORT d[7] (4871:4871:4871) (4885:4885:4885))
        (PORT d[8] (12133:12133:12133) (12281:12281:12281))
        (PORT d[9] (4641:4641:4641) (4820:4820:4820))
        (PORT d[10] (11192:11192:11192) (11330:11330:11330))
        (PORT d[11] (4942:4942:4942) (5078:5078:5078))
        (PORT d[12] (9922:9922:9922) (9982:9982:9982))
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (PORT ena (4575:4575:4575) (4580:4580:4580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (PORT d[0] (4575:4575:4575) (4580:4580:4580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2424:2424:2424))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8887:8887:8887) (9124:9124:9124))
        (PORT d[1] (4614:4614:4614) (4751:4751:4751))
        (PORT d[2] (8331:8331:8331) (8495:8495:8495))
        (PORT d[3] (8240:8240:8240) (8464:8464:8464))
        (PORT d[4] (7722:7722:7722) (7798:7798:7798))
        (PORT d[5] (6889:6889:6889) (6971:6971:6971))
        (PORT d[6] (8503:8503:8503) (8549:8549:8549))
        (PORT d[7] (6973:6973:6973) (6912:6912:6912))
        (PORT d[8] (4080:4080:4080) (4256:4256:4256))
        (PORT d[9] (7706:7706:7706) (7745:7745:7745))
        (PORT d[10] (8249:8249:8249) (8473:8473:8473))
        (PORT d[11] (3881:3881:3881) (3994:3994:3994))
        (PORT d[12] (8231:8231:8231) (8294:8294:8294))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4021:4021:4021))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (4544:4544:4544) (4652:4652:4652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10001:10001:10001) (10013:10013:10013))
        (PORT d[1] (4875:4875:4875) (5002:5002:5002))
        (PORT d[2] (10046:10046:10046) (10021:10021:10021))
        (PORT d[3] (10779:10779:10779) (10868:10868:10868))
        (PORT d[4] (11497:11497:11497) (11391:11391:11391))
        (PORT d[5] (2984:2984:2984) (3132:3132:3132))
        (PORT d[6] (9807:9807:9807) (9851:9851:9851))
        (PORT d[7] (4853:4853:4853) (4866:4866:4866))
        (PORT d[8] (12142:12142:12142) (12297:12297:12297))
        (PORT d[9] (4707:4707:4707) (4884:4884:4884))
        (PORT d[10] (11214:11214:11214) (11356:11356:11356))
        (PORT d[11] (4984:4984:4984) (5125:5125:5125))
        (PORT d[12] (9930:9930:9930) (9990:9990:9990))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (7102:7102:7102) (7132:7132:7132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (7102:7102:7102) (7132:7132:7132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2536:2536:2536))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8860:8860:8860) (9096:9096:9096))
        (PORT d[1] (4890:4890:4890) (5027:5027:5027))
        (PORT d[2] (8391:8391:8391) (8549:8549:8549))
        (PORT d[3] (8179:8179:8179) (8399:8399:8399))
        (PORT d[4] (7382:7382:7382) (7460:7460:7460))
        (PORT d[5] (6888:6888:6888) (6970:6970:6970))
        (PORT d[6] (8502:8502:8502) (8548:8548:8548))
        (PORT d[7] (6966:6966:6966) (6904:6904:6904))
        (PORT d[8] (4048:4048:4048) (4219:4219:4219))
        (PORT d[9] (7666:7666:7666) (7699:7699:7699))
        (PORT d[10] (8223:8223:8223) (8445:8445:8445))
        (PORT d[11] (7124:7124:7124) (7088:7088:7088))
        (PORT d[12] (8224:8224:8224) (8286:8286:8286))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4587:4587:4587))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5274:5274:5274) (5188:5188:5188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10029:10029:10029) (10044:10044:10044))
        (PORT d[1] (4837:4837:4837) (4964:4964:4964))
        (PORT d[2] (10049:10049:10049) (10039:10039:10039))
        (PORT d[3] (10833:10833:10833) (10928:10928:10928))
        (PORT d[4] (11437:11437:11437) (11330:11330:11330))
        (PORT d[5] (3342:3342:3342) (3478:3478:3478))
        (PORT d[6] (9814:9814:9814) (9859:9859:9859))
        (PORT d[7] (4854:4854:4854) (4873:4873:4873))
        (PORT d[8] (12450:12450:12450) (12598:12598:12598))
        (PORT d[9] (4323:4323:4323) (4468:4468:4468))
        (PORT d[10] (11594:11594:11594) (11736:11736:11736))
        (PORT d[11] (5000:5000:5000) (5143:5143:5143))
        (PORT d[12] (10280:10280:10280) (10331:10331:10331))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (7101:7101:7101) (7131:7131:7131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (7101:7101:7101) (7131:7131:7131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2445:2445:2445))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7794:7794:7794) (7999:7999:7999))
        (PORT d[1] (4583:4583:4583) (4735:4735:4735))
        (PORT d[2] (8367:8367:8367) (8533:8533:8533))
        (PORT d[3] (8214:8214:8214) (8435:8435:8435))
        (PORT d[4] (7717:7717:7717) (7791:7791:7791))
        (PORT d[5] (7201:7201:7201) (7279:7279:7279))
        (PORT d[6] (8469:8469:8469) (8519:8519:8519))
        (PORT d[7] (7341:7341:7341) (7276:7276:7276))
        (PORT d[8] (4415:4415:4415) (4583:4583:4583))
        (PORT d[9] (7706:7706:7706) (7746:7746:7746))
        (PORT d[10] (8617:8617:8617) (8837:8837:8837))
        (PORT d[11] (4225:4225:4225) (4335:4335:4335))
        (PORT d[12] (8201:8201:8201) (8259:8259:8259))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3681:3681:3681))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (4316:4316:4316) (4312:4312:4312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9987:9987:9987) (9992:9992:9992))
        (PORT d[1] (4829:4829:4829) (4954:4954:4954))
        (PORT d[2] (9673:9673:9673) (9662:9662:9662))
        (PORT d[3] (10434:10434:10434) (10526:10526:10526))
        (PORT d[4] (11522:11522:11522) (11417:11417:11417))
        (PORT d[5] (2951:2951:2951) (3101:3101:3101))
        (PORT d[6] (9819:9819:9819) (9863:9863:9863))
        (PORT d[7] (4852:4852:4852) (4865:4865:4865))
        (PORT d[8] (12141:12141:12141) (12296:12296:12296))
        (PORT d[9] (4298:4298:4298) (4483:4483:4483))
        (PORT d[10] (11207:11207:11207) (11348:11348:11348))
        (PORT d[11] (4635:4635:4635) (4782:4782:4782))
        (PORT d[12] (9946:9946:9946) (10003:10003:10003))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT ena (7439:7439:7439) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (7439:7439:7439) (7463:7463:7463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1966:1966:1966))
        (PORT clk (2566:2566:2566) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8473:8473:8473) (8691:8691:8691))
        (PORT d[1] (2111:2111:2111) (2115:2115:2115))
        (PORT d[2] (7536:7536:7536) (7603:7603:7603))
        (PORT d[3] (7443:7443:7443) (7580:7580:7580))
        (PORT d[4] (7571:7571:7571) (7651:7651:7651))
        (PORT d[5] (6577:6577:6577) (6630:6630:6630))
        (PORT d[6] (8785:8785:8785) (8792:8792:8792))
        (PORT d[7] (2831:2831:2831) (2834:2834:2834))
        (PORT d[8] (4046:4046:4046) (4160:4160:4160))
        (PORT d[9] (8014:8014:8014) (8011:8011:8011))
        (PORT d[10] (5475:5475:5475) (5380:5380:5380))
        (PORT d[11] (2461:2461:2461) (2481:2481:2481))
        (PORT d[12] (2364:2364:2364) (2347:2347:2347))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1879:1879:1879))
        (PORT clk (2562:2562:2562) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2591:2591:2591))
        (PORT d[0] (2593:2593:2593) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4273:4273:4273))
        (PORT d[1] (6671:6671:6671) (6860:6860:6860))
        (PORT d[2] (8270:8270:8270) (8233:8233:8233))
        (PORT d[3] (9317:9317:9317) (9353:9353:9353))
        (PORT d[4] (5588:5588:5588) (5483:5483:5483))
        (PORT d[5] (3727:3727:3727) (3898:3898:3898))
        (PORT d[6] (4222:4222:4222) (4120:4120:4120))
        (PORT d[7] (4631:4631:4631) (4849:4849:4849))
        (PORT d[8] (4592:4592:4592) (4662:4662:4662))
        (PORT d[9] (3957:3957:3957) (4100:4100:4100))
        (PORT d[10] (8068:8068:8068) (8182:8182:8182))
        (PORT d[11] (5359:5359:5359) (5513:5513:5513))
        (PORT d[12] (9071:9071:9071) (9113:9113:9113))
        (PORT clk (2520:2520:2520) (2509:2509:2509))
        (PORT ena (3156:3156:3156) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2509:2509:2509))
        (PORT d[0] (3156:3156:3156) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2008:2008:2008))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8424:8424:8424) (8637:8637:8637))
        (PORT d[1] (4171:4171:4171) (4223:4223:4223))
        (PORT d[2] (7150:7150:7150) (7221:7221:7221))
        (PORT d[3] (7070:7070:7070) (7215:7215:7215))
        (PORT d[4] (7522:7522:7522) (7591:7591:7591))
        (PORT d[5] (6233:6233:6233) (6286:6286:6286))
        (PORT d[6] (8432:8432:8432) (8444:8444:8444))
        (PORT d[7] (2419:2419:2419) (2422:2422:2422))
        (PORT d[8] (3694:3694:3694) (3808:3808:3808))
        (PORT d[9] (7668:7668:7668) (7660:7660:7660))
        (PORT d[10] (2393:2393:2393) (2374:2374:2374))
        (PORT d[11] (2802:2802:2802) (2805:2805:2805))
        (PORT d[12] (4885:4885:4885) (4868:4868:4868))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3022:3022:3022))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (3710:3710:3710) (3653:3653:3653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4203:4203:4203))
        (PORT d[1] (5229:5229:5229) (5393:5393:5393))
        (PORT d[2] (8646:8646:8646) (8607:8607:8607))
        (PORT d[3] (9636:9636:9636) (9659:9659:9659))
        (PORT d[4] (4166:4166:4166) (4047:4047:4047))
        (PORT d[5] (2532:2532:2532) (2618:2618:2618))
        (PORT d[6] (3883:3883:3883) (3788:3788:3788))
        (PORT d[7] (4685:4685:4685) (4910:4910:4910))
        (PORT d[8] (10662:10662:10662) (10755:10755:10755))
        (PORT d[9] (9603:9603:9603) (9694:9694:9694))
        (PORT d[10] (8706:8706:8706) (8809:8809:8809))
        (PORT d[11] (4256:4256:4256) (4381:4381:4381))
        (PORT d[12] (9800:9800:9800) (9840:9840:9840))
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (PORT ena (4503:4503:4503) (4475:4475:4475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2506:2506:2506))
        (PORT d[0] (4503:4503:4503) (4475:4475:4475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1745:1745:1745))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7010:7010:7010) (7192:7192:7192))
        (PORT d[1] (2128:2128:2128) (2133:2133:2133))
        (PORT d[2] (7543:7543:7543) (7610:7610:7610))
        (PORT d[3] (5556:5556:5556) (5665:5665:5665))
        (PORT d[4] (7883:7883:7883) (7955:7955:7955))
        (PORT d[5] (6577:6577:6577) (6630:6630:6630))
        (PORT d[6] (8769:8769:8769) (8777:8777:8777))
        (PORT d[7] (2095:2095:2095) (2100:2100:2100))
        (PORT d[8] (4054:4054:4054) (4169:4169:4169))
        (PORT d[9] (8015:8015:8015) (8012:8012:8012))
        (PORT d[10] (5481:5481:5481) (5387:5387:5387))
        (PORT d[11] (2760:2760:2760) (2773:2773:2773))
        (PORT d[12] (2076:2076:2076) (2072:2072:2072))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1656:1656:1656))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (2359:2359:2359) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3959:3959:3959))
        (PORT d[1] (6370:6370:6370) (6573:6573:6573))
        (PORT d[2] (8286:8286:8286) (8242:8242:8242))
        (PORT d[3] (9296:9296:9296) (9322:9322:9322))
        (PORT d[4] (5600:5600:5600) (5494:5494:5494))
        (PORT d[5] (3938:3938:3938) (4089:4089:4089))
        (PORT d[6] (6384:6384:6384) (6487:6487:6487))
        (PORT d[7] (4304:4304:4304) (4530:4530:4530))
        (PORT d[8] (10032:10032:10032) (10127:10127:10127))
        (PORT d[9] (9280:9280:9280) (9375:9375:9375))
        (PORT d[10] (8358:8358:8358) (8465:8465:8465))
        (PORT d[11] (5327:5327:5327) (5477:5477:5477))
        (PORT d[12] (9070:9070:9070) (9112:9112:9112))
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT ena (3159:3159:3159) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT d[0] (3159:3159:3159) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2044:2044:2044))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8438:8438:8438) (8653:8653:8653))
        (PORT d[1] (2465:2465:2465) (2463:2463:2463))
        (PORT d[2] (7152:7152:7152) (7225:7225:7225))
        (PORT d[3] (7033:7033:7033) (7178:7178:7178))
        (PORT d[4] (7547:7547:7547) (7604:7604:7604))
        (PORT d[5] (6212:6212:6212) (6271:6271:6271))
        (PORT d[6] (8753:8753:8753) (8758:8758:8758))
        (PORT d[7] (2792:2792:2792) (2793:2793:2793))
        (PORT d[8] (3669:3669:3669) (3782:3782:3782))
        (PORT d[9] (7653:7653:7653) (7646:7646:7646))
        (PORT d[10] (5136:5136:5136) (5047:5047:5047))
        (PORT d[11] (2421:2421:2421) (2437:2437:2437))
        (PORT d[12] (4887:4887:4887) (4868:4868:4868))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2179:2179:2179))
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (PORT d[0] (2874:2874:2874) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3928:3928:3928))
        (PORT d[1] (5189:5189:5189) (5350:5350:5350))
        (PORT d[2] (8620:8620:8620) (8579:8579:8579))
        (PORT d[3] (9646:9646:9646) (9669:9669:9669))
        (PORT d[4] (5622:5622:5622) (5519:5519:5519))
        (PORT d[5] (3735:3735:3735) (3907:3907:3907))
        (PORT d[6] (4236:4236:4236) (4135:4135:4135))
        (PORT d[7] (4653:4653:4653) (4874:4874:4874))
        (PORT d[8] (4543:4543:4543) (4610:4610:4610))
        (PORT d[9] (9617:9617:9617) (9713:9713:9713))
        (PORT d[10] (8398:8398:8398) (8504:8504:8504))
        (PORT d[11] (9339:9339:9339) (9329:9329:9329))
        (PORT d[12] (9403:9403:9403) (9442:9442:9442))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT ena (4180:4180:4180) (4165:4165:4165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (4180:4180:4180) (4165:4165:4165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2039:2039:2039))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8116:8116:8116) (8338:8338:8338))
        (PORT d[1] (4112:4112:4112) (4161:4161:4161))
        (PORT d[2] (7184:7184:7184) (7248:7248:7248))
        (PORT d[3] (7071:7071:7071) (7216:7216:7216))
        (PORT d[4] (7221:7221:7221) (7299:7299:7299))
        (PORT d[5] (6232:6232:6232) (6285:6285:6285))
        (PORT d[6] (8449:8449:8449) (8457:8457:8457))
        (PORT d[7] (2419:2419:2419) (2422:2422:2422))
        (PORT d[8] (3687:3687:3687) (3801:3801:3801))
        (PORT d[9] (7667:7667:7667) (7659:7659:7659))
        (PORT d[10] (5129:5129:5129) (5039:5039:5039))
        (PORT d[11] (2083:2083:2083) (2100:2100:2100))
        (PORT d[12] (4819:4819:4819) (4783:4783:4783))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2235:2235:2235))
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2585:2585:2585))
        (PORT d[0] (2937:2937:2937) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4256:4256:4256))
        (PORT d[1] (5531:5531:5531) (5682:5682:5682))
        (PORT d[2] (8615:8615:8615) (8577:8577:8577))
        (PORT d[3] (9671:9671:9671) (9704:9704:9704))
        (PORT d[4] (5986:5986:5986) (5879:5879:5879))
        (PORT d[5] (2898:2898:2898) (2978:2978:2978))
        (PORT d[6] (3882:3882:3882) (3787:3787:3787))
        (PORT d[7] (4978:4978:4978) (5194:5194:5194))
        (PORT d[8] (10672:10672:10672) (10762:10762:10762))
        (PORT d[9] (9942:9942:9942) (10031:10031:10031))
        (PORT d[10] (8404:8404:8404) (8511:8511:8511))
        (PORT d[11] (5353:5353:5353) (5505:5505:5505))
        (PORT d[12] (9757:9757:9757) (9794:9794:9794))
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT ena (4514:4514:4514) (4487:4487:4487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2503:2503:2503))
        (PORT d[0] (4514:4514:4514) (4487:4487:4487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2215:2215:2215))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7754:7754:7754) (7967:7967:7967))
        (PORT d[1] (3765:3765:3765) (3820:3820:3820))
        (PORT d[2] (6478:6478:6478) (6557:6557:6557))
        (PORT d[3] (6680:6680:6680) (6826:6826:6826))
        (PORT d[4] (6870:6870:6870) (6948:6948:6948))
        (PORT d[5] (5904:5904:5904) (5954:5954:5954))
        (PORT d[6] (8104:8104:8104) (8112:8112:8112))
        (PORT d[7] (4400:4400:4400) (4384:4384:4384))
        (PORT d[8] (3263:3263:3263) (3377:3377:3377))
        (PORT d[9] (7321:7321:7321) (7320:7320:7320))
        (PORT d[10] (4782:4782:4782) (4696:4696:4696))
        (PORT d[11] (4502:4502:4502) (4493:4493:4493))
        (PORT d[12] (4497:4497:4497) (4473:4473:4473))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2560:2560:2560))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (3289:3289:3289) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3913:3913:3913))
        (PORT d[1] (5898:5898:5898) (6047:6047:6047))
        (PORT d[2] (8959:8959:8959) (8917:8917:8917))
        (PORT d[3] (10038:10038:10038) (10073:10073:10073))
        (PORT d[4] (4153:4153:4153) (4044:4044:4044))
        (PORT d[5] (3216:3216:3216) (3284:3284:3284))
        (PORT d[6] (3533:3533:3533) (3440:3440:3440))
        (PORT d[7] (3529:3529:3529) (3452:3452:3452))
        (PORT d[8] (4164:4164:4164) (4236:4236:4236))
        (PORT d[9] (3612:3612:3612) (3739:3739:3739))
        (PORT d[10] (9110:9110:9110) (9218:9218:9218))
        (PORT d[11] (4248:4248:4248) (4369:4369:4369))
        (PORT d[12] (4062:4062:4062) (4094:4094:4094))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT ena (7617:7617:7617) (7608:7608:7608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (7617:7617:7617) (7608:7608:7608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2506:2506:2506))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7400:7400:7400) (7608:7608:7608))
        (PORT d[1] (4578:4578:4578) (4730:4730:4730))
        (PORT d[2] (8006:8006:8006) (8173:8173:8173))
        (PORT d[3] (8189:8189:8189) (8408:8408:8408))
        (PORT d[4] (7385:7385:7385) (7463:7463:7463))
        (PORT d[5] (6911:6911:6911) (6996:6996:6996))
        (PORT d[6] (8527:8527:8527) (8576:8576:8576))
        (PORT d[7] (6632:6632:6632) (6580:6580:6580))
        (PORT d[8] (4070:4070:4070) (4245:4245:4245))
        (PORT d[9] (7651:7651:7651) (7681:7681:7681))
        (PORT d[10] (8214:8214:8214) (8436:8436:8436))
        (PORT d[11] (4259:4259:4259) (4368:4368:4368))
        (PORT d[12] (7823:7823:7823) (7887:7887:7887))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3748:3748:3748))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (4483:4483:4483) (4379:4379:4379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10334:10334:10334) (10337:10337:10337))
        (PORT d[1] (4883:4883:4883) (5010:5010:5010))
        (PORT d[2] (10032:10032:10032) (10022:10022:10022))
        (PORT d[3] (10811:10811:10811) (10902:10902:10902))
        (PORT d[4] (11463:11463:11463) (11358:11358:11358))
        (PORT d[5] (2965:2965:2965) (3108:3108:3108))
        (PORT d[6] (4722:4722:4722) (4654:4654:4654))
        (PORT d[7] (5190:5190:5190) (5203:5203:5203))
        (PORT d[8] (12496:12496:12496) (12651:12651:12651))
        (PORT d[9] (4619:4619:4619) (4795:4795:4795))
        (PORT d[10] (11555:11555:11555) (11696:11696:11696))
        (PORT d[11] (5009:5009:5009) (5153:5153:5153))
        (PORT d[12] (4408:4408:4408) (4468:4468:4468))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT ena (7067:7067:7067) (7095:7095:7095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT d[0] (7067:7067:7067) (7095:7095:7095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2135:2135:2135))
        (PORT clk (2562:2562:2562) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8445:8445:8445) (8661:8661:8661))
        (PORT d[1] (2112:2112:2112) (2116:2116:2116))
        (PORT d[2] (7200:7200:7200) (7273:7273:7273))
        (PORT d[3] (7328:7328:7328) (7466:7466:7466))
        (PORT d[4] (7568:7568:7568) (7640:7640:7640))
        (PORT d[5] (6570:6570:6570) (6622:6622:6622))
        (PORT d[6] (2237:2237:2237) (2337:2337:2337))
        (PORT d[7] (2400:2400:2400) (2403:2403:2403))
        (PORT d[8] (3672:3672:3672) (3794:3794:3794))
        (PORT d[9] (7975:7975:7975) (7966:7966:7966))
        (PORT d[10] (5493:5493:5493) (5400:5400:5400))
        (PORT d[11] (2052:2052:2052) (2065:2065:2065))
        (PORT d[12] (4919:4919:4919) (4904:4904:4904))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3385:3385:3385))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2590:2590:2590))
        (PORT d[0] (4111:4111:4111) (4016:4016:4016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4257:4257:4257))
        (PORT d[1] (4929:4929:4929) (5085:5085:5085))
        (PORT d[2] (8639:8639:8639) (8599:8599:8599))
        (PORT d[3] (9299:9299:9299) (9334:9334:9334))
        (PORT d[4] (5649:5649:5649) (5548:5548:5548))
        (PORT d[5] (3766:3766:3766) (3941:3941:3941))
        (PORT d[6] (4216:4216:4216) (4116:4116:4116))
        (PORT d[7] (4677:4677:4677) (4901:4901:4901))
        (PORT d[8] (4581:4581:4581) (4650:4650:4650))
        (PORT d[9] (9648:9648:9648) (9746:9746:9746))
        (PORT d[10] (8377:8377:8377) (8485:8485:8485))
        (PORT d[11] (5016:5016:5016) (5175:5175:5175))
        (PORT d[12] (4459:4459:4459) (4534:4534:4534))
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT ena (3157:3157:3157) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (PORT d[0] (3157:3157:3157) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2547:2547:2547))
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7350:7350:7350) (7551:7551:7551))
        (PORT d[1] (4916:4916:4916) (5053:5053:5053))
        (PORT d[2] (8007:8007:8007) (8174:8174:8174))
        (PORT d[3] (7844:7844:7844) (8064:8064:8064))
        (PORT d[4] (7388:7388:7388) (7465:7465:7465))
        (PORT d[5] (6539:6539:6539) (6622:6622:6622))
        (PORT d[6] (8483:8483:8483) (8528:8528:8528))
        (PORT d[7] (6600:6600:6600) (6543:6543:6543))
        (PORT d[8] (3721:3721:3721) (3895:3895:3895))
        (PORT d[9] (7339:7339:7339) (7373:7373:7373))
        (PORT d[10] (8198:8198:8198) (8418:8418:8418))
        (PORT d[11] (6830:6830:6830) (6809:6809:6809))
        (PORT d[12] (7855:7855:7855) (7914:7914:7914))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3173:3173:3173))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (PORT d[0] (3781:3781:3781) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10309:10309:10309) (10311:10311:10311))
        (PORT d[1] (4528:4528:4528) (4656:4656:4656))
        (PORT d[2] (10058:10058:10058) (10049:10049:10049))
        (PORT d[3] (10766:10766:10766) (10855:10855:10855))
        (PORT d[4] (11801:11801:11801) (11692:11692:11692))
        (PORT d[5] (3003:3003:3003) (3147:3147:3147))
        (PORT d[6] (10174:10174:10174) (10216:10216:10216))
        (PORT d[7] (5197:5197:5197) (5210:5210:5210))
        (PORT d[8] (12504:12504:12504) (12659:12659:12659))
        (PORT d[9] (4666:4666:4666) (4840:4840:4840))
        (PORT d[10] (11570:11570:11570) (11713:11713:11713))
        (PORT d[11] (5036:5036:5036) (5182:5182:5182))
        (PORT d[12] (10286:10286:10286) (10338:10338:10338))
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (PORT ena (7108:7108:7108) (7142:7142:7142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (PORT d[0] (7108:7108:7108) (7142:7142:7142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2592:2592:2592))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8191:8191:8191) (8436:8436:8436))
        (PORT d[1] (4753:4753:4753) (4843:4843:4843))
        (PORT d[2] (7611:7611:7611) (7774:7774:7774))
        (PORT d[3] (7502:7502:7502) (7721:7721:7721))
        (PORT d[4] (7059:7059:7059) (7140:7140:7140))
        (PORT d[5] (6198:6198:6198) (6282:6282:6282))
        (PORT d[6] (3288:3288:3288) (3443:3443:3443))
        (PORT d[7] (6264:6264:6264) (6213:6213:6213))
        (PORT d[8] (3621:3621:3621) (3791:3791:3791))
        (PORT d[9] (7004:7004:7004) (7044:7044:7044))
        (PORT d[10] (7534:7534:7534) (7762:7762:7762))
        (PORT d[11] (6476:6476:6476) (6457:6457:6457))
        (PORT d[12] (7536:7536:7536) (7598:7598:7598))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4415:4415:4415))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT d[0] (4933:4933:4933) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10753:10753:10753) (10761:10761:10761))
        (PORT d[1] (4759:4759:4759) (4834:4834:4834))
        (PORT d[2] (10746:10746:10746) (10718:10718:10718))
        (PORT d[3] (11453:11453:11453) (11539:11539:11539))
        (PORT d[4] (5243:5243:5243) (5124:5124:5124))
        (PORT d[5] (2979:2979:2979) (3124:3124:3124))
        (PORT d[6] (4489:4489:4489) (4453:4453:4453))
        (PORT d[7] (5564:5564:5564) (5574:5574:5574))
        (PORT d[8] (4266:4266:4266) (4366:4366:4366))
        (PORT d[9] (3996:3996:3996) (4152:4152:4152))
        (PORT d[10] (11941:11941:11941) (12084:12084:12084))
        (PORT d[11] (5747:5747:5747) (5890:5890:5890))
        (PORT d[12] (4421:4421:4421) (4487:4487:4487))
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT ena (6402:6402:6402) (6438:6438:6438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT d[0] (6402:6402:6402) (6438:6438:6438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2958:2958:2958))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7092:7092:7092) (7280:7280:7280))
        (PORT d[1] (5202:5202:5202) (5318:5318:5318))
        (PORT d[2] (4868:4868:4868) (5049:5049:5049))
        (PORT d[3] (6791:6791:6791) (7042:7042:7042))
        (PORT d[4] (6331:6331:6331) (6600:6600:6600))
        (PORT d[5] (7181:7181:7181) (7398:7398:7398))
        (PORT d[6] (8241:8241:8241) (8400:8400:8400))
        (PORT d[7] (6885:6885:6885) (7088:7088:7088))
        (PORT d[8] (6261:6261:6261) (6446:6446:6446))
        (PORT d[9] (5224:5224:5224) (5289:5289:5289))
        (PORT d[10] (6399:6399:6399) (6316:6316:6316))
        (PORT d[11] (5621:5621:5621) (5894:5894:5894))
        (PORT d[12] (6535:6535:6535) (6703:6703:6703))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (4891:4891:4891))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT d[0] (5636:5636:5636) (5522:5522:5522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7671:7671:7671) (7824:7824:7824))
        (PORT d[1] (6677:6677:6677) (6783:6783:6783))
        (PORT d[2] (9342:9342:9342) (9403:9403:9403))
        (PORT d[3] (8857:8857:8857) (9027:9027:9027))
        (PORT d[4] (5386:5386:5386) (5604:5604:5604))
        (PORT d[5] (4956:4956:4956) (5217:5217:5217))
        (PORT d[6] (8598:8598:8598) (8747:8747:8747))
        (PORT d[7] (5987:5987:5987) (6327:6327:6327))
        (PORT d[8] (8752:8752:8752) (8770:8770:8770))
        (PORT d[9] (8471:8471:8471) (8579:8579:8579))
        (PORT d[10] (8325:8325:8325) (8577:8577:8577))
        (PORT d[11] (7237:7237:7237) (7186:7186:7186))
        (PORT d[12] (7918:7918:7918) (7933:7933:7933))
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (PORT ena (4674:4674:4674) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (PORT d[0] (4674:4674:4674) (4757:4757:4757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2943:2943:2943))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7412:7412:7412) (7603:7603:7603))
        (PORT d[1] (5210:5210:5210) (5320:5320:5320))
        (PORT d[2] (4854:4854:4854) (5037:5037:5037))
        (PORT d[3] (6760:6760:6760) (7008:7008:7008))
        (PORT d[4] (6697:6697:6697) (6967:6967:6967))
        (PORT d[5] (7497:7497:7497) (7706:7706:7706))
        (PORT d[6] (8227:8227:8227) (8396:8396:8396))
        (PORT d[7] (7207:7207:7207) (7400:7400:7400))
        (PORT d[8] (5869:5869:5869) (6058:6058:6058))
        (PORT d[9] (5926:5926:5926) (5988:5988:5988))
        (PORT d[10] (5486:5486:5486) (5434:5434:5434))
        (PORT d[11] (6187:6187:6187) (6456:6456:6456))
        (PORT d[12] (6779:6779:6779) (6924:6924:6924))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4389:4389:4389))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT d[0] (5049:5049:5049) (5020:5020:5020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8020:8020:8020) (8169:8169:8169))
        (PORT d[1] (6677:6677:6677) (6780:6780:6780))
        (PORT d[2] (9690:9690:9690) (9752:9752:9752))
        (PORT d[3] (9234:9234:9234) (9408:9408:9408))
        (PORT d[4] (5680:5680:5680) (5887:5887:5887))
        (PORT d[5] (5317:5317:5317) (5578:5578:5578))
        (PORT d[6] (6956:6956:6956) (6893:6893:6893))
        (PORT d[7] (6369:6369:6369) (6707:6707:6707))
        (PORT d[8] (7788:7788:7788) (7827:7827:7827))
        (PORT d[9] (8828:8828:8828) (8934:8934:8934))
        (PORT d[10] (8600:8600:8600) (8846:8846:8846))
        (PORT d[11] (7269:7269:7269) (7224:7224:7224))
        (PORT d[12] (6297:6297:6297) (6504:6504:6504))
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT ena (4312:4312:4312) (4375:4375:4375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT d[0] (4312:4312:4312) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3215:3215:3215))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7853:7853:7853) (8111:8111:8111))
        (PORT d[1] (6286:6286:6286) (6413:6413:6413))
        (PORT d[2] (5622:5622:5622) (5838:5838:5838))
        (PORT d[3] (7930:7930:7930) (8217:8217:8217))
        (PORT d[4] (5815:5815:5815) (6003:6003:6003))
        (PORT d[5] (12838:12838:12838) (12703:12703:12703))
        (PORT d[6] (9642:9642:9642) (9820:9820:9820))
        (PORT d[7] (6872:6872:6872) (7070:7070:7070))
        (PORT d[8] (6142:6142:6142) (6278:6278:6278))
        (PORT d[9] (5327:5327:5327) (5418:5418:5418))
        (PORT d[10] (7361:7361:7361) (7241:7241:7241))
        (PORT d[11] (6410:6410:6410) (6605:6605:6605))
        (PORT d[12] (7374:7374:7374) (7542:7542:7542))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6458:6458:6458) (6279:6279:6279))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (PORT d[0] (7080:7080:7080) (6910:6910:6910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7185:7185:7185) (7285:7285:7285))
        (PORT d[1] (8110:8110:8110) (8233:8233:8233))
        (PORT d[2] (8750:8750:8750) (8819:8819:8819))
        (PORT d[3] (8337:8337:8337) (8506:8506:8506))
        (PORT d[4] (4925:4925:4925) (5102:5102:5102))
        (PORT d[5] (4843:4843:4843) (5055:5055:5055))
        (PORT d[6] (9174:9174:9174) (9046:9046:9046))
        (PORT d[7] (6196:6196:6196) (6486:6486:6486))
        (PORT d[8] (8521:8521:8521) (8594:8594:8594))
        (PORT d[9] (8958:8958:8958) (9119:9119:9119))
        (PORT d[10] (7312:7312:7312) (7460:7460:7460))
        (PORT d[11] (8975:8975:8975) (8950:8950:8950))
        (PORT d[12] (7151:7151:7151) (7406:7406:7406))
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT ena (5080:5080:5080) (5185:5185:5185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT d[0] (5080:5080:5080) (5185:5185:5185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3190:3190:3190))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7864:7864:7864) (8118:8118:8118))
        (PORT d[1] (5159:5159:5159) (5265:5265:5265))
        (PORT d[2] (5962:5962:5962) (6179:6179:6179))
        (PORT d[3] (8271:8271:8271) (8552:8552:8552))
        (PORT d[4] (6195:6195:6195) (6387:6387:6387))
        (PORT d[5] (12483:12483:12483) (12344:12344:12344))
        (PORT d[6] (9999:9999:9999) (10176:10176:10176))
        (PORT d[7] (6907:6907:6907) (7113:7113:7113))
        (PORT d[8] (5830:5830:5830) (5970:5970:5970))
        (PORT d[9] (5670:5670:5670) (5760:5760:5760))
        (PORT d[10] (7819:7819:7819) (7712:7712:7712))
        (PORT d[11] (5123:5123:5123) (5336:5336:5336))
        (PORT d[12] (7764:7764:7764) (7939:7939:7939))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (4801:4801:4801))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT d[0] (5240:5240:5240) (5432:5432:5432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7903:7903:7903) (7986:7986:7986))
        (PORT d[1] (8489:8489:8489) (8615:8615:8615))
        (PORT d[2] (9070:9070:9070) (9138:9138:9138))
        (PORT d[3] (8716:8716:8716) (8882:8882:8882))
        (PORT d[4] (5322:5322:5322) (5489:5489:5489))
        (PORT d[5] (4941:4941:4941) (5149:5149:5149))
        (PORT d[6] (9497:9497:9497) (9367:9367:9367))
        (PORT d[7] (5092:5092:5092) (5353:5353:5353))
        (PORT d[8] (9241:9241:9241) (9314:9314:9314))
        (PORT d[9] (9732:9732:9732) (9899:9899:9899))
        (PORT d[10] (7495:7495:7495) (7675:7675:7675))
        (PORT d[11] (9310:9310:9310) (9288:9288:9288))
        (PORT d[12] (7491:7491:7491) (7743:7743:7743))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT ena (5454:5454:5454) (5560:5560:5560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT d[0] (5454:5454:5454) (5560:5560:5560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2972:2972:2972))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7854:7854:7854) (8113:8113:8113))
        (PORT d[1] (5938:5938:5938) (6091:6091:6091))
        (PORT d[2] (5952:5952:5952) (6133:6133:6133))
        (PORT d[3] (7891:7891:7891) (8177:8177:8177))
        (PORT d[4] (5830:5830:5830) (6020:6020:6020))
        (PORT d[5] (12854:12854:12854) (12719:12719:12719))
        (PORT d[6] (9654:9654:9654) (9832:9832:9832))
        (PORT d[7] (6836:6836:6836) (7038:7038:7038))
        (PORT d[8] (5502:5502:5502) (5648:5648:5648))
        (PORT d[9] (6054:6054:6054) (6141:6141:6141))
        (PORT d[10] (7407:7407:7407) (7294:7294:7294))
        (PORT d[11] (6411:6411:6411) (6606:6606:6606))
        (PORT d[12] (7356:7356:7356) (7525:7525:7525))
        (PORT clk (2488:2488:2488) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6491:6491:6491) (6529:6529:6529))
        (PORT clk (2488:2488:2488) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT d[0] (7140:7140:7140) (7187:7187:7187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6728:6728:6728) (6779:6779:6779))
        (PORT d[1] (8129:8129:8129) (8239:8239:8239))
        (PORT d[2] (8723:8723:8723) (8790:8790:8790))
        (PORT d[3] (8379:8379:8379) (8551:8551:8551))
        (PORT d[4] (4952:4952:4952) (5116:5116:5116))
        (PORT d[5] (4601:4601:4601) (4819:4819:4819))
        (PORT d[6] (9149:9149:9149) (9019:9019:9019))
        (PORT d[7] (6178:6178:6178) (6467:6467:6467))
        (PORT d[8] (8884:8884:8884) (8958:8958:8958))
        (PORT d[9] (9283:9283:9283) (9443:9443:9443))
        (PORT d[10] (7131:7131:7131) (7307:7307:7307))
        (PORT d[11] (8976:8976:8976) (8958:8958:8958))
        (PORT d[12] (7162:7162:7162) (7418:7418:7418))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT ena (5094:5094:5094) (5201:5201:5201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT d[0] (5094:5094:5094) (5201:5201:5201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3102:3102:3102))
        (PORT clk (2529:2529:2529) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7417:7417:7417) (7599:7599:7599))
        (PORT d[1] (5585:5585:5585) (5696:5696:5696))
        (PORT d[2] (4888:4888:4888) (5072:5072:5072))
        (PORT d[3] (7153:7153:7153) (7401:7401:7401))
        (PORT d[4] (7023:7023:7023) (7259:7259:7259))
        (PORT d[5] (6798:6798:6798) (7012:7012:7012))
        (PORT d[6] (8249:8249:8249) (8405:8405:8405))
        (PORT d[7] (7252:7252:7252) (7449:7449:7449))
        (PORT d[8] (6180:6180:6180) (6376:6376:6376))
        (PORT d[9] (5266:5266:5266) (5337:5337:5337))
        (PORT d[10] (6014:6014:6014) (5934:5934:5934))
        (PORT d[11] (5827:5827:5827) (6092:6092:6092))
        (PORT d[12] (6898:6898:6898) (7063:7063:7063))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (4179:4179:4179))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (PORT d[0] (4655:4655:4655) (4810:4810:4810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7616:7616:7616) (7763:7763:7763))
        (PORT d[1] (7025:7025:7025) (7125:7125:7125))
        (PORT d[2] (9013:9013:9013) (9078:9078:9078))
        (PORT d[3] (8496:8496:8496) (8668:8668:8668))
        (PORT d[4] (5422:5422:5422) (5641:5641:5641))
        (PORT d[5] (4902:4902:4902) (5156:5156:5156))
        (PORT d[6] (8251:8251:8251) (8405:8405:8405))
        (PORT d[7] (5633:5633:5633) (5977:5977:5977))
        (PORT d[8] (8451:8451:8451) (8474:8474:8474))
        (PORT d[9] (8389:8389:8389) (8488:8488:8488))
        (PORT d[10] (7936:7936:7936) (8191:8191:8191))
        (PORT d[11] (7469:7469:7469) (7410:7410:7410))
        (PORT d[12] (7560:7560:7560) (7582:7582:7582))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (PORT ena (4652:4652:4652) (4734:4734:4734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2472:2472:2472))
        (PORT d[0] (4652:4652:4652) (4734:4734:4734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2538:2538:2538))
        (PORT clk (2476:2476:2476) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8118:8118:8118) (8307:8307:8307))
        (PORT d[1] (5195:5195:5195) (5306:5306:5306))
        (PORT d[2] (4490:4490:4490) (4635:4635:4635))
        (PORT d[3] (7544:7544:7544) (7792:7792:7792))
        (PORT d[4] (7753:7753:7753) (8014:8014:8014))
        (PORT d[5] (7405:7405:7405) (7636:7636:7636))
        (PORT d[6] (8966:8966:8966) (9131:9131:9131))
        (PORT d[7] (7923:7923:7923) (8114:8114:8114))
        (PORT d[8] (6585:6585:6585) (6770:6770:6770))
        (PORT d[9] (4900:4900:4900) (4951:4951:4951))
        (PORT d[10] (6221:6221:6221) (6162:6162:6162))
        (PORT d[11] (4772:4772:4772) (4967:4967:4967))
        (PORT d[12] (5913:5913:5913) (6034:6034:6034))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4287:4287:4287))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2503:2503:2503))
        (PORT d[0] (5049:5049:5049) (4918:4918:4918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6375:6375:6375) (6396:6396:6396))
        (PORT d[1] (7361:7361:7361) (7465:7465:7465))
        (PORT d[2] (7954:7954:7954) (7953:7953:7953))
        (PORT d[3] (6824:6824:6824) (6954:6954:6954))
        (PORT d[4] (5775:5775:5775) (6003:6003:6003))
        (PORT d[5] (6031:6031:6031) (6290:6290:6290))
        (PORT d[6] (7671:7671:7671) (7608:7608:7608))
        (PORT d[7] (6169:6169:6169) (6458:6458:6458))
        (PORT d[8] (8516:8516:8516) (8557:8557:8557))
        (PORT d[9] (7504:7504:7504) (7597:7597:7597))
        (PORT d[10] (6693:6693:6693) (6816:6816:6816))
        (PORT d[11] (8056:8056:8056) (8015:8015:8015))
        (PORT d[12] (6969:6969:6969) (7172:7172:7172))
        (PORT clk (2430:2430:2430) (2421:2421:2421))
        (PORT ena (4700:4700:4700) (4775:4775:4775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2421:2421:2421))
        (PORT d[0] (4700:4700:4700) (4775:4775:4775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3096:3096:3096))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7796:7796:7796) (7987:7987:7987))
        (PORT d[1] (5179:5179:5179) (5291:5291:5291))
        (PORT d[2] (4842:4842:4842) (5026:5026:5026))
        (PORT d[3] (6768:6768:6768) (7016:7016:7016))
        (PORT d[4] (7070:7070:7070) (7337:7337:7337))
        (PORT d[5] (7498:7498:7498) (7706:7706:7706))
        (PORT d[6] (8570:8570:8570) (8730:8730:8730))
        (PORT d[7] (7183:7183:7183) (7372:7372:7372))
        (PORT d[8] (6632:6632:6632) (6836:6836:6836))
        (PORT d[9] (5958:5958:5958) (6025:6025:6025))
        (PORT d[10] (5521:5521:5521) (5471:5471:5471))
        (PORT d[11] (5883:5883:5883) (6152:6152:6152))
        (PORT d[12] (6854:6854:6854) (7006:7006:7006))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5292:5292:5292))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (5851:5851:5851) (5923:5923:5923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7983:7983:7983) (8130:8130:8130))
        (PORT d[1] (6657:6657:6657) (6759:6759:6759))
        (PORT d[2] (9703:9703:9703) (9767:9767:9767))
        (PORT d[3] (9247:9247:9247) (9408:9408:9408))
        (PORT d[4] (5031:5031:5031) (5257:5257:5257))
        (PORT d[5] (5620:5620:5620) (5872:5872:5872))
        (PORT d[6] (6963:6963:6963) (6902:6902:6902))
        (PORT d[7] (6712:6712:6712) (7044:7044:7044))
        (PORT d[8] (7777:7777:7777) (7816:7816:7816))
        (PORT d[9] (7921:7921:7921) (8020:8020:8020))
        (PORT d[10] (8612:8612:8612) (8858:8858:8858))
        (PORT d[11] (7309:7309:7309) (7269:7269:7269))
        (PORT d[12] (6336:6336:6336) (6549:6549:6549))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT ena (4300:4300:4300) (4363:4363:4363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT d[0] (4300:4300:4300) (4363:4363:4363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2945:2945:2945))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7372:7372:7372) (7546:7546:7546))
        (PORT d[1] (5237:5237:5237) (5354:5354:5354))
        (PORT d[2] (4874:4874:4874) (5056:5056:5056))
        (PORT d[3] (6799:6799:6799) (7051:7051:7051))
        (PORT d[4] (6660:6660:6660) (6922:6922:6922))
        (PORT d[5] (6806:6806:6806) (7021:7021:7021))
        (PORT d[6] (8235:8235:8235) (8390:8390:8390))
        (PORT d[7] (6892:6892:6892) (7096:7096:7096))
        (PORT d[8] (6241:6241:6241) (6439:6439:6439))
        (PORT d[9] (5603:5603:5603) (5669:5669:5669))
        (PORT d[10] (6080:6080:6080) (6008:6008:6008))
        (PORT d[11] (5595:5595:5595) (5866:5866:5866))
        (PORT d[12] (6517:6517:6517) (6685:6685:6685))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (5706:5706:5706))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (6213:6213:6213) (6365:6365:6365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7945:7945:7945) (8087:8087:8087))
        (PORT d[1] (6711:6711:6711) (6818:6818:6818))
        (PORT d[2] (9036:9036:9036) (9104:9104:9104))
        (PORT d[3] (9072:9072:9072) (9220:9220:9220))
        (PORT d[4] (5034:5034:5034) (5259:5259:5259))
        (PORT d[5] (4924:4924:4924) (5181:5181:5181))
        (PORT d[6] (8227:8227:8227) (8379:8379:8379))
        (PORT d[7] (6244:6244:6244) (6578:6578:6578))
        (PORT d[8] (8419:8419:8419) (8450:8450:8450))
        (PORT d[9] (8440:8440:8440) (8542:8542:8542))
        (PORT d[10] (8310:8310:8310) (8561:8561:8561))
        (PORT d[11] (7832:7832:7832) (7767:7767:7767))
        (PORT d[12] (6289:6289:6289) (6501:6501:6501))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT ena (4660:4660:4660) (4741:4741:4741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (4660:4660:4660) (4741:4741:4741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3276:3276:3276))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8140:8140:8140) (8377:8377:8377))
        (PORT d[1] (5942:5942:5942) (6094:6094:6094))
        (PORT d[2] (5604:5604:5604) (5795:5795:5795))
        (PORT d[3] (7553:7553:7553) (7840:7840:7840))
        (PORT d[4] (5857:5857:5857) (6045:6045:6045))
        (PORT d[5] (13196:13196:13196) (13056:13056:13056))
        (PORT d[6] (9285:9285:9285) (9468:9468:9468))
        (PORT d[7] (6859:6859:6859) (7056:7056:7056))
        (PORT d[8] (5812:5812:5812) (5953:5953:5953))
        (PORT d[9] (5306:5306:5306) (5394:5394:5394))
        (PORT d[10] (7056:7056:7056) (6945:6945:6945))
        (PORT d[11] (6356:6356:6356) (6544:6544:6544))
        (PORT d[12] (7058:7058:7058) (7232:7232:7232))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3871:3871:3871))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (4376:4376:4376) (4502:4502:4502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7176:7176:7176) (7275:7275:7275))
        (PORT d[1] (7720:7720:7720) (7840:7840:7840))
        (PORT d[2] (8698:8698:8698) (8757:8757:8757))
        (PORT d[3] (7999:7999:7999) (8171:8171:8171))
        (PORT d[4] (4996:4996:4996) (5169:5169:5169))
        (PORT d[5] (4229:4229:4229) (4442:4442:4442))
        (PORT d[6] (8803:8803:8803) (8672:8672:8672))
        (PORT d[7] (6145:6145:6145) (6435:6435:6435))
        (PORT d[8] (8544:8544:8544) (8620:8620:8620))
        (PORT d[9] (9298:9298:9298) (9459:9459:9459))
        (PORT d[10] (7101:7101:7101) (7274:7274:7274))
        (PORT d[11] (8616:8616:8616) (8604:8604:8604))
        (PORT d[12] (7142:7142:7142) (7392:7392:7392))
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT ena (5040:5040:5040) (5134:5134:5134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2459:2459:2459))
        (PORT d[0] (5040:5040:5040) (5134:5134:5134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2829:2829:2829))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8149:8149:8149) (8338:8338:8338))
        (PORT d[1] (5133:5133:5133) (5240:5240:5240))
        (PORT d[2] (4858:4858:4858) (5041:5041:5041))
        (PORT d[3] (7132:7132:7132) (7379:7379:7379))
        (PORT d[4] (7435:7435:7435) (7705:7705:7705))
        (PORT d[5] (7482:7482:7482) (7710:7710:7710))
        (PORT d[6] (8937:8937:8937) (9097:9097:9097))
        (PORT d[7] (7543:7543:7543) (7730:7730:7730))
        (PORT d[8] (6917:6917:6917) (7110:7110:7110))
        (PORT d[9] (6272:6272:6272) (6330:6330:6330))
        (PORT d[10] (5899:5899:5899) (5843:5843:5843))
        (PORT d[11] (6260:6260:6260) (6522:6522:6522))
        (PORT d[12] (7123:7123:7123) (7262:7262:7262))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4512:4512:4512))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT d[0] (4988:4988:4988) (5143:5143:5143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6395:6395:6395) (6419:6419:6419))
        (PORT d[1] (7340:7340:7340) (7435:7435:7435))
        (PORT d[2] (10044:10044:10044) (10105:10105:10105))
        (PORT d[3] (9593:9593:9593) (9752:9752:9752))
        (PORT d[4] (5430:5430:5430) (5644:5644:5644))
        (PORT d[5] (5977:5977:5977) (6228:6228:6228))
        (PORT d[6] (7325:7325:7325) (7262:7262:7262))
        (PORT d[7] (7051:7051:7051) (7379:7379:7379))
        (PORT d[8] (8139:8139:8139) (8178:8178:8178))
        (PORT d[9] (7556:7556:7556) (7661:7661:7661))
        (PORT d[10] (6919:6919:6919) (7034:7034:7034))
        (PORT d[11] (7672:7672:7672) (7634:7634:7634))
        (PORT d[12] (7214:7214:7214) (7384:7384:7384))
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT ena (4348:4348:4348) (4422:4422:4422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2443:2443:2443))
        (PORT d[0] (4348:4348:4348) (4422:4422:4422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2541:2541:2541))
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10694:10694:10694) (11163:11163:11163))
        (PORT d[1] (4562:4562:4562) (4569:4569:4569))
        (PORT d[2] (4567:4567:4567) (4577:4577:4577))
        (PORT d[3] (7438:7438:7438) (7664:7664:7664))
        (PORT d[4] (6302:6302:6302) (6278:6278:6278))
        (PORT d[5] (4315:4315:4315) (4296:4296:4296))
        (PORT d[6] (6525:6525:6525) (6496:6496:6496))
        (PORT d[7] (10643:10643:10643) (11111:11111:11111))
        (PORT d[8] (4514:4514:4514) (4742:4742:4742))
        (PORT d[9] (6799:6799:6799) (6769:6769:6769))
        (PORT d[10] (6312:6312:6312) (6442:6442:6442))
        (PORT d[11] (5752:5752:5752) (5918:5918:5918))
        (PORT d[12] (5770:5770:5770) (5782:5782:5782))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5081:5081:5081))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (PORT d[0] (5564:5564:5564) (5712:5712:5712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3406:3406:3406))
        (PORT d[1] (2642:2642:2642) (2605:2605:2605))
        (PORT d[2] (2263:2263:2263) (2342:2342:2342))
        (PORT d[3] (4268:4268:4268) (4387:4387:4387))
        (PORT d[4] (2071:2071:2071) (2054:2054:2054))
        (PORT d[5] (4698:4698:4698) (4874:4874:4874))
        (PORT d[6] (2359:2359:2359) (2322:2322:2322))
        (PORT d[7] (2311:2311:2311) (2272:2272:2272))
        (PORT d[8] (2689:2689:2689) (2686:2686:2686))
        (PORT d[9] (2723:2723:2723) (2708:2708:2708))
        (PORT d[10] (4091:4091:4091) (4042:4042:4042))
        (PORT d[11] (4044:4044:4044) (4112:4112:4112))
        (PORT d[12] (2670:2670:2670) (2650:2650:2650))
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT ena (4828:4828:4828) (4790:4790:4790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT d[0] (4828:4828:4828) (4790:4790:4790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2086:2086:2086))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11034:11034:11034) (11497:11497:11497))
        (PORT d[1] (4216:4216:4216) (4227:4227:4227))
        (PORT d[2] (4218:4218:4218) (4231:4231:4231))
        (PORT d[3] (3969:3969:3969) (3960:3960:3960))
        (PORT d[4] (4069:4069:4069) (4060:4060:4060))
        (PORT d[5] (4377:4377:4377) (4360:4360:4360))
        (PORT d[6] (6625:6625:6625) (6598:6598:6598))
        (PORT d[7] (4103:4103:4103) (4059:4059:4059))
        (PORT d[8] (4865:4865:4865) (5088:5088:5088))
        (PORT d[9] (7094:7094:7094) (7060:7060:7060))
        (PORT d[10] (6651:6651:6651) (6776:6776:6776))
        (PORT d[11] (4367:4367:4367) (4523:4523:4523))
        (PORT d[12] (6107:6107:6107) (6116:6116:6116))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4574:4574:4574))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (5190:5190:5190) (5205:5205:5205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2883:2883:2883))
        (PORT d[1] (3031:3031:3031) (2995:2995:2995))
        (PORT d[2] (2625:2625:2625) (2713:2713:2713))
        (PORT d[3] (3589:3589:3589) (3691:3691:3691))
        (PORT d[4] (1713:1713:1713) (1696:1696:1696))
        (PORT d[5] (4568:4568:4568) (4649:4649:4649))
        (PORT d[6] (1980:1980:1980) (1935:1935:1935))
        (PORT d[7] (1921:1921:1921) (1881:1881:1881))
        (PORT d[8] (2999:2999:2999) (2985:2985:2985))
        (PORT d[9] (3158:3158:3158) (3149:3149:3149))
        (PORT d[10] (4479:4479:4479) (4428:4428:4428))
        (PORT d[11] (3820:3820:3820) (3892:3892:3892))
        (PORT d[12] (3062:3062:3062) (3039:3039:3039))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT ena (4511:4511:4511) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (4511:4511:4511) (4479:4479:4479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2035:2035:2035))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8169:8169:8169) (8410:8410:8410))
        (PORT d[1] (3479:3479:3479) (3492:3492:3492))
        (PORT d[2] (3539:3539:3539) (3543:3543:3543))
        (PORT d[3] (3292:3292:3292) (3278:3278:3278))
        (PORT d[4] (3422:3422:3422) (3434:3434:3434))
        (PORT d[5] (5137:5137:5137) (5114:5114:5114))
        (PORT d[6] (7290:7290:7290) (7260:7260:7260))
        (PORT d[7] (4826:4826:4826) (4790:4790:4790))
        (PORT d[8] (2686:2686:2686) (2818:2818:2818))
        (PORT d[9] (4432:4432:4432) (4379:4379:4379))
        (PORT d[10] (3637:3637:3637) (3622:3622:3622))
        (PORT d[11] (4622:4622:4622) (4767:4767:4767))
        (PORT d[12] (4677:4677:4677) (4671:4671:4671))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5384:5384:5384) (5345:5345:5345))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT d[0] (6006:6006:6006) (5976:5976:5976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1888:1888:1888))
        (PORT d[1] (3390:3390:3390) (3356:3356:3356))
        (PORT d[2] (4616:4616:4616) (4537:4537:4537))
        (PORT d[3] (3956:3956:3956) (3904:3904:3904))
        (PORT d[4] (2327:2327:2327) (2288:2288:2288))
        (PORT d[5] (3873:3873:3873) (3965:3965:3965))
        (PORT d[6] (4107:4107:4107) (4037:4037:4037))
        (PORT d[7] (3881:3881:3881) (4033:4033:4033))
        (PORT d[8] (3344:3344:3344) (3330:3330:3330))
        (PORT d[9] (4103:4103:4103) (4200:4200:4200))
        (PORT d[10] (4053:4053:4053) (4200:4200:4200))
        (PORT d[11] (4051:4051:4051) (4004:4004:4004))
        (PORT d[12] (4531:4531:4531) (4608:4608:4608))
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT ena (4543:4543:4543) (4513:4513:4513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (PORT d[0] (4543:4543:4543) (4513:4513:4513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2468:2468:2468))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10368:10368:10368) (10834:10834:10834))
        (PORT d[1] (4526:4526:4526) (4533:4533:4533))
        (PORT d[2] (4562:4562:4562) (4575:4575:4575))
        (PORT d[3] (7117:7117:7117) (7349:7349:7349))
        (PORT d[4] (5984:5984:5984) (5967:5967:5967))
        (PORT d[5] (4336:4336:4336) (4321:4321:4321))
        (PORT d[6] (9355:9355:9355) (9548:9548:9548))
        (PORT d[7] (10395:10395:10395) (10872:10872:10872))
        (PORT d[8] (4200:4200:4200) (4435:4435:4435))
        (PORT d[9] (6391:6391:6391) (6362:6362:6362))
        (PORT d[10] (6344:6344:6344) (6475:6475:6475))
        (PORT d[11] (5743:5743:5743) (5909:5909:5909))
        (PORT d[12] (5794:5794:5794) (5808:5808:5808))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4355:4355:4355))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (5149:5149:5149) (5009:5009:5009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3354:3354:3354))
        (PORT d[1] (2919:2919:2919) (2862:2862:2862))
        (PORT d[2] (2928:2928:2928) (3027:3027:3027))
        (PORT d[3] (3545:3545:3545) (3684:3684:3684))
        (PORT d[4] (2121:2121:2121) (2109:2109:2109))
        (PORT d[5] (4138:4138:4138) (4349:4349:4349))
        (PORT d[6] (2400:2400:2400) (2369:2369:2369))
        (PORT d[7] (5779:5779:5779) (6063:6063:6063))
        (PORT d[8] (2699:2699:2699) (2698:2698:2698))
        (PORT d[9] (2731:2731:2731) (2705:2705:2705))
        (PORT d[10] (3707:3707:3707) (3658:3658:3658))
        (PORT d[11] (4027:4027:4027) (4094:4094:4094))
        (PORT d[12] (2690:2690:2690) (2665:2665:2665))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT ena (4535:4535:4535) (4504:4504:4504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT d[0] (4535:4535:4535) (4504:4504:4504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2092:2092:2092))
        (PORT clk (2549:2549:2549) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8268:8268:8268) (8531:8531:8531))
        (PORT d[1] (3441:3441:3441) (3453:3453:3453))
        (PORT d[2] (3149:3149:3149) (3165:3165:3165))
        (PORT d[3] (3706:3706:3706) (3698:3698:3698))
        (PORT d[4] (3094:3094:3094) (3109:3109:3109))
        (PORT d[5] (3702:3702:3702) (3693:3693:3693))
        (PORT d[6] (7641:7641:7641) (7605:7605:7605))
        (PORT d[7] (5220:5220:5220) (5183:5183:5183))
        (PORT d[8] (2328:2328:2328) (2464:2464:2464))
        (PORT d[9] (4456:4456:4456) (4405:4405:4405))
        (PORT d[10] (3988:3988:3988) (3970:3970:3970))
        (PORT d[11] (3331:3331:3331) (3340:3340:3340))
        (PORT d[12] (3388:3388:3388) (3391:3391:3391))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3324:3324:3324))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2575:2575:2575))
        (PORT d[0] (4076:4076:4076) (3955:3955:3955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5688:5688:5688) (5612:5612:5612))
        (PORT d[1] (3744:3744:3744) (3708:3708:3708))
        (PORT d[2] (3931:3931:3931) (3867:3867:3867))
        (PORT d[3] (3588:3588:3588) (3539:3539:3539))
        (PORT d[4] (7117:7117:7117) (7311:7311:7311))
        (PORT d[5] (3470:3470:3470) (3555:3555:3555))
        (PORT d[6] (3771:3771:3771) (3705:3705:3705))
        (PORT d[7] (3595:3595:3595) (3757:3757:3757))
        (PORT d[8] (3931:3931:3931) (4058:4058:4058))
        (PORT d[9] (3763:3763:3763) (3867:3867:3867))
        (PORT d[10] (9794:9794:9794) (9891:9891:9891))
        (PORT d[11] (3684:3684:3684) (3640:3640:3640))
        (PORT d[12] (4164:4164:4164) (4245:4245:4245))
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT ena (4941:4941:4941) (4916:4916:4916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT d[0] (4941:4941:4941) (4916:4916:4916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2522:2522:2522))
        (PORT clk (2564:2564:2564) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10757:10757:10757) (11283:11283:11283))
        (PORT d[1] (4971:4971:4971) (4986:4986:4986))
        (PORT d[2] (5016:5016:5016) (5038:5038:5038))
        (PORT d[3] (7056:7056:7056) (7273:7273:7273))
        (PORT d[4] (5914:5914:5914) (5887:5887:5887))
        (PORT d[5] (4680:4680:4680) (4662:4662:4662))
        (PORT d[6] (8974:8974:8974) (9169:9169:9169))
        (PORT d[7] (10054:10054:10054) (10542:10542:10542))
        (PORT d[8] (3836:3836:3836) (4069:4069:4069))
        (PORT d[9] (5775:5775:5775) (5769:5769:5769))
        (PORT d[10] (5617:5617:5617) (5751:5751:5751))
        (PORT d[11] (5376:5376:5376) (5541:5541:5541))
        (PORT d[12] (5377:5377:5377) (5390:5390:5390))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (5336:5336:5336))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2585:2585:2585))
        (PORT d[0] (5797:5797:5797) (5967:5967:5967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3456:3456:3456))
        (PORT d[1] (3649:3649:3649) (3629:3629:3629))
        (PORT d[2] (2583:2583:2583) (2687:2687:2687))
        (PORT d[3] (3962:3962:3962) (4094:4094:4094))
        (PORT d[4] (2480:2480:2480) (2467:2467:2467))
        (PORT d[5] (4660:4660:4660) (4839:4839:4839))
        (PORT d[6] (3366:3366:3366) (3318:3318:3318))
        (PORT d[7] (5435:5435:5435) (5725:5725:5725))
        (PORT d[8] (3042:3042:3042) (3038:3038:3038))
        (PORT d[9] (3082:3082:3082) (3053:3053:3053))
        (PORT d[10] (3356:3356:3356) (3313:3313:3313))
        (PORT d[11] (3877:3877:3877) (3956:3956:3956))
        (PORT d[12] (3048:3048:3048) (3021:3021:3021))
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (PORT ena (4998:4998:4998) (4932:4932:4932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (PORT d[0] (4998:4998:4998) (4932:4932:4932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2509:2509:2509))
        (PORT clk (2566:2566:2566) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10736:10736:10736) (11238:11238:11238))
        (PORT d[1] (5000:5000:5000) (5017:5017:5017))
        (PORT d[2] (5044:5044:5044) (5068:5068:5068))
        (PORT d[3] (7067:7067:7067) (7287:7287:7287))
        (PORT d[4] (5564:5564:5564) (5546:5546:5546))
        (PORT d[5] (4681:4681:4681) (4663:4663:4663))
        (PORT d[6] (8615:8615:8615) (8825:8825:8825))
        (PORT d[7] (10019:10019:10019) (10505:10505:10505))
        (PORT d[8] (4118:4118:4118) (4346:4346:4346))
        (PORT d[9] (6072:6072:6072) (6060:6060:6060))
        (PORT d[10] (5532:5532:5532) (5668:5668:5668))
        (PORT d[11] (5335:5335:5335) (5496:5496:5496))
        (PORT d[12] (5038:5038:5038) (5057:5057:5057))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3286:3286:3286))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d[0] (3865:3865:3865) (3917:3917:3917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3486:3486:3486))
        (PORT d[1] (3301:3301:3301) (3290:3290:3290))
        (PORT d[2] (2574:2574:2574) (2676:2676:2676))
        (PORT d[3] (3920:3920:3920) (4048:4048:4048))
        (PORT d[4] (2455:2455:2455) (2441:2441:2441))
        (PORT d[5] (4665:4665:4665) (4844:4844:4844))
        (PORT d[6] (3033:3033:3033) (2990:2990:2990))
        (PORT d[7] (3245:3245:3245) (3183:3183:3183))
        (PORT d[8] (3072:3072:3072) (3066:3066:3066))
        (PORT d[9] (3127:3127:3127) (3101:3101:3101))
        (PORT d[10] (3290:3290:3290) (3242:3242:3242))
        (PORT d[11] (3494:3494:3494) (3423:3423:3423))
        (PORT d[12] (3030:3030:3030) (3002:3002:3002))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (PORT ena (5028:5028:5028) (4949:4949:4949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (PORT d[0] (5028:5028:5028) (4949:4949:4949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2457:2457:2457))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10696:10696:10696) (11157:11157:11157))
        (PORT d[1] (4233:4233:4233) (4234:4234:4234))
        (PORT d[2] (4284:4284:4284) (4300:4300:4300))
        (PORT d[3] (3976:3976:3976) (3972:3972:3972))
        (PORT d[4] (6336:6336:6336) (6315:6315:6315))
        (PORT d[5] (4040:4040:4040) (4028:4028:4028))
        (PORT d[6] (6259:6259:6259) (6235:6235:6235))
        (PORT d[7] (11000:11000:11000) (11462:11462:11462))
        (PORT d[8] (4553:4553:4553) (4785:4785:4785))
        (PORT d[9] (6775:6775:6775) (6742:6742:6742))
        (PORT d[10] (6735:6735:6735) (6861:6861:6861))
        (PORT d[11] (4718:4718:4718) (4914:4914:4914))
        (PORT d[12] (5742:5742:5742) (5756:5756:5756))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4044:4044:4044))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (4787:4787:4787) (4675:4675:4675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3025:3025:3025))
        (PORT d[1] (2655:2655:2655) (2620:2620:2620))
        (PORT d[2] (2292:2292:2292) (2388:2388:2388))
        (PORT d[3] (3227:3227:3227) (3343:3343:3343))
        (PORT d[4] (1737:1737:1737) (1725:1725:1725))
        (PORT d[5] (5050:5050:5050) (5217:5217:5217))
        (PORT d[6] (2035:2035:2035) (1998:1998:1998))
        (PORT d[7] (2267:2267:2267) (2225:2225:2225))
        (PORT d[8] (2690:2690:2690) (2685:2685:2685))
        (PORT d[9] (2745:2745:2745) (2739:2739:2739))
        (PORT d[10] (4092:4092:4092) (4042:4042:4042))
        (PORT d[11] (3774:3774:3774) (3846:3846:3846))
        (PORT d[12] (2653:2653:2653) (2631:2631:2631))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (PORT ena (4182:4182:4182) (4157:4157:4157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (PORT d[0] (4182:4182:4182) (4157:4157:4157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2486:2486:2486))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11031:11031:11031) (11515:11515:11515))
        (PORT d[1] (6113:6113:6113) (6193:6193:6193))
        (PORT d[2] (6118:6118:6118) (6214:6214:6214))
        (PORT d[3] (5140:5140:5140) (5108:5108:5108))
        (PORT d[4] (6076:6076:6076) (6120:6120:6120))
        (PORT d[5] (5745:5745:5745) (5669:5669:5669))
        (PORT d[6] (5017:5017:5017) (4959:4959:4959))
        (PORT d[7] (7344:7344:7344) (7478:7478:7478))
        (PORT d[8] (3042:3042:3042) (3168:3168:3168))
        (PORT d[9] (5799:5799:5799) (5740:5740:5740))
        (PORT d[10] (5699:5699:5699) (5854:5854:5854))
        (PORT d[11] (4737:4737:4737) (4883:4883:4883))
        (PORT d[12] (6029:6029:6029) (5967:5967:5967))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6816:6816:6816) (7030:7030:7030))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (PORT d[0] (7438:7438:7438) (7661:7661:7661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1253:1253:1253))
        (PORT d[1] (1172:1172:1172) (1223:1223:1223))
        (PORT d[2] (1154:1154:1154) (1202:1202:1202))
        (PORT d[3] (1543:1543:1543) (1587:1587:1587))
        (PORT d[4] (1265:1265:1265) (1314:1314:1314))
        (PORT d[5] (3005:3005:3005) (3037:3037:3037))
        (PORT d[6] (940:940:940) (998:998:998))
        (PORT d[7] (907:907:907) (961:961:961))
        (PORT d[8] (1275:1275:1275) (1335:1335:1335))
        (PORT d[9] (856:856:856) (912:912:912))
        (PORT d[10] (1117:1117:1117) (1146:1146:1146))
        (PORT d[11] (2416:2416:2416) (2425:2425:2425))
        (PORT d[12] (1409:1409:1409) (1434:1434:1434))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT ena (4606:4606:4606) (4633:4633:4633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (4606:4606:4606) (4633:4633:4633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2076:2076:2076))
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8192:8192:8192) (8434:8434:8434))
        (PORT d[1] (3786:3786:3786) (3798:3798:3798))
        (PORT d[2] (3889:3889:3889) (3908:3908:3908))
        (PORT d[3] (4251:4251:4251) (4234:4234:4234))
        (PORT d[4] (4115:4115:4115) (4120:4120:4120))
        (PORT d[5] (4738:4738:4738) (4718:4718:4718))
        (PORT d[6] (6968:6968:6968) (6942:6942:6942))
        (PORT d[7] (4490:4490:4490) (4455:4455:4455))
        (PORT d[8] (2995:2995:2995) (3120:3120:3120))
        (PORT d[9] (7080:7080:7080) (7047:7047:7047))
        (PORT d[10] (4321:4321:4321) (4296:4296:4296))
        (PORT d[11] (4292:4292:4292) (4446:4446:4446))
        (PORT d[12] (4611:4611:4611) (4594:4594:4594))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4124:4124:4124))
        (PORT clk (2504:2504:2504) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (PORT d[0] (4819:4819:4819) (4755:4755:4755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2551:2551:2551))
        (PORT d[1] (3026:3026:3026) (2992:2992:2992))
        (PORT d[2] (4609:4609:4609) (4536:4536:4536))
        (PORT d[3] (3951:3951:3951) (3901:3901:3901))
        (PORT d[4] (1701:1701:1701) (1686:1686:1686))
        (PORT d[5] (4262:4262:4262) (4350:4350:4350))
        (PORT d[6] (4128:4128:4128) (4060:4060:4060))
        (PORT d[7] (1982:1982:1982) (1949:1949:1949))
        (PORT d[8] (3010:3010:3010) (3001:3001:3001))
        (PORT d[9] (3100:3100:3100) (3086:3086:3086))
        (PORT d[10] (3994:3994:3994) (4152:4152:4152))
        (PORT d[11] (3836:3836:3836) (3907:3907:3907))
        (PORT d[12] (3000:3000:3000) (2973:2973:2973))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT ena (4517:4517:4517) (4484:4484:4484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (4517:4517:4517) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2740:2740:2740))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (4938:4938:4938))
        (PORT d[1] (6540:6540:6540) (6685:6685:6685))
        (PORT d[2] (5061:5061:5061) (5185:5185:5185))
        (PORT d[3] (6735:6735:6735) (6980:6980:6980))
        (PORT d[4] (4649:4649:4649) (4752:4752:4752))
        (PORT d[5] (7050:7050:7050) (7215:7215:7215))
        (PORT d[6] (8183:8183:8183) (8290:8290:8290))
        (PORT d[7] (4450:4450:4450) (4403:4403:4403))
        (PORT d[8] (5670:5670:5670) (5598:5598:5598))
        (PORT d[9] (4391:4391:4391) (4341:4341:4341))
        (PORT d[10] (4373:4373:4373) (4344:4344:4344))
        (PORT d[11] (6009:6009:6009) (6329:6329:6329))
        (PORT d[12] (4373:4373:4373) (4347:4347:4347))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4752:4752:4752) (4627:4627:4627))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (5374:5374:5374) (5258:5258:5258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8388:8388:8388) (8561:8561:8561))
        (PORT d[1] (6003:6003:6003) (6078:6078:6078))
        (PORT d[2] (5792:5792:5792) (5718:5718:5718))
        (PORT d[3] (8532:8532:8532) (8692:8692:8692))
        (PORT d[4] (8432:8432:8432) (8372:8372:8372))
        (PORT d[5] (4420:4420:4420) (4655:4655:4655))
        (PORT d[6] (6223:6223:6223) (6177:6177:6177))
        (PORT d[7] (5244:5244:5244) (5561:5561:5561))
        (PORT d[8] (5386:5386:5386) (5444:5444:5444))
        (PORT d[9] (5666:5666:5666) (5745:5745:5745))
        (PORT d[10] (5888:5888:5888) (5942:5942:5942))
        (PORT d[11] (6146:6146:6146) (6129:6129:6129))
        (PORT d[12] (5502:5502:5502) (5546:5546:5546))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT ena (4217:4217:4217) (4250:4250:4250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (4217:4217:4217) (4250:4250:4250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2764:2764:2764))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4997:4997:4997) (4958:4958:4958))
        (PORT d[1] (4864:4864:4864) (4826:4826:4826))
        (PORT d[2] (4431:4431:4431) (4564:4564:4564))
        (PORT d[3] (7147:7147:7147) (7388:7388:7388))
        (PORT d[4] (5029:5029:5029) (5136:5136:5136))
        (PORT d[5] (7356:7356:7356) (7514:7514:7514))
        (PORT d[6] (3574:3574:3574) (3667:3667:3667))
        (PORT d[7] (4637:4637:4637) (4578:4578:4578))
        (PORT d[8] (4700:4700:4700) (4660:4660:4660))
        (PORT d[9] (4399:4399:4399) (4357:4357:4357))
        (PORT d[10] (4752:4752:4752) (4714:4714:4714))
        (PORT d[11] (6000:6000:6000) (6317:6317:6317))
        (PORT d[12] (5330:5330:5330) (5295:5295:5295))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3578:3578:3578))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (4101:4101:4101) (4179:4179:4179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8682:8682:8682) (8847:8847:8847))
        (PORT d[1] (5564:5564:5564) (5636:5636:5636))
        (PORT d[2] (8817:8817:8817) (8893:8893:8893))
        (PORT d[3] (5301:5301:5301) (5330:5330:5330))
        (PORT d[4] (8458:8458:8458) (8400:8400:8400))
        (PORT d[5] (4791:4791:4791) (5020:5020:5020))
        (PORT d[6] (5484:5484:5484) (5452:5452:5452))
        (PORT d[7] (5166:5166:5166) (5472:5472:5472))
        (PORT d[8] (5047:5047:5047) (5108:5108:5108))
        (PORT d[9] (5313:5313:5313) (5393:5393:5393))
        (PORT d[10] (5579:5579:5579) (5637:5637:5637))
        (PORT d[11] (5787:5787:5787) (5769:5769:5769))
        (PORT d[12] (5185:5185:5185) (5236:5236:5236))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT ena (4933:4933:4933) (4965:4965:4965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT d[0] (4933:4933:4933) (4965:4965:4965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2825:2825:2825))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7438:7438:7438) (7631:7631:7631))
        (PORT d[1] (5181:5181:5181) (5279:5279:5279))
        (PORT d[2] (4873:4873:4873) (5051:5051:5051))
        (PORT d[3] (6772:6772:6772) (7020:7020:7020))
        (PORT d[4] (6669:6669:6669) (6936:6936:6936))
        (PORT d[5] (7523:7523:7523) (7733:7733:7733))
        (PORT d[6] (8251:8251:8251) (8411:8411:8411))
        (PORT d[7] (7194:7194:7194) (7384:7384:7384))
        (PORT d[8] (6276:6276:6276) (6462:6462:6462))
        (PORT d[9] (5949:5949:5949) (6015:6015:6015))
        (PORT d[10] (5465:5465:5465) (5406:5406:5406))
        (PORT d[11] (5860:5860:5860) (6127:6127:6127))
        (PORT d[12] (6830:6830:6830) (6978:6978:6978))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4591:4591:4591))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (5308:5308:5308) (5222:5222:5222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8021:8021:8021) (8170:8170:8170))
        (PORT d[1] (6649:6649:6649) (6737:6737:6737))
        (PORT d[2] (9387:9387:9387) (9459:9459:9459))
        (PORT d[3] (9520:9520:9520) (9680:9680:9680))
        (PORT d[4] (5678:5678:5678) (5884:5884:5884))
        (PORT d[5] (5285:5285:5285) (5541:5541:5541))
        (PORT d[6] (6942:6942:6942) (6877:6877:6877))
        (PORT d[7] (6369:6369:6369) (6706:6706:6706))
        (PORT d[8] (7677:7677:7677) (7712:7712:7712))
        (PORT d[9] (8827:8827:8827) (8933:8933:8933))
        (PORT d[10] (8682:8682:8682) (8929:8929:8929))
        (PORT d[11] (7285:7285:7285) (7242:7242:7242))
        (PORT d[12] (7904:7904:7904) (7920:7920:7920))
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (PORT ena (4317:4317:4317) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (PORT d[0] (4317:4317:4317) (4381:4381:4381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2783:2783:2783))
        (PORT clk (2483:2483:2483) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8110:8110:8110) (8299:8299:8299))
        (PORT d[1] (5156:5156:5156) (5265:5265:5265))
        (PORT d[2] (4496:4496:4496) (4642:4642:4642))
        (PORT d[3] (7537:7537:7537) (7785:7785:7785))
        (PORT d[4] (7445:7445:7445) (7716:7716:7716))
        (PORT d[5] (7076:7076:7076) (7319:7319:7319))
        (PORT d[6] (8934:8934:8934) (9095:9095:9095))
        (PORT d[7] (7910:7910:7910) (8098:8098:8098))
        (PORT d[8] (5013:5013:5013) (5079:5079:5079))
        (PORT d[9] (4925:4925:4925) (4977:4977:4977))
        (PORT d[10] (6218:6218:6218) (6162:6162:6162))
        (PORT d[11] (5053:5053:5053) (5239:5239:5239))
        (PORT d[12] (7884:7884:7884) (8021:8021:8021))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4917:4917:4917))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (PORT d[0] (5391:5391:5391) (5571:5571:5571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6362:6362:6362) (6384:6384:6384))
        (PORT d[1] (7357:7357:7357) (7454:7454:7454))
        (PORT d[2] (7610:7610:7610) (7610:7610:7610))
        (PORT d[3] (9928:9928:9928) (10091:10091:10091))
        (PORT d[4] (5786:5786:5786) (6012:6012:6012))
        (PORT d[5] (5999:5999:5999) (6253:6253:6253))
        (PORT d[6] (7656:7656:7656) (7591:7591:7591))
        (PORT d[7] (7058:7058:7058) (7387:7387:7387))
        (PORT d[8] (8497:8497:8497) (8534:8534:8534))
        (PORT d[9] (7222:7222:7222) (7326:7326:7326))
        (PORT d[10] (6580:6580:6580) (6705:6705:6705))
        (PORT d[11] (8017:8017:8017) (7972:7972:7972))
        (PORT d[12] (6968:6968:6968) (7171:7171:7171))
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT ena (4692:4692:4692) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d[0] (4692:4692:4692) (4766:4766:4766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2795:2795:2795))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8109:8109:8109) (8298:8298:8298))
        (PORT d[1] (5159:5159:5159) (5264:5264:5264))
        (PORT d[2] (4497:4497:4497) (4643:4643:4643))
        (PORT d[3] (7186:7186:7186) (7436:7436:7436))
        (PORT d[4] (7391:7391:7391) (7658:7658:7658))
        (PORT d[5] (7457:7457:7457) (7684:7684:7684))
        (PORT d[6] (8957:8957:8957) (9122:9122:9122))
        (PORT d[7] (6322:6322:6322) (6431:6431:6431))
        (PORT d[8] (6611:6611:6611) (6796:6796:6796))
        (PORT d[9] (4891:4891:4891) (4942:4942:4942))
        (PORT d[10] (5863:5863:5863) (5809:5809:5809))
        (PORT d[11] (5058:5058:5058) (5244:5244:5244))
        (PORT d[12] (7544:7544:7544) (7686:7686:7686))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4317:4317:4317))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT d[0] (5012:5012:5012) (4948:4948:4948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (6680:6680:6680))
        (PORT d[1] (7363:7363:7363) (7447:7447:7447))
        (PORT d[2] (10076:10076:10076) (10138:10138:10138))
        (PORT d[3] (6796:6796:6796) (6933:6933:6933))
        (PORT d[4] (5420:5420:5420) (5648:5648:5648))
        (PORT d[5] (6022:6022:6022) (6280:6280:6280))
        (PORT d[6] (7357:7357:7357) (7298:7298:7298))
        (PORT d[7] (5206:5206:5206) (5512:5512:5512))
        (PORT d[8] (8140:8140:8140) (8179:8179:8179))
        (PORT d[9] (7541:7541:7541) (7643:7643:7643))
        (PORT d[10] (6906:6906:6906) (7020:7020:7020))
        (PORT d[11] (8034:8034:8034) (7991:7991:7991))
        (PORT d[12] (7246:7246:7246) (7418:7418:7418))
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT ena (4349:4349:4349) (4423:4423:4423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT d[0] (4349:4349:4349) (4423:4423:4423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3357:3357:3357))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7481:7481:7481) (7698:7698:7698))
        (PORT d[1] (5587:5587:5587) (5742:5742:5742))
        (PORT d[2] (5536:5536:5536) (5724:5724:5724))
        (PORT d[3] (7509:7509:7509) (7773:7773:7773))
        (PORT d[4] (5517:5517:5517) (5713:5713:5713))
        (PORT d[5] (13851:13851:13851) (13709:13709:13709))
        (PORT d[6] (8889:8889:8889) (9072:9072:9072))
        (PORT d[7] (6880:6880:6880) (7074:7074:7074))
        (PORT d[8] (5476:5476:5476) (5620:5620:5620))
        (PORT d[9] (5337:5337:5337) (5428:5428:5428))
        (PORT d[10] (6699:6699:6699) (6589:6589:6589))
        (PORT d[11] (5705:5705:5705) (5893:5893:5893))
        (PORT d[12] (6695:6695:6695) (6865:6865:6865))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (5076:5076:5076))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (5715:5715:5715) (5707:5707:5707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7141:7141:7141) (7228:7228:7228))
        (PORT d[1] (7261:7261:7261) (7370:7370:7370))
        (PORT d[2] (8284:8284:8284) (8342:8342:8342))
        (PORT d[3] (7630:7630:7630) (7794:7794:7794))
        (PORT d[4] (4629:4629:4629) (4812:4812:4812))
        (PORT d[5] (3863:3863:3863) (4080:4080:4080))
        (PORT d[6] (8457:8457:8457) (8331:8331:8331))
        (PORT d[7] (5479:5479:5479) (5776:5776:5776))
        (PORT d[8] (8191:8191:8191) (8268:8268:8268))
        (PORT d[9] (7915:7915:7915) (8082:8082:8082))
        (PORT d[10] (7435:7435:7435) (7603:7603:7603))
        (PORT d[11] (8260:8260:8260) (8247:8247:8247))
        (PORT d[12] (6482:6482:6482) (6746:6746:6746))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (4709:4709:4709) (4809:4809:4809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (4709:4709:4709) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3052:3052:3052))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7760:7760:7760) (7950:7950:7950))
        (PORT d[1] (5167:5167:5167) (5280:5280:5280))
        (PORT d[2] (4875:4875:4875) (5053:5053:5053))
        (PORT d[3] (6822:6822:6822) (7074:7074:7074))
        (PORT d[4] (7024:7024:7024) (7289:7289:7289))
        (PORT d[5] (7109:7109:7109) (7344:7344:7344))
        (PORT d[6] (8591:8591:8591) (8757:8757:8757))
        (PORT d[7] (6652:6652:6652) (6753:6753:6753))
        (PORT d[8] (6275:6275:6275) (6468:6468:6468))
        (PORT d[9] (4884:4884:4884) (4933:4933:4933))
        (PORT d[10] (5522:5522:5522) (5472:5472:5472))
        (PORT d[11] (5884:5884:5884) (6153:6153:6153))
        (PORT d[12] (7140:7140:7140) (7281:7281:7281))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (4872:4872:4872))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (5691:5691:5691) (5503:5503:5503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8407:8407:8407) (8552:8552:8552))
        (PORT d[1] (6995:6995:6995) (7095:7095:7095))
        (PORT d[2] (9734:9734:9734) (9800:9800:9800))
        (PORT d[3] (9573:9573:9573) (9740:9740:9740))
        (PORT d[4] (5059:5059:5059) (5287:5287:5287))
        (PORT d[5] (5665:5665:5665) (5925:5925:5925))
        (PORT d[6] (6996:6996:6996) (6938:6938:6938))
        (PORT d[7] (6751:6751:6751) (7086:7086:7086))
        (PORT d[8] (7784:7784:7784) (7824:7824:7824))
        (PORT d[9] (7876:7876:7876) (7972:7972:7972))
        (PORT d[10] (8650:8650:8650) (8899:8899:8899))
        (PORT d[11] (7278:7278:7278) (7234:7234:7234))
        (PORT d[12] (6331:6331:6331) (6541:6541:6541))
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT ena (4293:4293:4293) (4366:4366:4366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT d[0] (4293:4293:4293) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3057:3057:3057))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7427:7427:7427) (7606:7606:7606))
        (PORT d[1] (5620:5620:5620) (5733:5733:5733))
        (PORT d[2] (4874:4874:4874) (5059:5059:5059))
        (PORT d[3] (7140:7140:7140) (7386:7386:7386))
        (PORT d[4] (6665:6665:6665) (6926:6926:6926))
        (PORT d[5] (6809:6809:6809) (7023:7023:7023))
        (PORT d[6] (8237:8237:8237) (8400:8400:8400))
        (PORT d[7] (7259:7259:7259) (7456:7456:7456))
        (PORT d[8] (6194:6194:6194) (6389:6389:6389))
        (PORT d[9] (5489:5489:5489) (5529:5529:5529))
        (PORT d[10] (5998:5998:5998) (5916:5916:5916))
        (PORT d[11] (6149:6149:6149) (6404:6404:6404))
        (PORT d[12] (6852:6852:6852) (7016:7016:7016))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4168:4168:4168))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (4713:4713:4713) (4799:4799:4799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7568:7568:7568) (7690:7690:7690))
        (PORT d[1] (7036:7036:7036) (7138:7138:7138))
        (PORT d[2] (8672:8672:8672) (8736:8736:8736))
        (PORT d[3] (8745:8745:8745) (8901:8901:8901))
        (PORT d[4] (5403:5403:5403) (5621:5621:5621))
        (PORT d[5] (4568:4568:4568) (4831:4831:4831))
        (PORT d[6] (8205:8205:8205) (8353:8353:8353))
        (PORT d[7] (5883:5883:5883) (6211:6211:6211))
        (PORT d[8] (8721:8721:8721) (8744:8744:8744))
        (PORT d[9] (8081:8081:8081) (8181:8181:8181))
        (PORT d[10] (8318:8318:8318) (8564:8564:8564))
        (PORT d[11] (7479:7479:7479) (7419:7419:7419))
        (PORT d[12] (6651:6651:6651) (6856:6856:6856))
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (PORT ena (4653:4653:4653) (4735:4735:4735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (PORT d[0] (4653:4653:4653) (4735:4735:4735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2816:2816:2816))
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5328:5328:5328) (5282:5282:5282))
        (PORT d[1] (5928:5928:5928) (6092:6092:6092))
        (PORT d[2] (4768:4768:4768) (4897:4897:4897))
        (PORT d[3] (6897:6897:6897) (7070:7070:7070))
        (PORT d[4] (4978:4978:4978) (5072:5072:5072))
        (PORT d[5] (6700:6700:6700) (6861:6861:6861))
        (PORT d[6] (8124:8124:8124) (8220:8220:8220))
        (PORT d[7] (4791:4791:4791) (4741:4741:4741))
        (PORT d[8] (5328:5328:5328) (5264:5264:5264))
        (PORT d[9] (5003:5003:5003) (4949:4949:4949))
        (PORT d[10] (5037:5037:5037) (4992:4992:4992))
        (PORT d[11] (6337:6337:6337) (6650:6650:6650))
        (PORT d[12] (4712:4712:4712) (4672:4672:4672))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (4020:4020:4020))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (PORT d[0] (4574:4574:4574) (4651:4651:4651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8278:8278:8278) (8432:8432:8432))
        (PORT d[1] (6316:6316:6316) (6387:6387:6387))
        (PORT d[2] (8437:8437:8437) (8511:8511:8511))
        (PORT d[3] (8478:8478:8478) (8622:8622:8622))
        (PORT d[4] (8081:8081:8081) (8011:8011:8011))
        (PORT d[5] (4387:4387:4387) (4618:4618:4618))
        (PORT d[6] (6197:6197:6197) (6156:6156:6156))
        (PORT d[7] (5599:5599:5599) (5908:5908:5908))
        (PORT d[8] (5701:5701:5701) (5745:5745:5745))
        (PORT d[9] (6024:6024:6024) (6099:6099:6099))
        (PORT d[10] (5975:5975:5975) (6026:6026:6026))
        (PORT d[11] (6718:6718:6718) (6678:6678:6678))
        (PORT d[12] (5854:5854:5854) (5892:5892:5892))
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (PORT ena (4589:4589:4589) (4621:4621:4621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (PORT d[0] (4589:4589:4589) (4621:4621:4621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2621:2621:2621))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8447:8447:8447) (8634:8634:8634))
        (PORT d[1] (5204:5204:5204) (5317:5317:5317))
        (PORT d[2] (4422:4422:4422) (4556:4556:4556))
        (PORT d[3] (7895:7895:7895) (8143:8143:8143))
        (PORT d[4] (7813:7813:7813) (8077:8077:8077))
        (PORT d[5] (7426:7426:7426) (7659:7659:7659))
        (PORT d[6] (3069:3069:3069) (3262:3262:3262))
        (PORT d[7] (8248:8248:8248) (8430:8430:8430))
        (PORT d[8] (4712:4712:4712) (4787:4787:4787))
        (PORT d[9] (5310:5310:5310) (5359:5359:5359))
        (PORT d[10] (6614:6614:6614) (6557:6557:6557))
        (PORT d[11] (4733:4733:4733) (4922:4922:4922))
        (PORT d[12] (7877:7877:7877) (8013:8013:8013))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (3969:3969:3969))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT d[0] (4690:4690:4690) (4628:4628:4628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6715:6715:6715))
        (PORT d[1] (7711:7711:7711) (7795:7795:7795))
        (PORT d[2] (7978:7978:7978) (7981:7981:7981))
        (PORT d[3] (6856:6856:6856) (6966:6966:6966))
        (PORT d[4] (5784:5784:5784) (6013:6013:6013))
        (PORT d[5] (6372:6372:6372) (6627:6627:6627))
        (PORT d[6] (7985:7985:7985) (7916:7916:7916))
        (PORT d[7] (6108:6108:6108) (6385:6385:6385))
        (PORT d[8] (5231:5231:5231) (5480:5480:5480))
        (PORT d[9] (7583:7583:7583) (7685:7685:7685))
        (PORT d[10] (6690:6690:6690) (6815:6815:6815))
        (PORT d[11] (7977:7977:7977) (7933:7933:7933))
        (PORT d[12] (7318:7318:7318) (7519:7519:7519))
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT ena (4708:4708:4708) (4774:4774:4774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (PORT d[0] (4708:4708:4708) (4774:4774:4774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3172:3172:3172))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8152:8152:8152) (8388:8388:8388))
        (PORT d[1] (5930:5930:5930) (6083:6083:6083))
        (PORT d[2] (5244:5244:5244) (5458:5458:5458))
        (PORT d[3] (7525:7525:7525) (7813:7813:7813))
        (PORT d[4] (5482:5482:5482) (5676:5676:5676))
        (PORT d[5] (12895:12895:12895) (12767:12767:12767))
        (PORT d[6] (9323:9323:9323) (9512:9512:9512))
        (PORT d[7] (6885:6885:6885) (7084:7084:7084))
        (PORT d[8] (6142:6142:6142) (6277:6277:6277))
        (PORT d[9] (5294:5294:5294) (5383:5383:5383))
        (PORT d[10] (7025:7025:7025) (6911:6911:6911))
        (PORT d[11] (6402:6402:6402) (6596:6596:6596))
        (PORT d[12] (7059:7059:7059) (7233:7233:7233))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5522:5522:5522) (5600:5600:5600))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT d[0] (6152:6152:6152) (6221:6221:6221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7184:7184:7184) (7284:7284:7284))
        (PORT d[1] (8093:8093:8093) (8213:8213:8213))
        (PORT d[2] (8742:8742:8742) (8810:8810:8810))
        (PORT d[3] (8369:8369:8369) (8539:8539:8539))
        (PORT d[4] (4632:4632:4632) (4810:4810:4810))
        (PORT d[5] (4572:4572:4572) (4782:4782:4782))
        (PORT d[6] (8780:8780:8780) (8655:8655:8655))
        (PORT d[7] (4832:4832:4832) (5098:5098:5098))
        (PORT d[8] (8546:8546:8546) (8621:8621:8621))
        (PORT d[9] (8988:8988:8988) (9154:9154:9154))
        (PORT d[10] (7032:7032:7032) (7182:7182:7182))
        (PORT d[11] (8934:8934:8934) (8916:8916:8916))
        (PORT d[12] (6812:6812:6812) (7069:7069:7069))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT ena (5061:5061:5061) (5154:5154:5154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (5061:5061:5061) (5154:5154:5154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2858:2858:2858))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5259:5259:5259))
        (PORT d[1] (6207:6207:6207) (6364:6364:6364))
        (PORT d[2] (4443:4443:4443) (4565:4565:4565))
        (PORT d[3] (6769:6769:6769) (7017:7017:7017))
        (PORT d[4] (5299:5299:5299) (5368:5368:5368))
        (PORT d[5] (7027:7027:7027) (7188:7188:7188))
        (PORT d[6] (7818:7818:7818) (7933:7933:7933))
        (PORT d[7] (4433:4433:4433) (4386:4386:4386))
        (PORT d[8] (6017:6017:6017) (5934:5934:5934))
        (PORT d[9] (4399:4399:4399) (4351:4351:4351))
        (PORT d[10] (5084:5084:5084) (5043:5043:5043))
        (PORT d[11] (6049:6049:6049) (6374:6374:6374))
        (PORT d[12] (5332:5332:5332) (5294:5294:5294))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6500:6500:6500))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (PORT d[0] (6956:6956:6956) (7131:7131:7131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8340:8340:8340) (8510:8510:8510))
        (PORT d[1] (6008:6008:6008) (6083:6083:6083))
        (PORT d[2] (8459:8459:8459) (8536:8536:8536))
        (PORT d[3] (8462:8462:8462) (8619:8619:8619))
        (PORT d[4] (8035:8035:8035) (7961:7961:7961))
        (PORT d[5] (4113:4113:4113) (4345:4345:4345))
        (PORT d[6] (5896:5896:5896) (5860:5860:5860))
        (PORT d[7] (5222:5222:5222) (5534:5534:5534))
        (PORT d[8] (5361:5361:5361) (5418:5418:5418))
        (PORT d[9] (6008:6008:6008) (6083:6083:6083))
        (PORT d[10] (5615:5615:5615) (5672:5672:5672))
        (PORT d[11] (6461:6461:6461) (6437:6437:6437))
        (PORT d[12] (5891:5891:5891) (5932:5932:5932))
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (PORT ena (4583:4583:4583) (4617:4617:4617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (PORT d[0] (4583:4583:4583) (4617:4617:4617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3229:3229:3229))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7836:7836:7836) (8075:8075:8075))
        (PORT d[1] (5816:5816:5816) (5912:5912:5912))
        (PORT d[2] (5290:5290:5290) (5506:5506:5506))
        (PORT d[3] (7518:7518:7518) (7805:7805:7805))
        (PORT d[4] (5856:5856:5856) (6044:6044:6044))
        (PORT d[5] (13217:13217:13217) (13085:13085:13085))
        (PORT d[6] (9271:9271:9271) (9452:9452:9452))
        (PORT d[7] (7207:7207:7207) (7403:7403:7403))
        (PORT d[8] (5811:5811:5811) (5952:5952:5952))
        (PORT d[9] (5197:5197:5197) (5280:5280:5280))
        (PORT d[10] (7022:7022:7022) (6909:6909:6909))
        (PORT d[11] (6050:6050:6050) (6245:6245:6245))
        (PORT d[12] (7018:7018:7018) (7186:7186:7186))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3869:3869:3869))
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (PORT d[0] (4366:4366:4366) (4499:4499:4499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (4069:4069:4069))
        (PORT d[1] (7757:7757:7757) (7865:7865:7865))
        (PORT d[2] (5427:5427:5427) (5601:5601:5601))
        (PORT d[3] (7627:7627:7627) (7807:7807:7807))
        (PORT d[4] (4987:4987:4987) (5157:5157:5157))
        (PORT d[5] (4229:4229:4229) (4441:4441:4441))
        (PORT d[6] (8828:8828:8828) (8698:8698:8698))
        (PORT d[7] (5825:5825:5825) (6119:6119:6119))
        (PORT d[8] (8530:8530:8530) (8604:8604:8604))
        (PORT d[9] (8907:8907:8907) (9063:9063:9063))
        (PORT d[10] (7139:7139:7139) (7317:7317:7317))
        (PORT d[11] (8621:8621:8621) (8601:8601:8601))
        (PORT d[12] (6829:6829:6829) (7093:7093:7093))
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT ena (4735:4735:4735) (4842:4842:4842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (PORT d[0] (4735:4735:4735) (4842:4842:4842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3326:3326:3326))
        (PORT clk (2524:2524:2524) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7839:7839:7839) (8092:8092:8092))
        (PORT d[1] (5931:5931:5931) (6080:6080:6080))
        (PORT d[2] (5249:5249:5249) (5461:5461:5461))
        (PORT d[3] (7571:7571:7571) (7858:7858:7858))
        (PORT d[4] (5824:5824:5824) (6010:6010:6010))
        (PORT d[5] (13200:13200:13200) (13067:13067:13067))
        (PORT d[6] (8940:8940:8940) (9128:9128:9128))
        (PORT d[7] (6897:6897:6897) (7093:7093:7093))
        (PORT d[8] (5805:5805:5805) (5945:5945:5945))
        (PORT d[9] (5344:5344:5344) (5437:5437:5437))
        (PORT d[10] (7002:7002:7002) (6884:6884:6884))
        (PORT d[11] (6049:6049:6049) (6244:6244:6244))
        (PORT d[12] (6997:6997:6997) (7157:7157:7157))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (4324:4324:4324))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2555:2555:2555))
        (PORT d[0] (4852:4852:4852) (4955:4955:4955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (7242:7242:7242))
        (PORT d[1] (7738:7738:7738) (7859:7859:7859))
        (PORT d[2] (8400:8400:8400) (8474:8474:8474))
        (PORT d[3] (7989:7989:7989) (8159:8159:8159))
        (PORT d[4] (4987:4987:4987) (5159:5159:5159))
        (PORT d[5] (3826:3826:3826) (4048:4048:4048))
        (PORT d[6] (8827:8827:8827) (8698:8698:8698))
        (PORT d[7] (5844:5844:5844) (6138:6138:6138))
        (PORT d[8] (8194:8194:8194) (8270:8270:8270))
        (PORT d[9] (8584:8584:8584) (8744:8744:8744))
        (PORT d[10] (7082:7082:7082) (7234:7234:7234))
        (PORT d[11] (8881:8881:8881) (8857:8857:8857))
        (PORT d[12] (6816:6816:6816) (7077:7077:7077))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT ena (4720:4720:4720) (4825:4825:4825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT d[0] (4720:4720:4720) (4825:4825:4825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2864:2864:2864))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7914:7914:7914) (8175:8175:8175))
        (PORT d[1] (6545:6545:6545) (6676:6676:6676))
        (PORT d[2] (5953:5953:5953) (6169:6169:6169))
        (PORT d[3] (8205:8205:8205) (8488:8488:8488))
        (PORT d[4] (5841:5841:5841) (6032:6032:6032))
        (PORT d[5] (12467:12467:12467) (12328:12328:12328))
        (PORT d[6] (9677:9677:9677) (9866:9866:9866))
        (PORT d[7] (6868:6868:6868) (7068:7068:7068))
        (PORT d[8] (5853:5853:5853) (5997:5997:5997))
        (PORT d[9] (6043:6043:6043) (6129:6129:6129))
        (PORT d[10] (7359:7359:7359) (7242:7242:7242))
        (PORT d[11] (5518:5518:5518) (5723:5723:5723))
        (PORT d[12] (7756:7756:7756) (7929:7929:7929))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (5055:5055:5055))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT d[0] (5221:5221:5221) (5412:5412:5412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7558:7558:7558) (7657:7657:7657))
        (PORT d[1] (8438:8438:8438) (8559:8559:8559))
        (PORT d[2] (9089:9089:9089) (9158:9158:9158))
        (PORT d[3] (8708:8708:8708) (8872:8872:8872))
        (PORT d[4] (4948:4948:4948) (5127:5127:5127))
        (PORT d[5] (4959:4959:4959) (5168:5168:5168))
        (PORT d[6] (9128:9128:9128) (9003:9003:9003))
        (PORT d[7] (6186:6186:6186) (6474:6474:6474))
        (PORT d[8] (8902:8902:8902) (8977:8977:8977))
        (PORT d[9] (9365:9365:9365) (9538:9538:9538))
        (PORT d[10] (7159:7159:7159) (7343:7343:7343))
        (PORT d[11] (9283:9283:9283) (9252:9252:9252))
        (PORT d[12] (7149:7149:7149) (7404:7404:7404))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT ena (5102:5102:5102) (5210:5210:5210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (5102:5102:5102) (5210:5210:5210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3182:3182:3182))
        (PORT clk (2498:2498:2498) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7798:7798:7798) (8051:8051:8051))
        (PORT d[1] (5487:5487:5487) (5591:5591:5591))
        (PORT d[2] (5603:5603:5603) (5818:5818:5818))
        (PORT d[3] (7913:7913:7913) (8200:8200:8200))
        (PORT d[4] (5813:5813:5813) (6002:6002:6002))
        (PORT d[5] (12853:12853:12853) (12709:12709:12709))
        (PORT d[6] (9691:9691:9691) (9872:9872:9872))
        (PORT d[7] (6884:6884:6884) (7087:7087:7087))
        (PORT d[8] (5807:5807:5807) (5945:5945:5945))
        (PORT d[9] (5676:5676:5676) (5768:5768:5768))
        (PORT d[10] (7415:7415:7415) (7304:7304:7304))
        (PORT d[11] (5499:5499:5499) (5703:5703:5703))
        (PORT d[12] (7413:7413:7413) (7586:7586:7586))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6834:6834:6834) (6848:6848:6848))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (PORT d[0] (7456:7456:7456) (7479:7479:7479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6695:6695:6695) (6738:6738:6738))
        (PORT d[1] (8092:8092:8092) (8214:8214:8214))
        (PORT d[2] (8731:8731:8731) (8805:8805:8805))
        (PORT d[3] (8346:8346:8346) (8516:8516:8516))
        (PORT d[4] (4947:4947:4947) (5126:5126:5126))
        (PORT d[5] (4597:4597:4597) (4811:4811:4811))
        (PORT d[6] (9150:9150:9150) (9020:9020:9020))
        (PORT d[7] (6185:6185:6185) (6474:6474:6474))
        (PORT d[8] (9201:9201:9201) (9266:9266:9266))
        (PORT d[9] (9675:9675:9675) (9840:9840:9840))
        (PORT d[10] (7121:7121:7121) (7298:7298:7298))
        (PORT d[11] (9270:9270:9270) (9237:9237:9237))
        (PORT d[12] (7148:7148:7148) (7403:7403:7403))
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT ena (5395:5395:5395) (5490:5490:5490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2445:2445:2445))
        (PORT d[0] (5395:5395:5395) (5490:5490:5490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3296:3296:3296))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9046:9046:9046) (9428:9428:9428))
        (PORT d[1] (6130:6130:6130) (6239:6239:6239))
        (PORT d[2] (7484:7484:7484) (7629:7629:7629))
        (PORT d[3] (7323:7323:7323) (7290:7290:7290))
        (PORT d[4] (6136:6136:6136) (6239:6239:6239))
        (PORT d[5] (8354:8354:8354) (8197:8197:8197))
        (PORT d[6] (7792:7792:7792) (7912:7912:7912))
        (PORT d[7] (7983:7983:7983) (8288:8288:8288))
        (PORT d[8] (3448:3448:3448) (3677:3677:3677))
        (PORT d[9] (7543:7543:7543) (7722:7722:7722))
        (PORT d[10] (5190:5190:5190) (5277:5277:5277))
        (PORT d[11] (5383:5383:5383) (5541:5541:5541))
        (PORT d[12] (6528:6528:6528) (6557:6557:6557))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6636:6636:6636) (6511:6511:6511))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (7222:7222:7222) (7120:7120:7120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3501:3501:3501))
        (PORT d[1] (3686:3686:3686) (3736:3736:3736))
        (PORT d[2] (4601:4601:4601) (4722:4722:4722))
        (PORT d[3] (4205:4205:4205) (4287:4287:4287))
        (PORT d[4] (3891:3891:3891) (3880:3880:3880))
        (PORT d[5] (3109:3109:3109) (3259:3259:3259))
        (PORT d[6] (3839:3839:3839) (3790:3790:3790))
        (PORT d[7] (4429:4429:4429) (4671:4671:4671))
        (PORT d[8] (4050:4050:4050) (4087:4087:4087))
        (PORT d[9] (4103:4103:4103) (4161:4161:4161))
        (PORT d[10] (4258:4258:4258) (4386:4386:4386))
        (PORT d[11] (3148:3148:3148) (3228:3228:3228))
        (PORT d[12] (4210:4210:4210) (4160:4160:4160))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT ena (5451:5451:5451) (5515:5515:5515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (5451:5451:5451) (5515:5515:5515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (3069:3069:3069))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9956:9956:9956) (10397:10397:10397))
        (PORT d[1] (6048:6048:6048) (6113:6113:6113))
        (PORT d[2] (6891:6891:6891) (7044:7044:7044))
        (PORT d[3] (7615:7615:7615) (7569:7569:7569))
        (PORT d[4] (5468:5468:5468) (5544:5544:5544))
        (PORT d[5] (7117:7117:7117) (7015:7015:7015))
        (PORT d[6] (6156:6156:6156) (6081:6081:6081))
        (PORT d[7] (9903:9903:9903) (10290:10290:10290))
        (PORT d[8] (3835:3835:3835) (4004:4004:4004))
        (PORT d[9] (7160:7160:7160) (7309:7309:7309))
        (PORT d[10] (5875:5875:5875) (5979:5979:5979))
        (PORT d[11] (6012:6012:6012) (6203:6203:6203))
        (PORT d[12] (5794:5794:5794) (5799:5799:5799))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4136:4136:4136))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (4597:4597:4597) (4741:4741:4741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4115:4115:4115))
        (PORT d[1] (4031:4031:4031) (4070:4070:4070))
        (PORT d[2] (3104:3104:3104) (3109:3109:3109))
        (PORT d[3] (3030:3030:3030) (3047:3047:3047))
        (PORT d[4] (2396:2396:2396) (2421:2421:2421))
        (PORT d[5] (3107:3107:3107) (3262:3262:3262))
        (PORT d[6] (3920:3920:3920) (3893:3893:3893))
        (PORT d[7] (5096:5096:5096) (5301:5301:5301))
        (PORT d[8] (2757:2757:2757) (2783:2783:2783))
        (PORT d[9] (3448:3448:3448) (3546:3546:3546))
        (PORT d[10] (4188:4188:4188) (4282:4282:4282))
        (PORT d[11] (3369:3369:3369) (3384:3384:3384))
        (PORT d[12] (2712:2712:2712) (2737:2737:2737))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (5026:5026:5026) (5057:5057:5057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (5026:5026:5026) (5057:5057:5057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2828:2828:2828))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10207:10207:10207) (10626:10626:10626))
        (PORT d[1] (6426:6426:6426) (6493:6493:6493))
        (PORT d[2] (6105:6105:6105) (6237:6237:6237))
        (PORT d[3] (7968:7968:7968) (7926:7926:7926))
        (PORT d[4] (6109:6109:6109) (6163:6163:6163))
        (PORT d[5] (7451:7451:7451) (7348:7348:7348))
        (PORT d[6] (6079:6079:6079) (5986:5986:5986))
        (PORT d[7] (9871:9871:9871) (10261:10261:10261))
        (PORT d[8] (3499:3499:3499) (3675:3675:3675))
        (PORT d[9] (7539:7539:7539) (7682:7682:7682))
        (PORT d[10] (5905:5905:5905) (6016:6016:6016))
        (PORT d[11] (6361:6361:6361) (6549:6549:6549))
        (PORT d[12] (6152:6152:6152) (6156:6156:6156))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4313:4313:4313))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT d[0] (4986:4986:4986) (4944:4944:4944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2300:2300:2300))
        (PORT d[1] (4357:4357:4357) (4389:4389:4389))
        (PORT d[2] (3462:3462:3462) (3464:3464:3464))
        (PORT d[3] (3410:3410:3410) (3434:3434:3434))
        (PORT d[4] (2382:2382:2382) (2400:2400:2400))
        (PORT d[5] (3118:3118:3118) (3211:3211:3211))
        (PORT d[6] (3974:3974:3974) (3953:3953:3953))
        (PORT d[7] (5447:5447:5447) (5642:5642:5642))
        (PORT d[8] (4448:4448:4448) (4473:4473:4473))
        (PORT d[9] (4085:4085:4085) (4212:4212:4212))
        (PORT d[10] (4621:4621:4621) (4713:4713:4713))
        (PORT d[11] (3696:3696:3696) (3707:3707:3707))
        (PORT d[12] (3080:3080:3080) (3101:3101:3101))
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT ena (6424:6424:6424) (6467:6467:6467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT d[0] (6424:6424:6424) (6467:6467:6467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2822:2822:2822))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10676:10676:10676) (11161:11161:11161))
        (PORT d[1] (6012:6012:6012) (6070:6070:6070))
        (PORT d[2] (6173:6173:6173) (6298:6298:6298))
        (PORT d[3] (5147:5147:5147) (5108:5108:5108))
        (PORT d[4] (5734:5734:5734) (5785:5785:5785))
        (PORT d[5] (5130:5130:5130) (5078:5078:5078))
        (PORT d[6] (5021:5021:5021) (4963:4963:4963))
        (PORT d[7] (10300:10300:10300) (10716:10716:10716))
        (PORT d[8] (2614:2614:2614) (2776:2776:2776))
        (PORT d[9] (5404:5404:5404) (5349:5349:5349))
        (PORT d[10] (5387:5387:5387) (5548:5548:5548))
        (PORT d[11] (4362:4362:4362) (4516:4516:4516))
        (PORT d[12] (5678:5678:5678) (5619:5619:5619))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3491:3491:3491))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (4096:4096:4096) (4123:4123:4123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1655:1655:1655))
        (PORT d[1] (1528:1528:1528) (1580:1580:1580))
        (PORT d[2] (1517:1517:1517) (1567:1567:1567))
        (PORT d[3] (1891:1891:1891) (1922:1922:1922))
        (PORT d[4] (1624:1624:1624) (1671:1671:1671))
        (PORT d[5] (3339:3339:3339) (3363:3363:3363))
        (PORT d[6] (1305:1305:1305) (1363:1363:1363))
        (PORT d[7] (1267:1267:1267) (1320:1320:1320))
        (PORT d[8] (916:916:916) (980:980:980))
        (PORT d[9] (950:950:950) (1010:1010:1010))
        (PORT d[10] (3085:3085:3085) (3089:3089:3089))
        (PORT d[11] (2070:2070:2070) (2083:2083:2083))
        (PORT d[12] (1222:1222:1222) (1273:1273:1273))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT ena (4667:4667:4667) (4692:4692:4692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (4667:4667:4667) (4692:4692:4692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (3037:3037:3037))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9922:9922:9922) (10364:10364:10364))
        (PORT d[1] (6391:6391:6391) (6455:6455:6455))
        (PORT d[2] (6223:6223:6223) (6363:6363:6363))
        (PORT d[3] (7627:7627:7627) (7572:7572:7572))
        (PORT d[4] (5831:5831:5831) (5905:5905:5905))
        (PORT d[5] (7441:7441:7441) (7338:7338:7338))
        (PORT d[6] (6058:6058:6058) (5966:5966:5966))
        (PORT d[7] (9911:9911:9911) (10299:10299:10299))
        (PORT d[8] (3475:3475:3475) (3648:3648:3648))
        (PORT d[9] (7531:7531:7531) (7673:7673:7673))
        (PORT d[10] (5899:5899:5899) (6006:6006:6006))
        (PORT d[11] (6386:6386:6386) (6577:6577:6577))
        (PORT d[12] (6145:6145:6145) (6147:6147:6147))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4700:4700:4700))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (5163:5163:5163) (5302:5302:5302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2290:2290:2290))
        (PORT d[1] (4319:4319:4319) (4345:4345:4345))
        (PORT d[2] (3416:3416:3416) (3429:3429:3429))
        (PORT d[3] (3397:3397:3397) (3419:3419:3419))
        (PORT d[4] (2087:2087:2087) (2117:2117:2117))
        (PORT d[5] (3153:3153:3153) (3311:3311:3311))
        (PORT d[6] (3942:3942:3942) (3917:3917:3917))
        (PORT d[7] (5415:5415:5415) (5609:5609:5609))
        (PORT d[8] (4718:4718:4718) (4732:4732:4732))
        (PORT d[9] (4112:4112:4112) (4240:4240:4240))
        (PORT d[10] (4513:4513:4513) (4599:4599:4599))
        (PORT d[11] (3681:3681:3681) (3691:3691:3691))
        (PORT d[12] (3033:3033:3033) (3056:3056:3056))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT ena (6075:6075:6075) (6120:6120:6120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT d[0] (6075:6075:6075) (6120:6120:6120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2628:2628:2628))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10452:10452:10452) (10962:10962:10962))
        (PORT d[1] (4717:4717:4717) (4769:4769:4769))
        (PORT d[2] (7499:7499:7499) (7599:7599:7599))
        (PORT d[3] (6698:6698:6698) (6879:6879:6879))
        (PORT d[4] (5459:5459:5459) (5528:5528:5528))
        (PORT d[5] (5831:5831:5831) (5906:5906:5906))
        (PORT d[6] (7127:7127:7127) (7145:7145:7145))
        (PORT d[7] (4824:4824:4824) (4807:4807:4807))
        (PORT d[8] (3892:3892:3892) (4134:4134:4134))
        (PORT d[9] (5765:5765:5765) (5733:5733:5733))
        (PORT d[10] (6009:6009:6009) (6206:6206:6206))
        (PORT d[11] (4468:4468:4468) (4463:4463:4463))
        (PORT d[12] (4981:4981:4981) (5007:5007:5007))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4907:4907:4907) (4909:4909:4909))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (5529:5529:5529) (5540:5540:5540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3916:3916:3916))
        (PORT d[1] (4004:4004:4004) (4023:4023:4023))
        (PORT d[2] (2936:2936:2936) (3036:3036:3036))
        (PORT d[3] (4028:4028:4028) (4228:4228:4228))
        (PORT d[4] (3896:3896:3896) (3799:3799:3799))
        (PORT d[5] (3457:3457:3457) (3645:3645:3645))
        (PORT d[6] (3823:3823:3823) (3721:3721:3721))
        (PORT d[7] (3723:3723:3723) (3633:3633:3633))
        (PORT d[8] (3739:3739:3739) (3773:3773:3773))
        (PORT d[9] (3411:3411:3411) (3441:3441:3441))
        (PORT d[10] (4015:4015:4015) (4007:4007:4007))
        (PORT d[11] (3820:3820:3820) (3894:3894:3894))
        (PORT d[12] (3813:3813:3813) (3735:3735:3735))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (PORT ena (5200:5200:5200) (5198:5198:5198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (PORT d[0] (5200:5200:5200) (5198:5198:5198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2616:2616:2616))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10798:10798:10798) (11322:11322:11322))
        (PORT d[1] (5369:5369:5369) (5420:5420:5420))
        (PORT d[2] (7575:7575:7575) (7681:7681:7681))
        (PORT d[3] (7096:7096:7096) (7282:7282:7282))
        (PORT d[4] (5376:5376:5376) (5442:5442:5442))
        (PORT d[5] (6231:6231:6231) (6310:6310:6310))
        (PORT d[6] (6724:6724:6724) (6747:6747:6747))
        (PORT d[7] (4127:4127:4127) (4115:4115:4115))
        (PORT d[8] (4621:4621:4621) (4859:4859:4859))
        (PORT d[9] (5879:5879:5879) (5867:5867:5867))
        (PORT d[10] (6699:6699:6699) (6895:6895:6895))
        (PORT d[11] (3791:3791:3791) (3788:3788:3788))
        (PORT d[12] (5051:5051:5051) (5078:5078:5078))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (5074:5074:5074))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (5476:5476:5476) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4605:4605:4605))
        (PORT d[1] (4125:4125:4125) (4158:4158:4158))
        (PORT d[2] (2327:2327:2327) (2425:2425:2425))
        (PORT d[3] (4822:4822:4822) (5016:5016:5016))
        (PORT d[4] (3166:3166:3166) (3067:3067:3067))
        (PORT d[5] (4179:4179:4179) (4354:4354:4354))
        (PORT d[6] (3159:3159:3159) (3061:3061:3061))
        (PORT d[7] (3037:3037:3037) (2956:2956:2956))
        (PORT d[8] (3392:3392:3392) (3421:3421:3421))
        (PORT d[9] (4450:4450:4450) (4461:4461:4461))
        (PORT d[10] (4697:4697:4697) (4681:4681:4681))
        (PORT d[11] (3856:3856:3856) (3935:3935:3935))
        (PORT d[12] (3976:3976:3976) (3974:3974:3974))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (5901:5901:5901) (5899:5899:5899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (5901:5901:5901) (5899:5899:5899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3062:3062:3062))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7844:7844:7844) (8089:8089:8089))
        (PORT d[1] (5197:5197:5197) (5327:5327:5327))
        (PORT d[2] (6884:6884:6884) (7046:7046:7046))
        (PORT d[3] (6759:6759:6759) (6975:6975:6975))
        (PORT d[4] (6394:6394:6394) (6476:6476:6476))
        (PORT d[5] (5871:5871:5871) (5948:5948:5948))
        (PORT d[6] (7098:7098:7098) (7155:7155:7155))
        (PORT d[7] (5507:5507:5507) (5458:5458:5458))
        (PORT d[8] (3675:3675:3675) (3843:3843:3843))
        (PORT d[9] (6294:6294:6294) (6332:6332:6332))
        (PORT d[10] (6829:6829:6829) (7057:7057:7057))
        (PORT d[11] (5495:5495:5495) (5494:5494:5494))
        (PORT d[12] (5812:5812:5812) (5898:5898:5898))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5344:5344:5344) (5421:5421:5421))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (5966:5966:5966) (6052:6052:6052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3814:3814:3814))
        (PORT d[1] (4135:4135:4135) (4229:4229:4229))
        (PORT d[2] (11434:11434:11434) (11404:11404:11404))
        (PORT d[3] (12199:12199:12199) (12285:12285:12285))
        (PORT d[4] (5180:5180:5180) (5037:5037:5037))
        (PORT d[5] (2566:2566:2566) (2665:2665:2665))
        (PORT d[6] (4764:4764:4764) (4673:4673:4673))
        (PORT d[7] (4405:4405:4405) (4359:4359:4359))
        (PORT d[8] (4958:4958:4958) (5060:5060:5060))
        (PORT d[9] (3878:3878:3878) (3959:3959:3959))
        (PORT d[10] (4469:4469:4469) (4529:4529:4529))
        (PORT d[11] (5276:5276:5276) (5444:5444:5444))
        (PORT d[12] (4778:4778:4778) (4846:4846:4846))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (5706:5706:5706) (5742:5742:5742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (5706:5706:5706) (5742:5742:5742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3068:3068:3068))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8121:8121:8121) (8351:8351:8351))
        (PORT d[1] (4869:4869:4869) (5002:5002:5002))
        (PORT d[2] (6539:6539:6539) (6699:6699:6699))
        (PORT d[3] (7027:7027:7027) (7231:7231:7231))
        (PORT d[4] (6023:6023:6023) (6107:6107:6107))
        (PORT d[5] (5863:5863:5863) (5946:5946:5946))
        (PORT d[6] (7301:7301:7301) (7324:7324:7324))
        (PORT d[7] (5486:5486:5486) (5434:5434:5434))
        (PORT d[8] (3280:3280:3280) (3446:3446:3446))
        (PORT d[9] (5926:5926:5926) (5960:5960:5960))
        (PORT d[10] (6468:6468:6468) (6688:6688:6688))
        (PORT d[11] (5161:5161:5161) (5168:5168:5168))
        (PORT d[12] (6408:6408:6408) (6471:6471:6471))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (4011:4011:4011))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (4543:4543:4543) (4642:4642:4642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3453:3453:3453))
        (PORT d[1] (4480:4480:4480) (4564:4564:4564))
        (PORT d[2] (11767:11767:11767) (11727:11727:11727))
        (PORT d[3] (12531:12531:12531) (12612:12612:12612))
        (PORT d[4] (4837:4837:4837) (4697:4697:4697))
        (PORT d[5] (3445:3445:3445) (3546:3546:3546))
        (PORT d[6] (4457:4457:4457) (4374:4374:4374))
        (PORT d[7] (4335:4335:4335) (4283:4283:4283))
        (PORT d[8] (3829:3829:3829) (3897:3897:3897))
        (PORT d[9] (3537:3537:3537) (3624:3624:3624))
        (PORT d[10] (13003:13003:13003) (13136:13136:13136))
        (PORT d[11] (4994:4994:4994) (5169:5169:5169))
        (PORT d[12] (4001:4001:4001) (4029:4029:4029))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT ena (5338:5338:5338) (5369:5369:5369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (5338:5338:5338) (5369:5369:5369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2450:2450:2450))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11178:11178:11178) (11706:11706:11706))
        (PORT d[1] (6101:6101:6101) (6150:6150:6150))
        (PORT d[2] (6491:6491:6491) (6568:6568:6568))
        (PORT d[3] (7870:7870:7870) (8050:8050:8050))
        (PORT d[4] (6134:6134:6134) (6206:6206:6206))
        (PORT d[5] (5172:5172:5172) (5230:5230:5230))
        (PORT d[6] (7442:7442:7442) (7452:7452:7452))
        (PORT d[7] (4032:4032:4032) (4010:4010:4010))
        (PORT d[8] (2940:2940:2940) (3055:3055:3055))
        (PORT d[9] (6248:6248:6248) (6246:6246:6246))
        (PORT d[10] (7364:7364:7364) (7549:7549:7549))
        (PORT d[11] (3773:3773:3773) (3769:3769:3769))
        (PORT d[12] (3360:3360:3360) (3339:3339:3339))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3506:3506:3506))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (4242:4242:4242) (4108:4108:4108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3873:3873:3873))
        (PORT d[1] (5181:5181:5181) (5302:5302:5302))
        (PORT d[2] (3115:3115:3115) (3212:3212:3212))
        (PORT d[3] (4020:4020:4020) (4184:4184:4184))
        (PORT d[4] (3893:3893:3893) (3794:3794:3794))
        (PORT d[5] (3943:3943:3943) (4012:4012:4012))
        (PORT d[6] (2828:2828:2828) (2734:2734:2734))
        (PORT d[7] (2778:2778:2778) (2703:2703:2703))
        (PORT d[8] (4458:4458:4458) (4527:4527:4527))
        (PORT d[9] (3966:3966:3966) (4086:4086:4086))
        (PORT d[10] (9777:9777:9777) (9873:9873:9873))
        (PORT d[11] (4566:4566:4566) (4634:4634:4634))
        (PORT d[12] (3712:3712:3712) (3745:3745:3745))
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT ena (6609:6609:6609) (6608:6608:6608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT d[0] (6609:6609:6609) (6608:6608:6608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3068:3068:3068))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7800:7800:7800) (8039:8039:8039))
        (PORT d[1] (4515:4515:4515) (4660:4660:4660))
        (PORT d[2] (6494:6494:6494) (6655:6655:6655))
        (PORT d[3] (6704:6704:6704) (6914:6914:6914))
        (PORT d[4] (5658:5658:5658) (5743:5743:5743))
        (PORT d[5] (5864:5864:5864) (5946:5946:5946))
        (PORT d[6] (7313:7313:7313) (7337:7337:7337))
        (PORT d[7] (5518:5518:5518) (5469:5469:5469))
        (PORT d[8] (2974:2974:2974) (3149:3149:3149))
        (PORT d[9] (5914:5914:5914) (5946:5946:5946))
        (PORT d[10] (6117:6117:6117) (6350:6350:6350))
        (PORT d[11] (4529:4529:4529) (4560:4560:4560))
        (PORT d[12] (5739:5739:5739) (5823:5823:5823))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4589:4589:4589))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (5307:5307:5307) (5220:5220:5220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3708:3708:3708))
        (PORT d[1] (4102:4102:4102) (4194:4194:4194))
        (PORT d[2] (11767:11767:11767) (11745:11745:11745))
        (PORT d[3] (4385:4385:4385) (4597:4597:4597))
        (PORT d[4] (4819:4819:4819) (4668:4668:4668))
        (PORT d[5] (3165:3165:3165) (3278:3278:3278))
        (PORT d[6] (4056:4056:4056) (3972:3972:3972))
        (PORT d[7] (4309:4309:4309) (4253:4253:4253))
        (PORT d[8] (3518:3518:3518) (3586:3586:3586))
        (PORT d[9] (3182:3182:3182) (3264:3264:3264))
        (PORT d[10] (13003:13003:13003) (13137:13137:13137))
        (PORT d[11] (5014:5014:5014) (5187:5187:5187))
        (PORT d[12] (3670:3670:3670) (3698:3698:3698))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (5300:5300:5300) (5332:5332:5332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (5300:5300:5300) (5332:5332:5332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2590:2590:2590))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11155:11155:11155) (11680:11680:11680))
        (PORT d[1] (5783:5783:5783) (5836:5836:5836))
        (PORT d[2] (6846:6846:6846) (6911:6911:6911))
        (PORT d[3] (7493:7493:7493) (7679:7679:7679))
        (PORT d[4] (5752:5752:5752) (5822:5822:5822))
        (PORT d[5] (5127:5127:5127) (5178:5178:5178))
        (PORT d[6] (7074:7074:7074) (7092:7092:7092))
        (PORT d[7] (3781:3781:3781) (3769:3769:3769))
        (PORT d[8] (3303:3303:3303) (3410:3410:3410))
        (PORT d[9] (5887:5887:5887) (5885:5885:5885))
        (PORT d[10] (7029:7029:7029) (7219:7219:7219))
        (PORT d[11] (3471:3471:3471) (3478:3478:3478))
        (PORT d[12] (3774:3774:3774) (3752:3752:3752))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3477:3477:3477))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT d[0] (4223:4223:4223) (4108:4108:4108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3898:3898:3898))
        (PORT d[1] (4451:4451:4451) (4478:4478:4478))
        (PORT d[2] (2773:2773:2773) (2875:2875:2875))
        (PORT d[3] (5205:5205:5205) (5394:5394:5394))
        (PORT d[4] (3890:3890:3890) (3792:3792:3792))
        (PORT d[5] (4283:4283:4283) (4346:4346:4346))
        (PORT d[6] (2833:2833:2833) (2738:2738:2738))
        (PORT d[7] (2692:2692:2692) (2608:2608:2608))
        (PORT d[8] (3789:3789:3789) (3830:3830:3830))
        (PORT d[9] (3820:3820:3820) (3855:3855:3855))
        (PORT d[10] (5019:5019:5019) (5000:5000:5000))
        (PORT d[11] (4205:4205:4205) (4280:4280:4280))
        (PORT d[12] (4382:4382:4382) (4411:4411:4411))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT ena (6251:6251:6251) (6248:6248:6248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (6251:6251:6251) (6248:6248:6248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2569:2569:2569))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10326:10326:10326) (10844:10844:10844))
        (PORT d[1] (4993:4993:4993) (5044:5044:5044))
        (PORT d[2] (7531:7531:7531) (7632:7632:7632))
        (PORT d[3] (6364:6364:6364) (6552:6552:6552))
        (PORT d[4] (5768:5768:5768) (5829:5829:5829))
        (PORT d[5] (6065:6065:6065) (6108:6108:6108))
        (PORT d[6] (7126:7126:7126) (7144:7144:7144))
        (PORT d[7] (4497:4497:4497) (4488:4488:4488))
        (PORT d[8] (3867:3867:3867) (4108:4108:4108))
        (PORT d[9] (5516:5516:5516) (5517:5517:5517))
        (PORT d[10] (6634:6634:6634) (6816:6816:6816))
        (PORT d[11] (4537:4537:4537) (4537:4537:4537))
        (PORT d[12] (4996:4996:4996) (5023:5023:5023))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5650:5650:5650) (5857:5857:5857))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (6272:6272:6272) (6488:6488:6488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3944:3944:3944))
        (PORT d[1] (3732:3732:3732) (3764:3764:3764))
        (PORT d[2] (2990:2990:2990) (3094:3094:3094))
        (PORT d[3] (4412:4412:4412) (4605:4605:4605))
        (PORT d[4] (3891:3891:3891) (3794:3794:3794))
        (PORT d[5] (3427:3427:3427) (3610:3610:3610))
        (PORT d[6] (3844:3844:3844) (3740:3740:3740))
        (PORT d[7] (3400:3400:3400) (3318:3318:3318))
        (PORT d[8] (3706:3706:3706) (3739:3739:3739))
        (PORT d[9] (3784:3784:3784) (3810:3810:3810))
        (PORT d[10] (4345:4345:4345) (4332:4332:4332))
        (PORT d[11] (3845:3845:3845) (3922:3922:3922))
        (PORT d[12] (3841:3841:3841) (3772:3772:3772))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT ena (5208:5208:5208) (5207:5207:5207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (5208:5208:5208) (5207:5207:5207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2627:2627:2627))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10428:10428:10428) (10952:10952:10952))
        (PORT d[1] (4728:4728:4728) (4784:4784:4784))
        (PORT d[2] (7514:7514:7514) (7615:7615:7615))
        (PORT d[3] (6376:6376:6376) (6561:6561:6561))
        (PORT d[4] (5710:5710:5710) (5769:5769:5769))
        (PORT d[5] (5849:5849:5849) (5926:5926:5926))
        (PORT d[6] (8994:8994:8994) (9239:9239:9239))
        (PORT d[7] (4829:4829:4829) (4812:4812:4812))
        (PORT d[8] (3883:3883:3883) (4124:4124:4124))
        (PORT d[9] (5876:5876:5876) (5864:5864:5864))
        (PORT d[10] (6002:6002:6002) (6197:6197:6197))
        (PORT d[11] (4899:4899:4899) (4892:4892:4892))
        (PORT d[12] (4978:4978:4978) (5004:5004:5004))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3784:3784:3784))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (PORT d[0] (4319:4319:4319) (4418:4418:4418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3936:3936:3936))
        (PORT d[1] (3363:3363:3363) (3399:3399:3399))
        (PORT d[2] (2954:2954:2954) (3055:3055:3055))
        (PORT d[3] (4380:4380:4380) (4573:4573:4573))
        (PORT d[4] (3897:3897:3897) (3800:3800:3800))
        (PORT d[5] (3392:3392:3392) (3572:3572:3572))
        (PORT d[6] (3894:3894:3894) (3793:3793:3793))
        (PORT d[7] (3733:3733:3733) (3648:3648:3648))
        (PORT d[8] (3786:3786:3786) (3827:3827:3827))
        (PORT d[9] (3777:3777:3777) (3802:3802:3802))
        (PORT d[10] (3959:3959:3959) (3942:3942:3942))
        (PORT d[11] (4136:4136:4136) (4214:4214:4214))
        (PORT d[12] (3819:3819:3819) (3741:3741:3741))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT ena (5214:5214:5214) (5211:5211:5211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT d[0] (5214:5214:5214) (5211:5211:5211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2904:2904:2904))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10435:10435:10435) (10960:10960:10960))
        (PORT d[1] (4684:4684:4684) (4737:4737:4737))
        (PORT d[2] (7197:7197:7197) (7309:7309:7309))
        (PORT d[3] (6639:6639:6639) (6803:6803:6803))
        (PORT d[4] (5384:5384:5384) (5445:5445:5445))
        (PORT d[5] (5492:5492:5492) (5575:5575:5575))
        (PORT d[6] (9063:9063:9063) (9297:9297:9297))
        (PORT d[7] (4843:4843:4843) (4828:4828:4828))
        (PORT d[8] (3501:3501:3501) (3749:3749:3749))
        (PORT d[9] (5798:5798:5798) (5787:5787:5787))
        (PORT d[10] (5956:5956:5956) (6144:6144:6144))
        (PORT d[11] (4880:4880:4880) (4875:4875:4875))
        (PORT d[12] (4948:4948:4948) (4968:4968:4968))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3705:3705:3705) (3793:3793:3793))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (4327:4327:4327) (4424:4424:4424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3888:3888:3888))
        (PORT d[1] (3702:3702:3702) (3724:3724:3724))
        (PORT d[2] (2939:2939:2939) (3038:3038:3038))
        (PORT d[3] (4035:4035:4035) (4233:4233:4233))
        (PORT d[4] (3872:3872:3872) (3774:3774:3774))
        (PORT d[5] (3376:3376:3376) (3553:3553:3553))
        (PORT d[6] (3874:3874:3874) (3776:3776:3776))
        (PORT d[7] (3741:3741:3741) (3651:3651:3651))
        (PORT d[8] (3848:3848:3848) (3881:3881:3881))
        (PORT d[9] (3764:3764:3764) (3789:3789:3789))
        (PORT d[10] (3995:3995:3995) (3983:3983:3983))
        (PORT d[11] (4127:4127:4127) (4190:4190:4190))
        (PORT d[12] (4303:4303:4303) (4292:4292:4292))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (PORT ena (4857:4857:4857) (4862:4862:4862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (PORT d[0] (4857:4857:4857) (4862:4862:4862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2454:2454:2454))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10750:10750:10750) (11276:11276:11276))
        (PORT d[1] (5230:5230:5230) (5229:5229:5229))
        (PORT d[2] (5348:5348:5348) (5353:5353:5353))
        (PORT d[3] (7065:7065:7065) (7275:7275:7275))
        (PORT d[4] (5236:5236:5236) (5224:5224:5224))
        (PORT d[5] (5023:5023:5023) (4999:4999:4999))
        (PORT d[6] (8881:8881:8881) (9072:9072:9072))
        (PORT d[7] (9634:9634:9634) (10115:10115:10115))
        (PORT d[8] (3449:3449:3449) (3682:3682:3682))
        (PORT d[9] (5965:5965:5965) (5932:5932:5932))
        (PORT d[10] (5262:5262:5262) (5408:5408:5408))
        (PORT d[11] (4736:4736:4736) (4931:4931:4931))
        (PORT d[12] (5027:5027:5027) (5047:5047:5047))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3175:3175:3175))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (PORT d[0] (3747:3747:3747) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3559:3559:3559))
        (PORT d[1] (2955:2955:2955) (2951:2951:2951))
        (PORT d[2] (2549:2549:2549) (2636:2636:2636))
        (PORT d[3] (3569:3569:3569) (3710:3710:3710))
        (PORT d[4] (2701:2701:2701) (2670:2670:2670))
        (PORT d[5] (3677:3677:3677) (3887:3887:3887))
        (PORT d[6] (3072:3072:3072) (3032:3032:3032))
        (PORT d[7] (5093:5093:5093) (5388:5388:5388))
        (PORT d[8] (3061:3061:3061) (3057:3057:3057))
        (PORT d[9] (3134:3134:3134) (3109:3109:3109))
        (PORT d[10] (3005:3005:3005) (2965:2965:2965))
        (PORT d[11] (4246:4246:4246) (4317:4317:4317))
        (PORT d[12] (3069:3069:3069) (3044:3044:3044))
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (PORT ena (4675:4675:4675) (4620:4620:4620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (PORT d[0] (4675:4675:4675) (4620:4620:4620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2642:2642:2642))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10436:10436:10436) (10960:10960:10960))
        (PORT d[1] (4017:4017:4017) (4079:4079:4079))
        (PORT d[2] (7209:7209:7209) (7319:7319:7319))
        (PORT d[3] (6621:6621:6621) (6788:6788:6788))
        (PORT d[4] (5305:5305:5305) (5346:5346:5346))
        (PORT d[5] (5743:5743:5743) (5789:5789:5789))
        (PORT d[6] (9031:9031:9031) (9272:9272:9272))
        (PORT d[7] (4844:4844:4844) (4829:4829:4829))
        (PORT d[8] (3523:3523:3523) (3772:3772:3772))
        (PORT d[9] (5802:5802:5802) (5791:5791:5791))
        (PORT d[10] (5650:5650:5650) (5838:5838:5838))
        (PORT d[11] (4881:4881:4881) (4876:4876:4876))
        (PORT d[12] (4952:4952:4952) (4973:4973:4973))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4410:4410:4410))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (5184:5184:5184) (5041:5041:5041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3607:3607:3607))
        (PORT d[1] (3654:3654:3654) (3675:3675:3675))
        (PORT d[2] (2577:2577:2577) (2679:2679:2679))
        (PORT d[3] (4029:4029:4029) (4227:4227:4227))
        (PORT d[4] (3900:3900:3900) (3804:3804:3804))
        (PORT d[5] (3322:3322:3322) (3491:3491:3491))
        (PORT d[6] (3843:3843:3843) (3742:3742:3742))
        (PORT d[7] (5145:5145:5145) (5455:5455:5455))
        (PORT d[8] (3760:3760:3760) (3801:3801:3801))
        (PORT d[9] (3445:3445:3445) (3482:3482:3482))
        (PORT d[10] (3875:3875:3875) (3843:3843:3843))
        (PORT d[11] (4416:4416:4416) (4483:4483:4483))
        (PORT d[12] (3978:3978:3978) (3973:3973:3973))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT ena (5136:5136:5136) (5110:5110:5110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2491:2491:2491))
        (PORT d[0] (5136:5136:5136) (5110:5110:5110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (3018:3018:3018))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7783:7783:7783) (8023:8023:8023))
        (PORT d[1] (5187:5187:5187) (5317:5317:5317))
        (PORT d[2] (6535:6535:6535) (6697:6697:6697))
        (PORT d[3] (7073:7073:7073) (7279:7279:7279))
        (PORT d[4] (6042:6042:6042) (6127:6127:6127))
        (PORT d[5] (5532:5532:5532) (5622:5622:5622))
        (PORT d[6] (7374:7374:7374) (7408:7408:7408))
        (PORT d[7] (5467:5467:5467) (5414:5414:5414))
        (PORT d[8] (3661:3661:3661) (3825:3825:3825))
        (PORT d[9] (6239:6239:6239) (6268:6268:6268))
        (PORT d[10] (6434:6434:6434) (6652:6652:6652))
        (PORT d[11] (5485:5485:5485) (5487:5487:5487))
        (PORT d[12] (6424:6424:6424) (6486:6486:6486))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3897:3897:3897))
        (PORT clk (2524:2524:2524) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT d[0] (4585:4585:4585) (4528:4528:4528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3778:3778:3778))
        (PORT d[1] (5118:5118:5118) (5187:5187:5187))
        (PORT d[2] (11443:11443:11443) (11427:11427:11427))
        (PORT d[3] (12207:12207:12207) (12294:12294:12294))
        (PORT d[4] (4882:4882:4882) (4744:4744:4744))
        (PORT d[5] (3490:3490:3490) (3591:3591:3591))
        (PORT d[6] (4480:4480:4480) (4400:4400:4400))
        (PORT d[7] (4026:4026:4026) (3985:3985:3985))
        (PORT d[8] (5253:5253:5253) (5343:5343:5343))
        (PORT d[9] (3588:3588:3588) (3679:3679:3679))
        (PORT d[10] (12984:12984:12984) (13117:13117:13117))
        (PORT d[11] (5380:5380:5380) (5547:5547:5547))
        (PORT d[12] (4817:4817:4817) (4887:4887:4887))
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT ena (5669:5669:5669) (5702:5702:5702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (PORT d[0] (5669:5669:5669) (5702:5702:5702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2922:2922:2922))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8118:8118:8118) (8354:8354:8354))
        (PORT d[1] (5542:5542:5542) (5666:5666:5666))
        (PORT d[2] (6920:6920:6920) (7084:7084:7084))
        (PORT d[3] (6732:6732:6732) (6947:6947:6947))
        (PORT d[4] (6392:6392:6392) (6473:6473:6473))
        (PORT d[5] (5827:5827:5827) (5901:5901:5901))
        (PORT d[6] (7099:7099:7099) (7156:7156:7156))
        (PORT d[7] (5489:5489:5489) (5438:5438:5438))
        (PORT d[8] (3969:3969:3969) (4129:4129:4129))
        (PORT d[9] (6294:6294:6294) (6333:6333:6333))
        (PORT d[10] (7224:7224:7224) (7447:7447:7447))
        (PORT d[11] (5560:5560:5560) (5559:5559:5559))
        (PORT d[12] (6811:6811:6811) (6877:6877:6877))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4566:4566:4566))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (5212:5212:5212) (5197:5197:5197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11341:11341:11341) (11334:11334:11334))
        (PORT d[1] (5110:5110:5110) (5166:5166:5166))
        (PORT d[2] (11105:11105:11105) (11092:11092:11092))
        (PORT d[3] (11826:11826:11826) (11914:11914:11914))
        (PORT d[4] (5201:5201:5201) (5083:5083:5083))
        (PORT d[5] (2593:2593:2593) (2694:2694:2694))
        (PORT d[6] (4813:4813:4813) (4727:4727:4727))
        (PORT d[7] (4381:4381:4381) (4331:4331:4331))
        (PORT d[8] (4926:4926:4926) (5024:5024:5024))
        (PORT d[9] (3922:3922:3922) (4004:4004:4004))
        (PORT d[10] (12651:12651:12651) (12790:12790:12790))
        (PORT d[11] (6074:6074:6074) (6212:6212:6212))
        (PORT d[12] (4782:4782:4782) (4848:4848:4848))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT ena (6020:6020:6020) (6051:6051:6051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (6020:6020:6020) (6051:6051:6051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3001:3001:3001))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8117:8117:8117) (8349:8349:8349))
        (PORT d[1] (5170:5170:5170) (5299:5299:5299))
        (PORT d[2] (6855:6855:6855) (7010:7010:7010))
        (PORT d[3] (7046:7046:7046) (7250:7250:7250))
        (PORT d[4] (6349:6349:6349) (6422:6422:6422))
        (PORT d[5] (5532:5532:5532) (5621:5621:5621))
        (PORT d[6] (7122:7122:7122) (7182:7182:7182))
        (PORT d[7] (5172:5172:5172) (5129:5129:5129))
        (PORT d[8] (3700:3700:3700) (3869:3869:3869))
        (PORT d[9] (6254:6254:6254) (6286:6286:6286))
        (PORT d[10] (6797:6797:6797) (7020:7020:7020))
        (PORT d[11] (5447:5447:5447) (5448:5448:5448))
        (PORT d[12] (6732:6732:6732) (6788:6788:6788))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3303:3303:3303))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (3858:3858:3858) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3813:3813:3813))
        (PORT d[1] (4473:4473:4473) (4557:4557:4557))
        (PORT d[2] (3803:3803:3803) (3988:3988:3988))
        (PORT d[3] (12530:12530:12530) (12604:12604:12604))
        (PORT d[4] (5172:5172:5172) (5022:5022:5022))
        (PORT d[5] (3491:3491:3491) (3592:3592:3592))
        (PORT d[6] (4450:4450:4450) (4365:4365:4365))
        (PORT d[7] (4391:4391:4391) (4342:4342:4342))
        (PORT d[8] (4156:4156:4156) (4217:4217:4217))
        (PORT d[9] (4684:4684:4684) (4826:4826:4826))
        (PORT d[10] (12658:12658:12658) (12798:12798:12798))
        (PORT d[11] (5381:5381:5381) (5548:5548:5548))
        (PORT d[12] (4816:4816:4816) (4886:4886:4886))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT ena (5677:5677:5677) (5712:5712:5712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (5677:5677:5677) (5712:5712:5712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2627:2627:2627))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10443:10443:10443) (10969:10969:10969))
        (PORT d[1] (5001:5001:5001) (5053:5053:5053))
        (PORT d[2] (7559:7559:7559) (7660:7660:7660))
        (PORT d[3] (6318:6318:6318) (6506:6506:6506))
        (PORT d[4] (5753:5753:5753) (5815:5815:5815))
        (PORT d[5] (5870:5870:5870) (5950:5950:5950))
        (PORT d[6] (7123:7123:7123) (7144:7144:7144))
        (PORT d[7] (4496:4496:4496) (4487:4487:4487))
        (PORT d[8] (4267:4267:4267) (4505:4505:4505))
        (PORT d[9] (5503:5503:5503) (5501:5501:5501))
        (PORT d[10] (6355:6355:6355) (6551:6551:6551))
        (PORT d[11] (4451:4451:4451) (4445:4445:4445))
        (PORT d[12] (5035:5035:5035) (5062:5062:5062))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (4017:4017:4017))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (4539:4539:4539) (4649:4649:4649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4280:4280:4280))
        (PORT d[1] (3766:3766:3766) (3802:3802:3802))
        (PORT d[2] (3297:3297:3297) (3392:3392:3392))
        (PORT d[3] (4425:4425:4425) (4620:4620:4620))
        (PORT d[4] (3529:3529:3529) (3436:3436:3436))
        (PORT d[5] (4163:4163:4163) (4341:4341:4341))
        (PORT d[6] (3496:3496:3496) (3398:3398:3398))
        (PORT d[7] (3370:3370:3370) (3282:3282:3282))
        (PORT d[8] (3496:3496:3496) (3538:3538:3538))
        (PORT d[9] (3427:3427:3427) (3457:3457:3457))
        (PORT d[10] (4359:4359:4359) (4348:4348:4348))
        (PORT d[11] (3826:3826:3826) (3900:3900:3900))
        (PORT d[12] (3484:3484:3484) (3410:3410:3410))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT ena (5236:5236:5236) (5236:5236:5236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (5236:5236:5236) (5236:5236:5236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2660:2660:2660))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7245:7245:7245) (7354:7354:7354))
        (PORT d[1] (5723:5723:5723) (5817:5817:5817))
        (PORT d[2] (5183:5183:5183) (5352:5352:5352))
        (PORT d[3] (6315:6315:6315) (6494:6494:6494))
        (PORT d[4] (5075:5075:5075) (5195:5195:5195))
        (PORT d[5] (6736:6736:6736) (6927:6927:6927))
        (PORT d[6] (9002:9002:9002) (9238:9238:9238))
        (PORT d[7] (5576:5576:5576) (5605:5605:5605))
        (PORT d[8] (5334:5334:5334) (5430:5430:5430))
        (PORT d[9] (5614:5614:5614) (5725:5725:5725))
        (PORT d[10] (7407:7407:7407) (7789:7789:7789))
        (PORT d[11] (4203:4203:4203) (4298:4298:4298))
        (PORT d[12] (4890:4890:4890) (4943:4943:4943))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4642:4642:4642))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (5347:5347:5347) (5273:5273:5273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6663:6663:6663) (6654:6654:6654))
        (PORT d[1] (7061:7061:7061) (7191:7191:7191))
        (PORT d[2] (7907:7907:7907) (7885:7885:7885))
        (PORT d[3] (7978:7978:7978) (8081:8081:8081))
        (PORT d[4] (8134:8134:8134) (8016:8016:8016))
        (PORT d[5] (3765:3765:3765) (3987:3987:3987))
        (PORT d[6] (7694:7694:7694) (7774:7774:7774))
        (PORT d[7] (5061:5061:5061) (5067:5067:5067))
        (PORT d[8] (9018:9018:9018) (9185:9185:9185))
        (PORT d[9] (8256:8256:8256) (8422:8422:8422))
        (PORT d[10] (7672:7672:7672) (7824:7824:7824))
        (PORT d[11] (7189:7189:7189) (7208:7208:7208))
        (PORT d[12] (6997:6997:6997) (7060:7060:7060))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (5363:5363:5363) (5433:5433:5433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (5363:5363:5363) (5433:5433:5433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2255:2255:2255))
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8491:8491:8491) (8701:8701:8701))
        (PORT d[1] (7367:7367:7367) (7459:7459:7459))
        (PORT d[2] (6961:6961:6961) (7131:7131:7131))
        (PORT d[3] (5887:5887:5887) (6024:6024:6024))
        (PORT d[4] (5679:5679:5679) (5786:5786:5786))
        (PORT d[5] (7826:7826:7826) (7967:7967:7967))
        (PORT d[6] (9845:9845:9845) (9877:9877:9877))
        (PORT d[7] (7269:7269:7269) (7292:7292:7292))
        (PORT d[8] (6104:6104:6104) (6197:6197:6197))
        (PORT d[9] (5996:5996:5996) (6077:6077:6077))
        (PORT d[10] (7411:7411:7411) (7753:7753:7753))
        (PORT d[11] (4295:4295:4295) (4413:4413:4413))
        (PORT d[12] (7257:7257:7257) (7276:7276:7276))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3685:3685:3685))
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (PORT d[0] (3996:3996:3996) (4031:4031:4031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8562:8562:8562) (8565:8565:8565))
        (PORT d[1] (8775:8775:8775) (8906:8906:8906))
        (PORT d[2] (8620:8620:8620) (8606:8606:8606))
        (PORT d[3] (9672:9672:9672) (9747:9747:9747))
        (PORT d[4] (10033:10033:10033) (9921:9921:9921))
        (PORT d[5] (3417:3417:3417) (3604:3604:3604))
        (PORT d[6] (8359:8359:8359) (8407:8407:8407))
        (PORT d[7] (5198:5198:5198) (5244:5244:5244))
        (PORT d[8] (4902:4902:4902) (5037:5037:5037))
        (PORT d[9] (9820:9820:9820) (10020:10020:10020))
        (PORT d[10] (9767:9767:9767) (9915:9915:9915))
        (PORT d[11] (8858:8858:8858) (8869:8869:8869))
        (PORT d[12] (4855:4855:4855) (4995:4995:4995))
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT ena (4979:4979:4979) (5008:5008:5008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (PORT d[0] (4979:4979:4979) (5008:5008:5008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1724:1724:1724))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2171:2171:2171))
        (PORT d[1] (1697:1697:1697) (1697:1697:1697))
        (PORT d[2] (1724:1724:1724) (1733:1733:1733))
        (PORT d[3] (3444:3444:3444) (3450:3450:3450))
        (PORT d[4] (2044:2044:2044) (2056:2056:2056))
        (PORT d[5] (2078:2078:2078) (2091:2091:2091))
        (PORT d[6] (1619:1619:1619) (1631:1631:1631))
        (PORT d[7] (1941:1941:1941) (1946:1946:1946))
        (PORT d[8] (1723:1723:1723) (1759:1759:1759))
        (PORT d[9] (1410:1410:1410) (1431:1431:1431))
        (PORT d[10] (2040:2040:2040) (2053:2053:2053))
        (PORT d[11] (3388:3388:3388) (3401:3401:3401))
        (PORT d[12] (2737:2737:2737) (2752:2752:2752))
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1500:1500:1500))
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2594:2594:2594))
        (PORT d[0] (2188:2188:2188) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8016:8016:8016) (7907:7907:7907))
        (PORT d[1] (9833:9833:9833) (9932:9932:9932))
        (PORT d[2] (7944:7944:7944) (7839:7839:7839))
        (PORT d[3] (7529:7529:7529) (7534:7534:7534))
        (PORT d[4] (10414:10414:10414) (10307:10307:10307))
        (PORT d[5] (5369:5369:5369) (5532:5532:5532))
        (PORT d[6] (8253:8253:8253) (8262:8262:8262))
        (PORT d[7] (6172:6172:6172) (6483:6483:6483))
        (PORT d[8] (8514:8514:8514) (8489:8489:8489))
        (PORT d[9] (3748:3748:3748) (3876:3876:3876))
        (PORT d[10] (8010:8010:8010) (8114:8114:8114))
        (PORT d[11] (8230:8230:8230) (8181:8181:8181))
        (PORT d[12] (9130:9130:9130) (9111:9111:9111))
        (PORT clk (2517:2517:2517) (2512:2512:2512))
        (PORT ena (2779:2779:2779) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2512:2512:2512))
        (PORT d[0] (2779:2779:2779) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2256:2256:2256))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7269:7269:7269) (7385:7385:7385))
        (PORT d[1] (7028:7028:7028) (7121:7121:7121))
        (PORT d[2] (6245:6245:6245) (6419:6419:6419))
        (PORT d[3] (6301:6301:6301) (6439:6439:6439))
        (PORT d[4] (5344:5344:5344) (5449:5449:5449))
        (PORT d[5] (7135:7135:7135) (7290:7290:7290))
        (PORT d[6] (10074:10074:10074) (10307:10307:10307))
        (PORT d[7] (6638:6638:6638) (6673:6673:6673))
        (PORT d[8] (5746:5746:5746) (5844:5844:5844))
        (PORT d[9] (5637:5637:5637) (5720:5720:5720))
        (PORT d[10] (7046:7046:7046) (7395:7395:7395))
        (PORT d[11] (3966:3966:3966) (4089:4089:4089))
        (PORT d[12] (6930:6930:6930) (6956:6956:6956))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4730:4730:4730))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (5227:5227:5227) (5361:5361:5361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8476:8476:8476) (8468:8468:8468))
        (PORT d[1] (8117:8117:8117) (8260:8260:8260))
        (PORT d[2] (7918:7918:7918) (7910:7910:7910))
        (PORT d[3] (9038:9038:9038) (9138:9138:9138))
        (PORT d[4] (9670:9670:9670) (9564:9564:9564))
        (PORT d[5] (3441:3441:3441) (3632:3632:3632))
        (PORT d[6] (7995:7995:7995) (8042:8042:8042))
        (PORT d[7] (4848:4848:4848) (4891:4891:4891))
        (PORT d[8] (10390:10390:10390) (10548:10548:10548))
        (PORT d[9] (9092:9092:9092) (9295:9295:9295))
        (PORT d[10] (9102:9102:9102) (9257:9257:9257))
        (PORT d[11] (8473:8473:8473) (8482:8482:8482))
        (PORT d[12] (8189:8189:8189) (8257:8257:8257))
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT ena (6076:6076:6076) (6148:6148:6148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT d[0] (6076:6076:6076) (6148:6148:6148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2972:2972:2972))
        (PORT clk (2519:2519:2519) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6907:6907:6907) (7022:7022:7022))
        (PORT d[1] (6274:6274:6274) (6349:6349:6349))
        (PORT d[2] (5531:5531:5531) (5701:5701:5701))
        (PORT d[3] (6611:6611:6611) (6782:6782:6782))
        (PORT d[4] (4746:4746:4746) (4874:4874:4874))
        (PORT d[5] (7151:7151:7151) (7341:7341:7341))
        (PORT d[6] (9076:9076:9076) (9320:9320:9320))
        (PORT d[7] (5955:5955:5955) (5982:5982:5982))
        (PORT d[8] (5006:5006:5006) (5106:5106:5106))
        (PORT d[9] (5291:5291:5291) (5373:5373:5373))
        (PORT d[10] (8115:8115:8115) (8483:8483:8483))
        (PORT d[11] (3924:3924:3924) (4036:4036:4036))
        (PORT d[12] (5576:5576:5576) (5618:5618:5618))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4260:4260:4260))
        (PORT clk (2515:2515:2515) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2550:2550:2550))
        (PORT d[0] (5125:5125:5125) (4891:4891:4891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7064:7064:7064) (7067:7067:7067))
        (PORT d[1] (7088:7088:7088) (7233:7233:7233))
        (PORT d[2] (7567:7567:7567) (7554:7554:7554))
        (PORT d[3] (8219:8219:8219) (8319:8319:8319))
        (PORT d[4] (8533:8533:8533) (8415:8415:8415))
        (PORT d[5] (3817:3817:3817) (4045:4045:4045))
        (PORT d[6] (7343:7343:7343) (7398:7398:7398))
        (PORT d[7] (4904:4904:4904) (4951:4951:4951))
        (PORT d[8] (9422:9422:9422) (9585:9585:9585))
        (PORT d[9] (8314:8314:8314) (8512:8512:8512))
        (PORT d[10] (8004:8004:8004) (8142:8142:8142))
        (PORT d[11] (7445:7445:7445) (7460:7460:7460))
        (PORT d[12] (7097:7097:7097) (7173:7173:7173))
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT ena (6010:6010:6010) (6057:6057:6057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2468:2468:2468))
        (PORT d[0] (6010:6010:6010) (6057:6057:6057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2532:2532:2532))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7636:7636:7636) (7748:7748:7748))
        (PORT d[1] (7348:7348:7348) (7441:7441:7441))
        (PORT d[2] (6592:6592:6592) (6765:6765:6765))
        (PORT d[3] (5921:5921:5921) (6060:6060:6060))
        (PORT d[4] (5715:5715:5715) (5822:5822:5822))
        (PORT d[5] (7503:7503:7503) (7652:7652:7652))
        (PORT d[6] (10402:10402:10402) (10629:10629:10629))
        (PORT d[7] (7277:7277:7277) (7300:7300:7300))
        (PORT d[8] (5768:5768:5768) (5870:5870:5870))
        (PORT d[9] (6020:6020:6020) (6104:6104:6104))
        (PORT d[10] (7361:7361:7361) (7696:7696:7696))
        (PORT d[11] (4285:4285:4285) (4403:4403:4403))
        (PORT d[12] (7238:7238:7238) (7255:7255:7255))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3697:3697:3697))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT d[0] (4018:4018:4018) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8526:8526:8526) (8526:8526:8526))
        (PORT d[1] (8456:8456:8456) (8591:8591:8591))
        (PORT d[2] (8254:8254:8254) (8237:8237:8237))
        (PORT d[3] (9061:9061:9061) (9165:9165:9165))
        (PORT d[4] (10078:10078:10078) (9968:9968:9968))
        (PORT d[5] (3374:3374:3374) (3570:3570:3570))
        (PORT d[6] (8028:8028:8028) (8082:8082:8082))
        (PORT d[7] (5220:5220:5220) (5259:5259:5259))
        (PORT d[8] (10975:10975:10975) (11100:11100:11100))
        (PORT d[9] (4685:4685:4685) (4900:4900:4900))
        (PORT d[10] (9484:9484:9484) (9633:9633:9633))
        (PORT d[11] (8819:8819:8819) (8826:8826:8826))
        (PORT d[12] (8481:8481:8481) (8538:8538:8538))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT ena (6383:6383:6383) (6446:6446:6446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT d[0] (6383:6383:6383) (6446:6446:6446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1892:1892:1892))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1163:1163:1163))
        (PORT d[1] (1432:1432:1432) (1442:1442:1442))
        (PORT d[2] (1781:1781:1781) (1771:1771:1771))
        (PORT d[3] (5758:5758:5758) (5802:5802:5802))
        (PORT d[4] (2016:2016:2016) (1997:1997:1997))
        (PORT d[5] (2074:2074:2074) (2058:2058:2058))
        (PORT d[6] (1806:1806:1806) (1873:1873:1873))
        (PORT d[7] (1848:1848:1848) (1854:1854:1854))
        (PORT d[8] (2788:2788:2788) (2794:2794:2794))
        (PORT d[9] (1439:1439:1439) (1450:1450:1450))
        (PORT d[10] (2420:2420:2420) (2402:2402:2402))
        (PORT d[11] (2413:2413:2413) (2418:2418:2418))
        (PORT d[12] (1492:1492:1492) (1506:1506:1506))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1274:1274:1274))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2569:2569:2569))
        (PORT d[0] (1983:1983:1983) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6382:6382:6382) (6399:6399:6399))
        (PORT d[1] (5362:5362:5362) (5555:5555:5555))
        (PORT d[2] (7527:7527:7527) (7475:7475:7475))
        (PORT d[3] (8559:8559:8559) (8579:8579:8579))
        (PORT d[4] (5925:5925:5925) (5809:5809:5809))
        (PORT d[5] (5883:5883:5883) (6117:6117:6117))
        (PORT d[6] (5994:5994:5994) (6099:6099:6099))
        (PORT d[7] (5483:5483:5483) (5748:5748:5748))
        (PORT d[8] (9344:9344:9344) (9438:9438:9438))
        (PORT d[9] (8595:8595:8595) (8692:8692:8692))
        (PORT d[10] (7374:7374:7374) (7491:7491:7491))
        (PORT d[11] (8292:8292:8292) (8287:8287:8287))
        (PORT d[12] (8345:8345:8345) (8387:8387:8387))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT ena (2367:2367:2367) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT d[0] (2367:2367:2367) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1579:1579:1579))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2225:2225:2225))
        (PORT d[1] (1478:1478:1478) (1488:1488:1488))
        (PORT d[2] (1094:1094:1094) (1129:1129:1129))
        (PORT d[3] (5888:5888:5888) (5996:5996:5996))
        (PORT d[4] (1699:1699:1699) (1677:1677:1677))
        (PORT d[5] (2065:2065:2065) (2048:2048:2048))
        (PORT d[6] (1837:1837:1837) (1906:1906:1906))
        (PORT d[7] (1823:1823:1823) (1826:1826:1826))
        (PORT d[8] (4387:4387:4387) (4504:4504:4504))
        (PORT d[9] (1435:1435:1435) (1448:1448:1448))
        (PORT d[10] (2115:2115:2115) (2106:2106:2106))
        (PORT d[11] (1739:1739:1739) (1753:1753:1753))
        (PORT d[12] (2847:2847:2847) (2842:2842:2842))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2512:2512:2512))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (3194:3194:3194) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7091:7091:7091) (7086:7086:7086))
        (PORT d[1] (5960:5960:5960) (6143:6143:6143))
        (PORT d[2] (7875:7875:7875) (7827:7827:7827))
        (PORT d[3] (8572:8572:8572) (8600:8600:8600))
        (PORT d[4] (5491:5491:5491) (5368:5368:5368))
        (PORT d[5] (6255:6255:6255) (6483:6483:6483))
        (PORT d[6] (5993:5993:5993) (6091:6091:6091))
        (PORT d[7] (5800:5800:5800) (6065:6065:6065))
        (PORT d[8] (4671:4671:4671) (4822:4822:4822))
        (PORT d[9] (8907:8907:8907) (8997:8997:8997))
        (PORT d[10] (7694:7694:7694) (7801:7801:7801))
        (PORT d[11] (8641:8641:8641) (8635:8635:8635))
        (PORT d[12] (8364:8364:8364) (8406:8406:8406))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT ena (2418:2418:2418) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (2418:2418:2418) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2690:2690:2690))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6961:6961:6961) (7079:7079:7079))
        (PORT d[1] (5966:5966:5966) (6054:6054:6054))
        (PORT d[2] (5209:5209:5209) (5386:5386:5386))
        (PORT d[3] (6312:6312:6312) (6493:6493:6493))
        (PORT d[4] (4720:4720:4720) (4846:4846:4846))
        (PORT d[5] (7124:7124:7124) (7313:7313:7313))
        (PORT d[6] (9037:9037:9037) (9278:9278:9278))
        (PORT d[7] (5600:5600:5600) (5633:5633:5633))
        (PORT d[8] (5047:5047:5047) (5150:5150:5150))
        (PORT d[9] (6013:6013:6013) (6120:6120:6120))
        (PORT d[10] (8108:8108:8108) (8475:8475:8475))
        (PORT d[11] (3919:3919:3919) (4030:4030:4030))
        (PORT d[12] (5541:5541:5541) (5581:5581:5581))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (5165:5165:5165))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (PORT d[0] (5549:5549:5549) (5796:5796:5796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7021:7021:7021) (7019:7019:7019))
        (PORT d[1] (7327:7327:7327) (7447:7447:7447))
        (PORT d[2] (7549:7549:7549) (7536:7536:7536))
        (PORT d[3] (8172:8172:8172) (8250:8250:8250))
        (PORT d[4] (8558:8558:8558) (8441:8441:8441))
        (PORT d[5] (3822:3822:3822) (4047:4047:4047))
        (PORT d[6] (5309:5309:5309) (5341:5341:5341))
        (PORT d[7] (4922:4922:4922) (4969:4969:4969))
        (PORT d[8] (9390:9390:9390) (9550:9550:9550))
        (PORT d[9] (8305:8305:8305) (8466:8466:8466))
        (PORT d[10] (7973:7973:7973) (8119:8119:8119))
        (PORT d[11] (7412:7412:7412) (7424:7424:7424))
        (PORT d[12] (7065:7065:7065) (7136:7136:7136))
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT ena (5391:5391:5391) (5460:5460:5460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (PORT d[0] (5391:5391:5391) (5460:5460:5460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2573:2573:2573))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (7194:7194:7194))
        (PORT d[1] (7356:7356:7356) (7450:7450:7450))
        (PORT d[2] (6620:6620:6620) (6795:6795:6795))
        (PORT d[3] (5948:5948:5948) (6089:6089:6089))
        (PORT d[4] (5688:5688:5688) (5793:5793:5793))
        (PORT d[5] (7529:7529:7529) (7681:7681:7681))
        (PORT d[6] (10439:10439:10439) (10668:10668:10668))
        (PORT d[7] (6981:6981:6981) (7013:7013:7013))
        (PORT d[8] (6092:6092:6092) (6183:6183:6183))
        (PORT d[9] (5996:5996:5996) (6076:6076:6076))
        (PORT d[10] (7384:7384:7384) (7721:7721:7721))
        (PORT d[11] (4325:4325:4325) (4448:4448:4448))
        (PORT d[12] (7252:7252:7252) (7270:7270:7270))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4052:4052:4052))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (4743:4743:4743) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8534:8534:8534) (8534:8534:8534))
        (PORT d[1] (8451:8451:8451) (8592:8592:8592))
        (PORT d[2] (8242:8242:8242) (8232:8232:8232))
        (PORT d[3] (9381:9381:9381) (9481:9481:9481))
        (PORT d[4] (10058:10058:10058) (9947:9947:9947))
        (PORT d[5] (3403:3403:3403) (3596:3596:3596))
        (PORT d[6] (8029:8029:8029) (8083:8083:8083))
        (PORT d[7] (5247:5247:5247) (5287:5287:5287))
        (PORT d[8] (10725:10725:10725) (10879:10879:10879))
        (PORT d[9] (9780:9780:9780) (9974:9974:9974))
        (PORT d[10] (9459:9459:9459) (9615:9615:9615))
        (PORT d[11] (8826:8826:8826) (8833:8833:8833))
        (PORT d[12] (8538:8538:8538) (8604:8604:8604))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (6423:6423:6423) (6488:6488:6488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (6423:6423:6423) (6488:6488:6488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2682:2682:2682))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6913:6913:6913) (7017:7017:7017))
        (PORT d[1] (5677:5677:5677) (5778:5778:5778))
        (PORT d[2] (5219:5219:5219) (5391:5391:5391))
        (PORT d[3] (6330:6330:6330) (6506:6506:6506))
        (PORT d[4] (5067:5067:5067) (5187:5187:5187))
        (PORT d[5] (7085:7085:7085) (7269:7269:7269))
        (PORT d[6] (2582:2582:2582) (2715:2715:2715))
        (PORT d[7] (5569:5569:5569) (5596:5596:5596))
        (PORT d[8] (5059:5059:5059) (5167:5167:5167))
        (PORT d[9] (5986:5986:5986) (6092:6092:6092))
        (PORT d[10] (8119:8119:8119) (8486:8486:8486))
        (PORT d[11] (3917:3917:3917) (4019:4019:4019))
        (PORT d[12] (4910:4910:4910) (4965:4965:4965))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4192:4192:4192))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT d[0] (4580:4580:4580) (4539:4539:4539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7019:7019:7019) (7024:7024:7024))
        (PORT d[1] (7106:7106:7106) (7252:7252:7252))
        (PORT d[2] (7839:7839:7839) (7813:7813:7813))
        (PORT d[3] (7865:7865:7865) (7952:7952:7952))
        (PORT d[4] (8551:8551:8551) (8435:8435:8435))
        (PORT d[5] (3795:3795:3795) (4020:4020:4020))
        (PORT d[6] (7714:7714:7714) (7792:7792:7792))
        (PORT d[7] (4850:4850:4850) (4889:4889:4889))
        (PORT d[8] (5363:5363:5363) (5538:5538:5538))
        (PORT d[9] (8315:8315:8315) (8516:8516:8516))
        (PORT d[10] (7999:7999:7999) (8149:8149:8149))
        (PORT d[11] (7502:7502:7502) (7526:7526:7526))
        (PORT d[12] (7058:7058:7058) (7128:7128:7128))
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT ena (5668:5668:5668) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT d[0] (5668:5668:5668) (5730:5730:5730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3009:3009:3009))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7267:7267:7267) (7378:7378:7378))
        (PORT d[1] (5923:5923:5923) (6012:6012:6012))
        (PORT d[2] (5191:5191:5191) (5361:5361:5361))
        (PORT d[3] (6329:6329:6329) (6511:6511:6511))
        (PORT d[4] (5128:5128:5128) (5251:5251:5251))
        (PORT d[5] (7070:7070:7070) (7252:7252:7252))
        (PORT d[6] (9024:9024:9024) (9252:9252:9252))
        (PORT d[7] (5560:5560:5560) (5587:5587:5587))
        (PORT d[8] (5361:5361:5361) (5458:5458:5458))
        (PORT d[9] (5612:5612:5612) (5686:5686:5686))
        (PORT d[10] (7758:7758:7758) (8128:8128:8128))
        (PORT d[11] (3825:3825:3825) (3921:3921:3921))
        (PORT d[12] (4936:4936:4936) (4993:4993:4993))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4320:4320:4320))
        (PORT clk (2529:2529:2529) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT d[0] (4926:4926:4926) (4951:4951:4951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7002:7002:7002) (6998:6998:6998))
        (PORT d[1] (7076:7076:7076) (7205:7205:7205))
        (PORT d[2] (7896:7896:7896) (7872:7872:7872))
        (PORT d[3] (7966:7966:7966) (8070:8070:8070))
        (PORT d[4] (8533:8533:8533) (8414:8414:8414))
        (PORT d[5] (3773:3773:3773) (4004:4004:4004))
        (PORT d[6] (8058:8058:8058) (8132:8132:8132))
        (PORT d[7] (4575:4575:4575) (4625:4625:4625))
        (PORT d[8] (9371:9371:9371) (9530:9530:9530))
        (PORT d[9] (8695:8695:8695) (8898:8898:8898))
        (PORT d[10] (8303:8303:8303) (8444:8444:8444))
        (PORT d[11] (7174:7174:7174) (7200:7200:7200))
        (PORT d[12] (7336:7336:7336) (7404:7404:7404))
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT ena (5680:5680:5680) (5740:5740:5740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2481:2481:2481))
        (PORT d[0] (5680:5680:5680) (5740:5740:5740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2186:2186:2186))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6950:6950:6950) (7043:7043:7043))
        (PORT d[1] (1471:1471:1471) (1483:1483:1483))
        (PORT d[2] (2088:2088:2088) (2082:2082:2082))
        (PORT d[3] (5749:5749:5749) (5779:5779:5779))
        (PORT d[4] (2351:2351:2351) (2324:2324:2324))
        (PORT d[5] (2020:2020:2020) (1998:1998:1998))
        (PORT d[6] (1858:1858:1858) (1928:1928:1928))
        (PORT d[7] (2209:2209:2209) (2218:2218:2218))
        (PORT d[8] (2796:2796:2796) (2804:2804:2804))
        (PORT d[9] (6204:6204:6204) (6227:6227:6227))
        (PORT d[10] (6073:6073:6073) (5981:5981:5981))
        (PORT d[11] (2373:2373:2373) (2374:2374:2374))
        (PORT d[12] (3211:3211:3211) (3202:3202:3202))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1313:1313:1313))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT d[0] (2020:2020:2020) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6375:6375:6375) (6391:6391:6391))
        (PORT d[1] (9515:9515:9515) (9596:9596:9596))
        (PORT d[2] (7545:7545:7545) (7478:7478:7478))
        (PORT d[3] (8574:8574:8574) (8581:8581:8581))
        (PORT d[4] (5892:5892:5892) (5774:5774:5774))
        (PORT d[5] (5861:5861:5861) (6092:6092:6092))
        (PORT d[6] (6905:6905:6905) (6930:6930:6930))
        (PORT d[7] (5481:5481:5481) (5748:5748:5748))
        (PORT d[8] (4620:4620:4620) (4767:4767:4767))
        (PORT d[9] (8574:8574:8574) (8668:8668:8668))
        (PORT d[10] (7037:7037:7037) (7155:7155:7155))
        (PORT d[11] (4924:4924:4924) (5068:5068:5068))
        (PORT d[12] (8069:8069:8069) (8113:8113:8113))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT ena (2038:2038:2038) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT d[0] (2038:2038:2038) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2229:2229:2229))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7636:7636:7636) (7747:7747:7747))
        (PORT d[1] (7004:7004:7004) (7102:7102:7102))
        (PORT d[2] (6583:6583:6583) (6755:6755:6755))
        (PORT d[3] (6254:6254:6254) (6388:6388:6388))
        (PORT d[4] (5655:5655:5655) (5759:5759:5759))
        (PORT d[5] (7107:7107:7107) (7258:7258:7258))
        (PORT d[6] (10114:10114:10114) (10351:10351:10351))
        (PORT d[7] (6968:6968:6968) (6998:6998:6998))
        (PORT d[8] (5736:5736:5736) (5834:5834:5834))
        (PORT d[9] (5974:5974:5974) (6052:6052:6052))
        (PORT d[10] (7017:7017:7017) (7368:7368:7368))
        (PORT d[11] (4244:4244:4244) (4358:4358:4358))
        (PORT d[12] (7221:7221:7221) (7236:7236:7236))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5027:5027:5027) (5177:5177:5177))
        (PORT clk (2525:2525:2525) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT d[0] (5649:5649:5649) (5808:5808:5808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8536:8536:8536) (8535:8535:8535))
        (PORT d[1] (8443:8443:8443) (8580:8580:8580))
        (PORT d[2] (8253:8253:8253) (8237:8237:8237))
        (PORT d[3] (9386:9386:9386) (9480:9480:9480))
        (PORT d[4] (9679:9679:9679) (9572:9572:9572))
        (PORT d[5] (3409:3409:3409) (3597:3597:3597))
        (PORT d[6] (8011:8011:8011) (8061:8061:8061))
        (PORT d[7] (5213:5213:5213) (5252:5252:5252))
        (PORT d[8] (10680:10680:10680) (10812:10812:10812))
        (PORT d[9] (9433:9433:9433) (9630:9630:9630))
        (PORT d[10] (9514:9514:9514) (9668:9668:9668))
        (PORT d[11] (8513:8513:8513) (8529:8529:8529))
        (PORT d[12] (8531:8531:8531) (8596:8596:8596))
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT ena (4965:4965:4965) (5000:5000:5000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (PORT d[0] (4965:4965:4965) (5000:5000:5000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1967:1967:1967))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2223:2223:2223))
        (PORT d[1] (1777:1777:1777) (1780:1780:1780))
        (PORT d[2] (1774:1774:1774) (1777:1777:1777))
        (PORT d[3] (5813:5813:5813) (5918:5918:5918))
        (PORT d[4] (1415:1415:1415) (1406:1406:1406))
        (PORT d[5] (2064:2064:2064) (2047:2047:2047))
        (PORT d[6] (1822:1822:1822) (1889:1889:1889))
        (PORT d[7] (1864:1864:1864) (1871:1871:1871))
        (PORT d[8] (1115:1115:1115) (1134:1134:1134))
        (PORT d[9] (1143:1143:1143) (1165:1165:1165))
        (PORT d[10] (2085:2085:2085) (2072:2072:2072))
        (PORT d[11] (1111:1111:1111) (1135:1135:1135))
        (PORT d[12] (2853:2853:2853) (2851:2851:2851))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1039:1039:1039))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (1748:1748:1748) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6752:6752:6752) (6772:6772:6772))
        (PORT d[1] (5678:5678:5678) (5886:5886:5886))
        (PORT d[2] (7528:7528:7528) (7481:7481:7481))
        (PORT d[3] (8589:8589:8589) (8617:8617:8617))
        (PORT d[4] (5215:5215:5215) (5107:5107:5107))
        (PORT d[5] (6248:6248:6248) (6476:6476:6476))
        (PORT d[6] (6014:6014:6014) (6109:6109:6109))
        (PORT d[7] (5759:5759:5759) (6021:6021:6021))
        (PORT d[8] (9677:9677:9677) (9774:9774:9774))
        (PORT d[9] (8925:8925:8925) (9016:9016:9016))
        (PORT d[10] (7719:7719:7719) (7828:7828:7828))
        (PORT d[11] (4642:4642:4642) (4800:4800:4800))
        (PORT d[12] (8361:8361:8361) (8406:8406:8406))
        (PORT clk (2500:2500:2500) (2495:2495:2495))
        (PORT ena (2416:2416:2416) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2495:2495:2495))
        (PORT d[0] (2416:2416:2416) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1906:1906:1906))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (846:846:846))
        (PORT d[1] (777:777:777) (810:810:810))
        (PORT d[2] (808:808:808) (838:838:838))
        (PORT d[3] (5785:5785:5785) (5830:5830:5830))
        (PORT d[4] (1089:1089:1089) (1102:1102:1102))
        (PORT d[5] (2057:2057:2057) (2039:2039:2039))
        (PORT d[6] (1752:1752:1752) (1821:1821:1821))
        (PORT d[7] (1873:1873:1873) (1880:1880:1880))
        (PORT d[8] (2815:2815:2815) (2822:2822:2822))
        (PORT d[9] (1428:1428:1428) (1437:1437:1437))
        (PORT d[10] (2381:2381:2381) (2361:2361:2361))
        (PORT d[11] (1715:1715:1715) (1729:1729:1729))
        (PORT d[12] (1447:1447:1447) (1457:1457:1457))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1336:1336:1336))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (2044:2044:2044) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6734:6734:6734) (6750:6750:6750))
        (PORT d[1] (5636:5636:5636) (5839:5839:5839))
        (PORT d[2] (7554:7554:7554) (7503:7503:7503))
        (PORT d[3] (8573:8573:8573) (8592:8592:8592))
        (PORT d[4] (5234:5234:5234) (5114:5114:5114))
        (PORT d[5] (3900:3900:3900) (4048:4048:4048))
        (PORT d[6] (6285:6285:6285) (6378:6378:6378))
        (PORT d[7] (5444:5444:5444) (5713:5713:5713))
        (PORT d[8] (4663:4663:4663) (4813:4813:4813))
        (PORT d[9] (4341:4341:4341) (4486:4486:4486))
        (PORT d[10] (7384:7384:7384) (7500:7500:7500))
        (PORT d[11] (4976:4976:4976) (5123:5123:5123))
        (PORT d[12] (8390:8390:8390) (8433:8433:8433))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT ena (2419:2419:2419) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (2419:2419:2419) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2464:2464:2464))
        (PORT clk (2558:2558:2558) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10370:10370:10370) (10838:10838:10838))
        (PORT d[1] (4923:4923:4923) (4933:4933:4933))
        (PORT d[2] (5310:5310:5310) (5318:5318:5318))
        (PORT d[3] (7095:7095:7095) (7324:7324:7324))
        (PORT d[4] (5950:5950:5950) (5931:5931:5931))
        (PORT d[5] (4685:4685:4685) (4666:4666:4666))
        (PORT d[6] (9348:9348:9348) (9540:9540:9540))
        (PORT d[7] (10321:10321:10321) (10793:10793:10793))
        (PORT d[8] (4147:4147:4147) (4373:4373:4373))
        (PORT d[9] (5753:5753:5753) (5745:5745:5745))
        (PORT d[10] (5977:5977:5977) (6111:6111:6111))
        (PORT d[11] (5386:5386:5386) (5551:5551:5551))
        (PORT d[12] (5432:5432:5432) (5455:5455:5455))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4414:4414:4414))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (PORT d[0] (5150:5150:5150) (5020:5020:5020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3437:3437:3437))
        (PORT d[1] (3668:3668:3668) (3652:3652:3652))
        (PORT d[2] (2285:2285:2285) (2378:2378:2378))
        (PORT d[3] (3943:3943:3943) (4074:4074:4074))
        (PORT d[4] (2430:2430:2430) (2412:2412:2412))
        (PORT d[5] (4450:4450:4450) (4657:4657:4657))
        (PORT d[6] (2723:2723:2723) (2681:2681:2681))
        (PORT d[7] (5771:5771:5771) (6055:6055:6055))
        (PORT d[8] (2701:2701:2701) (2683:2683:2683))
        (PORT d[9] (2752:2752:2752) (2729:2729:2729))
        (PORT d[10] (3673:3673:3673) (3621:3621:3621))
        (PORT d[11] (3797:3797:3797) (3868:3868:3868))
        (PORT d[12] (2969:2969:2969) (2946:2946:2946))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (PORT ena (4248:4248:4248) (4221:4221:4221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2498:2498:2498))
        (PORT d[0] (4248:4248:4248) (4221:4221:4221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2501:2501:2501))
        (PORT clk (2537:2537:2537) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10980:10980:10980) (11440:11440:11440))
        (PORT d[1] (4138:4138:4138) (4150:4150:4150))
        (PORT d[2] (4237:4237:4237) (4254:4254:4254))
        (PORT d[3] (7484:7484:7484) (7710:7710:7710))
        (PORT d[4] (5691:5691:5691) (5752:5752:5752))
        (PORT d[5] (4374:4374:4374) (4360:4360:4360))
        (PORT d[6] (6616:6616:6616) (6589:6589:6589))
        (PORT d[7] (10975:10975:10975) (11436:11436:11436))
        (PORT d[8] (4851:4851:4851) (5073:5073:5073))
        (PORT d[9] (6752:6752:6752) (6728:6728:6728))
        (PORT d[10] (6651:6651:6651) (6775:6775:6775))
        (PORT d[11] (4399:4399:4399) (4559:4559:4559))
        (PORT d[12] (6138:6138:6138) (6150:6150:6150))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5610:5610:5610) (5722:5722:5722))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2563:2563:2563))
        (PORT d[0] (6262:6262:6262) (6379:6379:6379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (2913:2913:2913))
        (PORT d[1] (2664:2664:2664) (2629:2629:2629))
        (PORT d[2] (2300:2300:2300) (2396:2396:2396))
        (PORT d[3] (3568:3568:3568) (3672:3672:3672))
        (PORT d[4] (1727:1727:1727) (1713:1713:1713))
        (PORT d[5] (5056:5056:5056) (5224:5224:5224))
        (PORT d[6] (1995:1995:1995) (1952:1952:1952))
        (PORT d[7] (2222:2222:2222) (2182:2182:2182))
        (PORT d[8] (2741:2741:2741) (2740:2740:2740))
        (PORT d[9] (2751:2751:2751) (2739:2739:2739))
        (PORT d[10] (4445:4445:4445) (4393:4393:4393))
        (PORT d[11] (3861:3861:3861) (3936:3936:3936))
        (PORT d[12] (3017:3017:3017) (2989:2989:2989))
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT ena (4504:4504:4504) (4471:4471:4471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT d[0] (4504:4504:4504) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2410:2410:2410))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8242:8242:8242) (8503:8503:8503))
        (PORT d[1] (3511:3511:3511) (3523:3523:3523))
        (PORT d[2] (3505:3505:3505) (3518:3518:3518))
        (PORT d[3] (3667:3667:3667) (3671:3671:3671))
        (PORT d[4] (3382:3382:3382) (3390:3390:3390))
        (PORT d[5] (3675:3675:3675) (3665:3665:3665))
        (PORT d[6] (7634:7634:7634) (7597:7597:7597))
        (PORT d[7] (4811:4811:4811) (4774:4774:4774))
        (PORT d[8] (2639:2639:2639) (2767:2767:2767))
        (PORT d[9] (4455:4455:4455) (4404:4404:4404))
        (PORT d[10] (3993:3993:3993) (3978:3978:3978))
        (PORT d[11] (4988:4988:4988) (5126:5126:5126))
        (PORT d[12] (5043:5043:5043) (5036:5036:5036))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3444:3444:3444))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (4194:4194:4194) (4075:4075:4075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5590:5590:5590))
        (PORT d[1] (3757:3757:3757) (3720:3720:3720))
        (PORT d[2] (4272:4272:4272) (4205:4205:4205))
        (PORT d[3] (3624:3624:3624) (3579:3579:3579))
        (PORT d[4] (2069:2069:2069) (2049:2049:2049))
        (PORT d[5] (3793:3793:3793) (3874:3874:3874))
        (PORT d[6] (3804:3804:3804) (3741:3741:3741))
        (PORT d[7] (2358:2358:2358) (2318:2318:2318))
        (PORT d[8] (3920:3920:3920) (4036:4036:4036))
        (PORT d[9] (4053:4053:4053) (4147:4147:4147))
        (PORT d[10] (9795:9795:9795) (9892:9892:9892))
        (PORT d[11] (3698:3698:3698) (3657:3657:3657))
        (PORT d[12] (4458:4458:4458) (4539:4539:4539))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT ena (4904:4904:4904) (4877:4877:4877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (4904:4904:4904) (4877:4877:4877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2062:2062:2062))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7971:7971:7971) (8246:8246:8246))
        (PORT d[1] (3831:3831:3831) (3844:3844:3844))
        (PORT d[2] (3895:3895:3895) (3900:3900:3900))
        (PORT d[3] (3620:3620:3620) (3602:3602:3602))
        (PORT d[4] (4078:4078:4078) (4081:4081:4081))
        (PORT d[5] (4730:4730:4730) (4709:4709:4709))
        (PORT d[6] (6993:6993:6993) (6969:6969:6969))
        (PORT d[7] (4450:4450:4450) (4410:4410:4410))
        (PORT d[8] (4904:4904:4904) (5130:5130:5130))
        (PORT d[9] (7129:7129:7129) (7096:7096:7096))
        (PORT d[10] (3978:3978:3978) (3963:3963:3963))
        (PORT d[11] (4347:4347:4347) (4502:4502:4502))
        (PORT d[12] (4668:4668:4668) (4656:4656:4656))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3024:3024:3024))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (3677:3677:3677) (3655:3655:3655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2886:2886:2886))
        (PORT d[1] (3027:3027:3027) (2993:2993:2993))
        (PORT d[2] (2657:2657:2657) (2747:2747:2747))
        (PORT d[3] (3832:3832:3832) (3923:3923:3923))
        (PORT d[4] (2061:2061:2061) (2018:2018:2018))
        (PORT d[5] (4232:4232:4232) (4316:4316:4316))
        (PORT d[6] (1959:1959:1959) (1914:1914:1914))
        (PORT d[7] (1967:1967:1967) (1931:1931:1931))
        (PORT d[8] (3009:3009:3009) (3000:3000:3000))
        (PORT d[9] (3136:3136:3136) (3124:3124:3124))
        (PORT d[10] (4788:4788:4788) (4727:4727:4727))
        (PORT d[11] (4081:4081:4081) (4041:4041:4041))
        (PORT d[12] (3313:3313:3313) (3282:3282:3282))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (4173:4173:4173) (4148:4148:4148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (4173:4173:4173) (4148:4148:4148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2774:2774:2774))
        (PORT clk (2482:2482:2482) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10529:10529:10529) (10939:10939:10939))
        (PORT d[1] (6821:6821:6821) (6889:6889:6889))
        (PORT d[2] (7580:7580:7580) (7729:7729:7729))
        (PORT d[3] (8325:8325:8325) (8287:8287:8287))
        (PORT d[4] (6213:6213:6213) (6284:6284:6284))
        (PORT d[5] (7787:7787:7787) (7682:7682:7682))
        (PORT d[6] (6406:6406:6406) (6314:6314:6314))
        (PORT d[7] (8478:8478:8478) (8843:8843:8843))
        (PORT d[8] (3105:3105:3105) (3279:3279:3279))
        (PORT d[9] (7465:7465:7465) (7607:7607:7607))
        (PORT d[10] (6591:6591:6591) (6690:6690:6690))
        (PORT d[11] (6716:6716:6716) (6903:6903:6903))
        (PORT d[12] (6524:6524:6524) (6530:6530:6530))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4419:4419:4419) (4366:4366:4366))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2508:2508:2508))
        (PORT d[0] (5041:5041:5041) (4997:4997:4997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3795:3795:3795))
        (PORT d[1] (3974:3974:3974) (4123:4123:4123))
        (PORT d[2] (3800:3800:3800) (3810:3810:3810))
        (PORT d[3] (3760:3760:3760) (3780:3780:3780))
        (PORT d[4] (2082:2082:2082) (2111:2111:2111))
        (PORT d[5] (2716:2716:2716) (2807:2807:2807))
        (PORT d[6] (4594:4594:4594) (4563:4563:4563))
        (PORT d[7] (3944:3944:3944) (4144:4144:4144))
        (PORT d[8] (4434:4434:4434) (4449:4449:4449))
        (PORT d[9] (3744:3744:3744) (3874:3874:3874))
        (PORT d[10] (4235:4235:4235) (4333:4333:4333))
        (PORT d[11] (3129:3129:3129) (3212:3212:3212))
        (PORT d[12] (3437:3437:3437) (3451:3451:3451))
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (PORT ena (6794:6794:6794) (6838:6838:6838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (PORT d[0] (6794:6794:6794) (6838:6838:6838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2554:2554:2554))
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10371:10371:10371) (10862:10862:10862))
        (PORT d[1] (5686:5686:5686) (5764:5764:5764))
        (PORT d[2] (6151:6151:6151) (6273:6273:6273))
        (PORT d[3] (5903:5903:5903) (5866:5866:5866))
        (PORT d[4] (5691:5691:5691) (5765:5765:5765))
        (PORT d[5] (5160:5160:5160) (5118:5118:5118))
        (PORT d[6] (5048:5048:5048) (4992:4992:4992))
        (PORT d[7] (9935:9935:9935) (10358:10358:10358))
        (PORT d[8] (4168:4168:4168) (4299:4299:4299))
        (PORT d[9] (5439:5439:5439) (5386:5386:5386))
        (PORT d[10] (5046:5046:5046) (5210:5210:5210))
        (PORT d[11] (4965:4965:4965) (5124:5124:5124))
        (PORT d[12] (5609:5609:5609) (5557:5557:5557))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5323:5323:5323) (5407:5407:5407))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (PORT d[0] (5945:5945:5945) (6038:6038:6038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1667:1667:1667))
        (PORT d[1] (1908:1908:1908) (1954:1954:1954))
        (PORT d[2] (1566:1566:1566) (1616:1616:1616))
        (PORT d[3] (3568:3568:3568) (3706:3706:3706))
        (PORT d[4] (1671:1671:1671) (1722:1722:1722))
        (PORT d[5] (4492:4492:4492) (4706:4706:4706))
        (PORT d[6] (1328:1328:1328) (1389:1389:1389))
        (PORT d[7] (5091:5091:5091) (5344:5344:5344))
        (PORT d[8] (1342:1342:1342) (1412:1412:1412))
        (PORT d[9] (1320:1320:1320) (1386:1386:1386))
        (PORT d[10] (3048:3048:3048) (3049:3049:3049))
        (PORT d[11] (2016:2016:2016) (2022:2022:2022))
        (PORT d[12] (1272:1272:1272) (1326:1326:1326))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT ena (4659:4659:4659) (4683:4683:4683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (4659:4659:4659) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2585:2585:2585))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11006:11006:11006) (11457:11457:11457))
        (PORT d[1] (6119:6119:6119) (6206:6206:6206))
        (PORT d[2] (5780:5780:5780) (5866:5866:5866))
        (PORT d[3] (4833:4833:4833) (4807:4807:4807))
        (PORT d[4] (6063:6063:6063) (6139:6139:6139))
        (PORT d[5] (5712:5712:5712) (5633:5633:5633))
        (PORT d[6] (5079:5079:5079) (5016:5016:5016))
        (PORT d[7] (10300:10300:10300) (10721:10721:10721))
        (PORT d[8] (4183:4183:4183) (4309:4309:4309))
        (PORT d[9] (5799:5799:5799) (5740:5740:5740))
        (PORT d[10] (5441:5441:5441) (5609:5609:5609))
        (PORT d[11] (4324:4324:4324) (4476:4476:4476))
        (PORT d[12] (6053:6053:6053) (5994:5994:5994))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5036:5036:5036))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (5833:5833:5833) (5664:5664:5664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1270:1270:1270))
        (PORT d[1] (2192:2192:2192) (2206:2206:2206))
        (PORT d[2] (1203:1203:1203) (1252:1252:1252))
        (PORT d[3] (1224:1224:1224) (1274:1274:1274))
        (PORT d[4] (1282:1282:1282) (1335:1335:1335))
        (PORT d[5] (3333:3333:3333) (3355:3355:3355))
        (PORT d[6] (924:924:924) (980:980:980))
        (PORT d[7] (922:922:922) (978:978:978))
        (PORT d[8] (887:887:887) (947:947:947))
        (PORT d[9] (898:898:898) (954:954:954))
        (PORT d[10] (1116:1116:1116) (1137:1137:1137))
        (PORT d[11] (2415:2415:2415) (2424:2424:2424))
        (PORT d[12] (884:884:884) (939:939:939))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (5014:5014:5014) (5036:5036:5036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (5014:5014:5014) (5036:5036:5036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2622:2622:2622))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10004:10004:10004) (10498:10498:10498))
        (PORT d[1] (5717:5717:5717) (5794:5794:5794))
        (PORT d[2] (6164:6164:6164) (6287:6287:6287))
        (PORT d[3] (5591:5591:5591) (5555:5555:5555))
        (PORT d[4] (5547:5547:5547) (5563:5563:5563))
        (PORT d[5] (5548:5548:5548) (5508:5508:5508))
        (PORT d[6] (5394:5394:5394) (5338:5338:5338))
        (PORT d[7] (9564:9564:9564) (9988:9988:9988))
        (PORT d[8] (3226:3226:3226) (3386:3386:3386))
        (PORT d[9] (5411:5411:5411) (5366:5366:5366))
        (PORT d[10] (4971:4971:4971) (5123:5123:5123))
        (PORT d[11] (4662:4662:4662) (4829:4829:4829))
        (PORT d[12] (5419:5419:5419) (5376:5376:5376))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5207:5207:5207) (5364:5364:5364))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT d[0] (5829:5829:5829) (5995:5995:5995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2108:2108:2108))
        (PORT d[1] (3423:3423:3423) (3459:3459:3459))
        (PORT d[2] (1965:1965:1965) (2020:2020:2020))
        (PORT d[3] (3541:3541:3541) (3681:3681:3681))
        (PORT d[4] (2024:2024:2024) (2077:2077:2077))
        (PORT d[5] (4128:4128:4128) (4347:4347:4347))
        (PORT d[6] (1681:1681:1681) (1737:1737:1737))
        (PORT d[7] (4764:4764:4764) (5026:5026:5026))
        (PORT d[8] (1733:1733:1733) (1804:1804:1804))
        (PORT d[9] (1681:1681:1681) (1746:1746:1746))
        (PORT d[10] (2726:2726:2726) (2731:2731:2731))
        (PORT d[11] (2340:2340:2340) (2343:2343:2343))
        (PORT d[12] (1607:1607:1607) (1661:1661:1661))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT ena (4667:4667:4667) (4687:4687:4687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT d[0] (4667:4667:4667) (4687:4687:4687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2909:2909:2909))
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10348:10348:10348) (10828:10828:10828))
        (PORT d[1] (5726:5726:5726) (5805:5805:5805))
        (PORT d[2] (6171:6171:6171) (6294:6294:6294))
        (PORT d[3] (5549:5549:5549) (5509:5509:5509))
        (PORT d[4] (5649:5649:5649) (5666:5666:5666))
        (PORT d[5] (5531:5531:5531) (5490:5490:5490))
        (PORT d[6] (5717:5717:5717) (5655:5655:5655))
        (PORT d[7] (9587:9587:9587) (10015:10015:10015))
        (PORT d[8] (3195:3195:3195) (3356:3356:3356))
        (PORT d[9] (5419:5419:5419) (5375:5375:5375))
        (PORT d[10] (5038:5038:5038) (5198:5198:5198))
        (PORT d[11] (4662:4662:4662) (4828:4828:4828))
        (PORT d[12] (5458:5458:5458) (5422:5422:5422))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3415:3415:3415))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (PORT d[0] (3991:3991:3991) (4046:4046:4046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1998:1998:1998))
        (PORT d[1] (3449:3449:3449) (3487:3487:3487))
        (PORT d[2] (1998:1998:1998) (2054:2054:2054))
        (PORT d[3] (3890:3890:3890) (4015:4015:4015))
        (PORT d[4] (2333:2333:2333) (2371:2371:2371))
        (PORT d[5] (4158:4158:4158) (4382:4382:4382))
        (PORT d[6] (1694:1694:1694) (1754:1754:1754))
        (PORT d[7] (4763:4763:4763) (5025:5025:5025))
        (PORT d[8] (1703:1703:1703) (1769:1769:1769))
        (PORT d[9] (1696:1696:1696) (1764:1764:1764))
        (PORT d[10] (2743:2743:2743) (2749:2749:2749))
        (PORT d[11] (2046:2046:2046) (2050:2050:2050))
        (PORT d[12] (1646:1646:1646) (1706:1706:1706))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT ena (4654:4654:4654) (4674:4674:4674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (4654:4654:4654) (4674:4674:4674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2965:2965:2965))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9528:9528:9528) (9959:9959:9959))
        (PORT d[1] (6202:6202:6202) (6236:6236:6236))
        (PORT d[2] (6856:6856:6856) (7006:7006:7006))
        (PORT d[3] (7278:7278:7278) (7236:7236:7236))
        (PORT d[4] (5776:5776:5776) (5829:5829:5829))
        (PORT d[5] (6568:6568:6568) (6490:6490:6490))
        (PORT d[6] (8599:8599:8599) (8767:8767:8767))
        (PORT d[7] (9212:9212:9212) (9607:9607:9607))
        (PORT d[8] (5081:5081:5081) (5313:5313:5313))
        (PORT d[9] (9545:9545:9545) (9707:9707:9707))
        (PORT d[10] (5186:5186:5186) (5295:5295:5295))
        (PORT d[11] (5664:5664:5664) (5857:5857:5857))
        (PORT d[12] (5813:5813:5813) (5820:5820:5820))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3662:3662:3662))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (PORT d[0] (4162:4162:4162) (4322:4322:4322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3758:3758:3758))
        (PORT d[1] (3644:3644:3644) (3681:3681:3681))
        (PORT d[2] (2993:2993:2993) (2994:2994:2994))
        (PORT d[3] (2765:2765:2765) (2791:2791:2791))
        (PORT d[4] (2793:2793:2793) (2821:2821:2821))
        (PORT d[5] (3475:3475:3475) (3631:3631:3631))
        (PORT d[6] (3286:3286:3286) (3270:3270:3270))
        (PORT d[7] (4262:4262:4262) (4472:4472:4472))
        (PORT d[8] (2667:2667:2667) (2690:2690:2690))
        (PORT d[9] (3096:3096:3096) (3199:3199:3199))
        (PORT d[10] (3480:3480:3480) (3538:3538:3538))
        (PORT d[11] (2729:2729:2729) (2777:2777:2777))
        (PORT d[12] (2660:2660:2660) (2678:2678:2678))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT ena (5369:5369:5369) (5417:5417:5417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (5369:5369:5369) (5417:5417:5417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2880:2880:2880))
        (PORT clk (2557:2557:2557) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10287:10287:10287) (10770:10770:10770))
        (PORT d[1] (5950:5950:5950) (5980:5980:5980))
        (PORT d[2] (6171:6171:6171) (6295:6295:6295))
        (PORT d[3] (5569:5569:5569) (5518:5518:5518))
        (PORT d[4] (5611:5611:5611) (5625:5625:5625))
        (PORT d[5] (5828:5828:5828) (5772:5772:5772))
        (PORT d[6] (5755:5755:5755) (5693:5693:5693))
        (PORT d[7] (9573:9573:9573) (9999:9999:9999))
        (PORT d[8] (2867:2867:2867) (3033:3033:3033))
        (PORT d[9] (5389:5389:5389) (5340:5340:5340))
        (PORT d[10] (5021:5021:5021) (5178:5178:5178))
        (PORT d[11] (4628:4628:4628) (4792:4792:4792))
        (PORT d[12] (5429:5429:5429) (5386:5386:5386))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3225:3225:3225))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (PORT d[0] (3827:3827:3827) (3884:3884:3884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2472:2472:2472))
        (PORT d[1] (3417:3417:3417) (3453:3453:3453))
        (PORT d[2] (1919:1919:1919) (1964:1964:1964))
        (PORT d[3] (3877:3877:3877) (4000:4000:4000))
        (PORT d[4] (2287:2287:2287) (2329:2329:2329))
        (PORT d[5] (4149:4149:4149) (4372:4372:4372))
        (PORT d[6] (1721:1721:1721) (1782:1782:1782))
        (PORT d[7] (1637:1637:1637) (1689:1689:1689))
        (PORT d[8] (2004:2004:2004) (2065:2065:2065))
        (PORT d[9] (1730:1730:1730) (1800:1800:1800))
        (PORT d[10] (2732:2732:2732) (2739:2739:2739))
        (PORT d[11] (2375:2375:2375) (2374:2374:2374))
        (PORT d[12] (1615:1615:1615) (1671:1671:1671))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT ena (4688:4688:4688) (4710:4710:4710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT d[0] (4688:4688:4688) (4710:4710:4710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2516:2516:2516))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10663:10663:10663) (11143:11143:11143))
        (PORT d[1] (5367:5367:5367) (5445:5445:5445))
        (PORT d[2] (6132:6132:6132) (6246:6246:6246))
        (PORT d[3] (5146:5146:5146) (5112:5112:5112))
        (PORT d[4] (5390:5390:5390) (5467:5467:5467))
        (PORT d[5] (5161:5161:5161) (5119:5119:5119))
        (PORT d[6] (5081:5081:5081) (5028:5028:5028))
        (PORT d[7] (9928:9928:9928) (10349:10349:10349))
        (PORT d[8] (3820:3820:3820) (3949:3949:3949))
        (PORT d[9] (5052:5052:5052) (5002:5002:5002))
        (PORT d[10] (5659:5659:5659) (5817:5817:5817))
        (PORT d[11] (4663:4663:4663) (4827:4827:4827))
        (PORT d[12] (5059:5059:5059) (5015:5015:5015))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5891:5891:5891))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (6629:6629:6629) (6550:6550:6550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2084:2084:2084))
        (PORT d[1] (1888:1888:1888) (1933:1933:1933))
        (PORT d[2] (1585:1585:1585) (1641:1641:1641))
        (PORT d[3] (2024:2024:2024) (2032:2032:2032))
        (PORT d[4] (1950:1950:1950) (1996:1996:1996))
        (PORT d[5] (4523:4523:4523) (4740:4740:4740))
        (PORT d[6] (1355:1355:1355) (1417:1417:1417))
        (PORT d[7] (1289:1289:1289) (1344:1344:1344))
        (PORT d[8] (1313:1313:1313) (1377:1377:1377))
        (PORT d[9] (1354:1354:1354) (1422:1422:1422))
        (PORT d[10] (3047:3047:3047) (3048:3048:3048))
        (PORT d[11] (2270:2270:2270) (2254:2254:2254))
        (PORT d[12] (1861:1861:1861) (1883:1883:1883))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT ena (4672:4672:4672) (4694:4694:4694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (4672:4672:4672) (4694:4694:4694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2845:2845:2845))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10743:10743:10743) (11233:11233:11233))
        (PORT d[1] (5740:5740:5740) (5824:5824:5824))
        (PORT d[2] (6173:6173:6173) (6297:6297:6297))
        (PORT d[3] (6262:6262:6262) (6219:6219:6219))
        (PORT d[4] (5712:5712:5712) (5789:5789:5789))
        (PORT d[5] (4747:4747:4747) (4700:4700:4700))
        (PORT d[6] (4736:4736:4736) (4680:4680:4680))
        (PORT d[7] (10306:10306:10306) (10724:10724:10724))
        (PORT d[8] (2929:2929:2929) (3075:3075:3075))
        (PORT d[9] (5431:5431:5431) (5377:5377:5377))
        (PORT d[10] (5730:5730:5730) (5880:5880:5880))
        (PORT d[11] (4370:4370:4370) (4524:4524:4524))
        (PORT d[12] (5953:5953:5953) (5892:5892:5892))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6788:6788:6788) (6995:6995:6995))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (PORT d[0] (7410:7410:7410) (7626:7626:7626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1312:1312:1312))
        (PORT d[1] (1870:1870:1870) (1913:1913:1913))
        (PORT d[2] (1205:1205:1205) (1253:1253:1253))
        (PORT d[3] (1172:1172:1172) (1225:1225:1225))
        (PORT d[4] (1586:1586:1586) (1633:1633:1633))
        (PORT d[5] (3372:3372:3372) (3397:3397:3397))
        (PORT d[6] (933:933:933) (989:989:989))
        (PORT d[7] (930:930:930) (987:987:987))
        (PORT d[8] (945:945:945) (1018:1018:1018))
        (PORT d[9] (979:979:979) (1045:1045:1045))
        (PORT d[10] (1135:1135:1135) (1157:1157:1157))
        (PORT d[11] (2070:2070:2070) (2084:2084:2084))
        (PORT d[12] (937:937:937) (1001:1001:1001))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT ena (5006:5006:5006) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT d[0] (5006:5006:5006) (5027:5027:5027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2493:2493:2493))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10722:10722:10722) (11212:11212:11212))
        (PORT d[1] (6105:6105:6105) (6184:6184:6184))
        (PORT d[2] (5801:5801:5801) (5896:5896:5896))
        (PORT d[3] (6292:6292:6292) (6248:6248:6248))
        (PORT d[4] (6048:6048:6048) (6122:6122:6122))
        (PORT d[5] (5705:5705:5705) (5625:5625:5625))
        (PORT d[6] (4695:4695:4695) (4649:4649:4649))
        (PORT d[7] (10339:10339:10339) (10759:10759:10759))
        (PORT d[8] (2648:2648:2648) (2803:2803:2803))
        (PORT d[9] (5792:5792:5792) (5732:5732:5732))
        (PORT d[10] (5445:5445:5445) (5617:5617:5617))
        (PORT d[11] (4351:4351:4351) (4504:4504:4504))
        (PORT d[12] (5948:5948:5948) (5886:5886:5886))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4667:4667:4667) (4651:4651:4651))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (5289:5289:5289) (5282:5282:5282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1281:1281:1281))
        (PORT d[1] (1912:1912:1912) (1954:1954:1954))
        (PORT d[2] (1202:1202:1202) (1250:1250:1250))
        (PORT d[3] (1222:1222:1222) (1260:1260:1260))
        (PORT d[4] (1290:1290:1290) (1344:1344:1344))
        (PORT d[5] (3339:3339:3339) (3362:3362:3362))
        (PORT d[6] (963:963:963) (1024:1024:1024))
        (PORT d[7] (960:960:960) (1022:1022:1022))
        (PORT d[8] (905:905:905) (968:968:968))
        (PORT d[9] (945:945:945) (1008:1008:1008))
        (PORT d[10] (1446:1446:1446) (1468:1468:1468))
        (PORT d[11] (2377:2377:2377) (2382:2382:2382))
        (PORT d[12] (899:899:899) (957:957:957))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (5041:5041:5041) (5064:5064:5064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (5041:5041:5041) (5064:5064:5064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2472:2472:2472))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11382:11382:11382) (11863:11863:11863))
        (PORT d[1] (6475:6475:6475) (6559:6559:6559))
        (PORT d[2] (6221:6221:6221) (6325:6325:6325))
        (PORT d[3] (5495:5495:5495) (5462:5462:5462))
        (PORT d[4] (6423:6423:6423) (6465:6465:6465))
        (PORT d[5] (6103:6103:6103) (6025:6025:6025))
        (PORT d[6] (5437:5437:5437) (5390:5390:5390))
        (PORT d[7] (10996:10996:10996) (11405:11405:11405))
        (PORT d[8] (2705:2705:2705) (2840:2840:2840))
        (PORT d[9] (6730:6730:6730) (6813:6813:6813))
        (PORT d[10] (6143:6143:6143) (6308:6308:6308))
        (PORT d[11] (4352:4352:4352) (4509:4509:4509))
        (PORT d[12] (6391:6391:6391) (6327:6327:6327))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4679:4679:4679))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (5120:5120:5120) (5310:5310:5310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2576:2576:2576))
        (PORT d[1] (1200:1200:1200) (1256:1256:1256))
        (PORT d[2] (4454:4454:4454) (4439:4439:4439))
        (PORT d[3] (1583:1583:1583) (1633:1633:1633))
        (PORT d[4] (1199:1199:1199) (1251:1251:1251))
        (PORT d[5] (2579:2579:2579) (2604:2604:2604))
        (PORT d[6] (2812:2812:2812) (2802:2802:2802))
        (PORT d[7] (961:961:961) (1020:1020:1020))
        (PORT d[8] (882:882:882) (946:946:946))
        (PORT d[9] (945:945:945) (1007:1007:1007))
        (PORT d[10] (1259:1259:1259) (1304:1304:1304))
        (PORT d[11] (1689:1689:1689) (1692:1692:1692))
        (PORT d[12] (915:915:915) (973:973:973))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT ena (4631:4631:4631) (4653:4653:4653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (4631:4631:4631) (4653:4653:4653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2831:2831:2831))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10662:10662:10662) (11142:11142:11142))
        (PORT d[1] (5677:5677:5677) (5751:5751:5751))
        (PORT d[2] (6124:6124:6124) (6244:6244:6244))
        (PORT d[3] (5501:5501:5501) (5461:5461:5461))
        (PORT d[4] (5655:5655:5655) (5673:5673:5673))
        (PORT d[5] (5477:5477:5477) (5427:5427:5427))
        (PORT d[6] (5387:5387:5387) (5331:5331:5331))
        (PORT d[7] (9596:9596:9596) (10024:10024:10024))
        (PORT d[8] (3489:3489:3489) (3626:3626:3626))
        (PORT d[9] (5395:5395:5395) (5349:5349:5349))
        (PORT d[10] (5022:5022:5022) (5182:5182:5182))
        (PORT d[11] (4662:4662:4662) (4826:4826:4826))
        (PORT d[12] (5408:5408:5408) (5367:5367:5367))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3522:3522:3522))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT d[0] (4093:4093:4093) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2144:2144:2144))
        (PORT d[1] (1916:1916:1916) (1963:1963:1963))
        (PORT d[2] (1949:1949:1949) (2001:2001:2001))
        (PORT d[3] (3881:3881:3881) (3992:3992:3992))
        (PORT d[4] (1975:1975:1975) (2011:2011:2011))
        (PORT d[5] (4517:4517:4517) (4733:4733:4733))
        (PORT d[6] (1671:1671:1671) (1728:1728:1728))
        (PORT d[7] (1649:1649:1649) (1701:1701:1701))
        (PORT d[8] (1692:1692:1692) (1758:1758:1758))
        (PORT d[9] (1324:1324:1324) (1387:1387:1387))
        (PORT d[10] (2752:2752:2752) (2759:2759:2759))
        (PORT d[11] (2058:2058:2058) (2064:2064:2064))
        (PORT d[12] (1592:1592:1592) (1644:1644:1644))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT ena (4586:4586:4586) (4597:4597:4597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (PORT d[0] (4586:4586:4586) (4597:4597:4597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2285:2285:2285))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1574:1574:1574))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2482:2482:2482))
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (2871:2871:2871) (3008:3008:3008))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3192:3192:3192) (3288:3288:3288))
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (2749:2749:2749) (2715:2715:2715))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (2392:2392:2392) (2404:2404:2404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1203:1203:1203))
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1882:1882:1882))
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2094:2094:2094))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1805:1805:1805))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (1422:1422:1422) (1427:1427:1427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (546:546:546))
        (PORT datab (1422:1422:1422) (1427:1427:1427))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (1422:1422:1422) (1427:1427:1427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1162:1162:1162) (1209:1209:1209))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2185:2185:2185))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7410:7410:7410) (7620:7620:7620))
        (PORT d[1] (4979:4979:4979) (5131:5131:5131))
        (PORT d[2] (8741:8741:8741) (8896:8896:8896))
        (PORT d[3] (8549:8549:8549) (8769:8769:8769))
        (PORT d[4] (7720:7720:7720) (7796:7796:7796))
        (PORT d[5] (7220:7220:7220) (7301:7301:7301))
        (PORT d[6] (8844:8844:8844) (8890:8890:8890))
        (PORT d[7] (7365:7365:7365) (7304:7304:7304))
        (PORT d[8] (4422:4422:4422) (4591:4591:4591))
        (PORT d[9] (8051:8051:8051) (8085:8085:8085))
        (PORT d[10] (8625:8625:8625) (8845:8845:8845))
        (PORT d[11] (4281:4281:4281) (4399:4399:4399))
        (PORT d[12] (8571:8571:8571) (8632:8632:8632))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6247:6247:6247) (6231:6231:6231))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT d[0] (6869:6869:6869) (6862:6862:6862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9671:9671:9671) (9685:9685:9685))
        (PORT d[1] (4493:4493:4493) (4621:4621:4621))
        (PORT d[2] (9690:9690:9690) (9680:9680:9680))
        (PORT d[3] (10753:10753:10753) (10830:10830:10830))
        (PORT d[4] (11108:11108:11108) (11004:11004:11004))
        (PORT d[5] (3031:3031:3031) (3184:3184:3184))
        (PORT d[6] (4873:4873:4873) (4866:4866:4866))
        (PORT d[7] (4504:4504:4504) (4521:4521:4521))
        (PORT d[8] (11796:11796:11796) (11954:11954:11954))
        (PORT d[9] (4627:4627:4627) (4805:4805:4805))
        (PORT d[10] (10848:10848:10848) (10988:10988:10988))
        (PORT d[11] (9878:9878:9878) (9888:9888:9888))
        (PORT d[12] (9940:9940:9940) (9996:9996:9996))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT ena (5211:5211:5211) (5206:5206:5206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (5211:5211:5211) (5206:5206:5206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1782:1782:1782))
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7283:7283:7283) (7437:7437:7437))
        (PORT d[1] (4667:4667:4667) (4721:4721:4721))
        (PORT d[2] (4756:4756:4756) (4884:4884:4884))
        (PORT d[3] (6634:6634:6634) (6603:6603:6603))
        (PORT d[4] (7796:7796:7796) (7862:7862:7862))
        (PORT d[5] (7880:7880:7880) (7783:7783:7783))
        (PORT d[6] (4217:4217:4217) (4182:4182:4182))
        (PORT d[7] (7446:7446:7446) (7597:7597:7597))
        (PORT d[8] (3043:3043:3043) (3173:3173:3173))
        (PORT d[9] (3388:3388:3388) (3365:3365:3365))
        (PORT d[10] (5205:5205:5205) (5237:5237:5237))
        (PORT d[11] (5815:5815:5815) (5972:5972:5972))
        (PORT d[12] (5121:5121:5121) (5075:5075:5075))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3130:3130:3130))
        (PORT clk (2565:2565:2565) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (PORT d[0] (3734:3734:3734) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (4983:4983:4983))
        (PORT d[1] (2695:2695:2695) (2744:2744:2744))
        (PORT d[2] (2914:2914:2914) (2895:2895:2895))
        (PORT d[3] (2524:2524:2524) (2550:2550:2550))
        (PORT d[4] (2671:2671:2671) (2704:2704:2704))
        (PORT d[5] (2952:2952:2952) (3089:3089:3089))
        (PORT d[6] (4207:4207:4207) (4179:4179:4179))
        (PORT d[7] (2439:2439:2439) (2508:2508:2508))
        (PORT d[8] (2269:2269:2269) (2335:2335:2335))
        (PORT d[9] (2390:2390:2390) (2454:2454:2454))
        (PORT d[10] (2375:2375:2375) (2426:2426:2426))
        (PORT d[11] (3072:3072:3072) (3073:3073:3073))
        (PORT d[12] (2628:2628:2628) (2679:2679:2679))
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (PORT ena (5991:5991:5991) (6012:6012:6012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (PORT d[0] (5991:5991:5991) (6012:6012:6012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2137:2137:2137))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7806:7806:7806) (8021:8021:8021))
        (PORT d[1] (5367:5367:5367) (5517:5517:5517))
        (PORT d[2] (8725:8725:8725) (8890:8890:8890))
        (PORT d[3] (8937:8937:8937) (9156:9156:9156))
        (PORT d[4] (8064:8064:8064) (8136:8136:8136))
        (PORT d[5] (7549:7549:7549) (7622:7622:7622))
        (PORT d[6] (9201:9201:9201) (9242:9242:9242))
        (PORT d[7] (7733:7733:7733) (7668:7668:7668))
        (PORT d[8] (4746:4746:4746) (4914:4914:4914))
        (PORT d[9] (8368:8368:8368) (8401:8401:8401))
        (PORT d[10] (6971:6971:6971) (7276:7276:7276))
        (PORT d[11] (4671:4671:4671) (4787:4787:4787))
        (PORT d[12] (8492:8492:8492) (8554:8554:8554))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5760:5760:5760) (5877:5877:5877))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (6382:6382:6382) (6508:6508:6508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9639:9639:9639) (9645:9645:9645))
        (PORT d[1] (9456:9456:9456) (9580:9580:9580))
        (PORT d[2] (9315:9315:9315) (9303:9303:9303))
        (PORT d[3] (10127:10127:10127) (10226:10226:10226))
        (PORT d[4] (10751:10751:10751) (10647:10647:10647))
        (PORT d[5] (3065:3065:3065) (3217:3217:3217))
        (PORT d[6] (9105:9105:9105) (9153:9153:9153))
        (PORT d[7] (4452:4452:4452) (4465:4465:4465))
        (PORT d[8] (5263:5263:5263) (5398:5398:5398))
        (PORT d[9] (4350:4350:4350) (4534:4534:4534))
        (PORT d[10] (10825:10825:10825) (10963:10963:10963))
        (PORT d[11] (9571:9571:9571) (9591:9591:9591))
        (PORT d[12] (4875:4875:4875) (4982:4982:4982))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT ena (4950:4950:4950) (4962:4962:4962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (4950:4950:4950) (4962:4962:4962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2184:2184:2184))
        (PORT clk (2567:2567:2567) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7755:7755:7755) (7965:7965:7965))
        (PORT d[1] (5016:5016:5016) (5171:5171:5171))
        (PORT d[2] (8691:8691:8691) (8854:8854:8854))
        (PORT d[3] (8610:8610:8610) (8835:8835:8835))
        (PORT d[4] (8039:8039:8039) (8109:8109:8109))
        (PORT d[5] (7220:7220:7220) (7301:7301:7301))
        (PORT d[6] (8844:8844:8844) (8891:8891:8891))
        (PORT d[7] (7396:7396:7396) (7341:7341:7341))
        (PORT d[8] (4720:4720:4720) (4884:4884:4884))
        (PORT d[9] (8052:8052:8052) (8086:8086:8086))
        (PORT d[10] (6641:6641:6641) (6951:6951:6951))
        (PORT d[11] (4251:4251:4251) (4364:4364:4364))
        (PORT d[12] (8578:8578:8578) (8640:8640:8640))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4298:4298:4298))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2593:2593:2593))
        (PORT d[0] (4851:4851:4851) (4955:4955:4955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9676:9676:9676) (9681:9681:9681))
        (PORT d[1] (4823:4823:4823) (4937:4937:4937))
        (PORT d[2] (9687:9687:9687) (9662:9662:9662))
        (PORT d[3] (10415:10415:10415) (10505:10505:10505))
        (PORT d[4] (11170:11170:11170) (11065:11065:11065))
        (PORT d[5] (3032:3032:3032) (3185:3185:3185))
        (PORT d[6] (9483:9483:9483) (9533:9533:9533))
        (PORT d[7] (4477:4477:4477) (4493:4493:4493))
        (PORT d[8] (11805:11805:11805) (11963:11963:11963))
        (PORT d[9] (4373:4373:4373) (4556:4556:4556))
        (PORT d[10] (10847:10847:10847) (10987:10987:10987))
        (PORT d[11] (9872:9872:9872) (9882:9882:9882))
        (PORT d[12] (9588:9588:9588) (9653:9653:9653))
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT ena (4942:4942:4942) (4953:4953:4953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (PORT d[0] (4942:4942:4942) (4953:4953:4953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2009:2009:2009))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7783:7783:7783) (7997:7997:7997))
        (PORT d[1] (5407:5407:5407) (5559:5559:5559))
        (PORT d[2] (9121:9121:9121) (9276:9276:9276))
        (PORT d[3] (9002:9002:9002) (9225:9225:9225))
        (PORT d[4] (8064:8064:8064) (8137:8137:8137))
        (PORT d[5] (7575:7575:7575) (7654:7654:7654))
        (PORT d[6] (2580:2580:2580) (2674:2674:2674))
        (PORT d[7] (7731:7731:7731) (7673:7673:7673))
        (PORT d[8] (4781:4781:4781) (4957:4957:4957))
        (PORT d[9] (8410:8410:8410) (8448:8448:8448))
        (PORT d[10] (6992:6992:6992) (7300:7300:7300))
        (PORT d[11] (4644:4644:4644) (4755:4755:4755))
        (PORT d[12] (8911:8911:8911) (8973:8973:8973))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4589:4589:4589))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (5308:5308:5308) (5220:5220:5220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9302:9302:9302) (9312:9312:9312))
        (PORT d[1] (9441:9441:9441) (9564:9564:9564))
        (PORT d[2] (9328:9328:9328) (9316:9316:9316))
        (PORT d[3] (10127:10127:10127) (10218:10218:10218))
        (PORT d[4] (10778:10778:10778) (10671:10671:10671))
        (PORT d[5] (3043:3043:3043) (3195:3195:3195))
        (PORT d[6] (9101:9101:9101) (9148:9148:9148))
        (PORT d[7] (4177:4177:4177) (4192:4192:4192))
        (PORT d[8] (11746:11746:11746) (11896:11896:11896))
        (PORT d[9] (10562:10562:10562) (10755:10755:10755))
        (PORT d[10] (10564:10564:10564) (10707:10707:10707))
        (PORT d[11] (9548:9548:9548) (9559:9559:9559))
        (PORT d[12] (9593:9593:9593) (9649:9649:9649))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (5353:5353:5353) (5361:5361:5361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (5353:5353:5353) (5361:5361:5361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2177:2177:2177))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7798:7798:7798) (8013:8013:8013))
        (PORT d[1] (4990:4990:4990) (5142:5142:5142))
        (PORT d[2] (8726:8726:8726) (8892:8892:8892))
        (PORT d[3] (8583:8583:8583) (8806:8806:8806))
        (PORT d[4] (8037:8037:8037) (8105:8105:8105))
        (PORT d[5] (7547:7547:7547) (7622:7622:7622))
        (PORT d[6] (8797:8797:8797) (8844:8844:8844))
        (PORT d[7] (7702:7702:7702) (7640:7640:7640))
        (PORT d[8] (4769:4769:4769) (4942:4942:4942))
        (PORT d[9] (8049:8049:8049) (8089:8089:8089))
        (PORT d[10] (6666:6666:6666) (6978:6978:6978))
        (PORT d[11] (4664:4664:4664) (4779:4779:4779))
        (PORT d[12] (8553:8553:8553) (8614:8614:8614))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3407:3407:3407))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (4068:4068:4068) (4038:4038:4038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9638:9638:9638) (9643:9643:9643))
        (PORT d[1] (4551:4551:4551) (4680:4680:4680))
        (PORT d[2] (9341:9341:9341) (9330:9330:9330))
        (PORT d[3] (11078:11078:11078) (11144:11144:11144))
        (PORT d[4] (11144:11144:11144) (11038:11038:11038))
        (PORT d[5] (3741:3741:3741) (3925:3925:3925))
        (PORT d[6] (9438:9438:9438) (9483:9483:9483))
        (PORT d[7] (4467:4467:4467) (4482:4482:4482))
        (PORT d[8] (11757:11757:11757) (11910:11910:11910))
        (PORT d[9] (4645:4645:4645) (4821:4821:4821))
        (PORT d[10] (10839:10839:10839) (10978:10978:10978))
        (PORT d[11] (9892:9892:9892) (9901:9901:9901))
        (PORT d[12] (9602:9602:9602) (9659:9659:9659))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT ena (4949:4949:4949) (4960:4960:4960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (4949:4949:4949) (4960:4960:4960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1731:1731:1731))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1520:1520:1520))
        (PORT d[1] (2089:2089:2089) (2090:2090:2090))
        (PORT d[2] (7570:7570:7570) (7638:7638:7638))
        (PORT d[3] (7372:7372:7372) (7512:7512:7512))
        (PORT d[4] (7912:7912:7912) (7973:7973:7973))
        (PORT d[5] (6543:6543:6543) (6595:6595:6595))
        (PORT d[6] (9137:9137:9137) (9140:9140:9140))
        (PORT d[7] (2179:2179:2179) (2182:2182:2182))
        (PORT d[8] (4029:4029:4029) (4143:4143:4143))
        (PORT d[9] (1819:1819:1819) (1829:1829:1829))
        (PORT d[10] (5482:5482:5482) (5388:5388:5388))
        (PORT d[11] (2750:2750:2750) (2761:2761:2761))
        (PORT d[12] (2410:2410:2410) (2400:2400:2400))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2091:2091:2091))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2592:2592:2592))
        (PORT d[0] (2831:2831:2831) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7113:7113:7113) (7131:7131:7131))
        (PORT d[1] (6331:6331:6331) (6531:6531:6531))
        (PORT d[2] (8258:8258:8258) (8211:8211:8211))
        (PORT d[3] (9286:9286:9286) (9309:9309:9309))
        (PORT d[4] (5262:5262:5262) (5159:5159:5159))
        (PORT d[5] (3358:3358:3358) (3533:3533:3533))
        (PORT d[6] (6358:6358:6358) (6459:6459:6459))
        (PORT d[7] (6202:6202:6202) (6469:6469:6469))
        (PORT d[8] (10031:10031:10031) (10127:10127:10127))
        (PORT d[9] (9310:9310:9310) (9411:9411:9411))
        (PORT d[10] (8068:8068:8068) (8183:8183:8183))
        (PORT d[11] (8998:8998:8998) (8991:8991:8991))
        (PORT d[12] (9063:9063:9063) (9104:9104:9104))
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT ena (3107:3107:3107) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2510:2510:2510))
        (PORT d[0] (3107:3107:3107) (3029:3029:3029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1268:1268:1268))
        (PORT clk (2579:2579:2579) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6690:6690:6690) (6838:6838:6838))
        (PORT d[1] (2385:2385:2385) (2402:2402:2402))
        (PORT d[2] (2476:2476:2476) (2499:2499:2499))
        (PORT d[3] (2668:2668:2668) (2677:2677:2677))
        (PORT d[4] (3102:3102:3102) (3114:3114:3114))
        (PORT d[5] (3465:3465:3465) (3469:3469:3469))
        (PORT d[6] (4597:4597:4597) (4550:4550:4550))
        (PORT d[7] (6171:6171:6171) (6124:6124:6124))
        (PORT d[8] (3487:3487:3487) (3627:3627:3627))
        (PORT d[9] (5560:5560:5560) (5498:5498:5498))
        (PORT d[10] (2365:2365:2365) (2372:2372:2372))
        (PORT d[11] (2321:2321:2321) (2343:2343:2343))
        (PORT d[12] (2353:2353:2353) (2371:2371:2371))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3590:3590:3590))
        (PORT clk (2575:2575:2575) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (PORT d[0] (4218:4218:4218) (4221:4221:4221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4541:4541:4541))
        (PORT d[1] (6140:6140:6140) (6398:6398:6398))
        (PORT d[2] (3557:3557:3557) (3490:3490:3490))
        (PORT d[3] (3919:3919:3919) (3862:3862:3862))
        (PORT d[4] (6388:6388:6388) (6582:6582:6582))
        (PORT d[5] (6207:6207:6207) (6378:6378:6378))
        (PORT d[6] (9004:9004:9004) (9014:9014:9014))
        (PORT d[7] (3932:3932:3932) (4084:4084:4084))
        (PORT d[8] (9222:9222:9222) (9202:9202:9202))
        (PORT d[9] (4101:4101:4101) (4233:4233:4233))
        (PORT d[10] (9091:9091:9091) (9196:9196:9196))
        (PORT d[11] (8913:8913:8913) (8862:8862:8862))
        (PORT d[12] (4461:4461:4461) (4565:4565:4565))
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (PORT ena (4498:4498:4498) (4416:4416:4416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (PORT d[0] (4498:4498:4498) (4416:4416:4416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2002:2002:2002))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6928:6928:6928) (7021:7021:7021))
        (PORT d[1] (1441:1441:1441) (1455:1455:1455))
        (PORT d[2] (2114:2114:2114) (2110:2110:2110))
        (PORT d[3] (5510:5510:5510) (5620:5620:5620))
        (PORT d[4] (2332:2332:2332) (2301:2301:2301))
        (PORT d[5] (1711:1711:1711) (1698:1698:1698))
        (PORT d[6] (1845:1845:1845) (1913:1913:1913))
        (PORT d[7] (2473:2473:2473) (2481:2481:2481))
        (PORT d[8] (2806:2806:2806) (2813:2813:2813))
        (PORT d[9] (1409:1409:1409) (1423:1423:1423))
        (PORT d[10] (6047:6047:6047) (5953:5953:5953))
        (PORT d[11] (2381:2381:2381) (2382:2382:2382))
        (PORT d[12] (1498:1498:1498) (1513:1513:1513))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3312:3312:3312))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT d[0] (4033:4033:4033) (3943:3943:3943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6381:6381:6381) (6398:6398:6398))
        (PORT d[1] (5656:5656:5656) (5842:5842:5842))
        (PORT d[2] (7548:7548:7548) (7497:7497:7497))
        (PORT d[3] (8619:8619:8619) (8641:8641:8641))
        (PORT d[4] (5952:5952:5952) (5837:5837:5837))
        (PORT d[5] (5875:5875:5875) (6109:6109:6109))
        (PORT d[6] (6356:6356:6356) (6455:6455:6455))
        (PORT d[7] (5488:5488:5488) (5755:5755:5755))
        (PORT d[8] (4345:4345:4345) (4498:4498:4498))
        (PORT d[9] (8557:8557:8557) (8649:8649:8649))
        (PORT d[10] (7376:7376:7376) (7491:7491:7491))
        (PORT d[11] (8291:8291:8291) (8286:8286:8286))
        (PORT d[12] (8038:8038:8038) (8080:8080:8080))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT ena (2024:2024:2024) (1952:1952:1952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2485:2485:2485))
        (PORT d[0] (2024:2024:2024) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2418:2418:2418))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8518:8518:8518) (8729:8729:8729))
        (PORT d[1] (7341:7341:7341) (7433:7433:7433))
        (PORT d[2] (6950:6950:6950) (7121:7121:7121))
        (PORT d[3] (5897:5897:5897) (6033:6033:6033))
        (PORT d[4] (5983:5983:5983) (6083:6083:6083))
        (PORT d[5] (8158:8158:8158) (8298:8298:8298))
        (PORT d[6] (9871:9871:9871) (9906:9906:9906))
        (PORT d[7] (7303:7303:7303) (7328:7328:7328))
        (PORT d[8] (6078:6078:6078) (6169:6169:6169))
        (PORT d[9] (6327:6327:6327) (6405:6405:6405))
        (PORT d[10] (7356:7356:7356) (7701:7701:7701))
        (PORT d[11] (4597:4597:4597) (4707:4707:4707))
        (PORT d[12] (9182:9182:9182) (9239:9239:9239))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3940:3940:3940))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (4575:4575:4575) (4571:4571:4571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8909:8909:8909) (8911:8911:8911))
        (PORT d[1] (8778:8778:8778) (8910:8910:8910))
        (PORT d[2] (8627:8627:8627) (8613:8613:8613))
        (PORT d[3] (9433:9433:9433) (9535:9535:9535))
        (PORT d[4] (10009:10009:10009) (9903:9903:9903))
        (PORT d[5] (3397:3397:3397) (3584:3584:3584))
        (PORT d[6] (8372:8372:8372) (8422:8422:8422))
        (PORT d[7] (5587:5587:5587) (5628:5628:5628))
        (PORT d[8] (10763:10763:10763) (10913:10913:10913))
        (PORT d[9] (9790:9790:9790) (9985:9985:9985))
        (PORT d[10] (9871:9871:9871) (10027:10027:10027))
        (PORT d[11] (8853:8853:8853) (8869:8869:8869))
        (PORT d[12] (8877:8877:8877) (8940:8940:8940))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT ena (5285:5285:5285) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (5285:5285:5285) (5318:5318:5318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2422:2422:2422))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6996:6996:6996) (7162:7162:7162))
        (PORT d[1] (6081:6081:6081) (6227:6227:6227))
        (PORT d[2] (6958:6958:6958) (7129:7129:7129))
        (PORT d[3] (5832:5832:5832) (5957:5957:5957))
        (PORT d[4] (6043:6043:6043) (6145:6145:6145))
        (PORT d[5] (7852:7852:7852) (7997:7997:7997))
        (PORT d[6] (9827:9827:9827) (9860:9860:9860))
        (PORT d[7] (7616:7616:7616) (7635:7635:7635))
        (PORT d[8] (5471:5471:5471) (5635:5635:5635))
        (PORT d[9] (6372:6372:6372) (6456:6456:6456))
        (PORT d[10] (7343:7343:7343) (7649:7649:7649))
        (PORT d[11] (4637:4637:4637) (4750:4750:4750))
        (PORT d[12] (9213:9213:9213) (9272:9272:9272))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5302:5302:5302) (5564:5564:5564))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2573:2573:2573))
        (PORT d[0] (5924:5924:5924) (6195:6195:6195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8899:8899:8899) (8902:8902:8902))
        (PORT d[1] (8799:8799:8799) (8935:8935:8935))
        (PORT d[2] (8628:8628:8628) (8614:8614:8614))
        (PORT d[3] (9401:9401:9401) (9501:9501:9501))
        (PORT d[4] (10433:10433:10433) (10324:10324:10324))
        (PORT d[5] (3434:3434:3434) (3624:3624:3624))
        (PORT d[6] (8706:8706:8706) (8751:8751:8751))
        (PORT d[7] (5568:5568:5568) (5609:5609:5609))
        (PORT d[8] (11302:11302:11302) (11418:11418:11418))
        (PORT d[9] (10213:10213:10213) (10407:10407:10407))
        (PORT d[10] (9841:9841:9841) (9993:9993:9993))
        (PORT d[11] (9141:9141:9141) (9146:9146:9146))
        (PORT d[12] (8853:8853:8853) (8914:8914:8914))
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT ena (5284:5284:5284) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2491:2491:2491))
        (PORT d[0] (5284:5284:5284) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1724:1724:1724))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1206:1206:1206))
        (PORT d[1] (1775:1775:1775) (1775:1775:1775))
        (PORT d[2] (2134:2134:2134) (2131:2131:2131))
        (PORT d[3] (5889:5889:5889) (5997:5997:5997))
        (PORT d[4] (1425:1425:1425) (1430:1430:1430))
        (PORT d[5] (2425:2425:2425) (2404:2404:2404))
        (PORT d[6] (1845:1845:1845) (1914:1914:1914))
        (PORT d[7] (1484:1484:1484) (1494:1494:1494))
        (PORT d[8] (4380:4380:4380) (4496:4496:4496))
        (PORT d[9] (1479:1479:1479) (1495:1495:1495))
        (PORT d[10] (2076:2076:2076) (2062:2062:2062))
        (PORT d[11] (1733:1733:1733) (1747:1747:1747))
        (PORT d[12] (1482:1482:1482) (1490:1490:1490))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1770:1770:1770))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (2517:2517:2517) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6761:6761:6761) (6781:6781:6781))
        (PORT d[1] (5979:5979:5979) (6181:6181:6181))
        (PORT d[2] (7877:7877:7877) (7817:7817:7817))
        (PORT d[3] (8919:8919:8919) (8937:8937:8937))
        (PORT d[4] (4899:4899:4899) (4787:4787:4787))
        (PORT d[5] (6256:6256:6256) (6484:6484:6484))
        (PORT d[6] (6384:6384:6384) (6477:6477:6477))
        (PORT d[7] (5813:5813:5813) (6082:6082:6082))
        (PORT d[8] (9672:9672:9672) (9771:9771:9771))
        (PORT d[9] (8945:8945:8945) (9039:9039:9039))
        (PORT d[10] (7726:7726:7726) (7836:7836:7836))
        (PORT d[11] (8642:8642:8642) (8636:8636:8636))
        (PORT d[12] (4448:4448:4448) (4518:4518:4518))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT ena (2729:2729:2729) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (2729:2729:2729) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2091:2091:2091))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5650:5650:5650))
        (PORT d[1] (3471:3471:3471) (3436:3436:3436))
        (PORT d[2] (3978:3978:3978) (4067:4067:4067))
        (PORT d[3] (5233:5233:5233) (5236:5236:5236))
        (PORT d[4] (6031:6031:6031) (6134:6134:6134))
        (PORT d[5] (8390:8390:8390) (8544:8544:8544))
        (PORT d[6] (8457:8457:8457) (8573:8573:8573))
        (PORT d[7] (5152:5152:5152) (5122:5122:5122))
        (PORT d[8] (5794:5794:5794) (5758:5758:5758))
        (PORT d[9] (5111:5111:5111) (5074:5074:5074))
        (PORT d[10] (5188:5188:5188) (5167:5167:5167))
        (PORT d[11] (7439:7439:7439) (7743:7743:7743))
        (PORT d[12] (6438:6438:6438) (6399:6399:6399))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3686:3686:3686))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (PORT d[0] (4249:4249:4249) (4314:4314:4314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6594:6594:6594) (6529:6529:6529))
        (PORT d[1] (4526:4526:4526) (4587:4587:4587))
        (PORT d[2] (4664:4664:4664) (4615:4615:4615))
        (PORT d[3] (4296:4296:4296) (4330:4330:4330))
        (PORT d[4] (9538:9538:9538) (9485:9485:9485))
        (PORT d[5] (5457:5457:5457) (5689:5689:5689))
        (PORT d[6] (4522:4522:4522) (4497:4497:4497))
        (PORT d[7] (4826:4826:4826) (5103:5103:5103))
        (PORT d[8] (4005:4005:4005) (4066:4066:4066))
        (PORT d[9] (4577:4577:4577) (4651:4651:4651))
        (PORT d[10] (4195:4195:4195) (4250:4250:4250))
        (PORT d[11] (5837:5837:5837) (5813:5813:5813))
        (PORT d[12] (4486:4486:4486) (4537:4537:4537))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT ena (5978:5978:5978) (6007:6007:6007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (5978:5978:5978) (6007:6007:6007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2064:2064:2064))
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6572:6572:6572) (6671:6671:6671))
        (PORT d[1] (3480:3480:3480) (3444:3444:3444))
        (PORT d[2] (4096:4096:4096) (4201:4201:4201))
        (PORT d[3] (5230:5230:5230) (5235:5235:5235))
        (PORT d[4] (6372:6372:6372) (6471:6471:6471))
        (PORT d[5] (6015:6015:6015) (6156:6156:6156))
        (PORT d[6] (5692:5692:5692) (5657:5657:5657))
        (PORT d[7] (5477:5477:5477) (5439:5439:5439))
        (PORT d[8] (6168:6168:6168) (6133:6133:6133))
        (PORT d[9] (5497:5497:5497) (5459:5459:5459))
        (PORT d[10] (5571:5571:5571) (5553:5553:5553))
        (PORT d[11] (7103:7103:7103) (7419:7419:7419))
        (PORT d[12] (6797:6797:6797) (6758:6758:6758))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5957:5957:5957) (6222:6222:6222))
        (PORT clk (2521:2521:2521) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (PORT d[0] (6579:6579:6579) (6853:6853:6853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (6539:6539:6539))
        (PORT d[1] (4443:4443:4443) (4501:4501:4501))
        (PORT d[2] (4284:4284:4284) (4242:4242:4242))
        (PORT d[3] (4239:4239:4239) (4270:4270:4270))
        (PORT d[4] (9923:9923:9923) (9870:9870:9870))
        (PORT d[5] (6146:6146:6146) (6366:6366:6366))
        (PORT d[6] (4896:4896:4896) (4867:4867:4867))
        (PORT d[7] (4808:4808:4808) (5086:5086:5086))
        (PORT d[8] (3649:3649:3649) (3709:3709:3709))
        (PORT d[9] (4177:4177:4177) (4239:4239:4239))
        (PORT d[10] (4238:4238:4238) (4291:4291:4291))
        (PORT d[11] (4468:4468:4468) (4467:4467:4467))
        (PORT d[12] (4141:4141:4141) (4196:4196:4196))
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT ena (6341:6341:6341) (6369:6369:6369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (PORT d[0] (6341:6341:6341) (6369:6369:6369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2056:2056:2056))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6061:6061:6061) (6020:6020:6020))
        (PORT d[1] (3488:3488:3488) (3451:3451:3451))
        (PORT d[2] (4088:4088:4088) (4193:4193:4193))
        (PORT d[3] (4860:4860:4860) (4863:4863:4863))
        (PORT d[4] (6356:6356:6356) (6454:6454:6454))
        (PORT d[5] (8429:8429:8429) (8584:8584:8584))
        (PORT d[6] (8771:8771:8771) (8879:8879:8879))
        (PORT d[7] (5132:5132:5132) (5094:5094:5094))
        (PORT d[8] (5834:5834:5834) (5802:5802:5802))
        (PORT d[9] (5522:5522:5522) (5485:5485:5485))
        (PORT d[10] (5506:5506:5506) (5482:5482:5482))
        (PORT d[11] (7103:7103:7103) (7419:7419:7419))
        (PORT d[12] (6412:6412:6412) (6376:6376:6376))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4820:4820:4820))
        (PORT clk (2515:2515:2515) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2548:2548:2548))
        (PORT d[0] (5262:5262:5262) (5451:5451:5451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6629:6629:6629) (6566:6566:6566))
        (PORT d[1] (4497:4497:4497) (4554:4554:4554))
        (PORT d[2] (4643:4643:4643) (4592:4592:4592))
        (PORT d[3] (4256:4256:4256) (4288:4288:4288))
        (PORT d[4] (9908:9908:9908) (9853:9853:9853))
        (PORT d[5] (5819:5819:5819) (6047:6047:6047))
        (PORT d[6] (4884:4884:4884) (4851:4851:4851))
        (PORT d[7] (4848:4848:4848) (5130:5130:5130))
        (PORT d[8] (4270:4270:4270) (4327:4327:4327))
        (PORT d[9] (4198:4198:4198) (4270:4270:4270))
        (PORT d[10] (4245:4245:4245) (4298:4298:4298))
        (PORT d[11] (4450:4450:4450) (4448:4448:4448))
        (PORT d[12] (4124:4124:4124) (4177:4177:4177))
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT ena (6333:6333:6333) (6360:6360:6360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (PORT d[0] (6333:6333:6333) (6360:6360:6360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2335:2335:2335))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5707:5707:5707) (5661:5661:5661))
        (PORT d[1] (3864:3864:3864) (3840:3840:3840))
        (PORT d[2] (4343:4343:4343) (4432:4432:4432))
        (PORT d[3] (4883:4883:4883) (4874:4874:4874))
        (PORT d[4] (6039:6039:6039) (6144:6144:6144))
        (PORT d[5] (8093:8093:8093) (8255:8255:8255))
        (PORT d[6] (2844:2844:2844) (2972:2972:2972))
        (PORT d[7] (5135:5135:5135) (5102:5102:5102))
        (PORT d[8] (5485:5485:5485) (5455:5455:5455))
        (PORT d[9] (5146:5146:5146) (5112:5112:5112))
        (PORT d[10] (5218:5218:5218) (5201:5201:5201))
        (PORT d[11] (6760:6760:6760) (7077:7077:7077))
        (PORT d[12] (6458:6458:6458) (6419:6419:6419))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4107:4107:4107))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT d[0] (4892:4892:4892) (4738:4738:4738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (6208:6208:6208))
        (PORT d[1] (4834:4834:4834) (4896:4896:4896))
        (PORT d[2] (5317:5317:5317) (5258:5258:5258))
        (PORT d[3] (5309:5309:5309) (5335:5335:5335))
        (PORT d[4] (9557:9557:9557) (9505:9505:9505))
        (PORT d[5] (5449:5449:5449) (5676:5676:5676))
        (PORT d[6] (4843:4843:4843) (4814:4814:4814))
        (PORT d[7] (4836:4836:4836) (5114:5114:5114))
        (PORT d[8] (4006:4006:4006) (4067:4067:4067))
        (PORT d[9] (4592:4592:4592) (4670:4670:4670))
        (PORT d[10] (4599:4599:4599) (4645:4645:4645))
        (PORT d[11] (4819:4819:4819) (4808:4808:4808))
        (PORT d[12] (4473:4473:4473) (4524:4524:4524))
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT ena (5978:5978:5978) (6007:6007:6007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (PORT d[0] (5978:5978:5978) (6007:6007:6007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2133:2133:2133))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6999:6999:6999) (7139:7139:7139))
        (PORT d[1] (4752:4752:4752) (4822:4822:4822))
        (PORT d[2] (4834:4834:4834) (4979:4979:4979))
        (PORT d[3] (8326:8326:8326) (8573:8573:8573))
        (PORT d[4] (5424:5424:5424) (5534:5534:5534))
        (PORT d[5] (6681:6681:6681) (6846:6846:6846))
        (PORT d[6] (3093:3093:3093) (3289:3289:3289))
        (PORT d[7] (6276:6276:6276) (6356:6356:6356))
        (PORT d[8] (5037:5037:5037) (5107:5107:5107))
        (PORT d[9] (6027:6027:6027) (6072:6072:6072))
        (PORT d[10] (6999:6999:6999) (6942:6942:6942))
        (PORT d[11] (4777:4777:4777) (4966:4966:4966))
        (PORT d[12] (8689:8689:8689) (8834:8834:8834))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6005:6005:6005) (6019:6019:6019))
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT d[0] (6626:6626:6626) (6649:6649:6649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6727:6727:6727) (6751:6751:6751))
        (PORT d[1] (8048:8048:8048) (8148:8148:8148))
        (PORT d[2] (8640:8640:8640) (8639:8639:8639))
        (PORT d[3] (6535:6535:6535) (6657:6657:6657))
        (PORT d[4] (6493:6493:6493) (6717:6717:6717))
        (PORT d[5] (6736:6736:6736) (6991:6991:6991))
        (PORT d[6] (8379:8379:8379) (8314:8314:8314))
        (PORT d[7] (6500:6500:6500) (6779:6779:6779))
        (PORT d[8] (9158:9158:9158) (9187:9187:9187))
        (PORT d[9] (7460:7460:7460) (7555:7555:7555))
        (PORT d[10] (7418:7418:7418) (7540:7540:7540))
        (PORT d[11] (8742:8742:8742) (8694:8694:8694))
        (PORT d[12] (8042:8042:8042) (8238:8238:8238))
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT ena (5778:5778:5778) (5834:5834:5834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2471:2471:2471))
        (PORT d[0] (5778:5778:5778) (5834:5834:5834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1801:1801:1801))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9083:9083:9083) (9425:9425:9425))
        (PORT d[1] (5765:5765:5765) (5842:5842:5842))
        (PORT d[2] (5189:5189:5189) (5364:5364:5364))
        (PORT d[3] (8640:8640:8640) (8888:8888:8888))
        (PORT d[4] (5771:5771:5771) (5886:5886:5886))
        (PORT d[5] (5995:5995:5995) (6137:6137:6137))
        (PORT d[6] (8157:8157:8157) (8248:8248:8248))
        (PORT d[7] (6418:6418:6418) (6534:6534:6534))
        (PORT d[8] (4244:4244:4244) (4420:4420:4420))
        (PORT d[9] (6429:6429:6429) (6481:6481:6481))
        (PORT d[10] (7795:7795:7795) (7735:7735:7735))
        (PORT d[11] (5511:5511:5511) (5579:5579:5579))
        (PORT d[12] (8978:8978:8978) (9116:9116:9116))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3664:3664:3664))
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2568:2568:2568))
        (PORT d[0] (4211:4211:4211) (4294:4294:4294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7430:7430:7430) (7454:7454:7454))
        (PORT d[1] (8754:8754:8754) (8854:8854:8854))
        (PORT d[2] (9041:9041:9041) (9030:9030:9030))
        (PORT d[3] (6944:6944:6944) (7070:7070:7070))
        (PORT d[4] (5189:5189:5189) (5353:5353:5353))
        (PORT d[5] (7395:7395:7395) (7641:7641:7641))
        (PORT d[6] (8749:8749:8749) (8687:8687:8687))
        (PORT d[7] (5553:5553:5553) (5856:5856:5856))
        (PORT d[8] (4839:4839:4839) (5060:5060:5060))
        (PORT d[9] (7919:7919:7919) (8020:8020:8020))
        (PORT d[10] (7808:7808:7808) (7938:7938:7938))
        (PORT d[11] (9437:9437:9437) (9384:9384:9384))
        (PORT d[12] (8399:8399:8399) (8598:8598:8598))
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (PORT ena (6134:6134:6134) (6200:6200:6200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2486:2486:2486))
        (PORT d[0] (6134:6134:6134) (6200:6200:6200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2087:2087:2087))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9134:9134:9134) (9313:9313:9313))
        (PORT d[1] (5799:5799:5799) (5877:5877:5877))
        (PORT d[2] (5191:5191:5191) (5369:5369:5369))
        (PORT d[3] (8637:8637:8637) (8881:8881:8881))
        (PORT d[4] (5802:5802:5802) (5918:5918:5918))
        (PORT d[5] (6706:6706:6706) (6874:6874:6874))
        (PORT d[6] (8499:8499:8499) (8584:8584:8584))
        (PORT d[7] (6713:6713:6713) (6794:6794:6794))
        (PORT d[8] (5049:5049:5049) (5121:5121:5121))
        (PORT d[9] (6376:6376:6376) (6420:6420:6420))
        (PORT d[10] (7730:7730:7730) (7663:7663:7663))
        (PORT d[11] (4746:4746:4746) (4933:4933:4933))
        (PORT d[12] (8973:8973:8973) (8968:8968:8968))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5383:5383:5383) (5316:5316:5316))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (6025:6025:6025) (5976:5976:5976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7063:7063:7063) (7086:7086:7086))
        (PORT d[1] (8405:8405:8405) (8506:8506:8506))
        (PORT d[2] (8673:8673:8673) (8677:8677:8677))
        (PORT d[3] (6923:6923:6923) (7046:7046:7046))
        (PORT d[4] (4597:4597:4597) (4782:4782:4782))
        (PORT d[5] (7061:7061:7061) (7310:7310:7310))
        (PORT d[6] (8726:8726:8726) (8660:8660:8660))
        (PORT d[7] (5530:5530:5530) (5829:5829:5829))
        (PORT d[8] (4888:4888:4888) (5113:5113:5113))
        (PORT d[9] (7872:7872:7872) (7968:7968:7968))
        (PORT d[10] (7416:7416:7416) (7540:7540:7540))
        (PORT d[11] (9470:9470:9470) (9410:9410:9410))
        (PORT d[12] (8039:8039:8039) (8236:8236:8236))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (6098:6098:6098) (6163:6163:6163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (6098:6098:6098) (6163:6163:6163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2459:2459:2459))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6899:6899:6899) (6994:6994:6994))
        (PORT d[1] (3119:3119:3119) (3083:3083:3083))
        (PORT d[2] (4402:4402:4402) (4537:4537:4537))
        (PORT d[3] (5575:5575:5575) (5576:5576:5576))
        (PORT d[4] (6694:6694:6694) (6784:6784:6784))
        (PORT d[5] (6374:6374:6374) (6515:6515:6515))
        (PORT d[6] (5319:5319:5319) (5293:5293:5293))
        (PORT d[7] (5866:5866:5866) (5827:5827:5827))
        (PORT d[8] (6488:6488:6488) (6447:6447:6447))
        (PORT d[9] (3098:3098:3098) (3080:3080:3080))
        (PORT d[10] (5929:5929:5929) (5910:5910:5910))
        (PORT d[11] (3496:3496:3496) (3588:3588:3588))
        (PORT d[12] (7141:7141:7141) (7096:7096:7096))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5435:5435:5435) (5666:5666:5666))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (6028:6028:6028) (6274:6274:6274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6933:6933:6933) (6863:6863:6863))
        (PORT d[1] (4084:4084:4084) (4143:4143:4143))
        (PORT d[2] (4705:4705:4705) (4666:4666:4666))
        (PORT d[3] (3886:3886:3886) (3919:3919:3919))
        (PORT d[4] (5663:5663:5663) (5917:5917:5917))
        (PORT d[5] (6475:6475:6475) (6692:6692:6692))
        (PORT d[6] (4464:4464:4464) (4432:4432:4432))
        (PORT d[7] (5588:5588:5588) (5940:5940:5940))
        (PORT d[8] (3302:3302:3302) (3364:3364:3364))
        (PORT d[9] (3876:3876:3876) (3953:3953:3953))
        (PORT d[10] (3824:3824:3824) (3875:3875:3875))
        (PORT d[11] (4123:4123:4123) (4124:4124:4124))
        (PORT d[12] (3759:3759:3759) (3812:3812:3812))
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT ena (6695:6695:6695) (6719:6719:6719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT d[0] (6695:6695:6695) (6719:6719:6719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1175:1175:1175))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1769:1769:1769))
        (PORT d[1] (1723:1723:1723) (1737:1737:1737))
        (PORT d[2] (1719:1719:1719) (1732:1732:1732))
        (PORT d[3] (3069:3069:3069) (3079:3079:3079))
        (PORT d[4] (1700:1700:1700) (1717:1717:1717))
        (PORT d[5] (1750:1750:1750) (1764:1764:1764))
        (PORT d[6] (1674:1674:1674) (1694:1694:1694))
        (PORT d[7] (1966:1966:1966) (1974:1974:1974))
        (PORT d[8] (1363:1363:1363) (1405:1405:1405))
        (PORT d[9] (3469:3469:3469) (3427:3427:3427))
        (PORT d[10] (2008:2008:2008) (2016:2016:2016))
        (PORT d[11] (3043:3043:3043) (3058:3058:3058))
        (PORT d[12] (2370:2370:2370) (2391:2391:2391))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1762:1762:1762))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (2495:2495:2495) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4139:4139:4139))
        (PORT d[1] (5704:5704:5704) (5958:5958:5958))
        (PORT d[2] (8297:8297:8297) (8191:8191:8191))
        (PORT d[3] (7879:7879:7879) (7879:7879:7879))
        (PORT d[4] (5701:5701:5701) (5900:5900:5900))
        (PORT d[5] (5423:5423:5423) (5592:5592:5592))
        (PORT d[6] (4174:4174:4174) (4110:4110:4110))
        (PORT d[7] (6524:6524:6524) (6834:6834:6834))
        (PORT d[8] (8512:8512:8512) (8488:8488:8488))
        (PORT d[9] (8773:8773:8773) (8766:8766:8766))
        (PORT d[10] (8375:8375:8375) (8471:8471:8471))
        (PORT d[11] (3867:3867:3867) (4015:4015:4015))
        (PORT d[12] (9179:9179:9179) (9164:9164:9164))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT ena (2837:2837:2837) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (2837:2837:2837) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2223:2223:2223))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8247:8247:8247) (8547:8547:8547))
        (PORT d[1] (5521:5521:5521) (5662:5662:5662))
        (PORT d[2] (7038:7038:7038) (7255:7255:7255))
        (PORT d[3] (9750:9750:9750) (9690:9690:9690))
        (PORT d[4] (5516:5516:5516) (5688:5688:5688))
        (PORT d[5] (11382:11382:11382) (11237:11237:11237))
        (PORT d[6] (8896:8896:8896) (8987:8987:8987))
        (PORT d[7] (6815:6815:6815) (6943:6943:6943))
        (PORT d[8] (4590:4590:4590) (4793:4793:4793))
        (PORT d[9] (6803:6803:6803) (6898:6898:6898))
        (PORT d[10] (8317:8317:8317) (8391:8391:8391))
        (PORT d[11] (6229:6229:6229) (6448:6448:6448))
        (PORT d[12] (9125:9125:9125) (9289:9289:9289))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4826:4826:4826))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (5447:5447:5447) (5457:5457:5457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (4043:4043:4043))
        (PORT d[1] (9601:9601:9601) (9734:9734:9734))
        (PORT d[2] (10125:10125:10125) (10203:10203:10203))
        (PORT d[3] (9749:9749:9749) (9906:9906:9906))
        (PORT d[4] (4222:4222:4222) (4362:4362:4362))
        (PORT d[5] (4188:4188:4188) (4365:4365:4365))
        (PORT d[6] (10564:10564:10564) (10433:10433:10433))
        (PORT d[7] (5423:5423:5423) (5680:5680:5680))
        (PORT d[8] (10311:10311:10311) (10375:10375:10375))
        (PORT d[9] (10807:10807:10807) (10970:10970:10970))
        (PORT d[10] (8538:8538:8538) (8721:8721:8721))
        (PORT d[11] (10720:10720:10720) (10677:10677:10677))
        (PORT d[12] (8836:8836:8836) (9077:9077:9077))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT ena (7642:7642:7642) (7742:7742:7742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (7642:7642:7642) (7742:7742:7742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1211:1211:1211))
        (PORT clk (2566:2566:2566) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2390:2390:2390))
        (PORT d[1] (1703:1703:1703) (1715:1715:1715))
        (PORT d[2] (1720:1720:1720) (1733:1733:1733))
        (PORT d[3] (1640:1640:1640) (1643:1643:1643))
        (PORT d[4] (1702:1702:1702) (1720:1720:1720))
        (PORT d[5] (2062:2062:2062) (2075:2075:2075))
        (PORT d[6] (1673:1673:1673) (1693:1693:1693))
        (PORT d[7] (1996:1996:1996) (2009:2009:2009))
        (PORT d[8] (1701:1701:1701) (1734:1734:1734))
        (PORT d[9] (1666:1666:1666) (1678:1678:1678))
        (PORT d[10] (1687:1687:1687) (1701:1701:1701))
        (PORT d[11] (3043:3043:3043) (3059:3059:3059))
        (PORT d[12] (2371:2371:2371) (2391:2391:2391))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2521:2521:2521))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (PORT d[0] (3243:3243:3243) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3534:3534:3534))
        (PORT d[1] (9840:9840:9840) (9940:9940:9940))
        (PORT d[2] (7895:7895:7895) (7779:7779:7779))
        (PORT d[3] (7516:7516:7516) (7518:7518:7518))
        (PORT d[4] (5697:5697:5697) (5891:5891:5891))
        (PORT d[5] (5452:5452:5452) (5629:5629:5629))
        (PORT d[6] (8293:8293:8293) (8306:8306:8306))
        (PORT d[7] (6573:6573:6573) (6888:6888:6888))
        (PORT d[8] (8511:8511:8511) (8487:8487:8487))
        (PORT d[9] (8475:8475:8475) (8476:8476:8476))
        (PORT d[10] (8374:8374:8374) (8471:8471:8471))
        (PORT d[11] (8220:8220:8220) (8173:8173:8173))
        (PORT d[12] (9153:9153:9153) (9136:9136:9136))
        (PORT clk (2520:2520:2520) (2515:2515:2515))
        (PORT ena (2821:2821:2821) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2515:2515:2515))
        (PORT d[0] (2821:2821:2821) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1190:1190:1190))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2096:2096:2096))
        (PORT d[1] (2109:2109:2109) (2125:2125:2125))
        (PORT d[2] (2084:2084:2084) (2098:2098:2098))
        (PORT d[3] (3070:3070:3070) (3081:3081:3081))
        (PORT d[4] (2012:2012:2012) (2029:2029:2029))
        (PORT d[5] (3839:3839:3839) (3846:3846:3846))
        (PORT d[6] (1964:1964:1964) (1973:1973:1973))
        (PORT d[7] (2311:2311:2311) (2316:2316:2316))
        (PORT d[8] (3801:3801:3801) (3935:3935:3935))
        (PORT d[9] (1700:1700:1700) (1714:1714:1714))
        (PORT d[10] (2000:2000:2000) (2009:2009:2009))
        (PORT d[11] (3034:3034:3034) (3049:3049:3049))
        (PORT d[12] (2392:2392:2392) (2421:2421:2421))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1786:1786:1786))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (2519:2519:2519) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4456:4456:4456))
        (PORT d[1] (5968:5968:5968) (6210:6210:6210))
        (PORT d[2] (8303:8303:8303) (8197:8197:8197))
        (PORT d[3] (7907:7907:7907) (7909:7909:7909))
        (PORT d[4] (5677:5677:5677) (5875:5875:5875))
        (PORT d[5] (5810:5810:5810) (5980:5980:5980))
        (PORT d[6] (8612:8612:8612) (8620:8620:8620))
        (PORT d[7] (6556:6556:6556) (6871:6871:6871))
        (PORT d[8] (8847:8847:8847) (8822:8822:8822))
        (PORT d[9] (3773:3773:3773) (3907:3907:3907))
        (PORT d[10] (8352:8352:8352) (8453:8453:8453))
        (PORT d[11] (8556:8556:8556) (8503:8503:8503))
        (PORT d[12] (9495:9495:9495) (9477:9477:9477))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT ena (2817:2817:2817) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (2817:2817:2817) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2180:2180:2180))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (6360:6360:6360))
        (PORT d[1] (3142:3142:3142) (3095:3095:3095))
        (PORT d[2] (4401:4401:4401) (4499:4499:4499))
        (PORT d[3] (5597:5597:5597) (5599:5599:5599))
        (PORT d[4] (6336:6336:6336) (6429:6429:6429))
        (PORT d[5] (6373:6373:6373) (6514:6514:6514))
        (PORT d[6] (5320:5320:5320) (5294:5294:5294))
        (PORT d[7] (5502:5502:5502) (5467:5467:5467))
        (PORT d[8] (6191:6191:6191) (6159:6159:6159))
        (PORT d[9] (2719:2719:2719) (2701:2701:2701))
        (PORT d[10] (5889:5889:5889) (5865:5865:5865))
        (PORT d[11] (3807:3807:3807) (3887:3887:3887))
        (PORT d[12] (7424:7424:7424) (7377:7377:7377))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2877:2877:2877))
        (PORT clk (2535:2535:2535) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT d[0] (3620:3620:3620) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6902:6902:6902) (6834:6834:6834))
        (PORT d[1] (4122:4122:4122) (4184:4184:4184))
        (PORT d[2] (4677:4677:4677) (4635:4635:4635))
        (PORT d[3] (3897:3897:3897) (3929:3929:3929))
        (PORT d[4] (5407:5407:5407) (5669:5669:5669))
        (PORT d[5] (6149:6149:6149) (6374:6374:6374))
        (PORT d[6] (4144:4144:4144) (4116:4116:4116))
        (PORT d[7] (3524:3524:3524) (3607:3607:3607))
        (PORT d[8] (3628:3628:3628) (3684:3684:3684))
        (PORT d[9] (3853:3853:3853) (3926:3926:3926))
        (PORT d[10] (3871:3871:3871) (3930:3930:3930))
        (PORT d[11] (4100:4100:4100) (4096:4096:4096))
        (PORT d[12] (3768:3768:3768) (3820:3820:3820))
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT ena (6689:6689:6689) (6712:6712:6712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (PORT d[0] (6689:6689:6689) (6712:6712:6712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2195:2195:2195))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8286:8286:8286) (8591:8591:8591))
        (PORT d[1] (5581:5581:5581) (5729:5729:5729))
        (PORT d[2] (7384:7384:7384) (7598:7598:7598))
        (PORT d[3] (9791:9791:9791) (9748:9748:9748))
        (PORT d[4] (5178:5178:5178) (5363:5363:5363))
        (PORT d[5] (11401:11401:11401) (11247:11247:11247))
        (PORT d[6] (8864:8864:8864) (8950:8950:8950))
        (PORT d[7] (7224:7224:7224) (7454:7454:7454))
        (PORT d[8] (4300:4300:4300) (4517:4517:4517))
        (PORT d[9] (7176:7176:7176) (7271:7271:7271))
        (PORT d[10] (8335:8335:8335) (8411:8411:8411))
        (PORT d[11] (5512:5512:5512) (5683:5683:5683))
        (PORT d[12] (9235:9235:9235) (9231:9231:9231))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5074:5074:5074))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (5635:5635:5635) (5705:5705:5705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (4061:4061:4061))
        (PORT d[1] (9575:9575:9575) (9705:9705:9705))
        (PORT d[2] (10495:10495:10495) (10569:10569:10569))
        (PORT d[3] (9739:9739:9739) (9905:9905:9905))
        (PORT d[4] (4527:4527:4527) (4663:4663:4663))
        (PORT d[5] (4544:4544:4544) (4722:4722:4722))
        (PORT d[6] (10591:10591:10591) (10461:10461:10461))
        (PORT d[7] (4752:4752:4752) (4979:4979:4979))
        (PORT d[8] (10319:10319:10319) (10384:10384:10384))
        (PORT d[9] (10776:10776:10776) (10936:10936:10936))
        (PORT d[10] (8577:8577:8577) (8766:8766:8766))
        (PORT d[11] (10708:10708:10708) (10666:10666:10666))
        (PORT d[12] (8894:8894:8894) (9143:9143:9143))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (7599:7599:7599) (7697:7697:7697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (7599:7599:7599) (7697:7697:7697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2488:2488:2488))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6396:6396:6396) (6349:6349:6349))
        (PORT d[1] (3145:3145:3145) (3111:3111:3111))
        (PORT d[2] (4400:4400:4400) (4499:4499:4499))
        (PORT d[3] (5593:5593:5593) (5595:5595:5595))
        (PORT d[4] (6354:6354:6354) (6451:6451:6451))
        (PORT d[5] (6335:6335:6335) (6470:6470:6470))
        (PORT d[6] (7770:7770:7770) (7847:7847:7847))
        (PORT d[7] (5493:5493:5493) (5453:5453:5453))
        (PORT d[8] (6159:6159:6159) (6122:6122:6122))
        (PORT d[9] (3041:3041:3041) (3013:3013:3013))
        (PORT d[10] (5879:5879:5879) (5856:5856:5856))
        (PORT d[11] (6381:6381:6381) (6730:6730:6730))
        (PORT d[12] (6779:6779:6779) (6739:6739:6739))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3210:3210:3210))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (PORT d[0] (3783:3783:3783) (3816:3816:3816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (5951:5951:5951))
        (PORT d[1] (4104:4104:4104) (4170:4170:4170))
        (PORT d[2] (4670:4670:4670) (4627:4627:4627))
        (PORT d[3] (3903:3903:3903) (3935:3935:3935))
        (PORT d[4] (9932:9932:9932) (9879:9879:9879))
        (PORT d[5] (4324:4324:4324) (4462:4462:4462))
        (PORT d[6] (4102:4102:4102) (4077:4077:4077))
        (PORT d[7] (4775:4775:4775) (5047:5047:5047))
        (PORT d[8] (3673:3673:3673) (3735:3735:3735))
        (PORT d[9] (3880:3880:3880) (3954:3954:3954))
        (PORT d[10] (3879:3879:3879) (3939:3939:3939))
        (PORT d[11] (4828:4828:4828) (4817:4817:4817))
        (PORT d[12] (3750:3750:3750) (3801:3801:3801))
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT ena (6675:6675:6675) (6697:6697:6697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (PORT d[0] (6675:6675:6675) (6697:6697:6697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2104:2104:2104))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6388:6388:6388) (6340:6340:6340))
        (PORT d[1] (2706:2706:2706) (2679:2679:2679))
        (PORT d[2] (4376:4376:4376) (4507:4507:4507))
        (PORT d[3] (5952:5952:5952) (5948:5948:5948))
        (PORT d[4] (4695:4695:4695) (4830:4830:4830))
        (PORT d[5] (6684:6684:6684) (6820:6820:6820))
        (PORT d[6] (5279:5279:5279) (5245:5245:5245))
        (PORT d[7] (5905:5905:5905) (5870:5870:5870))
        (PORT d[8] (6495:6495:6495) (6455:6455:6455))
        (PORT d[9] (3109:3109:3109) (3089:3089:3089))
        (PORT d[10] (5898:5898:5898) (5875:5875:5875))
        (PORT d[11] (3192:3192:3192) (3294:3294:3294))
        (PORT d[12] (7121:7121:7121) (7074:7074:7074))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4441:4441:4441))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (5034:5034:5034) (5044:5044:5044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4173:4173:4173))
        (PORT d[1] (3805:3805:3805) (3863:3863:3863))
        (PORT d[2] (5016:5016:5016) (4973:4973:4973))
        (PORT d[3] (3542:3542:3542) (3573:3573:3573))
        (PORT d[4] (6057:6057:6057) (6310:6310:6310))
        (PORT d[5] (4324:4324:4324) (4463:4463:4463))
        (PORT d[6] (4445:4445:4445) (4412:4412:4412))
        (PORT d[7] (5928:5928:5928) (6271:6271:6271))
        (PORT d[8] (3301:3301:3301) (3363:3363:3363))
        (PORT d[9] (3861:3861:3861) (3936:3936:3936))
        (PORT d[10] (3478:3478:3478) (3531:3531:3531))
        (PORT d[11] (4098:4098:4098) (4092:4092:4092))
        (PORT d[12] (3760:3760:3760) (3803:3803:3803))
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT ena (6696:6696:6696) (6720:6720:6720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT d[0] (6696:6696:6696) (6720:6720:6720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1749:1749:1749))
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7584:7584:7584) (7669:7669:7669))
        (PORT d[1] (3412:3412:3412) (3371:3371:3371))
        (PORT d[2] (4428:4428:4428) (4547:4547:4547))
        (PORT d[3] (6286:6286:6286) (6280:6280:6280))
        (PORT d[4] (4676:4676:4676) (4807:4807:4807))
        (PORT d[5] (8300:8300:8300) (8209:8209:8209))
        (PORT d[6] (4882:4882:4882) (4844:4844:4844))
        (PORT d[7] (7874:7874:7874) (8030:8030:8030))
        (PORT d[8] (3757:3757:3757) (3885:3885:3885))
        (PORT d[9] (3521:3521:3521) (3505:3505:3505))
        (PORT d[10] (6576:6576:6576) (6545:6545:6545))
        (PORT d[11] (4162:4162:4162) (4239:4239:4239))
        (PORT d[12] (5853:5853:5853) (5807:5807:5807))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3761:3761:3761))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (PORT d[0] (4281:4281:4281) (4392:4392:4392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4256:4256:4256))
        (PORT d[1] (3376:3376:3376) (3437:3437:3437))
        (PORT d[2] (5709:5709:5709) (5660:5660:5660))
        (PORT d[3] (4626:4626:4626) (4653:4653:4653))
        (PORT d[4] (6394:6394:6394) (6645:6645:6645))
        (PORT d[5] (6799:6799:6799) (7012:7012:7012))
        (PORT d[6] (3422:3422:3422) (3402:3402:3402))
        (PORT d[7] (5905:5905:5905) (6245:6245:6245))
        (PORT d[8] (2978:2978:2978) (3044:3044:3044))
        (PORT d[9] (3150:3150:3150) (3219:3219:3219))
        (PORT d[10] (3435:3435:3435) (3491:3491:3491))
        (PORT d[11] (4844:4844:4844) (4836:4836:4836))
        (PORT d[12] (3036:3036:3036) (3088:3088:3088))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT ena (6709:6709:6709) (6732:6732:6732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (6709:6709:6709) (6732:6732:6732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2088:2088:2088))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7265:7265:7265) (7360:7360:7360))
        (PORT d[1] (3062:3062:3062) (3029:3029:3029))
        (PORT d[2] (4454:4454:4454) (4577:4577:4577))
        (PORT d[3] (5933:5933:5933) (5928:5928:5928))
        (PORT d[4] (5028:5028:5028) (5155:5155:5155))
        (PORT d[5] (7048:7048:7048) (7179:7179:7179))
        (PORT d[6] (4939:4939:4939) (4913:4913:4913))
        (PORT d[7] (5853:5853:5853) (5819:5819:5819))
        (PORT d[8] (3777:3777:3777) (3908:3908:3908))
        (PORT d[9] (3119:3119:3119) (3099:3099:3099))
        (PORT d[10] (6242:6242:6242) (6218:6218:6218))
        (PORT d[11] (3838:3838:3838) (3923:3923:3923))
        (PORT d[12] (3737:3737:3737) (3704:3704:3704))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (6267:6267:6267))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (6634:6634:6634) (6944:6944:6944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3898:3898:3898))
        (PORT d[1] (3730:3730:3730) (3788:3788:3788))
        (PORT d[2] (5018:5018:5018) (4971:4971:4971))
        (PORT d[3] (4269:4269:4269) (4300:4300:4300))
        (PORT d[4] (6081:6081:6081) (6338:6338:6338))
        (PORT d[5] (6477:6477:6477) (6698:6698:6698))
        (PORT d[6] (4483:4483:4483) (4453:4453:4453))
        (PORT d[7] (3191:3191:3191) (3280:3280:3280))
        (PORT d[8] (3568:3568:3568) (3626:3626:3626))
        (PORT d[9] (3490:3490:3490) (3561:3561:3561))
        (PORT d[10] (3500:3500:3500) (3557:3557:3557))
        (PORT d[11] (4537:4537:4537) (4539:4539:4539))
        (PORT d[12] (3417:3417:3417) (3473:3473:3473))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (7072:7072:7072) (7091:7091:7091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (7072:7072:7072) (7091:7091:7091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2187:2187:2187))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8273:8273:8273) (8570:8570:8570))
        (PORT d[1] (5560:5560:5560) (5703:5703:5703))
        (PORT d[2] (7011:7011:7011) (7222:7222:7222))
        (PORT d[3] (9785:9785:9785) (9751:9751:9751))
        (PORT d[4] (5554:5554:5554) (5734:5734:5734))
        (PORT d[5] (11365:11365:11365) (11219:11219:11219))
        (PORT d[6] (9218:9218:9218) (9300:9300:9300))
        (PORT d[7] (6771:6771:6771) (6895:6895:6895))
        (PORT d[8] (4605:4605:4605) (4811:4811:4811))
        (PORT d[9] (6802:6802:6802) (6897:6897:6897))
        (PORT d[10] (8355:8355:8355) (8433:8433:8433))
        (PORT d[11] (6218:6218:6218) (6435:6435:6435))
        (PORT d[12] (9088:9088:9088) (9249:9249:9249))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5414:5414:5414))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (5874:5874:5874) (6045:6045:6045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3676:3676:3676))
        (PORT d[1] (9593:9593:9593) (9725:9725:9725))
        (PORT d[2] (10099:10099:10099) (10168:10168:10168))
        (PORT d[3] (9730:9730:9730) (9895:9895:9895))
        (PORT d[4] (4533:4533:4533) (4666:4666:4666))
        (PORT d[5] (4213:4213:4213) (4391:4391:4391))
        (PORT d[6] (10923:10923:10923) (10786:10786:10786))
        (PORT d[7] (5443:5443:5443) (5700:5700:5700))
        (PORT d[8] (9937:9937:9937) (10007:10007:10007))
        (PORT d[9] (10350:10350:10350) (10509:10509:10509))
        (PORT d[10] (8524:8524:8524) (8702:8702:8702))
        (PORT d[11] (10707:10707:10707) (10665:10665:10665))
        (PORT d[12] (8554:8554:8554) (8806:8806:8806))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (7648:7648:7648) (7749:7749:7749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (7648:7648:7648) (7749:7749:7749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2078:2078:2078))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6855:6855:6855) (6952:6952:6952))
        (PORT d[1] (3484:3484:3484) (3448:3448:3448))
        (PORT d[2] (4480:4480:4480) (4619:4619:4619))
        (PORT d[3] (5940:5940:5940) (5940:5940:5940))
        (PORT d[4] (5055:5055:5055) (5183:5183:5183))
        (PORT d[5] (6722:6722:6722) (6863:6863:6863))
        (PORT d[6] (5263:5263:5263) (5226:5226:5226))
        (PORT d[7] (5875:5875:5875) (5836:5836:5836))
        (PORT d[8] (6527:6527:6527) (6488:6488:6488))
        (PORT d[9] (3148:3148:3148) (3134:3134:3134))
        (PORT d[10] (6234:6234:6234) (6209:6209:6209))
        (PORT d[11] (3832:3832:3832) (3915:3915:3915))
        (PORT d[12] (4042:4042:4042) (4001:4001:4001))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2652:2652:2652))
        (PORT clk (2545:2545:2545) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (PORT d[0] (3246:3246:3246) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6266:6266:6266))
        (PORT d[1] (3738:3738:3738) (3801:3801:3801))
        (PORT d[2] (5044:5044:5044) (5003:5003:5003))
        (PORT d[3] (4289:4289:4289) (4321:4321:4321))
        (PORT d[4] (6046:6046:6046) (6300:6300:6300))
        (PORT d[5] (4287:4287:4287) (4421:4421:4421))
        (PORT d[6] (3762:3762:3762) (3739:3739:3739))
        (PORT d[7] (5942:5942:5942) (6287:6287:6287))
        (PORT d[8] (3326:3326:3326) (3390:3390:3390))
        (PORT d[9] (3516:3516:3516) (3589:3589:3589))
        (PORT d[10] (3508:3508:3508) (3566:3566:3566))
        (PORT d[11] (4078:4078:4078) (4070:4070:4070))
        (PORT d[12] (3393:3393:3393) (3446:3446:3446))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT ena (7045:7045:7045) (7063:7063:7063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (7045:7045:7045) (7063:7063:7063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2596:2596:2596))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8971:8971:8971) (9300:9300:9300))
        (PORT d[1] (5570:5570:5570) (5719:5719:5719))
        (PORT d[2] (9203:9203:9203) (9348:9348:9348))
        (PORT d[3] (9094:9094:9094) (9066:9066:9066))
        (PORT d[4] (5516:5516:5516) (5691:5691:5691))
        (PORT d[5] (10639:10639:10639) (10491:10491:10491))
        (PORT d[6] (8503:8503:8503) (8590:8590:8590))
        (PORT d[7] (7634:7634:7634) (7907:7907:7907))
        (PORT d[8] (5163:5163:5163) (5390:5390:5390))
        (PORT d[9] (8271:8271:8271) (8408:8408:8408))
        (PORT d[10] (7608:7608:7608) (7688:7688:7688))
        (PORT d[11] (5098:5098:5098) (5268:5268:5268))
        (PORT d[12] (8858:8858:8858) (8855:8855:8855))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7347:7347:7347) (7264:7264:7264))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (PORT d[0] (7969:7969:7969) (7895:7895:7895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4775:4775:4775))
        (PORT d[1] (10345:10345:10345) (10481:10481:10481))
        (PORT d[2] (10827:10827:10827) (10905:10905:10905))
        (PORT d[3] (10421:10421:10421) (10582:10582:10582))
        (PORT d[4] (3842:3842:3842) (3956:3956:3956))
        (PORT d[5] (4905:4905:4905) (5081:5081:5081))
        (PORT d[6] (11343:11343:11343) (11207:11207:11207))
        (PORT d[7] (5132:5132:5132) (5360:5360:5360))
        (PORT d[8] (11102:11102:11102) (11170:11170:11170))
        (PORT d[9] (4970:4970:4970) (5183:5183:5183))
        (PORT d[10] (9283:9283:9283) (9476:9476:9476))
        (PORT d[11] (5545:5545:5545) (5573:5573:5573))
        (PORT d[12] (9278:9278:9278) (9533:9533:9533))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT ena (6881:6881:6881) (6981:6981:6981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (6881:6881:6881) (6981:6981:6981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2572:2572:2572))
        (PORT clk (2564:2564:2564) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8674:8674:8674) (9016:9016:9016))
        (PORT d[1] (5565:5565:5565) (5715:5715:5715))
        (PORT d[2] (8872:8872:8872) (9014:9014:9014))
        (PORT d[3] (9076:9076:9076) (9041:9041:9041))
        (PORT d[4] (8176:8176:8176) (8245:8245:8245))
        (PORT d[5] (10298:10298:10298) (10153:10153:10153))
        (PORT d[6] (8203:8203:8203) (8290:8290:8290))
        (PORT d[7] (7595:7595:7595) (7865:7865:7865))
        (PORT d[8] (3479:3479:3479) (3685:3685:3685))
        (PORT d[9] (7910:7910:7910) (8053:8053:8053))
        (PORT d[10] (7299:7299:7299) (7382:7382:7382))
        (PORT d[11] (4752:4752:4752) (4934:4934:4934))
        (PORT d[12] (8556:8556:8556) (8560:8560:8560))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4044:4044:4044))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2592:2592:2592))
        (PORT d[0] (4252:4252:4252) (4372:4372:4372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (4752:4752:4752))
        (PORT d[1] (10326:10326:10326) (10460:10460:10460))
        (PORT d[2] (11185:11185:11185) (11263:11263:11263))
        (PORT d[3] (3949:3949:3949) (4089:4089:4089))
        (PORT d[4] (3867:3867:3867) (3984:3984:3984))
        (PORT d[5] (4863:4863:4863) (5044:5044:5044))
        (PORT d[6] (11591:11591:11591) (11447:11447:11447))
        (PORT d[7] (6176:6176:6176) (6430:6430:6430))
        (PORT d[8] (11079:11079:11079) (11143:11143:11143))
        (PORT d[9] (4436:4436:4436) (4632:4632:4632))
        (PORT d[10] (9264:9264:9264) (9456:9456:9456))
        (PORT d[11] (11477:11477:11477) (11442:11442:11442))
        (PORT d[12] (9600:9600:9600) (9848:9848:9848))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT ena (6535:6535:6535) (6637:6637:6637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (6535:6535:6535) (6637:6637:6637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2575:2575:2575))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8688:8688:8688) (9034:9034:9034))
        (PORT d[1] (5897:5897:5897) (6040:6040:6040))
        (PORT d[2] (8874:8874:8874) (9023:9023:9023))
        (PORT d[3] (8740:8740:8740) (8713:8713:8713))
        (PORT d[4] (7826:7826:7826) (7919:7919:7919))
        (PORT d[5] (10584:10584:10584) (10425:10425:10425))
        (PORT d[6] (8165:8165:8165) (8249:8249:8249))
        (PORT d[7] (7619:7619:7619) (7891:7891:7891))
        (PORT d[8] (4876:4876:4876) (5114:5114:5114))
        (PORT d[9] (9462:9462:9462) (9593:9593:9593))
        (PORT d[10] (6917:6917:6917) (6999:6999:6999))
        (PORT d[11] (7632:7632:7632) (7744:7744:7744))
        (PORT d[12] (8350:8350:8350) (8377:8377:8377))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4791:4791:4791) (4760:4760:4760))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2586:2586:2586))
        (PORT d[0] (5450:5450:5450) (5416:5416:5416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (5135:5135:5135))
        (PORT d[1] (4149:4149:4149) (4241:4241:4241))
        (PORT d[2] (11166:11166:11166) (11244:11244:11244))
        (PORT d[3] (10765:10765:10765) (10923:10923:10923))
        (PORT d[4] (4244:4244:4244) (4359:4359:4359))
        (PORT d[5] (3048:3048:3048) (3162:3162:3162))
        (PORT d[6] (5671:5671:5671) (5622:5622:5622))
        (PORT d[7] (5481:5481:5481) (5706:5706:5706))
        (PORT d[8] (5428:5428:5428) (5454:5454:5454))
        (PORT d[9] (5317:5317:5317) (5520:5520:5520))
        (PORT d[10] (9631:9631:9631) (9824:9824:9824))
        (PORT d[11] (12071:12071:12071) (12027:12027:12027))
        (PORT d[12] (9625:9625:9625) (9877:9877:9877))
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT ena (6192:6192:6192) (6297:6297:6297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2504:2504:2504))
        (PORT d[0] (6192:6192:6192) (6297:6297:6297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2099:2099:2099))
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6968:6968:6968) (7132:7132:7132))
        (PORT d[1] (5085:5085:5085) (5144:5144:5144))
        (PORT d[2] (7302:7302:7302) (7401:7401:7401))
        (PORT d[3] (6279:6279:6279) (6250:6250:6250))
        (PORT d[4] (7461:7461:7461) (7520:7520:7520))
        (PORT d[5] (7521:7521:7521) (7426:7426:7426))
        (PORT d[6] (3376:3376:3376) (3340:3340:3340))
        (PORT d[7] (7076:7076:7076) (7225:7225:7225))
        (PORT d[8] (2684:2684:2684) (2815:2815:2815))
        (PORT d[9] (6713:6713:6713) (6786:6786:6786))
        (PORT d[10] (4849:4849:4849) (4884:4884:4884))
        (PORT d[11] (5456:5456:5456) (5616:5616:5616))
        (PORT d[12] (4730:4730:4730) (4685:4685:4685))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3958:3958:3958))
        (PORT clk (2559:2559:2559) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (PORT d[0] (4533:4533:4533) (4589:4589:4589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2580:2580:2580))
        (PORT d[1] (2332:2332:2332) (2380:2380:2380))
        (PORT d[2] (3333:3333:3333) (3314:3314:3314))
        (PORT d[3] (4010:4010:4010) (4050:4050:4050))
        (PORT d[4] (3030:3030:3030) (3061:3061:3061))
        (PORT d[5] (3654:3654:3654) (3773:3773:3773))
        (PORT d[6] (3136:3136:3136) (3122:3122:3122))
        (PORT d[7] (2037:2037:2037) (2109:2109:2109))
        (PORT d[8] (1922:1922:1922) (1985:1985:1985))
        (PORT d[9] (2019:2019:2019) (2082:2082:2082))
        (PORT d[10] (2012:2012:2012) (2062:2062:2062))
        (PORT d[11] (2722:2722:2722) (2722:2722:2722))
        (PORT d[12] (1974:1974:1974) (2028:2028:2028))
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT ena (5653:5653:5653) (5677:5677:5677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (PORT d[0] (5653:5653:5653) (5677:5677:5677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2417:2417:2417))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11271:11271:11271) (11701:11701:11701))
        (PORT d[1] (7900:7900:7900) (7965:7965:7965))
        (PORT d[2] (8633:8633:8633) (8776:8776:8776))
        (PORT d[3] (9349:9349:9349) (9303:9303:9303))
        (PORT d[4] (7279:7279:7279) (7353:7353:7353))
        (PORT d[5] (8804:8804:8804) (8690:8690:8690))
        (PORT d[6] (7763:7763:7763) (7806:7806:7806))
        (PORT d[7] (9517:9517:9517) (9872:9872:9872))
        (PORT d[8] (3141:3141:3141) (3317:3317:3317))
        (PORT d[9] (8508:8508:8508) (8643:8643:8643))
        (PORT d[10] (4958:4958:4958) (5035:5035:5035))
        (PORT d[11] (4410:4410:4410) (4573:4573:4573))
        (PORT d[12] (7568:7568:7568) (7568:7568:7568))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4285:4285:4285))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (4993:4993:4993) (4916:4916:4916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3492:3492:3492))
        (PORT d[1] (3603:3603:3603) (3753:3753:3753))
        (PORT d[2] (3827:3827:3827) (3879:3879:3879))
        (PORT d[3] (4441:4441:4441) (4528:4528:4528))
        (PORT d[4] (6321:6321:6321) (6485:6485:6485))
        (PORT d[5] (2381:2381:2381) (2472:2472:2472))
        (PORT d[6] (10151:10151:10151) (10088:10088:10088))
        (PORT d[7] (4251:4251:4251) (4409:4409:4409))
        (PORT d[8] (3325:3325:3325) (3342:3342:3342))
        (PORT d[9] (4524:4524:4524) (4679:4679:4679))
        (PORT d[10] (8858:8858:8858) (8984:8984:8984))
        (PORT d[11] (10816:10816:10816) (10745:10745:10745))
        (PORT d[12] (4766:4766:4766) (4779:4779:4779))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT ena (7873:7873:7873) (7923:7923:7923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT d[0] (7873:7873:7873) (7923:7923:7923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2617:2617:2617))
        (PORT clk (2566:2566:2566) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8671:8671:8671) (9001:9001:9001))
        (PORT d[1] (5558:5558:5558) (5706:5706:5706))
        (PORT d[2] (7763:7763:7763) (7976:7976:7976))
        (PORT d[3] (9028:9028:9028) (8996:8996:8996))
        (PORT d[4] (8181:8181:8181) (8266:8266:8266))
        (PORT d[5] (10656:10656:10656) (10507:10507:10507))
        (PORT d[6] (8172:8172:8172) (8262:8262:8262))
        (PORT d[7] (7634:7634:7634) (7906:7906:7906))
        (PORT d[8] (3537:3537:3537) (3748:3748:3748))
        (PORT d[9] (7892:7892:7892) (8039:8039:8039))
        (PORT d[10] (7268:7268:7268) (7348:7348:7348))
        (PORT d[11] (4751:4751:4751) (4930:4930:4930))
        (PORT d[12] (8852:8852:8852) (8848:8848:8848))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5289:5289:5289) (5361:5361:5361))
        (PORT clk (2562:2562:2562) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2595:2595:2595))
        (PORT d[0] (5911:5911:5911) (5992:5992:5992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (5117:5117:5117))
        (PORT d[1] (10363:10363:10363) (10486:10486:10486))
        (PORT d[2] (4581:4581:4581) (4707:4707:4707))
        (PORT d[3] (10812:10812:10812) (10961:10961:10961))
        (PORT d[4] (3858:3858:3858) (3974:3974:3974))
        (PORT d[5] (4894:4894:4894) (5078:5078:5078))
        (PORT d[6] (11590:11590:11590) (11447:11447:11447))
        (PORT d[7] (5486:5486:5486) (5710:5710:5710))
        (PORT d[8] (11078:11078:11078) (11142:11142:11142))
        (PORT d[9] (4914:4914:4914) (5118:5118:5118))
        (PORT d[10] (9257:9257:9257) (9447:9447:9447))
        (PORT d[11] (11438:11438:11438) (11398:11398:11398))
        (PORT d[12] (5936:5936:5936) (5873:5873:5873))
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (PORT ena (6563:6563:6563) (6663:6663:6663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (PORT d[0] (6563:6563:6563) (6663:6663:6663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2045:2045:2045))
        (PORT clk (2568:2568:2568) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7952:7952:7952) (8096:8096:8096))
        (PORT d[1] (5081:5081:5081) (5142:5142:5142))
        (PORT d[2] (4829:4829:4829) (4963:4963:4963))
        (PORT d[3] (6606:6606:6606) (6573:6573:6573))
        (PORT d[4] (7782:7782:7782) (7846:7846:7846))
        (PORT d[5] (7575:7575:7575) (7488:7488:7488))
        (PORT d[6] (3810:3810:3810) (3775:3775:3775))
        (PORT d[7] (7126:7126:7126) (7279:7279:7279))
        (PORT d[8] (3028:3028:3028) (3157:3157:3157))
        (PORT d[9] (3440:3440:3440) (3418:3418:3418))
        (PORT d[10] (5159:5159:5159) (5186:5186:5186))
        (PORT d[11] (5452:5452:5452) (5609:5609:5609))
        (PORT d[12] (5139:5139:5139) (5094:5094:5094))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3551:3551:3551))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2597:2597:2597))
        (PORT d[0] (4312:4312:4312) (4182:4182:4182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4990:4990:4990))
        (PORT d[1] (2631:2631:2631) (2683:2683:2683))
        (PORT d[2] (3282:3282:3282) (3260:3260:3260))
        (PORT d[3] (3661:3661:3661) (3703:3703:3703))
        (PORT d[4] (2650:2650:2650) (2679:2679:2679))
        (PORT d[5] (3268:3268:3268) (3385:3385:3385))
        (PORT d[6] (3022:3022:3022) (3005:3005:3005))
        (PORT d[7] (2407:2407:2407) (2474:2474:2474))
        (PORT d[8] (2234:2234:2234) (2292:2292:2292))
        (PORT d[9] (2389:2389:2389) (2453:2453:2453))
        (PORT d[10] (2405:2405:2405) (2461:2461:2461))
        (PORT d[11] (2758:2758:2758) (2767:2767:2767))
        (PORT d[12] (2304:2304:2304) (2354:2354:2354))
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (PORT ena (5982:5982:5982) (6000:6000:6000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2515:2515:2515))
        (PORT d[0] (5982:5982:5982) (6000:6000:6000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2590:2590:2590))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8731:8731:8731) (9080:9080:9080))
        (PORT d[1] (7510:7510:7510) (7610:7610:7610))
        (PORT d[2] (8875:8875:8875) (9023:9023:9023))
        (PORT d[3] (8671:8671:8671) (8639:8639:8639))
        (PORT d[4] (7841:7841:7841) (7935:7935:7935))
        (PORT d[5] (10596:10596:10596) (10438:10438:10438))
        (PORT d[6] (7843:7843:7843) (7937:7937:7937))
        (PORT d[7] (7617:7617:7617) (7888:7888:7888))
        (PORT d[8] (3183:3183:3183) (3397:3397:3397))
        (PORT d[9] (7542:7542:7542) (7687:7687:7687))
        (PORT d[10] (6891:6891:6891) (6968:6968:6968))
        (PORT d[11] (7626:7626:7626) (7737:7737:7737))
        (PORT d[12] (8317:8317:8317) (8343:8343:8343))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4495:4495:4495) (4583:4583:4583))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5117:5117:5117) (5214:5214:5214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3235:3235:3235))
        (PORT d[1] (4115:4115:4115) (4206:4206:4206))
        (PORT d[2] (11166:11166:11166) (11246:11246:11246))
        (PORT d[3] (11151:11151:11151) (11295:11295:11295))
        (PORT d[4] (4251:4251:4251) (4366:4366:4366))
        (PORT d[5] (2744:2744:2744) (2866:2866:2866))
        (PORT d[6] (5689:5689:5689) (5642:5642:5642))
        (PORT d[7] (5850:5850:5850) (6073:6073:6073))
        (PORT d[8] (5163:5163:5163) (5203:5203:5203))
        (PORT d[9] (5307:5307:5307) (5516:5516:5516))
        (PORT d[10] (9588:9588:9588) (9771:9771:9771))
        (PORT d[11] (5190:5190:5190) (5228:5228:5228))
        (PORT d[12] (5618:5618:5618) (5561:5561:5561))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (6220:6220:6220) (6326:6326:6326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (6220:6220:6220) (6326:6326:6326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2060:2060:2060))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6884:6884:6884) (7007:7007:7007))
        (PORT d[1] (3882:3882:3882) (3977:3977:3977))
        (PORT d[2] (7310:7310:7310) (7409:7409:7409))
        (PORT d[3] (6599:6599:6599) (6565:6565:6565))
        (PORT d[4] (7453:7453:7453) (7522:7522:7522))
        (PORT d[5] (7543:7543:7543) (7451:7451:7451))
        (PORT d[6] (3783:3783:3783) (3747:3747:3747))
        (PORT d[7] (7125:7125:7125) (7279:7279:7279))
        (PORT d[8] (2692:2692:2692) (2825:2825:2825))
        (PORT d[9] (3086:3086:3086) (3070:3070:3070))
        (PORT d[10] (4825:4825:4825) (4857:4857:4857))
        (PORT d[11] (5451:5451:5451) (5608:5608:5608))
        (PORT d[12] (4771:4771:4771) (4731:4731:4731))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4353:4353:4353))
        (PORT clk (2563:2563:2563) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2595:2595:2595))
        (PORT d[0] (4833:4833:4833) (4984:4984:4984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5047:5047:5047) (5020:5020:5020))
        (PORT d[1] (2649:2649:2649) (2697:2697:2697))
        (PORT d[2] (3351:3351:3351) (3334:3334:3334))
        (PORT d[3] (3636:3636:3636) (3677:3677:3677))
        (PORT d[4] (2646:2646:2646) (2678:2678:2678))
        (PORT d[5] (3290:3290:3290) (3416:3416:3416))
        (PORT d[6] (3108:3108:3108) (3088:3088:3088))
        (PORT d[7] (2047:2047:2047) (2120:2120:2120))
        (PORT d[8] (2538:2538:2538) (2600:2600:2600))
        (PORT d[9] (2354:2354:2354) (2416:2416:2416))
        (PORT d[10] (2397:2397:2397) (2452:2452:2452))
        (PORT d[11] (2724:2724:2724) (2727:2727:2727))
        (PORT d[12] (2322:2322:2322) (2372:2372:2372))
        (PORT clk (2521:2521:2521) (2513:2513:2513))
        (PORT ena (5984:5984:5984) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2513:2513:2513))
        (PORT d[0] (5984:5984:5984) (6004:6004:6004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2422:2422:2422))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7315:7315:7315) (7467:7467:7467))
        (PORT d[1] (5077:5077:5077) (5135:5135:5135))
        (PORT d[2] (6552:6552:6552) (6660:6660:6660))
        (PORT d[3] (5925:5925:5925) (5897:5897:5897))
        (PORT d[4] (7102:7102:7102) (7171:7171:7171))
        (PORT d[5] (7163:7163:7163) (7069:7069:7069))
        (PORT d[6] (6141:6141:6141) (6085:6085:6085))
        (PORT d[7] (6706:6706:6706) (6853:6853:6853))
        (PORT d[8] (2324:2324:2324) (2457:2457:2457))
        (PORT d[9] (6667:6667:6667) (6746:6746:6746))
        (PORT d[10] (4454:4454:4454) (4481:4481:4481))
        (PORT d[11] (4681:4681:4681) (4834:4834:4834))
        (PORT d[12] (7154:7154:7154) (7080:7080:7080))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2239:2239:2239))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (2851:2851:2851) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2303:2303:2303))
        (PORT d[1] (1918:1918:1918) (1967:1967:1967))
        (PORT d[2] (3701:3701:3701) (3685:3685:3685))
        (PORT d[3] (2524:2524:2524) (2560:2560:2560))
        (PORT d[4] (1953:1953:1953) (1993:1993:1993))
        (PORT d[5] (1852:1852:1852) (1887:1887:1887))
        (PORT d[6] (3453:3453:3453) (3430:3430:3430))
        (PORT d[7] (1685:1685:1685) (1745:1745:1745))
        (PORT d[8] (1558:1558:1558) (1616:1616:1616))
        (PORT d[9] (1674:1674:1674) (1737:1737:1737))
        (PORT d[10] (1647:1647:1647) (1696:1696:1696))
        (PORT d[11] (2379:2379:2379) (2381:2381:2381))
        (PORT d[12] (1617:1617:1617) (1673:1673:1673))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT ena (5314:5314:5314) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (5314:5314:5314) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1734:1734:1734))
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8739:8739:8739) (9090:9090:9090))
        (PORT d[1] (5106:5106:5106) (5201:5201:5201))
        (PORT d[2] (8996:8996:8996) (9139:9139:9139))
        (PORT d[3] (9699:9699:9699) (9654:9654:9654))
        (PORT d[4] (7679:7679:7679) (7754:7754:7754))
        (PORT d[5] (9189:9189:9189) (9076:9076:9076))
        (PORT d[6] (7462:7462:7462) (7548:7548:7548))
        (PORT d[7] (6053:6053:6053) (6179:6179:6179))
        (PORT d[8] (3531:3531:3531) (3714:3714:3714))
        (PORT d[9] (8813:8813:8813) (8944:8944:8944))
        (PORT d[10] (5713:5713:5713) (5796:5796:5796))
        (PORT d[11] (4817:4817:4817) (4890:4890:4890))
        (PORT d[12] (7934:7934:7934) (7934:7934:7934))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3960:3960:3960))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (PORT d[0] (4670:4670:4670) (4591:4591:4591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8140:8140:8140) (8164:8164:8164))
        (PORT d[1] (9835:9835:9835) (9943:9943:9943))
        (PORT d[2] (4242:4242:4242) (4332:4332:4332))
        (PORT d[3] (7623:7623:7623) (7740:7740:7740))
        (PORT d[4] (3370:3370:3370) (3452:3452:3452))
        (PORT d[5] (3099:3099:3099) (3183:3183:3183))
        (PORT d[6] (9818:9818:9818) (9759:9759:9759))
        (PORT d[7] (6608:6608:6608) (6904:6904:6904))
        (PORT d[8] (4915:4915:4915) (5148:5148:5148))
        (PORT d[9] (4137:4137:4137) (4294:4294:4294))
        (PORT d[10] (8502:8502:8502) (8629:8629:8629))
        (PORT d[11] (10173:10173:10173) (10116:10116:10116))
        (PORT d[12] (9135:9135:9135) (9336:9336:9336))
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT ena (8275:8275:8275) (8326:8326:8326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (PORT d[0] (8275:8275:8275) (8326:8326:8326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2412:2412:2412))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11629:11629:11629) (12053:12053:12053))
        (PORT d[1] (8209:8209:8209) (8269:8269:8269))
        (PORT d[2] (8655:8655:8655) (8800:8800:8800))
        (PORT d[3] (9291:9291:9291) (9234:9234:9234))
        (PORT d[4] (7314:7314:7314) (7390:7390:7390))
        (PORT d[5] (9135:9135:9135) (9016:9016:9016))
        (PORT d[6] (7770:7770:7770) (7814:7814:7814))
        (PORT d[7] (8027:8027:8027) (8337:8337:8337))
        (PORT d[8] (3164:3164:3164) (3344:3344:3344))
        (PORT d[9] (8483:8483:8483) (8618:8618:8618))
        (PORT d[10] (5326:5326:5326) (5397:5397:5397))
        (PORT d[11] (4362:4362:4362) (4520:4520:4520))
        (PORT d[12] (7576:7576:7576) (7577:7577:7577))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4819:4819:4819))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (5400:5400:5400) (5479:5479:5479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8479:8479:8479) (8496:8496:8496))
        (PORT d[1] (9857:9857:9857) (9966:9966:9966))
        (PORT d[2] (4268:4268:4268) (4360:4360:4360))
        (PORT d[3] (4131:4131:4131) (4229:4229:4229))
        (PORT d[4] (6362:6362:6362) (6525:6525:6525))
        (PORT d[5] (2722:2722:2722) (2809:2809:2809))
        (PORT d[6] (10129:10129:10129) (10063:10063:10063))
        (PORT d[7] (4195:4195:4195) (4345:4345:4345))
        (PORT d[8] (5268:5268:5268) (5490:5490:5490))
        (PORT d[9] (3721:3721:3721) (3886:3886:3886))
        (PORT d[10] (8880:8880:8880) (9010:9010:9010))
        (PORT d[11] (10444:10444:10444) (10382:10382:10382))
        (PORT d[12] (4418:4418:4418) (4430:4430:4430))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT ena (7909:7909:7909) (7961:7961:7961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (7909:7909:7909) (7961:7961:7961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2060:2060:2060))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11635:11635:11635) (12059:12059:12059))
        (PORT d[1] (8243:8243:8243) (8305:8305:8305))
        (PORT d[2] (8656:8656:8656) (8801:8801:8801))
        (PORT d[3] (9717:9717:9717) (9671:9671:9671))
        (PORT d[4] (7656:7656:7656) (7728:7728:7728))
        (PORT d[5] (9149:9149:9149) (9032:9032:9032))
        (PORT d[6] (7469:7469:7469) (7555:7555:7555))
        (PORT d[7] (8016:8016:8016) (8342:8342:8342))
        (PORT d[8] (3134:3134:3134) (3309:3309:3309))
        (PORT d[9] (7105:7105:7105) (7229:7229:7229))
        (PORT d[10] (5301:5301:5301) (5379:5379:5379))
        (PORT d[11] (4321:4321:4321) (4473:4473:4473))
        (PORT d[12] (7912:7912:7912) (7909:7909:7909))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4407:4407:4407))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (PORT d[0] (4894:4894:4894) (5038:5038:5038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8447:8447:8447) (8463:8463:8463))
        (PORT d[1] (9871:9871:9871) (9981:9981:9981))
        (PORT d[2] (4178:4178:4178) (4261:4261:4261))
        (PORT d[3] (4145:4145:4145) (4243:4243:4243))
        (PORT d[4] (5954:5954:5954) (6124:6124:6124))
        (PORT d[5] (2723:2723:2723) (2809:2809:2809))
        (PORT d[6] (9826:9826:9826) (9769:9769:9769))
        (PORT d[7] (6627:6627:6627) (6923:6923:6923))
        (PORT d[8] (5175:5175:5175) (5395:5395:5395))
        (PORT d[9] (4146:4146:4146) (4304:4304:4304))
        (PORT d[10] (8860:8860:8860) (8985:8985:8985))
        (PORT d[11] (10464:10464:10464) (10401:10401:10401))
        (PORT d[12] (9466:9466:9466) (9662:9662:9662))
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (PORT ena (8224:8224:8224) (8271:8271:8271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (PORT d[0] (8224:8224:8224) (8271:8271:8271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2410:2410:2410))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11278:11278:11278) (11703:11703:11703))
        (PORT d[1] (7526:7526:7526) (7596:7596:7596))
        (PORT d[2] (8292:8292:8292) (8438:8438:8438))
        (PORT d[3] (9006:9006:9006) (8962:8962:8962))
        (PORT d[4] (6938:6938:6938) (7013:7013:7013))
        (PORT d[5] (8485:8485:8485) (8375:8375:8375))
        (PORT d[6] (7452:7452:7452) (7505:7505:7505))
        (PORT d[7] (9140:9140:9140) (9500:9500:9500))
        (PORT d[8] (2790:2790:2790) (2967:2967:2967))
        (PORT d[9] (8149:8149:8149) (8285:8285:8285))
        (PORT d[10] (4591:4591:4591) (4665:4665:4665))
        (PORT d[11] (7775:7775:7775) (7952:7952:7952))
        (PORT d[12] (7216:7216:7216) (7219:7219:7219))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6431:6431:6431) (6608:6608:6608))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (7053:7053:7053) (7239:7239:7239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3918:3918:3918))
        (PORT d[1] (3552:3552:3552) (3697:3697:3697))
        (PORT d[2] (3850:3850:3850) (3899:3899:3899))
        (PORT d[3] (4775:4775:4775) (4850:4850:4850))
        (PORT d[4] (2789:2789:2789) (2813:2813:2813))
        (PORT d[5] (2608:2608:2608) (2675:2675:2675))
        (PORT d[6] (10498:10498:10498) (10434:10434:10434))
        (PORT d[7] (4282:4282:4282) (4448:4448:4448))
        (PORT d[8] (3381:3381:3381) (3406:3406:3406))
        (PORT d[9] (4902:4902:4902) (5054:5054:5054))
        (PORT d[10] (9260:9260:9260) (9388:9388:9388))
        (PORT d[11] (3132:3132:3132) (3218:3218:3218))
        (PORT d[12] (4116:4116:4116) (4129:4129:4129))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT ena (7515:7515:7515) (7563:7563:7563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT d[0] (7515:7515:7515) (7563:7563:7563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2596:2596:2596))
        (PORT clk (2569:2569:2569) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8984:8984:8984) (9312:9312:9312))
        (PORT d[1] (5493:5493:5493) (5633:5633:5633))
        (PORT d[2] (7757:7757:7757) (7970:7970:7970))
        (PORT d[3] (9379:9379:9379) (9331:9331:9331))
        (PORT d[4] (5529:5529:5529) (5697:5697:5697))
        (PORT d[5] (10697:10697:10697) (10558:10558:10558))
        (PORT d[6] (8517:8517:8517) (8606:8606:8606))
        (PORT d[7] (7174:7174:7174) (7299:7299:7299))
        (PORT d[8] (3857:3857:3857) (4061:4061:4061))
        (PORT d[9] (8265:8265:8265) (8403:8403:8403))
        (PORT d[10] (7647:7647:7647) (7732:7732:7732))
        (PORT d[11] (5139:5139:5139) (5313:5313:5313))
        (PORT d[12] (8891:8891:8891) (8888:8888:8888))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (5229:5229:5229))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2597:2597:2597))
        (PORT d[0] (5693:5693:5693) (5860:5860:5860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4450:4450:4450))
        (PORT d[1] (10329:10329:10329) (10462:10462:10462))
        (PORT d[2] (10854:10854:10854) (10933:10933:10933))
        (PORT d[3] (10473:10473:10473) (10624:10624:10624))
        (PORT d[4] (3780:3780:3780) (3885:3885:3885))
        (PORT d[5] (4867:4867:4867) (5046:5046:5046))
        (PORT d[6] (11342:11342:11342) (11206:11206:11206))
        (PORT d[7] (5821:5821:5821) (6081:6081:6081))
        (PORT d[8] (11057:11057:11057) (11119:11119:11119))
        (PORT d[9] (4903:4903:4903) (5106:5106:5106))
        (PORT d[10] (8923:8923:8923) (9115:9115:9115))
        (PORT d[11] (11443:11443:11443) (11403:11403:11403))
        (PORT d[12] (9241:9241:9241) (9492:9492:9492))
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (PORT ena (6916:6916:6916) (7018:7018:7018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (PORT d[0] (6916:6916:6916) (7018:7018:7018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2596:2596:2596))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8634:8634:8634) (8976:8976:8976))
        (PORT d[1] (7535:7535:7535) (7637:7637:7637))
        (PORT d[2] (8548:8548:8548) (8698:8698:8698))
        (PORT d[3] (8720:8720:8720) (8685:8685:8685))
        (PORT d[4] (7832:7832:7832) (7906:7906:7906))
        (PORT d[5] (9935:9935:9935) (9789:9789:9789))
        (PORT d[6] (7811:7811:7811) (7901:7901:7901))
        (PORT d[7] (7616:7616:7616) (7887:7887:7887))
        (PORT d[8] (3125:3125:3125) (3334:3334:3334))
        (PORT d[9] (7546:7546:7546) (7698:7698:7698))
        (PORT d[10] (6910:6910:6910) (6991:6991:6991))
        (PORT d[11] (7330:7330:7330) (7449:7449:7449))
        (PORT d[12] (7989:7989:7989) (8020:8020:8020))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (4031:4031:4031))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (4561:4561:4561) (4662:4662:4662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3581:3581:3581))
        (PORT d[1] (4129:4129:4129) (4220:4220:4220))
        (PORT d[2] (4977:4977:4977) (5102:5102:5102))
        (PORT d[3] (10774:10774:10774) (10934:10934:10934))
        (PORT d[4] (4251:4251:4251) (4367:4367:4367))
        (PORT d[5] (2737:2737:2737) (2858:2858:2858))
        (PORT d[6] (5330:5330:5330) (5285:5285:5285))
        (PORT d[7] (5840:5840:5840) (6063:6063:6063))
        (PORT d[8] (5106:5106:5106) (5139:5139:5139))
        (PORT d[9] (5606:5606:5606) (5804:5804:5804))
        (PORT d[10] (9653:9653:9653) (9850:9850:9850))
        (PORT d[11] (5184:5184:5184) (5220:5220:5220))
        (PORT d[12] (9936:9936:9936) (10177:10177:10177))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (6214:6214:6214) (6319:6319:6319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (6214:6214:6214) (6319:6319:6319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2656:2656:2656))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6120:6120:6120) (6042:6042:6042))
        (PORT d[1] (7558:7558:7558) (7714:7714:7714))
        (PORT d[2] (5251:5251:5251) (5439:5439:5439))
        (PORT d[3] (5888:5888:5888) (6031:6031:6031))
        (PORT d[4] (5918:5918:5918) (5832:5832:5832))
        (PORT d[5] (7573:7573:7573) (7777:7777:7777))
        (PORT d[6] (3345:3345:3345) (3465:3465:3465))
        (PORT d[7] (5151:5151:5151) (5137:5137:5137))
        (PORT d[8] (5013:5013:5013) (5085:5085:5085))
        (PORT d[9] (5420:5420:5420) (5404:5404:5404))
        (PORT d[10] (4336:4336:4336) (4260:4260:4260))
        (PORT d[11] (7420:7420:7420) (7757:7757:7757))
        (PORT d[12] (4779:4779:4779) (4800:4800:4800))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3154:3154:3154))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT d[0] (3895:3895:3895) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7676:7676:7676) (7620:7620:7620))
        (PORT d[1] (7663:7663:7663) (7750:7750:7750))
        (PORT d[2] (9223:9223:9223) (9336:9336:9336))
        (PORT d[3] (8703:8703:8703) (8815:8815:8815))
        (PORT d[4] (6993:6993:6993) (6866:6866:6866))
        (PORT d[5] (4078:4078:4078) (4313:4313:4313))
        (PORT d[6] (7603:7603:7603) (7660:7660:7660))
        (PORT d[7] (5328:5328:5328) (5559:5559:5559))
        (PORT d[8] (8613:8613:8613) (8504:8504:8504))
        (PORT d[9] (7836:7836:7836) (7958:7958:7958))
        (PORT d[10] (7718:7718:7718) (7900:7900:7900))
        (PORT d[11] (6809:6809:6809) (6795:6795:6795))
        (PORT d[12] (6632:6632:6632) (6667:6667:6667))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT ena (3463:3463:3463) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2483:2483:2483))
        (PORT d[0] (3463:3463:3463) (3436:3436:3436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2456:2456:2456))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3222:3222:3222))
        (PORT d[1] (6940:6940:6940) (7061:7061:7061))
        (PORT d[2] (5647:5647:5647) (5821:5821:5821))
        (PORT d[3] (3068:3068:3068) (3066:3066:3066))
        (PORT d[4] (3390:3390:3390) (3386:3386:3386))
        (PORT d[5] (8548:8548:8548) (8729:8729:8729))
        (PORT d[6] (3448:3448:3448) (3496:3496:3496))
        (PORT d[7] (2893:2893:2893) (2881:2881:2881))
        (PORT d[8] (3651:3651:3651) (3639:3639:3639))
        (PORT d[9] (4820:4820:4820) (4756:4756:4756))
        (PORT d[10] (4588:4588:4588) (4550:4550:4550))
        (PORT d[11] (3619:3619:3619) (3752:3752:3752))
        (PORT d[12] (2927:2927:2927) (2931:2931:2931))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4215:4215:4215))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (4765:4765:4765) (4846:4846:4846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6614:6614:6614) (6510:6510:6510))
        (PORT d[1] (8337:8337:8337) (8426:8426:8426))
        (PORT d[2] (6505:6505:6505) (6392:6392:6392))
        (PORT d[3] (8736:8736:8736) (8854:8854:8854))
        (PORT d[4] (9075:9075:9075) (8979:8979:8979))
        (PORT d[5] (3558:3558:3558) (3719:3719:3719))
        (PORT d[6] (8528:8528:8528) (8416:8416:8416))
        (PORT d[7] (5481:5481:5481) (5788:5788:5788))
        (PORT d[8] (6794:6794:6794) (6781:6781:6781))
        (PORT d[9] (7046:7046:7046) (7053:7053:7053))
        (PORT d[10] (8223:8223:8223) (8323:8323:8323))
        (PORT d[11] (6843:6843:6843) (6794:6794:6794))
        (PORT d[12] (7318:7318:7318) (7298:7298:7298))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (4198:4198:4198) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (4198:4198:4198) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2192:2192:2192))
        (PORT clk (2545:2545:2545) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3486:3486:3486))
        (PORT d[1] (6557:6557:6557) (6676:6676:6676))
        (PORT d[2] (5641:5641:5641) (5827:5827:5827))
        (PORT d[3] (5507:5507:5507) (5612:5612:5612))
        (PORT d[4] (3394:3394:3394) (3395:3395:3395))
        (PORT d[5] (8175:8175:8175) (8363:8363:8363))
        (PORT d[6] (3135:3135:3135) (3183:3183:3183))
        (PORT d[7] (3232:3232:3232) (3215:3215:3215))
        (PORT d[8] (3570:3570:3570) (3562:3562:3562))
        (PORT d[9] (4798:4798:4798) (4731:4731:4731))
        (PORT d[10] (4238:4238:4238) (4204:4204:4204))
        (PORT d[11] (3640:3640:3640) (3775:3775:3775))
        (PORT d[12] (3582:3582:3582) (3578:3578:3578))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3744:3744:3744))
        (PORT clk (2541:2541:2541) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2571:2571:2571))
        (PORT d[0] (4513:4513:4513) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6503:6503:6503) (6392:6392:6392))
        (PORT d[1] (8014:8014:8014) (8115:8115:8115))
        (PORT d[2] (6425:6425:6425) (6290:6290:6290))
        (PORT d[3] (8406:8406:8406) (8529:8529:8529))
        (PORT d[4] (8431:8431:8431) (8355:8355:8355))
        (PORT d[5] (4955:4955:4955) (5120:5120:5120))
        (PORT d[6] (8195:8195:8195) (8088:8088:8088))
        (PORT d[7] (5148:5148:5148) (5457:5457:5457))
        (PORT d[8] (6699:6699:6699) (6670:6670:6670))
        (PORT d[9] (9055:9055:9055) (9206:9206:9206))
        (PORT d[10] (8169:8169:8169) (8262:8262:8262))
        (PORT d[11] (6409:6409:6409) (6359:6359:6359))
        (PORT d[12] (6981:6981:6981) (6962:6962:6962))
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT ena (4131:4131:4131) (4139:4139:4139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (PORT d[0] (4131:4131:4131) (4139:4139:4139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1529:1529:1529))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2142:2142:2142))
        (PORT d[1] (1350:1350:1350) (1372:1372:1372))
        (PORT d[2] (1426:1426:1426) (1442:1442:1442))
        (PORT d[3] (1325:1325:1325) (1346:1346:1346))
        (PORT d[4] (1378:1378:1378) (1396:1396:1396))
        (PORT d[5] (1968:1968:1968) (1958:1958:1958))
        (PORT d[6] (1360:1360:1360) (1377:1377:1377))
        (PORT d[7] (1616:1616:1616) (1630:1630:1630))
        (PORT d[8] (1755:1755:1755) (1795:1795:1795))
        (PORT d[9] (1637:1637:1637) (1644:1644:1644))
        (PORT d[10] (2014:2014:2014) (2025:2025:2025))
        (PORT d[11] (3395:3395:3395) (3408:3408:3408))
        (PORT d[12] (2698:2698:2698) (2712:2712:2712))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2165:2165:2165))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (2917:2917:2917) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8015:8015:8015) (7906:7906:7906))
        (PORT d[1] (9777:9777:9777) (9859:9859:9859))
        (PORT d[2] (7936:7936:7936) (7832:7832:7832))
        (PORT d[3] (7559:7559:7559) (7551:7551:7551))
        (PORT d[4] (10141:10141:10141) (10062:10062:10062))
        (PORT d[5] (5037:5037:5037) (5200:5200:5200))
        (PORT d[6] (8242:8242:8242) (8245:8245:8245))
        (PORT d[7] (6164:6164:6164) (6475:6475:6475))
        (PORT d[8] (8450:8450:8450) (8419:8419:8419))
        (PORT d[9] (8424:8424:8424) (8421:8421:8421))
        (PORT d[10] (8020:8020:8020) (8119:8119:8119))
        (PORT d[11] (8249:8249:8249) (8201:8201:8201))
        (PORT d[12] (8796:8796:8796) (8779:8779:8779))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (PORT ena (2793:2793:2793) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (PORT d[0] (2793:2793:2793) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2533:2533:2533))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6594:6594:6594) (6692:6692:6692))
        (PORT d[1] (4996:4996:4996) (5039:5039:5039))
        (PORT d[2] (4316:4316:4316) (4385:4385:4385))
        (PORT d[3] (5058:5058:5058) (5114:5114:5114))
        (PORT d[4] (4910:4910:4910) (4979:4979:4979))
        (PORT d[5] (2417:2417:2417) (2394:2394:2394))
        (PORT d[6] (3322:3322:3322) (3412:3412:3412))
        (PORT d[7] (2564:2564:2564) (2571:2571:2571))
        (PORT d[8] (4975:4975:4975) (5030:5030:5030))
        (PORT d[9] (5491:5491:5491) (5522:5522:5522))
        (PORT d[10] (3145:3145:3145) (3119:3119:3119))
        (PORT d[11] (2373:2373:2373) (2376:2376:2376))
        (PORT d[12] (5837:5837:5837) (5855:5855:5855))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2348:2348:2348))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (3088:3088:3088) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8774:8774:8774) (8716:8716:8716))
        (PORT d[1] (8789:8789:8789) (8877:8877:8877))
        (PORT d[2] (7149:7149:7149) (7094:7094:7094))
        (PORT d[3] (7857:7857:7857) (7873:7873:7873))
        (PORT d[4] (6628:6628:6628) (6511:6511:6511))
        (PORT d[5] (5173:5173:5173) (5405:5405:5405))
        (PORT d[6] (6331:6331:6331) (6379:6379:6379))
        (PORT d[7] (5083:5083:5083) (5347:5347:5347))
        (PORT d[8] (8306:8306:8306) (8413:8413:8413))
        (PORT d[9] (4320:4320:4320) (4494:4494:4494))
        (PORT d[10] (7000:7000:7000) (7106:7106:7106))
        (PORT d[11] (7565:7565:7565) (7560:7560:7560))
        (PORT d[12] (7358:7358:7358) (7402:7402:7402))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT ena (2726:2726:2726) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (2726:2726:2726) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2673:2673:2673))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6220:6220:6220) (6319:6319:6319))
        (PORT d[1] (5398:5398:5398) (5436:5436:5436))
        (PORT d[2] (5961:5961:5961) (6146:6146:6146))
        (PORT d[3] (6666:6666:6666) (6813:6813:6813))
        (PORT d[4] (4593:4593:4593) (4667:4667:4667))
        (PORT d[5] (8229:8229:8229) (8432:8432:8432))
        (PORT d[6] (2961:2961:2961) (3053:3053:3053))
        (PORT d[7] (6196:6196:6196) (6169:6169:6169))
        (PORT d[8] (3068:3068:3068) (3062:3062:3062))
        (PORT d[9] (5109:5109:5109) (5141:5141:5141))
        (PORT d[10] (5024:5024:5024) (4945:4945:4945))
        (PORT d[11] (2738:2738:2738) (2749:2749:2749))
        (PORT d[12] (5515:5515:5515) (5536:5536:5536))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2300:2300:2300))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (2983:2983:2983) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8406:8406:8406) (8349:8349:8349))
        (PORT d[1] (8403:8403:8403) (8492:8492:8492))
        (PORT d[2] (7127:7127:7127) (7062:7062:7062))
        (PORT d[3] (7168:7168:7168) (7198:7198:7198))
        (PORT d[4] (6283:6283:6283) (6156:6156:6156))
        (PORT d[5] (4829:4829:4829) (5062:5062:5062))
        (PORT d[6] (5956:5956:5956) (6024:6024:6024))
        (PORT d[7] (5434:5434:5434) (5700:5700:5700))
        (PORT d[8] (8302:8302:8302) (8424:8424:8424))
        (PORT d[9] (7536:7536:7536) (7639:7639:7639))
        (PORT d[10] (7333:7333:7333) (7433:7433:7433))
        (PORT d[11] (7202:7202:7202) (7195:7195:7195))
        (PORT d[12] (7012:7012:7012) (7056:7056:7056))
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT ena (3095:3095:3095) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT d[0] (3095:3095:3095) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2157:2157:2157))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2866:2866:2866))
        (PORT d[1] (7297:7297:7297) (7417:7417:7417))
        (PORT d[2] (2802:2802:2802) (2805:2805:2805))
        (PORT d[3] (2725:2725:2725) (2729:2729:2729))
        (PORT d[4] (3103:3103:3103) (3108:3108:3108))
        (PORT d[5] (8765:8765:8765) (8943:8943:8943))
        (PORT d[6] (2394:2394:2394) (2407:2407:2407))
        (PORT d[7] (2578:2578:2578) (2574:2574:2574))
        (PORT d[8] (4005:4005:4005) (3989:3989:3989))
        (PORT d[9] (5177:5177:5177) (5113:5113:5113))
        (PORT d[10] (4938:4938:4938) (4896:4896:4896))
        (PORT d[11] (3692:3692:3692) (3833:3833:3833))
        (PORT d[12] (2949:2949:2949) (2955:2955:2955))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2775:2775:2775))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT d[0] (3514:3514:3514) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (6853:6853:6853))
        (PORT d[1] (8698:8698:8698) (8786:8786:8786))
        (PORT d[2] (6859:6859:6859) (6747:6747:6747))
        (PORT d[3] (7154:7154:7154) (7149:7149:7149))
        (PORT d[4] (9118:9118:9118) (9051:9051:9051))
        (PORT d[5] (3908:3908:3908) (4064:4064:4064))
        (PORT d[6] (6085:6085:6085) (6204:6204:6204))
        (PORT d[7] (5815:5815:5815) (6118:6118:6118))
        (PORT d[8] (7138:7138:7138) (7120:7120:7120))
        (PORT d[9] (7378:7378:7378) (7382:7382:7382))
        (PORT d[10] (6942:6942:6942) (7047:7047:7047))
        (PORT d[11] (7192:7192:7192) (7147:7147:7147))
        (PORT d[12] (7737:7737:7737) (7720:7720:7720))
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (PORT ena (4139:4139:4139) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (PORT d[0] (4139:4139:4139) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2457:2457:2457))
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3473:3473:3473))
        (PORT d[1] (6522:6522:6522) (6640:6640:6640))
        (PORT d[2] (5280:5280:5280) (5470:5470:5470))
        (PORT d[3] (5845:5845:5845) (5951:5951:5951))
        (PORT d[4] (3422:3422:3422) (3427:3427:3427))
        (PORT d[5] (7767:7767:7767) (7958:7958:7958))
        (PORT d[6] (3122:3122:3122) (3169:3169:3169))
        (PORT d[7] (3189:3189:3189) (3172:3172:3172))
        (PORT d[8] (3265:3265:3265) (3261:3261:3261))
        (PORT d[9] (4433:4433:4433) (4369:4369:4369))
        (PORT d[10] (4219:4219:4219) (4183:4183:4183))
        (PORT d[11] (3717:3717:3717) (3859:3859:3859))
        (PORT d[12] (3275:3275:3275) (3274:3274:3274))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3289:3289:3289))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (PORT d[0] (3896:3896:3896) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5573:5573:5573) (5493:5493:5493))
        (PORT d[1] (7687:7687:7687) (7797:7797:7797))
        (PORT d[2] (5768:5768:5768) (5664:5664:5664))
        (PORT d[3] (5753:5753:5753) (5726:5726:5726))
        (PORT d[4] (8084:8084:8084) (8019:8019:8019))
        (PORT d[5] (4586:4586:4586) (4755:4755:4755))
        (PORT d[6] (7883:7883:7883) (7784:7784:7784))
        (PORT d[7] (5127:5127:5127) (5433:5433:5433))
        (PORT d[8] (6103:6103:6103) (6092:6092:6092))
        (PORT d[9] (6332:6332:6332) (6345:6345:6345))
        (PORT d[10] (7864:7864:7864) (7966:7966:7966))
        (PORT d[11] (6045:6045:6045) (5992:5992:5992))
        (PORT d[12] (6946:6946:6946) (6925:6925:6925))
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT ena (4147:4147:4147) (4156:4156:4156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT d[0] (4147:4147:4147) (4156:4156:4156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2542:2542:2542))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (7085:7085:7085))
        (PORT d[1] (1427:1427:1427) (1427:1427:1427))
        (PORT d[2] (4663:4663:4663) (4726:4726:4726))
        (PORT d[3] (5441:5441:5441) (5492:5492:5492))
        (PORT d[4] (5022:5022:5022) (5099:5099:5099))
        (PORT d[5] (2032:2032:2032) (2010:2010:2010))
        (PORT d[6] (1826:1826:1826) (1894:1894:1894))
        (PORT d[7] (2243:2243:2243) (2254:2254:2254))
        (PORT d[8] (2445:2445:2445) (2453:2453:2453))
        (PORT d[9] (5829:5829:5829) (5857:5857:5857))
        (PORT d[10] (6029:6029:6029) (5935:5935:5935))
        (PORT d[11] (2385:2385:2385) (2386:2386:2386))
        (PORT d[12] (1822:1822:1822) (1831:1831:1831))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1713:1713:1713))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT d[0] (2434:2434:2434) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9134:9134:9134) (9074:9074:9074))
        (PORT d[1] (9510:9510:9510) (9590:9590:9590))
        (PORT d[2] (7178:7178:7178) (7131:7131:7131))
        (PORT d[3] (8231:8231:8231) (8256:8256:8256))
        (PORT d[4] (5905:5905:5905) (5786:5786:5786))
        (PORT d[5] (5522:5522:5522) (5759:5759:5759))
        (PORT d[6] (6900:6900:6900) (6925:6925:6925))
        (PORT d[7] (5114:5114:5114) (5388:5388:5388))
        (PORT d[8] (8990:8990:8990) (9093:9093:9093))
        (PORT d[9] (8211:8211:8211) (8307:8307:8307))
        (PORT d[10] (7005:7005:7005) (7118:7118:7118))
        (PORT d[11] (8274:8274:8274) (8269:8269:8269))
        (PORT d[12] (8063:8063:8063) (8106:8106:8106))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT ena (1981:1981:1981) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT d[0] (1981:1981:1981) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2368:2368:2368))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6990:6990:6990) (7084:7084:7084))
        (PORT d[1] (5331:5331:5331) (5363:5363:5363))
        (PORT d[2] (4662:4662:4662) (4725:4725:4725))
        (PORT d[3] (5414:5414:5414) (5464:5464:5464))
        (PORT d[4] (5052:5052:5052) (5128:5128:5128))
        (PORT d[5] (2038:2038:2038) (2016:2016:2016))
        (PORT d[6] (8596:8596:8596) (8765:8765:8765))
        (PORT d[7] (2585:2585:2585) (2590:2590:2590))
        (PORT d[8] (2418:2418:2418) (2425:2425:2425))
        (PORT d[9] (1734:1734:1734) (1742:1742:1742))
        (PORT d[10] (5738:5738:5738) (5654:5654:5654))
        (PORT d[11] (2033:2033:2033) (2046:2046:2046))
        (PORT d[12] (1842:1842:1842) (1855:1855:1855))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1926:1926:1926))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (2648:2648:2648) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9133:9133:9133) (9073:9073:9073))
        (PORT d[1] (9139:9139:9139) (9225:9225:9225))
        (PORT d[2] (7155:7155:7155) (7092:7092:7092))
        (PORT d[3] (8207:8207:8207) (8221:8221:8221))
        (PORT d[4] (5589:5589:5589) (5466:5466:5466))
        (PORT d[5] (5521:5521:5521) (5758:5758:5758))
        (PORT d[6] (6919:6919:6919) (6945:6945:6945))
        (PORT d[7] (5114:5114:5114) (5387:5387:5387))
        (PORT d[8] (8983:8983:8983) (9085:9085:9085))
        (PORT d[9] (8242:8242:8242) (8341:8341:8341))
        (PORT d[10] (7027:7027:7027) (7144:7144:7144))
        (PORT d[11] (7933:7933:7933) (7927:7927:7927))
        (PORT d[12] (8009:8009:8009) (8049:8049:8049))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (2340:2340:2340) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (2340:2340:2340) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2658:2658:2658))
        (PORT clk (2485:2485:2485) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6335:6335:6335))
        (PORT d[1] (5364:5364:5364) (5400:5400:5400))
        (PORT d[2] (3969:3969:3969) (4044:4044:4044))
        (PORT d[3] (6701:6701:6701) (6851:6851:6851))
        (PORT d[4] (4640:4640:4640) (4716:4716:4716))
        (PORT d[5] (8262:8262:8262) (8467:8467:8467))
        (PORT d[6] (2912:2912:2912) (2999:2999:2999))
        (PORT d[7] (6201:6201:6201) (6175:6175:6175))
        (PORT d[8] (3069:3069:3069) (3062:3062:3062))
        (PORT d[9] (5124:5124:5124) (5158:5158:5158))
        (PORT d[10] (5338:5338:5338) (5252:5252:5252))
        (PORT d[11] (2732:2732:2732) (2742:2742:2742))
        (PORT d[12] (5526:5526:5526) (5550:5550:5550))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2601:2601:2601))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2512:2512:2512))
        (PORT d[0] (3339:3339:3339) (3232:3232:3232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8407:8407:8407) (8349:8349:8349))
        (PORT d[1] (8404:8404:8404) (8492:8492:8492))
        (PORT d[2] (7124:7124:7124) (7072:7072:7072))
        (PORT d[3] (7538:7538:7538) (7564:7564:7564))
        (PORT d[4] (6606:6606:6606) (6485:6485:6485))
        (PORT d[5] (4806:4806:4806) (5045:5045:5045))
        (PORT d[6] (5600:5600:5600) (5673:5673:5673))
        (PORT d[7] (6396:6396:6396) (6609:6609:6609))
        (PORT d[8] (8284:8284:8284) (8389:8389:8389))
        (PORT d[9] (7543:7543:7543) (7647:7647:7647))
        (PORT d[10] (6949:6949:6949) (7055:7055:7055))
        (PORT d[11] (7762:7762:7762) (7729:7729:7729))
        (PORT d[12] (7367:7367:7367) (7405:7405:7405))
        (PORT clk (2439:2439:2439) (2430:2430:2430))
        (PORT ena (3038:3038:3038) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2430:2430:2430))
        (PORT d[0] (3038:3038:3038) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2814:2814:2814))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6735:6735:6735) (6637:6637:6637))
        (PORT d[1] (7268:7268:7268) (7448:7448:7448))
        (PORT d[2] (5597:5597:5597) (5783:5783:5783))
        (PORT d[3] (5939:5939:5939) (6087:6087:6087))
        (PORT d[4] (5965:5965:5965) (5883:5883:5883))
        (PORT d[5] (7537:7537:7537) (7744:7744:7744))
        (PORT d[6] (2886:2886:2886) (2971:2971:2971))
        (PORT d[7] (4838:4838:4838) (4842:4842:4842))
        (PORT d[8] (4671:4671:4671) (4745:4745:4745))
        (PORT d[9] (5774:5774:5774) (5754:5754:5754))
        (PORT d[10] (4361:4361:4361) (4288:4288:4288))
        (PORT d[11] (7820:7820:7820) (8157:8157:8157))
        (PORT d[12] (4834:4834:4834) (4865:4865:4865))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6753:6753:6753) (6981:6981:6981))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (7037:7037:7037) (7286:7286:7286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8046:8046:8046) (7989:7989:7989))
        (PORT d[1] (8050:8050:8050) (8124:8124:8124))
        (PORT d[2] (9587:9587:9587) (9699:9699:9699))
        (PORT d[3] (8984:8984:8984) (9094:9094:9094))
        (PORT d[4] (7303:7303:7303) (7180:7180:7180))
        (PORT d[5] (4427:4427:4427) (4661:4661:4661))
        (PORT d[6] (7345:7345:7345) (7365:7365:7365))
        (PORT d[7] (6044:6044:6044) (6262:6262:6262))
        (PORT d[8] (8995:8995:8995) (8880:8880:8880))
        (PORT d[9] (7818:7818:7818) (7940:7940:7940))
        (PORT d[10] (6963:6963:6963) (7063:7063:7063))
        (PORT d[11] (7490:7490:7490) (7462:7462:7462))
        (PORT d[12] (6664:6664:6664) (6706:6706:6706))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (3446:3446:3446) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (3446:3446:3446) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2814:2814:2814))
        (PORT clk (2523:2523:2523) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (6318:6318:6318))
        (PORT d[1] (7624:7624:7624) (7799:7799:7799))
        (PORT d[2] (5638:5638:5638) (5828:5828:5828))
        (PORT d[3] (5940:5940:5940) (6088:6088:6088))
        (PORT d[4] (5940:5940:5940) (5856:5856:5856))
        (PORT d[5] (7886:7886:7886) (8094:8094:8094))
        (PORT d[6] (2853:2853:2853) (2938:2938:2938))
        (PORT d[7] (5543:5543:5543) (5530:5530:5530))
        (PORT d[8] (4690:4690:4690) (4763:4763:4763))
        (PORT d[9] (5782:5782:5782) (5762:5762:5762))
        (PORT d[10] (4392:4392:4392) (4325:4325:4325))
        (PORT d[11] (7771:7771:7771) (8103:8103:8103))
        (PORT d[12] (4804:4804:4804) (4829:4829:4829))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4742:4742:4742))
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (PORT d[0] (5168:5168:5168) (5373:5373:5373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8035:8035:8035) (7978:7978:7978))
        (PORT d[1] (8054:8054:8054) (8141:8141:8141))
        (PORT d[2] (9615:9615:9615) (9729:9729:9729))
        (PORT d[3] (9049:9049:9049) (9155:9155:9155))
        (PORT d[4] (7363:7363:7363) (7245:7245:7245))
        (PORT d[5] (4443:4443:4443) (4679:4679:4679))
        (PORT d[6] (7334:7334:7334) (7354:7354:7354))
        (PORT d[7] (6088:6088:6088) (6311:6311:6311))
        (PORT d[8] (9028:9028:9028) (8916:8916:8916))
        (PORT d[9] (8138:8138:8138) (8253:8253:8253))
        (PORT d[10] (8061:8061:8061) (8238:8238:8238))
        (PORT d[11] (6810:6810:6810) (6802:6802:6802))
        (PORT d[12] (7976:7976:7976) (7995:7995:7995))
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT ena (3452:3452:3452) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2469:2469:2469))
        (PORT d[0] (3452:3452:3452) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2777:2777:2777))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6506:6506:6506) (6585:6585:6585))
        (PORT d[1] (7607:7607:7607) (7783:7783:7783))
        (PORT d[2] (5858:5858:5858) (6020:6020:6020))
        (PORT d[3] (6305:6305:6305) (6457:6457:6457))
        (PORT d[4] (4265:4265:4265) (4346:4346:4346))
        (PORT d[5] (7879:7879:7879) (8084:8084:8084))
        (PORT d[6] (2229:2229:2229) (2329:2329:2329))
        (PORT d[7] (5551:5551:5551) (5539:5539:5539))
        (PORT d[8] (2721:2721:2721) (2723:2723:2723))
        (PORT d[9] (6134:6134:6134) (6107:6107:6107))
        (PORT d[10] (4750:4750:4750) (4683:4683:4683))
        (PORT d[11] (3033:3033:3033) (3035:3035:3035))
        (PORT d[12] (5135:5135:5135) (5158:5158:5158))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3935:3935:3935))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (4608:4608:4608) (4566:4566:4566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8042:8042:8042) (7985:7985:7985))
        (PORT d[1] (8060:8060:8060) (8148:8148:8148))
        (PORT d[2] (7116:7116:7116) (7062:7062:7062))
        (PORT d[3] (9377:9377:9377) (9484:9484:9484))
        (PORT d[4] (7647:7647:7647) (7519:7519:7519))
        (PORT d[5] (4453:4453:4453) (4691:4691:4691))
        (PORT d[6] (6989:6989:6989) (7017:7017:7017))
        (PORT d[7] (6064:6064:6064) (6284:6284:6284))
        (PORT d[8] (8626:8626:8626) (8733:8733:8733))
        (PORT d[9] (8188:8188:8188) (8306:8306:8306))
        (PORT d[10] (8408:8408:8408) (8578:8578:8578))
        (PORT d[11] (7441:7441:7441) (7414:7414:7414))
        (PORT d[12] (7034:7034:7034) (7073:7073:7073))
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT ena (3486:3486:3486) (3460:3460:3460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d[0] (3486:3486:3486) (3460:3460:3460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2707:2707:2707))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (6209:6209:6209))
        (PORT d[1] (5398:5398:5398) (5437:5437:5437))
        (PORT d[2] (5990:5990:5990) (6173:6173:6173))
        (PORT d[3] (6317:6317:6317) (6471:6471:6471))
        (PORT d[4] (4194:4194:4194) (4258:4258:4258))
        (PORT d[5] (8246:8246:8246) (8451:8451:8451))
        (PORT d[6] (2920:2920:2920) (3009:3009:3009))
        (PORT d[7] (6215:6215:6215) (6190:6190:6190))
        (PORT d[8] (3035:3035:3035) (3026:3026:3026))
        (PORT d[9] (4771:4771:4771) (4811:4811:4811))
        (PORT d[10] (4759:4759:4759) (4693:4693:4693))
        (PORT d[11] (2739:2739:2739) (2750:2750:2750))
        (PORT d[12] (5533:5533:5533) (5556:5556:5556))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3133:3133:3133))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (3754:3754:3754) (3764:3764:3764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8400:8400:8400) (8343:8343:8343))
        (PORT d[1] (8397:8397:8397) (8485:8485:8485))
        (PORT d[2] (9959:9959:9959) (10069:10069:10069))
        (PORT d[3] (9331:9331:9331) (9436:9436:9436))
        (PORT d[4] (7680:7680:7680) (7554:7554:7554))
        (PORT d[5] (4829:4829:4829) (5061:5061:5061))
        (PORT d[6] (6938:6938:6938) (6962:6962:6962))
        (PORT d[7] (5499:5499:5499) (5763:5763:5763))
        (PORT d[8] (8320:8320:8320) (8427:8427:8427))
        (PORT d[9] (7490:7490:7490) (7586:7586:7586))
        (PORT d[10] (8414:8414:8414) (8584:8584:8584))
        (PORT d[11] (7175:7175:7175) (7167:7167:7167))
        (PORT d[12] (7009:7009:7009) (7047:7047:7047))
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT ena (3082:3082:3082) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT d[0] (3082:3082:3082) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2679:2679:2679))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6494:6494:6494) (6579:6579:6579))
        (PORT d[1] (7618:7618:7618) (7794:7794:7794))
        (PORT d[2] (6010:6010:6010) (6194:6194:6194))
        (PORT d[3] (6316:6316:6316) (6470:6470:6470))
        (PORT d[4] (4277:4277:4277) (4357:4357:4357))
        (PORT d[5] (7905:7905:7905) (8113:8113:8113))
        (PORT d[6] (2577:2577:2577) (2670:2670:2670))
        (PORT d[7] (5861:5861:5861) (5843:5843:5843))
        (PORT d[8] (4592:4592:4592) (4652:4652:4652))
        (PORT d[9] (6140:6140:6140) (6113:6113:6113))
        (PORT d[10] (5020:5020:5020) (4952:4952:4952))
        (PORT d[11] (3053:3053:3053) (3056:3056:3056))
        (PORT d[12] (5140:5140:5140) (5162:5162:5162))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (5393:5393:5393))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (5789:5789:5789) (6024:6024:6024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8358:8358:8358) (8296:8296:8296))
        (PORT d[1] (8033:8033:8033) (8125:8125:8125))
        (PORT d[2] (7148:7148:7148) (7101:7101:7101))
        (PORT d[3] (9330:9330:9330) (9435:9435:9435))
        (PORT d[4] (7707:7707:7707) (7582:7582:7582))
        (PORT d[5] (4821:4821:4821) (5053:5053:5053))
        (PORT d[6] (6951:6951:6951) (6975:6975:6975))
        (PORT d[7] (6404:6404:6404) (6618:6618:6618))
        (PORT d[8] (4600:4600:4600) (4746:4746:4746))
        (PORT d[9] (7123:7123:7123) (7216:7216:7216))
        (PORT d[10] (7339:7339:7339) (7439:7439:7439))
        (PORT d[11] (7197:7197:7197) (7193:7193:7193))
        (PORT d[12] (7041:7041:7041) (7080:7080:7080))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT ena (3106:3106:3106) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (3106:3106:3106) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2525:2525:2525))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6052:6052:6052) (5971:5971:5971))
        (PORT d[1] (6268:6268:6268) (6466:6466:6466))
        (PORT d[2] (5195:5195:5195) (5373:5373:5373))
        (PORT d[3] (6192:6192:6192) (6309:6309:6309))
        (PORT d[4] (5596:5596:5596) (5515:5515:5515))
        (PORT d[5] (7196:7196:7196) (7404:7404:7404))
        (PORT d[6] (2992:2992:2992) (3119:3119:3119))
        (PORT d[7] (4911:4911:4911) (4926:4926:4926))
        (PORT d[8] (5036:5036:5036) (5111:5111:5111))
        (PORT d[9] (5409:5409:5409) (5384:5384:5384))
        (PORT d[10] (8556:8556:8556) (8963:8963:8963))
        (PORT d[11] (7039:7039:7039) (7377:7377:7377))
        (PORT d[12] (4719:4719:4719) (4731:4731:4731))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3476:3476:3476))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (4241:4241:4241) (4107:4107:4107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7261:7261:7261))
        (PORT d[1] (7306:7306:7306) (7397:7397:7397))
        (PORT d[2] (9254:9254:9254) (9366:9366:9366))
        (PORT d[3] (8681:8681:8681) (8790:8790:8790))
        (PORT d[4] (7341:7341:7341) (7211:7211:7211))
        (PORT d[5] (3996:3996:3996) (4228:4228:4228))
        (PORT d[6] (7349:7349:7349) (7410:7410:7410))
        (PORT d[7] (5370:5370:5370) (5596:5596:5596))
        (PORT d[8] (8299:8299:8299) (8202:8202:8202))
        (PORT d[9] (7837:7837:7837) (7958:7958:7958))
        (PORT d[10] (7718:7718:7718) (7893:7893:7893))
        (PORT d[11] (7071:7071:7071) (7051:7051:7051))
        (PORT d[12] (7306:7306:7306) (7335:7335:7335))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT ena (3463:3463:3463) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT d[0] (3463:3463:3463) (3433:3433:3433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2435:2435:2435))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (4889:4889:4889))
        (PORT d[1] (5995:5995:5995) (6150:6150:6150))
        (PORT d[2] (4912:4912:4912) (5099:5099:5099))
        (PORT d[3] (5843:5843:5843) (5944:5944:5944))
        (PORT d[4] (3823:3823:3823) (3830:3830:3830))
        (PORT d[5] (7424:7424:7424) (7617:7617:7617))
        (PORT d[6] (3177:3177:3177) (3234:3234:3234))
        (PORT d[7] (5212:5212:5212) (5212:5212:5212))
        (PORT d[8] (3597:3597:3597) (3586:3586:3586))
        (PORT d[9] (4945:4945:4945) (4868:4868:4868))
        (PORT d[10] (3700:3700:3700) (3693:3693:3693))
        (PORT d[11] (6095:6095:6095) (6423:6423:6423))
        (PORT d[12] (3583:3583:3583) (3585:3585:3585))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3489:3489:3489))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (4070:4070:4070) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6240:6240:6240) (6139:6139:6139))
        (PORT d[1] (7317:7317:7317) (7425:7425:7425))
        (PORT d[2] (6110:6110:6110) (5997:5997:5997))
        (PORT d[3] (8399:8399:8399) (8526:8526:8526))
        (PORT d[4] (8014:8014:8014) (7936:7936:7936))
        (PORT d[5] (4241:4241:4241) (4412:4412:4412))
        (PORT d[6] (7478:7478:7478) (7372:7372:7372))
        (PORT d[7] (5186:5186:5186) (5496:5496:5496))
        (PORT d[8] (6736:6736:6736) (6706:6706:6706))
        (PORT d[9] (8327:8327:8327) (8493:8493:8493))
        (PORT d[10] (7640:7640:7640) (7807:7807:7807))
        (PORT d[11] (6452:6452:6452) (6413:6413:6413))
        (PORT d[12] (6912:6912:6912) (6882:6882:6882))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT ena (4532:4532:4532) (4540:4540:4540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (4532:4532:4532) (4540:4540:4540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2428:2428:2428))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3565:3565:3565))
        (PORT d[1] (6583:6583:6583) (6704:6704:6704))
        (PORT d[2] (5292:5292:5292) (5468:5468:5468))
        (PORT d[3] (5873:5873:5873) (5981:5981:5981))
        (PORT d[4] (3469:3469:3469) (3472:3472:3472))
        (PORT d[5] (8205:8205:8205) (8397:8397:8397))
        (PORT d[6] (3148:3148:3148) (3197:3197:3197))
        (PORT d[7] (3244:3244:3244) (3229:3229:3229))
        (PORT d[8] (3557:3557:3557) (3549:3549:3549))
        (PORT d[9] (4407:4407:4407) (4341:4341:4341))
        (PORT d[10] (4264:4264:4264) (4232:4232:4232))
        (PORT d[11] (6059:6059:6059) (6379:6379:6379))
        (PORT d[12] (3575:3575:3575) (3571:3571:3571))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3391:3391:3391))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (PORT d[0] (4149:4149:4149) (4022:4022:4022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6198:6198:6198) (6096:6096:6096))
        (PORT d[1] (7977:7977:7977) (8067:8067:8067))
        (PORT d[2] (6079:6079:6079) (5965:5965:5965))
        (PORT d[3] (8431:8431:8431) (8555:8555:8555))
        (PORT d[4] (8426:8426:8426) (8361:8361:8361))
        (PORT d[5] (4218:4218:4218) (4387:4387:4387))
        (PORT d[6] (8189:8189:8189) (8081:8081:8081))
        (PORT d[7] (5123:5123:5123) (5391:5391:5391))
        (PORT d[8] (6684:6684:6684) (6656:6656:6656))
        (PORT d[9] (7006:7006:7006) (7010:7010:7010))
        (PORT d[10] (7846:7846:7846) (7939:7939:7939))
        (PORT d[11] (6393:6393:6393) (6341:6341:6341))
        (PORT d[12] (6954:6954:6954) (6933:6933:6933))
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT ena (5210:5210:5210) (5213:5213:5213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (PORT d[0] (5210:5210:5210) (5213:5213:5213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2025:2025:2025))
        (PORT clk (2509:2509:2509) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2779:2779:2779))
        (PORT d[1] (7237:7237:7237) (7352:7352:7352))
        (PORT d[2] (2803:2803:2803) (2807:2807:2807))
        (PORT d[3] (2766:2766:2766) (2769:2769:2769))
        (PORT d[4] (3447:3447:3447) (3437:3437:3437))
        (PORT d[5] (5577:5577:5577) (5662:5662:5662))
        (PORT d[6] (3469:3469:3469) (3517:3517:3517))
        (PORT d[7] (2596:2596:2596) (2597:2597:2597))
        (PORT d[8] (3992:3992:3992) (3974:3974:3974))
        (PORT d[9] (3392:3392:3392) (3342:3342:3342))
        (PORT d[10] (2951:2951:2951) (2945:2945:2945))
        (PORT d[11] (3654:3654:3654) (3791:3791:3791))
        (PORT d[12] (2639:2639:2639) (2656:2656:2656))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5662:5662:5662))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (PORT d[0] (6102:6102:6102) (6293:6293:6293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6569:6569:6569) (6471:6471:6471))
        (PORT d[1] (8401:8401:8401) (8510:8510:8510))
        (PORT d[2] (6514:6514:6514) (6410:6410:6410))
        (PORT d[3] (7143:7143:7143) (7136:7136:7136))
        (PORT d[4] (9077:9077:9077) (9007:9007:9007))
        (PORT d[5] (3937:3937:3937) (4101:4101:4101))
        (PORT d[6] (6847:6847:6847) (6870:6870:6870))
        (PORT d[7] (5176:5176:5176) (5452:5452:5452))
        (PORT d[8] (8178:8178:8178) (8284:8284:8284))
        (PORT d[9] (7074:7074:7074) (7086:7086:7086))
        (PORT d[10] (6935:6935:6935) (7039:7039:7039))
        (PORT d[11] (6764:6764:6764) (6718:6718:6718))
        (PORT d[12] (7710:7710:7710) (7692:7692:7692))
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT ena (4178:4178:4178) (4074:4074:4074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2455:2455:2455))
        (PORT d[0] (4178:4178:4178) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2023:2023:2023))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3130:3130:3130))
        (PORT d[1] (6879:6879:6879) (6996:6996:6996))
        (PORT d[2] (3163:3163:3163) (3170:3170:3170))
        (PORT d[3] (3097:3097:3097) (3092:3092:3092))
        (PORT d[4] (3378:3378:3378) (3375:3375:3375))
        (PORT d[5] (8578:8578:8578) (8763:8763:8763))
        (PORT d[6] (3130:3130:3130) (3184:3184:3184))
        (PORT d[7] (2907:2907:2907) (2900:2900:2900))
        (PORT d[8] (3576:3576:3576) (3568:3568:3568))
        (PORT d[9] (4788:4788:4788) (4720:4720:4720))
        (PORT d[10] (4581:4581:4581) (4543:4543:4543))
        (PORT d[11] (6408:6408:6408) (6716:6716:6716))
        (PORT d[12] (3595:3595:3595) (3586:3586:3586))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5404:5404:5404))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT d[0] (6077:6077:6077) (6035:6035:6035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6221:6221:6221) (6122:6122:6122))
        (PORT d[1] (8040:8040:8040) (8150:8150:8150))
        (PORT d[2] (6159:6159:6159) (6053:6053:6053))
        (PORT d[3] (8762:8762:8762) (8881:8881:8881))
        (PORT d[4] (8771:8771:8771) (8701:8701:8701))
        (PORT d[5] (4937:4937:4937) (5101:5101:5101))
        (PORT d[6] (8223:8223:8223) (8120:8120:8120))
        (PORT d[7] (4790:4790:4790) (5065:5065:5065))
        (PORT d[8] (6414:6414:6414) (6396:6396:6396))
        (PORT d[9] (6717:6717:6717) (6730:6730:6730))
        (PORT d[10] (8222:8222:8222) (8322:8322:8322))
        (PORT d[11] (6418:6418:6418) (6370:6370:6370))
        (PORT d[12] (7336:7336:7336) (7316:7316:7316))
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT ena (4210:4210:4210) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2483:2483:2483))
        (PORT d[0] (4210:4210:4210) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1998:1998:1998))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3151:3151:3151))
        (PORT d[1] (4686:4686:4686) (4748:4748:4748))
        (PORT d[2] (2450:2450:2450) (2455:2455:2455))
        (PORT d[3] (2378:2378:2378) (2382:2382:2382))
        (PORT d[4] (2427:2427:2427) (2436:2436:2436))
        (PORT d[5] (2455:2455:2455) (2440:2440:2440))
        (PORT d[6] (2012:2012:2012) (2023:2023:2023))
        (PORT d[7] (2574:2574:2574) (2573:2573:2573))
        (PORT d[8] (2822:2822:2822) (2852:2852:2852))
        (PORT d[9] (5902:5902:5902) (5827:5827:5827))
        (PORT d[10] (2666:2666:2666) (2668:2668:2668))
        (PORT d[11] (4068:4068:4068) (4203:4203:4203))
        (PORT d[12] (3335:3335:3335) (3339:3339:3339))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2456:2456:2456))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (3186:3186:3186) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7302:7302:7302) (7197:7197:7197))
        (PORT d[1] (9059:9059:9059) (9146:9146:9146))
        (PORT d[2] (7217:7217:7217) (7110:7110:7110))
        (PORT d[3] (7148:7148:7148) (7146:7146:7146))
        (PORT d[4] (9466:9466:9466) (9397:9397:9397))
        (PORT d[5] (4284:4284:4284) (4442:4442:4442))
        (PORT d[6] (7570:7570:7570) (7580:7580:7580))
        (PORT d[7] (6141:6141:6141) (6435:6435:6435))
        (PORT d[8] (7461:7461:7461) (7442:7442:7442))
        (PORT d[9] (7724:7724:7724) (7726:7726:7726))
        (PORT d[10] (7682:7682:7682) (7772:7772:7772))
        (PORT d[11] (7526:7526:7526) (7471:7471:7471))
        (PORT d[12] (8089:8089:8089) (8073:8073:8073))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (3821:3821:3821) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (3821:3821:3821) (3714:3714:3714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2054:2054:2054))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6630:6630:6630) (6730:6730:6730))
        (PORT d[1] (4598:4598:4598) (4635:4635:4635))
        (PORT d[2] (4317:4317:4317) (4386:4386:4386))
        (PORT d[3] (5071:5071:5071) (5128:5128:5128))
        (PORT d[4] (4699:4699:4699) (4785:4785:4785))
        (PORT d[5] (2405:2405:2405) (2379:2379:2379))
        (PORT d[6] (3272:3272:3272) (3357:3357:3357))
        (PORT d[7] (2589:2589:2589) (2597:2597:2597))
        (PORT d[8] (2026:2026:2026) (2036:2036:2036))
        (PORT d[9] (2045:2045:2045) (2046:2046:2046))
        (PORT d[10] (5685:5685:5685) (5595:5595:5595))
        (PORT d[11] (2367:2367:2367) (2369:2369:2369))
        (PORT d[12] (6208:6208:6208) (6215:6215:6215))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1891:1891:1891))
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (2609:2609:2609) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8775:8775:8775) (8717:8717:8717))
        (PORT d[1] (6046:6046:6046) (6243:6243:6243))
        (PORT d[2] (7135:7135:7135) (7078:7078:7078))
        (PORT d[3] (7880:7880:7880) (7903:7903:7903))
        (PORT d[4] (6965:6965:6965) (6843:6843:6843))
        (PORT d[5] (5157:5157:5157) (5394:5394:5394))
        (PORT d[6] (6376:6376:6376) (6431:6431:6431))
        (PORT d[7] (4773:4773:4773) (5042:5042:5042))
        (PORT d[8] (8628:8628:8628) (8732:8732:8732))
        (PORT d[9] (7853:7853:7853) (7949:7949:7949))
        (PORT d[10] (7306:7306:7306) (7403:7403:7403))
        (PORT d[11] (7914:7914:7914) (7909:7909:7909))
        (PORT d[12] (7710:7710:7710) (7748:7748:7748))
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT ena (2334:2334:2334) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (PORT d[0] (2334:2334:2334) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2451:2451:2451))
        (PORT clk (2555:2555:2555) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4560:4560:4560))
        (PORT d[1] (6308:6308:6308) (6454:6454:6454))
        (PORT d[2] (4914:4914:4914) (5100:5100:5100))
        (PORT d[3] (5839:5839:5839) (5945:5945:5945))
        (PORT d[4] (4133:4133:4133) (4134:4134:4134))
        (PORT d[5] (7419:7419:7419) (7617:7617:7617))
        (PORT d[6] (3155:3155:3155) (3208:3208:3208))
        (PORT d[7] (5449:5449:5449) (5438:5438:5438))
        (PORT d[8] (3913:3913:3913) (3894:3894:3894))
        (PORT d[9] (4906:4906:4906) (4824:4824:4824))
        (PORT d[10] (4041:4041:4041) (4030:4030:4030))
        (PORT d[11] (6384:6384:6384) (6699:6699:6699))
        (PORT d[12] (3903:3903:3903) (3898:3898:3898))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3689:3689:3689))
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2579:2579:2579))
        (PORT d[0] (4273:4273:4273) (4292:4292:4292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6618:6618:6618) (6516:6516:6516))
        (PORT d[1] (7309:7309:7309) (7416:7416:7416))
        (PORT d[2] (6417:6417:6417) (6295:6295:6295))
        (PORT d[3] (8048:8048:8048) (8180:8180:8180))
        (PORT d[4] (8043:8043:8043) (7970:7970:7970))
        (PORT d[5] (4258:4258:4258) (4430:4430:4430))
        (PORT d[6] (7484:7484:7484) (7376:7376:7376))
        (PORT d[7] (5590:5590:5590) (5899:5899:5899))
        (PORT d[8] (7933:7933:7933) (7913:7913:7913))
        (PORT d[9] (8318:8318:8318) (8484:8484:8484))
        (PORT d[10] (7601:7601:7601) (7766:7766:7766))
        (PORT d[11] (6786:6786:6786) (6737:6737:6737))
        (PORT d[12] (6972:6972:6972) (6946:6946:6946))
        (PORT clk (2509:2509:2509) (2497:2497:2497))
        (PORT ena (4542:4542:4542) (4559:4559:4559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2497:2497:2497))
        (PORT d[0] (4542:4542:4542) (4559:4559:4559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1571:1571:1571))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1770:1770:1770))
        (PORT d[1] (1720:1720:1720) (1734:1734:1734))
        (PORT d[2] (1726:1726:1726) (1739:1739:1739))
        (PORT d[3] (1703:1703:1703) (1719:1719:1719))
        (PORT d[4] (1689:1689:1689) (1707:1707:1707))
        (PORT d[5] (1696:1696:1696) (1690:1690:1690))
        (PORT d[6] (1677:1677:1677) (1690:1690:1690))
        (PORT d[7] (2974:2974:2974) (2973:2973:2973))
        (PORT d[8] (2085:2085:2085) (2121:2121:2121))
        (PORT d[9] (6264:6264:6264) (6186:6186:6186))
        (PORT d[10] (1682:1682:1682) (1706:1706:1706))
        (PORT d[11] (3218:3218:3218) (3326:3326:3326))
        (PORT d[12] (2371:2371:2371) (2393:2393:2393))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1845:1845:1845))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT d[0] (2575:2575:2575) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7643:7643:7643) (7539:7539:7539))
        (PORT d[1] (9456:9456:9456) (9559:9559:9559))
        (PORT d[2] (7606:7606:7606) (7502:7502:7502))
        (PORT d[3] (7174:7174:7174) (7178:7178:7178))
        (PORT d[4] (9813:9813:9813) (9740:9740:9740))
        (PORT d[5] (5027:5027:5027) (5190:5190:5190))
        (PORT d[6] (7913:7913:7913) (7924:7924:7924))
        (PORT d[7] (5558:5558:5558) (5899:5899:5899))
        (PORT d[8] (8139:8139:8139) (8113:8113:8113))
        (PORT d[9] (8100:8100:8100) (8101:8101:8101))
        (PORT d[10] (8019:8019:8019) (8124:8124:8124))
        (PORT d[11] (7887:7887:7887) (7835:7835:7835))
        (PORT d[12] (9177:9177:9177) (9154:9154:9154))
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (PORT ena (2802:2802:2802) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (PORT d[0] (2802:2802:2802) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2467:2467:2467))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3927:3927:3927))
        (PORT d[1] (6269:6269:6269) (6411:6411:6411))
        (PORT d[2] (4929:4929:4929) (5117:5117:5117))
        (PORT d[3] (5844:5844:5844) (5944:5944:5944))
        (PORT d[4] (4152:4152:4152) (4154:4154:4154))
        (PORT d[5] (7398:7398:7398) (7589:7589:7589))
        (PORT d[6] (3211:3211:3211) (3270:3270:3270))
        (PORT d[7] (5133:5133:5133) (5136:5136:5136))
        (PORT d[8] (3598:3598:3598) (3587:3587:3587))
        (PORT d[9] (4913:4913:4913) (4832:4832:4832))
        (PORT d[10] (3732:3732:3732) (3729:3729:3729))
        (PORT d[11] (6096:6096:6096) (6424:6424:6424))
        (PORT d[12] (3583:3583:3583) (3586:3586:3586))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6384:6384:6384) (6613:6613:6613))
        (PORT clk (2549:2549:2549) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT d[0] (7006:7006:7006) (7244:7244:7244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6626:6626:6626) (6519:6519:6519))
        (PORT d[1] (7289:7289:7289) (7395:7395:7395))
        (PORT d[2] (6432:6432:6432) (6312:6312:6312))
        (PORT d[3] (6764:6764:6764) (6691:6691:6691))
        (PORT d[4] (8033:8033:8033) (7960:7960:7960))
        (PORT d[5] (4240:4240:4240) (4411:4411:4411))
        (PORT d[6] (7472:7472:7472) (7364:7364:7364))
        (PORT d[7] (5187:5187:5187) (5497:5497:5497))
        (PORT d[8] (6773:6773:6773) (6743:6743:6743))
        (PORT d[9] (8326:8326:8326) (8492:8492:8492))
        (PORT d[10] (7639:7639:7639) (7806:7806:7806))
        (PORT d[11] (6834:6834:6834) (6783:6783:6783))
        (PORT d[12] (7343:7343:7343) (7318:7318:7318))
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (PORT ena (4548:4548:4548) (4566:4566:4566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (PORT d[0] (4548:4548:4548) (4566:4566:4566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2560:2560:2560))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5749:5749:5749) (5676:5676:5676))
        (PORT d[1] (6267:6267:6267) (6465:6465:6465))
        (PORT d[2] (4890:4890:4890) (5078:5078:5078))
        (PORT d[3] (6207:6207:6207) (6338:6338:6338))
        (PORT d[4] (5555:5555:5555) (5470:5470:5470))
        (PORT d[5] (7485:7485:7485) (7680:7680:7680))
        (PORT d[6] (2931:2931:2931) (3053:3053:3053))
        (PORT d[7] (4915:4915:4915) (4926:4926:4926))
        (PORT d[8] (5371:5371:5371) (5438:5438:5438))
        (PORT d[9] (5065:5065:5065) (5047:5047:5047))
        (PORT d[10] (8575:8575:8575) (8983:8983:8983))
        (PORT d[11] (7070:7070:7070) (7412:7412:7412))
        (PORT d[12] (5081:5081:5081) (5087:5087:5087))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (5130:5130:5130))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (5513:5513:5513) (5760:5760:5760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7318:7318:7318) (7260:7260:7260))
        (PORT d[1] (7308:7308:7308) (7384:7384:7384))
        (PORT d[2] (8876:8876:8876) (8992:8992:8992))
        (PORT d[3] (8315:8315:8315) (8417:8417:8417))
        (PORT d[4] (7304:7304:7304) (7185:7185:7185))
        (PORT d[5] (4046:4046:4046) (4277:4277:4277))
        (PORT d[6] (7347:7347:7347) (7405:7405:7405))
        (PORT d[7] (4966:4966:4966) (5201:5201:5201))
        (PORT d[8] (8267:8267:8267) (8162:8162:8162))
        (PORT d[9] (7878:7878:7878) (8001:8001:8001))
        (PORT d[10] (7981:7981:7981) (8143:8143:8143))
        (PORT d[11] (7068:7068:7068) (7048:7048:7048))
        (PORT d[12] (6959:6959:6959) (6995:6995:6995))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT ena (3449:3449:3449) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (3449:3449:3449) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1952:1952:1952))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3128:3128:3128))
        (PORT d[1] (7620:7620:7620) (7733:7733:7733))
        (PORT d[2] (2463:2463:2463) (2470:2470:2470))
        (PORT d[3] (3119:3119:3119) (3119:3119:3119))
        (PORT d[4] (2370:2370:2370) (2365:2365:2365))
        (PORT d[5] (8798:8798:8798) (8978:8978:8978))
        (PORT d[6] (2412:2412:2412) (2426:2426:2426))
        (PORT d[7] (2560:2560:2560) (2555:2555:2555))
        (PORT d[8] (4044:4044:4044) (4032:4032:4032))
        (PORT d[9] (5499:5499:5499) (5422:5422:5422))
        (PORT d[10] (5287:5287:5287) (5237:5237:5237))
        (PORT d[11] (4029:4029:4029) (4160:4160:4160))
        (PORT d[12] (2975:2975:2975) (2984:2984:2984))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4383:4383:4383))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT d[0] (5016:5016:5016) (5014:5014:5014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6936:6936:6936) (6831:6831:6831))
        (PORT d[1] (8734:8734:8734) (8839:8839:8839))
        (PORT d[2] (6893:6893:6893) (6783:6783:6783))
        (PORT d[3] (6848:6848:6848) (6853:6853:6853))
        (PORT d[4] (9128:9128:9128) (9063:9063:9063))
        (PORT d[5] (4274:4274:4274) (4432:4432:4432))
        (PORT d[6] (6560:6560:6560) (6530:6530:6530))
        (PORT d[7] (4790:4790:4790) (5067:5067:5067))
        (PORT d[8] (7113:7113:7113) (7093:7093:7093))
        (PORT d[9] (7400:7400:7400) (7406:7406:7406))
        (PORT d[10] (7300:7300:7300) (7402:7402:7402))
        (PORT d[11] (7201:7201:7201) (7157:7157:7157))
        (PORT d[12] (8066:8066:8066) (8043:8043:8043))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT ena (3513:3513:3513) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (3513:3513:3513) (3419:3419:3419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2145:2145:2145))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7722:7722:7722) (7945:7945:7945))
        (PORT d[1] (3714:3714:3714) (3752:3752:3752))
        (PORT d[2] (6814:6814:6814) (6892:6892:6892))
        (PORT d[3] (6690:6690:6690) (6837:6837:6837))
        (PORT d[4] (7199:7199:7199) (7256:7256:7256))
        (PORT d[5] (5866:5866:5866) (5926:5926:5926))
        (PORT d[6] (8442:8442:8442) (8449:8449:8449))
        (PORT d[7] (4406:4406:4406) (4392:4392:4392))
        (PORT d[8] (3299:3299:3299) (3409:3409:3409))
        (PORT d[9] (7330:7330:7330) (7330:7330:7330))
        (PORT d[10] (4791:4791:4791) (4705:4705:4705))
        (PORT d[11] (2784:2784:2784) (2786:2786:2786))
        (PORT d[12] (4529:4529:4529) (4511:4511:4511))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2781:2781:2781))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (3416:3416:3416) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3892:3892:3892))
        (PORT d[1] (5545:5545:5545) (5704:5704:5704))
        (PORT d[2] (9015:9015:9015) (8970:8970:8970))
        (PORT d[3] (9972:9972:9972) (9992:9992:9992))
        (PORT d[4] (3846:3846:3846) (3737:3737:3737))
        (PORT d[5] (2887:2887:2887) (2965:2965:2965))
        (PORT d[6] (3893:3893:3893) (3799:3799:3799))
        (PORT d[7] (3887:3887:3887) (3804:3804:3804))
        (PORT d[8] (3895:3895:3895) (3980:3980:3980))
        (PORT d[9] (3881:3881:3881) (3996:3996:3996))
        (PORT d[10] (8759:8759:8759) (8869:8869:8869))
        (PORT d[11] (9679:9679:9679) (9667:9667:9667))
        (PORT d[12] (9766:9766:9766) (9803:9803:9803))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (4515:4515:4515) (4487:4487:4487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (4515:4515:4515) (4487:4487:4487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (1873:1873:1873))
        (PORT clk (2569:2569:2569) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7000:7000:7000) (7142:7142:7142))
        (PORT d[1] (2779:2779:2779) (2794:2794:2794))
        (PORT d[2] (2799:2799:2799) (2817:2817:2817))
        (PORT d[3] (2629:2629:2629) (2622:2622:2622))
        (PORT d[4] (2727:2727:2727) (2741:2741:2741))
        (PORT d[5] (3447:3447:3447) (3447:3447:3447))
        (PORT d[6] (4233:4233:4233) (4183:4183:4183))
        (PORT d[7] (5491:5491:5491) (5450:5450:5450))
        (PORT d[8] (3076:3076:3076) (3210:3210:3210))
        (PORT d[9] (5217:5217:5217) (5167:5167:5167))
        (PORT d[10] (4676:4676:4676) (4643:4643:4643))
        (PORT d[11] (2647:2647:2647) (2656:2656:2656))
        (PORT d[12] (2749:2749:2749) (2763:2763:2763))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3614:3614:3614))
        (PORT clk (2565:2565:2565) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2596:2596:2596))
        (PORT d[0] (4189:4189:4189) (4274:4274:4274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4894:4894:4894))
        (PORT d[1] (6469:6469:6469) (6727:6727:6727))
        (PORT d[2] (3886:3886:3886) (3807:3807:3807))
        (PORT d[3] (3596:3596:3596) (3545:3545:3545))
        (PORT d[4] (6745:6745:6745) (6940:6940:6940))
        (PORT d[5] (3127:3127:3127) (3214:3214:3214))
        (PORT d[6] (3023:3023:3023) (2969:2969:2969))
        (PORT d[7] (3547:3547:3547) (3702:3702:3702))
        (PORT d[8] (4027:4027:4027) (4160:4160:4160))
        (PORT d[9] (3411:3411:3411) (3517:3517:3517))
        (PORT d[10] (9435:9435:9435) (9536:9536:9536))
        (PORT d[11] (2950:2950:2950) (2916:2916:2916))
        (PORT d[12] (4104:4104:4104) (4184:4184:4184))
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT ena (5265:5265:5265) (5235:5235:5235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2514:2514:2514))
        (PORT d[0] (5265:5265:5265) (5235:5235:5235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1991:1991:1991))
        (PORT clk (2555:2555:2555) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7409:7409:7409) (7622:7622:7622))
        (PORT d[1] (3428:3428:3428) (3468:3468:3468))
        (PORT d[2] (6858:6858:6858) (6936:6936:6936))
        (PORT d[3] (5890:5890:5890) (6020:6020:6020))
        (PORT d[4] (7221:7221:7221) (7292:7292:7292))
        (PORT d[5] (6226:6226:6226) (6278:6278:6278))
        (PORT d[6] (8455:8455:8455) (8463:8463:8463))
        (PORT d[7] (2720:2720:2720) (2717:2717:2717))
        (PORT d[8] (3287:3287:3287) (3404:3404:3404))
        (PORT d[9] (7316:7316:7316) (7312:7312:7312))
        (PORT d[10] (5148:5148:5148) (5059:5059:5059))
        (PORT d[11] (2387:2387:2387) (2397:2397:2397))
        (PORT d[12] (4561:4561:4561) (4548:4548:4548))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2332:2332:2332))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2582:2582:2582))
        (PORT d[0] (3051:3051:3051) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4251:4251:4251))
        (PORT d[1] (5533:5533:5533) (5690:5690:5690))
        (PORT d[2] (8988:8988:8988) (8942:8942:8942))
        (PORT d[3] (9652:9652:9652) (9685:9685:9685))
        (PORT d[4] (5959:5959:5959) (5849:5849:5849))
        (PORT d[5] (2880:2880:2880) (2958:2958:2958))
        (PORT d[6] (3887:3887:3887) (3787:3787:3787))
        (PORT d[7] (5022:5022:5022) (5242:5242:5242))
        (PORT d[8] (10994:10994:10994) (11081:11081:11081))
        (PORT d[9] (9980:9980:9980) (10071:10071:10071))
        (PORT d[10] (8727:8727:8727) (8833:8833:8833))
        (PORT d[11] (5328:5328:5328) (5478:5478:5478))
        (PORT d[12] (9765:9765:9765) (9803:9803:9803))
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT ena (4523:4523:4523) (4493:4493:4493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2500:2500:2500))
        (PORT d[0] (4523:4523:4523) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1860:1860:1860))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7046:7046:7046) (7190:7190:7190))
        (PORT d[1] (2742:2742:2742) (2759:2759:2759))
        (PORT d[2] (2821:2821:2821) (2839:2839:2839))
        (PORT d[3] (4442:4442:4442) (4430:4430:4430))
        (PORT d[4] (2728:2728:2728) (2741:2741:2741))
        (PORT d[5] (3073:3073:3073) (3081:3081:3081))
        (PORT d[6] (4178:4178:4178) (4118:4118:4118))
        (PORT d[7] (5832:5832:5832) (5788:5788:5788))
        (PORT d[8] (3085:3085:3085) (3219:3219:3219))
        (PORT d[9] (5225:5225:5225) (5176:5176:5176))
        (PORT d[10] (4747:4747:4747) (4722:4722:4722))
        (PORT d[11] (3334:3334:3334) (3344:3344:3344))
        (PORT d[12] (2779:2779:2779) (2798:2798:2798))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2224:2224:2224))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (2827:2827:2827) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4978:4978:4978) (4905:4905:4905))
        (PORT d[1] (6462:6462:6462) (6719:6719:6719))
        (PORT d[2] (3532:3532:3532) (3463:3463:3463))
        (PORT d[3] (8560:8560:8560) (8559:8559:8559))
        (PORT d[4] (6739:6739:6739) (6933:6933:6933))
        (PORT d[5] (3087:3087:3087) (3169:3169:3169))
        (PORT d[6] (3710:3710:3710) (3648:3648:3648))
        (PORT d[7] (3563:3563:3563) (3719:3719:3719))
        (PORT d[8] (9556:9556:9556) (9528:9528:9528))
        (PORT d[9] (3713:3713:3713) (3808:3808:3808))
        (PORT d[10] (9452:9452:9452) (9555:9555:9555))
        (PORT d[11] (9331:9331:9331) (9283:9283:9283))
        (PORT d[12] (4426:4426:4426) (4499:4499:4499))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT ena (4167:4167:4167) (4095:4095:4095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (4167:4167:4167) (4095:4095:4095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1821:1821:1821))
        (PORT clk (2557:2557:2557) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8611:8611:8611) (8865:8865:8865))
        (PORT d[1] (3090:3090:3090) (3108:3108:3108))
        (PORT d[2] (3179:3179:3179) (3181:3181:3181))
        (PORT d[3] (4022:4022:4022) (4026:4026:4026))
        (PORT d[4] (3080:3080:3080) (3093:3093:3093))
        (PORT d[5] (4082:4082:4082) (4067:4067:4067))
        (PORT d[6] (3807:3807:3807) (3751:3751:3751))
        (PORT d[7] (5223:5223:5223) (5184:5184:5184))
        (PORT d[8] (2685:2685:2685) (2816:2816:2816))
        (PORT d[9] (4834:4834:4834) (4783:4783:4783))
        (PORT d[10] (2952:2952:2952) (2942:2942:2942))
        (PORT d[11] (3009:3009:3009) (3028:3028:3028))
        (PORT d[12] (5376:5376:5376) (5361:5361:5361))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3035:3035:3035))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2587:2587:2587))
        (PORT d[0] (3787:3787:3787) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (5255:5255:5255))
        (PORT d[1] (3754:3754:3754) (3720:3720:3720))
        (PORT d[2] (3896:3896:3896) (3829:3829:3829))
        (PORT d[3] (3262:3262:3262) (3201:3201:3201))
        (PORT d[4] (7082:7082:7082) (7273:7273:7273))
        (PORT d[5] (3460:3460:3460) (3545:3545:3545))
        (PORT d[6] (2651:2651:2651) (2595:2595:2595))
        (PORT d[7] (3587:3587:3587) (3748:3748:3748))
        (PORT d[8] (3921:3921:3921) (4042:4042:4042))
        (PORT d[9] (3766:3766:3766) (3861:3861:3861))
        (PORT d[10] (9806:9806:9806) (9904:9904:9904))
        (PORT d[11] (3349:3349:3349) (3307:3307:3307))
        (PORT d[12] (4109:4109:4109) (4181:4181:4181))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT ena (3796:3796:3796) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (3796:3796:3796) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2594:2594:2594))
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7457:7457:7457) (7692:7692:7692))
        (PORT d[1] (3438:3438:3438) (3498:3498:3498))
        (PORT d[2] (6444:6444:6444) (6520:6520:6520))
        (PORT d[3] (6299:6299:6299) (6446:6446:6446))
        (PORT d[4] (6846:6846:6846) (6901:6901:6901))
        (PORT d[5] (5509:5509:5509) (5568:5568:5568))
        (PORT d[6] (8070:8070:8070) (8076:8076:8076))
        (PORT d[7] (4080:4080:4080) (4070:4070:4070))
        (PORT d[8] (2950:2950:2950) (3066:3066:3066))
        (PORT d[9] (6976:6976:6976) (6975:6975:6975))
        (PORT d[10] (4476:4476:4476) (4393:4393:4393))
        (PORT d[11] (4464:4464:4464) (4452:4452:4452))
        (PORT d[12] (4165:4165:4165) (4145:4145:4145))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2362:2362:2362))
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (PORT d[0] (3003:3003:3003) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3534:3534:3534))
        (PORT d[1] (5240:5240:5240) (5398:5398:5398))
        (PORT d[2] (2864:2864:2864) (2970:2970:2970))
        (PORT d[3] (10303:10303:10303) (10317:10317:10317))
        (PORT d[4] (4186:4186:4186) (4079:4079:4079))
        (PORT d[5] (3188:3188:3188) (3260:3260:3260))
        (PORT d[6] (3718:3718:3718) (3590:3590:3590))
        (PORT d[7] (3806:3806:3806) (3730:3730:3730))
        (PORT d[8] (3865:3865:3865) (3947:3947:3947))
        (PORT d[9] (3559:3559:3559) (3679:3679:3679))
        (PORT d[10] (9118:9118:9118) (9227:9227:9227))
        (PORT d[11] (10021:10021:10021) (10003:10003:10003))
        (PORT d[12] (10112:10112:10112) (10144:10144:10144))
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT ena (7294:7294:7294) (7290:7290:7290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (PORT d[0] (7294:7294:7294) (7290:7290:7290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2346:2346:2346))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11854:11854:11854) (12372:12372:12372))
        (PORT d[1] (3787:3787:3787) (3838:3838:3838))
        (PORT d[2] (6110:6110:6110) (6186:6186:6186))
        (PORT d[3] (5893:5893:5893) (6037:6037:6037))
        (PORT d[4] (6520:6520:6520) (6596:6596:6596))
        (PORT d[5] (5548:5548:5548) (5605:5605:5605))
        (PORT d[6] (7761:7761:7761) (7770:7770:7770))
        (PORT d[7] (4073:4073:4073) (4062:4062:4062))
        (PORT d[8] (2898:2898:2898) (3009:3009:3009))
        (PORT d[9] (6611:6611:6611) (6607:6607:6607))
        (PORT d[10] (4789:4789:4789) (4694:4694:4694))
        (PORT d[11] (2810:2810:2810) (2823:2823:2823))
        (PORT d[12] (4115:4115:4115) (4092:4092:4092))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (4994:4994:4994))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (PORT d[0] (5565:5565:5565) (5626:5626:5626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3845:3845:3845))
        (PORT d[1] (5134:5134:5134) (5249:5249:5249))
        (PORT d[2] (2605:2605:2605) (2724:2724:2724))
        (PORT d[3] (10384:10384:10384) (10412:10412:10412))
        (PORT d[4] (3137:3137:3137) (3031:3031:3031))
        (PORT d[5] (3574:3574:3574) (3646:3646:3646))
        (PORT d[6] (3438:3438:3438) (3319:3319:3319))
        (PORT d[7] (3122:3122:3122) (3042:3042:3042))
        (PORT d[8] (3904:3904:3904) (3990:3990:3990))
        (PORT d[9] (3570:3570:3570) (3690:3690:3690))
        (PORT d[10] (9461:9461:9461) (9566:9566:9566))
        (PORT d[11] (10367:10367:10367) (10346:10346:10346))
        (PORT d[12] (3699:3699:3699) (3740:3740:3740))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT ena (6982:6982:6982) (6982:6982:6982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT d[0] (6982:6982:6982) (6982:6982:6982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2779:2779:2779))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8077:8077:8077) (8310:8310:8310))
        (PORT d[1] (4385:4385:4385) (4486:4486:4486))
        (PORT d[2] (7244:7244:7244) (7405:7405:7405))
        (PORT d[3] (7132:7132:7132) (7350:7350:7350))
        (PORT d[4] (6722:6722:6722) (6802:6802:6802))
        (PORT d[5] (5853:5853:5853) (5937:5937:5937))
        (PORT d[6] (2960:2960:2960) (3117:3117:3117))
        (PORT d[7] (5904:5904:5904) (5854:5854:5854))
        (PORT d[8] (3317:3317:3317) (3481:3481:3481))
        (PORT d[9] (6646:6646:6646) (6684:6684:6684))
        (PORT d[10] (7176:7176:7176) (7403:7403:7403))
        (PORT d[11] (6137:6137:6137) (6118:6118:6118))
        (PORT d[12] (7191:7191:7191) (7252:7252:7252))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3599:3599:3599))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (4166:4166:4166) (4239:4239:4239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11094:11094:11094) (11095:11095:11095))
        (PORT d[1] (4802:4802:4802) (4881:4881:4881))
        (PORT d[2] (11095:11095:11095) (11066:11066:11066))
        (PORT d[3] (11806:11806:11806) (11891:11891:11891))
        (PORT d[4] (5531:5531:5531) (5406:5406:5406))
        (PORT d[5] (2546:2546:2546) (2643:2643:2643))
        (PORT d[6] (4493:4493:4493) (4453:4453:4453))
        (PORT d[7] (4042:4042:4042) (4011:4011:4011))
        (PORT d[8] (4611:4611:4611) (4714:4714:4714))
        (PORT d[9] (4346:4346:4346) (4498:4498:4498))
        (PORT d[10] (12304:12304:12304) (12445:12445:12445))
        (PORT d[11] (6028:6028:6028) (6165:6165:6165))
        (PORT d[12] (4686:4686:4686) (4725:4725:4725))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (6031:6031:6031) (6069:6069:6069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (6031:6031:6031) (6069:6069:6069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2951:2951:2951))
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7777:7777:7777) (8019:8019:8019))
        (PORT d[1] (4460:4460:4460) (4567:4567:4567))
        (PORT d[2] (7279:7279:7279) (7443:7443:7443))
        (PORT d[3] (7106:7106:7106) (7321:7321:7321))
        (PORT d[4] (6721:6721:6721) (6800:6800:6800))
        (PORT d[5] (5861:5861:5861) (5947:5947:5947))
        (PORT d[6] (7445:7445:7445) (7499:7499:7499))
        (PORT d[7] (5880:5880:5880) (5827:5827:5827))
        (PORT d[8] (2943:2943:2943) (3117:3117:3117))
        (PORT d[9] (6647:6647:6647) (6685:6685:6685))
        (PORT d[10] (7576:7576:7576) (7801:7801:7801))
        (PORT d[11] (6164:6164:6164) (6150:6150:6150))
        (PORT d[12] (7160:7160:7160) (7217:7217:7217))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3842:3842:3842))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (PORT d[0] (4571:4571:4571) (4473:4473:4473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11035:11035:11035) (11035:11035:11035))
        (PORT d[1] (4157:4157:4157) (4251:4251:4251))
        (PORT d[2] (3500:3500:3500) (3691:3691:3691))
        (PORT d[3] (11478:11478:11478) (11567:11567:11567))
        (PORT d[4] (5532:5532:5532) (5407:5407:5407))
        (PORT d[5] (3331:3331:3331) (3472:3472:3472))
        (PORT d[6] (4506:4506:4506) (4467:4467:4467))
        (PORT d[7] (4035:4035:4035) (4004:4004:4004))
        (PORT d[8] (4579:4579:4579) (4678:4678:4678))
        (PORT d[9] (4018:4018:4018) (4177:4177:4177))
        (PORT d[10] (12296:12296:12296) (12437:12437:12437))
        (PORT d[11] (5726:5726:5726) (5871:5871:5871))
        (PORT d[12] (4775:4775:4775) (4843:4843:4843))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT ena (6382:6382:6382) (6419:6419:6419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (6382:6382:6382) (6419:6419:6419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1909:1909:1909))
        (PORT clk (2563:2563:2563) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8637:8637:8637) (8892:8892:8892))
        (PORT d[1] (3118:3118:3118) (3118:3118:3118))
        (PORT d[2] (3150:3150:3150) (3163:3163:3163))
        (PORT d[3] (4084:4084:4084) (4091:4091:4091))
        (PORT d[4] (3037:3037:3037) (3047:3047:3047))
        (PORT d[5] (4083:4083:4083) (4068:4068:4068))
        (PORT d[6] (4152:4152:4152) (4088:4088:4088))
        (PORT d[7] (5183:5183:5183) (5149:5149:5149))
        (PORT d[8] (2724:2724:2724) (2861:2861:2861))
        (PORT d[9] (4835:4835:4835) (4783:4783:4783))
        (PORT d[10] (4360:4360:4360) (4340:4340:4340))
        (PORT d[11] (5330:5330:5330) (5460:5460:5460))
        (PORT d[12] (5350:5350:5350) (5334:5334:5334))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5268:5268:5268))
        (PORT clk (2559:2559:2559) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2589:2589:2589))
        (PORT d[0] (5836:5836:5836) (5899:5899:5899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (5254:5254:5254))
        (PORT d[1] (4069:4069:4069) (4022:4022:4022))
        (PORT d[2] (3908:3908:3908) (3841:3841:3841))
        (PORT d[3] (3251:3251:3251) (3202:3202:3202))
        (PORT d[4] (6743:6743:6743) (6943:6943:6943))
        (PORT d[5] (3419:3419:3419) (3499:3499:3499))
        (PORT d[6] (3383:3383:3383) (3320:3320:3320))
        (PORT d[7] (3573:3573:3573) (3732:3732:3732))
        (PORT d[8] (3980:3980:3980) (4109:4109:4109))
        (PORT d[9] (3710:3710:3710) (3808:3808:3808))
        (PORT d[10] (9443:9443:9443) (9545:9545:9545))
        (PORT d[11] (3257:3257:3257) (3216:3216:3216))
        (PORT d[12] (4085:4085:4085) (4165:4165:4165))
        (PORT clk (2517:2517:2517) (2507:2507:2507))
        (PORT ena (5256:5256:5256) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2507:2507:2507))
        (PORT d[0] (5256:5256:5256) (5227:5227:5227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2542:2542:2542))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11873:11873:11873) (12393:12393:12393))
        (PORT d[1] (3778:3778:3778) (3833:3833:3833))
        (PORT d[2] (6452:6452:6452) (6529:6529:6529))
        (PORT d[3] (6298:6298:6298) (6445:6445:6445))
        (PORT d[4] (6867:6867:6867) (6937:6937:6937))
        (PORT d[5] (5903:5903:5903) (5954:5954:5954))
        (PORT d[6] (8109:8109:8109) (8118:8118:8118))
        (PORT d[7] (4073:4073:4073) (4065:4065:4065))
        (PORT d[8] (2925:2925:2925) (3040:3040:3040))
        (PORT d[9] (6976:6976:6976) (6976:6976:6976))
        (PORT d[10] (4812:4812:4812) (4718:4718:4718))
        (PORT d[11] (2722:2722:2722) (2729:2729:2729))
        (PORT d[12] (4196:4196:4196) (4182:4182:4182))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2535:2535:2535))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2570:2570:2570))
        (PORT d[0] (3261:3261:3261) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3896:3896:3896))
        (PORT d[1] (5879:5879:5879) (6033:6033:6033))
        (PORT d[2] (2975:2975:2975) (3072:3072:3072))
        (PORT d[3] (10021:10021:10021) (10056:10056:10056))
        (PORT d[4] (4213:4213:4213) (4107:4107:4107))
        (PORT d[5] (3963:3963:3963) (4028:4028:4028))
        (PORT d[6] (3525:3525:3525) (3431:3431:3431))
        (PORT d[7] (3525:3525:3525) (3454:3454:3454))
        (PORT d[8] (11325:11325:11325) (11405:11405:11405))
        (PORT d[9] (3599:3599:3599) (3722:3722:3722))
        (PORT d[10] (9087:9087:9087) (9191:9191:9191))
        (PORT d[11] (4925:4925:4925) (5040:5040:5040))
        (PORT d[12] (10111:10111:10111) (10143:10143:10143))
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT ena (7279:7279:7279) (7272:7272:7272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2488:2488:2488))
        (PORT d[0] (7279:7279:7279) (7272:7272:7272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2112:2112:2112))
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8642:8642:8642) (8884:8884:8884))
        (PORT d[1] (3125:3125:3125) (3138:3138:3138))
        (PORT d[2] (3146:3146:3146) (3163:3163:3163))
        (PORT d[3] (2950:2950:2950) (2939:2939:2939))
        (PORT d[4] (3080:3080:3080) (3093:3093:3093))
        (PORT d[5] (4048:4048:4048) (4032:4032:4032))
        (PORT d[6] (7642:7642:7642) (7605:7605:7605))
        (PORT d[7] (5227:5227:5227) (5191:5191:5191))
        (PORT d[8] (2643:2643:2643) (2771:2771:2771))
        (PORT d[9] (4857:4857:4857) (4809:4809:4809))
        (PORT d[10] (3960:3960:3960) (3939:3939:3939))
        (PORT d[11] (3344:3344:3344) (3352:3352:3352))
        (PORT d[12] (5051:5051:5051) (5044:5044:5044))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3453:3453:3453))
        (PORT clk (2550:2550:2550) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (PORT d[0] (4129:4129:4129) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5228:5228:5228))
        (PORT d[1] (3754:3754:3754) (3719:3719:3719))
        (PORT d[2] (4252:4252:4252) (4174:4174:4174))
        (PORT d[3] (3597:3597:3597) (3547:3547:3547))
        (PORT d[4] (7088:7088:7088) (7281:7281:7281))
        (PORT d[5] (3500:3500:3500) (3590:3590:3590))
        (PORT d[6] (3756:3756:3756) (3688:3688:3688))
        (PORT d[7] (3563:3563:3563) (3721:3721:3721))
        (PORT d[8] (3952:3952:3952) (4066:4066:4066))
        (PORT d[9] (3762:3762:3762) (3867:3867:3867))
        (PORT d[10] (9788:9788:9788) (9884:9884:9884))
        (PORT d[11] (3381:3381:3381) (3343:3343:3343))
        (PORT d[12] (4181:4181:4181) (4265:4265:4265))
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT ena (4914:4914:4914) (4887:4887:4887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (PORT d[0] (4914:4914:4914) (4887:4887:4887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2654:2654:2654))
        (PORT clk (2532:2532:2532) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11841:11841:11841) (12359:12359:12359))
        (PORT d[1] (3413:3413:3413) (3458:3458:3458))
        (PORT d[2] (5735:5735:5735) (5815:5815:5815))
        (PORT d[3] (6263:6263:6263) (6408:6408:6408))
        (PORT d[4] (6821:6821:6821) (6888:6888:6888))
        (PORT d[5] (5548:5548:5548) (5606:5606:5606))
        (PORT d[6] (7740:7740:7740) (7753:7753:7753))
        (PORT d[7] (4080:4080:4080) (4069:4069:4069))
        (PORT d[8] (2971:2971:2971) (3094:3094:3094))
        (PORT d[9] (6967:6967:6967) (6965:6965:6965))
        (PORT d[10] (4501:4501:4501) (4420:4420:4420))
        (PORT d[11] (4163:4163:4163) (4160:4160:4160))
        (PORT d[12] (4131:4131:4131) (4103:4103:4103))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2741:2741:2741))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2558:2558:2558))
        (PORT d[0] (3413:3413:3413) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3522:3522:3522))
        (PORT d[1] (5149:5149:5149) (5262:5262:5262))
        (PORT d[2] (2867:2867:2867) (2973:2973:2973))
        (PORT d[3] (4364:4364:4364) (4520:4520:4520))
        (PORT d[4] (3437:3437:3437) (3330:3330:3330))
        (PORT d[5] (3189:3189:3189) (3261:3261:3261))
        (PORT d[6] (3176:3176:3176) (3083:3083:3083))
        (PORT d[7] (5354:5354:5354) (5566:5566:5566))
        (PORT d[8] (3897:3897:3897) (3983:3983:3983))
        (PORT d[9] (3534:3534:3534) (3651:3651:3651))
        (PORT d[10] (9417:9417:9417) (9516:9516:9516))
        (PORT d[11] (10359:10359:10359) (10337:10337:10337))
        (PORT d[12] (3700:3700:3700) (3734:3734:3734))
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT ena (7286:7286:7286) (7283:7283:7283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (PORT d[0] (7286:7286:7286) (7283:7283:7283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2631:2631:2631))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11528:11528:11528) (12054:12054:12054))
        (PORT d[1] (3758:3758:3758) (3805:3805:3805))
        (PORT d[2] (6098:6098:6098) (6167:6167:6167))
        (PORT d[3] (5943:5943:5943) (6091:6091:6091))
        (PORT d[4] (6517:6517:6517) (6586:6586:6586))
        (PORT d[5] (5540:5540:5540) (5597:5597:5597))
        (PORT d[6] (7766:7766:7766) (7777:7777:7777))
        (PORT d[7] (3741:3741:3741) (3733:3733:3733))
        (PORT d[8] (2606:2606:2606) (2726:2726:2726))
        (PORT d[9] (6610:6610:6610) (6606:6606:6606))
        (PORT d[10] (4425:4425:4425) (4334:4334:4334))
        (PORT d[11] (3058:3058:3058) (3058:3058:3058))
        (PORT d[12] (3824:3824:3824) (3811:3811:3811))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2671:2671:2671))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (3315:3315:3315) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3561:3561:3561))
        (PORT d[1] (4823:4823:4823) (4950:4950:4950))
        (PORT d[2] (2870:2870:2870) (2976:2976:2976))
        (PORT d[3] (10355:10355:10355) (10384:10384:10384))
        (PORT d[4] (3525:3525:3525) (3427:3427:3427))
        (PORT d[5] (3583:3583:3583) (3657:3657:3657))
        (PORT d[6] (3169:3169:3169) (3075:3075:3075))
        (PORT d[7] (3145:3145:3145) (3069:3069:3069))
        (PORT d[8] (3873:3873:3873) (3957:3957:3957))
        (PORT d[9] (3585:3585:3585) (3707:3707:3707))
        (PORT d[10] (9436:9436:9436) (9539:9539:9539))
        (PORT d[11] (10393:10393:10393) (10374:10374:10374))
        (PORT d[12] (4058:4058:4058) (4081:4081:4081))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT ena (6976:6976:6976) (6970:6970:6970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (6976:6976:6976) (6970:6970:6970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2832:2832:2832))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11495:11495:11495) (12019:12019:12019))
        (PORT d[1] (6443:6443:6443) (6485:6485:6485))
        (PORT d[2] (6093:6093:6093) (6172:6172:6172))
        (PORT d[3] (5960:5960:5960) (6104:6104:6104))
        (PORT d[4] (6471:6471:6471) (6536:6536:6536))
        (PORT d[5] (5171:5171:5171) (5231:5231:5231))
        (PORT d[6] (7394:7394:7394) (7408:7408:7408))
        (PORT d[7] (3732:3732:3732) (3723:3723:3723))
        (PORT d[8] (2926:2926:2926) (3037:3037:3037))
        (PORT d[9] (6583:6583:6583) (6573:6573:6573))
        (PORT d[10] (7402:7402:7402) (7590:7590:7590))
        (PORT d[11] (3137:3137:3137) (3141:3141:3141))
        (PORT d[12] (3788:3788:3788) (3773:3773:3773))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (2948:2948:2948))
        (PORT clk (2503:2503:2503) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (3639:3639:3639) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3897:3897:3897))
        (PORT d[1] (5173:5173:5173) (5293:5293:5293))
        (PORT d[2] (3109:3109:3109) (3206:3206:3206))
        (PORT d[3] (4050:4050:4050) (4216:4216:4216))
        (PORT d[4] (3523:3523:3523) (3427:3427:3427))
        (PORT d[5] (3934:3934:3934) (4004:4004:4004))
        (PORT d[6] (2837:2837:2837) (2744:2744:2744))
        (PORT d[7] (2788:2788:2788) (2715:2715:2715))
        (PORT d[8] (4090:4090:4090) (4122:4122:4122))
        (PORT d[9] (3594:3594:3594) (3717:3717:3717))
        (PORT d[10] (9759:9759:9759) (9855:9855:9855))
        (PORT d[11] (5273:5273:5273) (5383:5383:5383))
        (PORT d[12] (4048:4048:4048) (4083:4083:4083))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT ena (6940:6940:6940) (6933:6933:6933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (6940:6940:6940) (6933:6933:6933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3061:3061:3061))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8115:8115:8115) (8354:8354:8354))
        (PORT d[1] (4493:4493:4493) (4598:4598:4598))
        (PORT d[2] (7278:7278:7278) (7441:7441:7441))
        (PORT d[3] (7451:7451:7451) (7665:7665:7665))
        (PORT d[4] (6718:6718:6718) (6800:6800:6800))
        (PORT d[5] (5862:5862:5862) (5948:5948:5948))
        (PORT d[6] (7777:7777:7777) (7828:7828:7828))
        (PORT d[7] (5912:5912:5912) (5863:5863:5863))
        (PORT d[8] (3307:3307:3307) (3475:3475:3475))
        (PORT d[9] (6951:6951:6951) (6983:6983:6983))
        (PORT d[10] (7552:7552:7552) (7773:7773:7773))
        (PORT d[11] (6138:6138:6138) (6122:6122:6122))
        (PORT d[12] (7134:7134:7134) (7199:7199:7199))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4184:4184:4184))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT d[0] (4851:4851:4851) (4841:4841:4841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11036:11036:11036) (11036:11036:11036))
        (PORT d[1] (4435:4435:4435) (4517:4517:4517))
        (PORT d[2] (10755:10755:10755) (10744:10744:10744))
        (PORT d[3] (11803:11803:11803) (11882:11882:11882))
        (PORT d[4] (5524:5524:5524) (5398:5398:5398))
        (PORT d[5] (2595:2595:2595) (2696:2696:2696))
        (PORT d[6] (4512:4512:4512) (4474:4474:4474))
        (PORT d[7] (4046:4046:4046) (4015:4015:4015))
        (PORT d[8] (4857:4857:4857) (4906:4906:4906))
        (PORT d[9] (3986:3986:3986) (4141:4141:4141))
        (PORT d[10] (12282:12282:12282) (12420:12420:12420))
        (PORT d[11] (5749:5749:5749) (5891:5891:5891))
        (PORT d[12] (4142:4142:4142) (4220:4220:4220))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT ena (6417:6417:6417) (6456:6456:6456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (6417:6417:6417) (6456:6456:6456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1778:1778:1778))
        (PORT clk (2566:2566:2566) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (7172:7172:7172))
        (PORT d[1] (2794:2794:2794) (2812:2812:2812))
        (PORT d[2] (2808:2808:2808) (2830:2830:2830))
        (PORT d[3] (4057:4057:4057) (4063:4063:4063))
        (PORT d[4] (2753:2753:2753) (2777:2777:2777))
        (PORT d[5] (2736:2736:2736) (2740:2740:2740))
        (PORT d[6] (4199:4199:4199) (4146:4146:4146))
        (PORT d[7] (5490:5490:5490) (5450:5450:5450))
        (PORT d[8] (2694:2694:2694) (2826:2826:2826))
        (PORT d[9] (5172:5172:5172) (5115:5115:5115))
        (PORT d[10] (4342:4342:4342) (4321:4321:4321))
        (PORT d[11] (5330:5330:5330) (5460:5460:5460))
        (PORT d[12] (3070:3070:3070) (3080:3080:3080))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2275:2275:2275))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2593:2593:2593))
        (PORT d[0] (2954:2954:2954) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5276:5276:5276))
        (PORT d[1] (6496:6496:6496) (6755:6755:6755))
        (PORT d[2] (3567:3567:3567) (3501:3501:3501))
        (PORT d[3] (2625:2625:2625) (2598:2598:2598))
        (PORT d[4] (6774:6774:6774) (6970:6970:6970))
        (PORT d[5] (3097:3097:3097) (3179:3179:3179))
        (PORT d[6] (2625:2625:2625) (2569:2569:2569))
        (PORT d[7] (3507:3507:3507) (3653:3653:3653))
        (PORT d[8] (4020:4020:4020) (4152:4152:4152))
        (PORT d[9] (3412:3412:3412) (3518:3518:3518))
        (PORT d[10] (9443:9443:9443) (9544:9544:9544))
        (PORT d[11] (3328:3328:3328) (3284:3284:3284))
        (PORT d[12] (10232:10232:10232) (10212:10212:10212))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT ena (5301:5301:5301) (5260:5260:5260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (5301:5301:5301) (5260:5260:5260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2492:2492:2492))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11534:11534:11534) (12057:12057:12057))
        (PORT d[1] (3793:3793:3793) (3840:3840:3840))
        (PORT d[2] (6109:6109:6109) (6178:6178:6178))
        (PORT d[3] (7784:7784:7784) (7963:7963:7963))
        (PORT d[4] (6496:6496:6496) (6550:6550:6550))
        (PORT d[5] (5172:5172:5172) (5232:5232:5232))
        (PORT d[6] (7727:7727:7727) (7734:7734:7734))
        (PORT d[7] (3740:3740:3740) (3732:3732:3732))
        (PORT d[8] (2942:2942:2942) (3056:3056:3056))
        (PORT d[9] (6571:6571:6571) (6562:6562:6562))
        (PORT d[10] (3862:3862:3862) (3798:3798:3798))
        (PORT d[11] (3826:3826:3826) (3828:3828:3828))
        (PORT d[12] (3767:3767:3767) (3744:3744:3744))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4338:4338:4338))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT d[0] (4976:4976:4976) (4969:4969:4969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3867:3867:3867))
        (PORT d[1] (5131:5131:5131) (5247:5247:5247))
        (PORT d[2] (3111:3111:3111) (3209:3209:3209))
        (PORT d[3] (4347:4347:4347) (4506:4506:4506))
        (PORT d[4] (3513:3513:3513) (3416:3416:3416))
        (PORT d[5] (3584:3584:3584) (3658:3658:3658))
        (PORT d[6] (3399:3399:3399) (3278:3278:3278))
        (PORT d[7] (3143:3143:3143) (3058:3058:3058))
        (PORT d[8] (4143:4143:4143) (4220:4220:4220))
        (PORT d[9] (3624:3624:3624) (3752:3752:3752))
        (PORT d[10] (4441:4441:4441) (4453:4453:4453))
        (PORT d[11] (10706:10706:10706) (10675:10675:10675))
        (PORT d[12] (4041:4041:4041) (4075:4075:4075))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT ena (6947:6947:6947) (6940:6940:6940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (6947:6947:6947) (6940:6940:6940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2283:2283:2283))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7469:7469:7469) (7697:7697:7697))
        (PORT d[1] (3825:3825:3825) (3884:3884:3884))
        (PORT d[2] (6814:6814:6814) (6891:6891:6891))
        (PORT d[3] (6691:6691:6691) (6838:6838:6838))
        (PORT d[4] (7174:7174:7174) (7242:7242:7242))
        (PORT d[5] (5865:5865:5865) (5925:5925:5925))
        (PORT d[6] (8086:8086:8086) (8099:8099:8099))
        (PORT d[7] (2742:2742:2742) (2737:2737:2737))
        (PORT d[8] (3324:3324:3324) (3436:3436:3436))
        (PORT d[9] (7329:7329:7329) (7329:7329:7329))
        (PORT d[10] (5112:5112:5112) (5028:5028:5028))
        (PORT d[11] (2442:2442:2442) (2453:2453:2453))
        (PORT d[12] (4526:4526:4526) (4511:4511:4511))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2453:2453:2453))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (3078:3078:3078) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3919:3919:3919))
        (PORT d[1] (4937:4937:4937) (5103:5103:5103))
        (PORT d[2] (8957:8957:8957) (8914:8914:8914))
        (PORT d[3] (10025:10025:10025) (10058:10058:10058))
        (PORT d[4] (4140:4140:4140) (4029:4029:4029))
        (PORT d[5] (2846:2846:2846) (2924:2924:2924))
        (PORT d[6] (3534:3534:3534) (3441:3441:3441))
        (PORT d[7] (3535:3535:3535) (3465:3465:3465))
        (PORT d[8] (11046:11046:11046) (11139:11139:11139))
        (PORT d[9] (3581:3581:3581) (3704:3704:3704))
        (PORT d[10] (9064:9064:9064) (9166:9166:9166))
        (PORT d[11] (4604:4604:4604) (4723:4723:4723))
        (PORT d[12] (10149:10149:10149) (10184:10184:10184))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT ena (7623:7623:7623) (7614:7614:7614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (7623:7623:7623) (7614:7614:7614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2741:2741:2741))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8164:8164:8164) (8408:8408:8408))
        (PORT d[1] (4517:4517:4517) (4665:4665:4665))
        (PORT d[2] (7647:7647:7647) (7813:7813:7813))
        (PORT d[3] (7475:7475:7475) (7692:7692:7692))
        (PORT d[4] (7059:7059:7059) (7138:7138:7138))
        (PORT d[5] (6202:6202:6202) (6287:6287:6287))
        (PORT d[6] (7800:7800:7800) (7854:7854:7854))
        (PORT d[7] (6240:6240:6240) (6186:6186:6186))
        (PORT d[8] (3362:3362:3362) (3537:3537:3537))
        (PORT d[9] (7337:7337:7337) (7369:7369:7369))
        (PORT d[10] (7905:7905:7905) (8127:8127:8127))
        (PORT d[11] (6510:6510:6510) (6490:6490:6490))
        (PORT d[12] (7505:7505:7505) (7564:7564:7564))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4444:4444:4444))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2559:2559:2559))
        (PORT d[0] (4941:4941:4941) (5075:5075:5075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10683:10683:10683) (10684:10684:10684))
        (PORT d[1] (4791:4791:4791) (4868:4868:4868))
        (PORT d[2] (10379:10379:10379) (10367:10367:10367))
        (PORT d[3] (11113:11113:11113) (11201:11201:11201))
        (PORT d[4] (5244:5244:5244) (5124:5124:5124))
        (PORT d[5] (3003:3003:3003) (3152:3152:3152))
        (PORT d[6] (10516:10516:10516) (10554:10554:10554))
        (PORT d[7] (5538:5538:5538) (5546:5546:5546))
        (PORT d[8] (12845:12845:12845) (12996:12996:12996))
        (PORT d[9] (3926:3926:3926) (4067:4067:4067))
        (PORT d[10] (11934:11934:11934) (12075:12075:12075))
        (PORT d[11] (5386:5386:5386) (5533:5533:5533))
        (PORT d[12] (4075:4075:4075) (4133:4133:4133))
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT ena (6741:6741:6741) (6777:6777:6777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2477:2477:2477))
        (PORT d[0] (6741:6741:6741) (6777:6777:6777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2612:2612:2612))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6059:6059:6059) (5978:5978:5978))
        (PORT d[1] (6889:6889:6889) (7065:7065:7065))
        (PORT d[2] (5229:5229:5229) (5414:5414:5414))
        (PORT d[3] (5901:5901:5901) (6042:6042:6042))
        (PORT d[4] (5605:5605:5605) (5524:5524:5524))
        (PORT d[5] (7197:7197:7197) (7405:7405:7405))
        (PORT d[6] (2886:2886:2886) (3007:3007:3007))
        (PORT d[7] (4864:4864:4864) (4871:4871:4871))
        (PORT d[8] (5035:5035:5035) (5110:5110:5110))
        (PORT d[9] (5412:5412:5412) (5395:5395:5395))
        (PORT d[10] (8557:8557:8557) (8964:8964:8964))
        (PORT d[11] (7412:7412:7412) (7747:7747:7747))
        (PORT d[12] (4702:4702:4702) (4710:4710:4710))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3460:3460:3460))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (4220:4220:4220) (4092:4092:4092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6594:6594:6594) (6548:6548:6548))
        (PORT d[1] (7334:7334:7334) (7428:7428:7428))
        (PORT d[2] (9260:9260:9260) (9372:9372:9372))
        (PORT d[3] (8644:8644:8644) (8758:8758:8758))
        (PORT d[4] (7319:7319:7319) (7202:7202:7202))
        (PORT d[5] (4631:4631:4631) (4843:4843:4843))
        (PORT d[6] (7326:7326:7326) (7384:7384:7384))
        (PORT d[7] (5723:5723:5723) (5945:5945:5945))
        (PORT d[8] (8622:8622:8622) (8514:8514:8514))
        (PORT d[9] (7505:7505:7505) (7627:7627:7627))
        (PORT d[10] (7710:7710:7710) (7890:7890:7890))
        (PORT d[11] (7095:7095:7095) (7074:7074:7074))
        (PORT d[12] (7628:7628:7628) (7653:7653:7653))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT ena (3458:3458:3458) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT d[0] (3458:3458:3458) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2651:2651:2651))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (5913:5913:5913))
        (PORT d[1] (6314:6314:6314) (6514:6514:6514))
        (PORT d[2] (4908:4908:4908) (5096:5096:5096))
        (PORT d[3] (6206:6206:6206) (6338:6338:6338))
        (PORT d[4] (5298:5298:5298) (5218:5218:5218))
        (PORT d[5] (7146:7146:7146) (7349:7349:7349))
        (PORT d[6] (2967:2967:2967) (3091:3091:3091))
        (PORT d[7] (4921:4921:4921) (4936:4936:4936))
        (PORT d[8] (5353:5353:5353) (5419:5419:5419))
        (PORT d[9] (5064:5064:5064) (5046:5046:5046))
        (PORT d[10] (7825:7825:7825) (8242:8242:8242))
        (PORT d[11] (3969:3969:3969) (3933:3933:3933))
        (PORT d[12] (5350:5350:5350) (5354:5354:5354))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2775:2775:2775))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (PORT d[0] (3394:3394:3394) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7312:7312:7312) (7255:7255:7255))
        (PORT d[1] (7306:7306:7306) (7394:7394:7394))
        (PORT d[2] (8875:8875:8875) (8990:8990:8990))
        (PORT d[3] (8297:8297:8297) (8413:8413:8413))
        (PORT d[4] (7680:7680:7680) (7557:7557:7557))
        (PORT d[5] (4086:4086:4086) (4318:4318:4318))
        (PORT d[6] (7391:7391:7391) (7450:7450:7450))
        (PORT d[7] (5394:5394:5394) (5624:5624:5624))
        (PORT d[8] (8612:8612:8612) (8493:8493:8493))
        (PORT d[9] (7860:7860:7860) (7982:7982:7982))
        (PORT d[10] (7369:7369:7369) (7551:7551:7551))
        (PORT d[11] (7429:7429:7429) (7400:7400:7400))
        (PORT d[12] (6989:6989:6989) (7030:7030:7030))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT ena (3455:3455:3455) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (3455:3455:3455) (3427:3427:3427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2633:2633:2633))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (6014:6014:6014))
        (PORT d[1] (7267:7267:7267) (7445:7445:7445))
        (PORT d[2] (5269:5269:5269) (5458:5458:5458))
        (PORT d[3] (5760:5760:5760) (5887:5887:5887))
        (PORT d[4] (5633:5633:5633) (5555:5555:5555))
        (PORT d[5] (7539:7539:7539) (7742:7742:7742))
        (PORT d[6] (2563:2563:2563) (2693:2693:2693))
        (PORT d[7] (4836:4836:4836) (4856:4856:4856))
        (PORT d[8] (4997:4997:4997) (5066:5066:5066))
        (PORT d[9] (5420:5420:5420) (5403:5403:5403))
        (PORT d[10] (3779:3779:3779) (3725:3725:3725))
        (PORT d[11] (7420:7420:7420) (7756:7756:7756))
        (PORT d[12] (4434:4434:4434) (4461:4461:4461))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3466:3466:3466))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (PORT d[0] (4177:4177:4177) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7670:7670:7670) (7613:7613:7613))
        (PORT d[1] (7663:7663:7663) (7753:7753:7753))
        (PORT d[2] (9262:9262:9262) (9375:9375:9375))
        (PORT d[3] (8645:8645:8645) (8758:8758:8758))
        (PORT d[4] (7590:7590:7590) (7459:7459:7459))
        (PORT d[5] (4752:4752:4752) (4971:4971:4971))
        (PORT d[6] (7315:7315:7315) (7372:7372:7372))
        (PORT d[7] (5741:5741:5741) (5967:5967:5967))
        (PORT d[8] (8655:8655:8655) (8549:8549:8549))
        (PORT d[9] (7823:7823:7823) (7945:7945:7945))
        (PORT d[10] (7724:7724:7724) (7900:7900:7900))
        (PORT d[11] (7465:7465:7465) (7436:7436:7436))
        (PORT d[12] (6624:6624:6624) (6658:6658:6658))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT ena (3463:3463:3463) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (3463:3463:3463) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2244:2244:2244))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6245:6245:6245) (6348:6348:6348))
        (PORT d[1] (5074:5074:5074) (5106:5106:5106))
        (PORT d[2] (4268:4268:4268) (4332:4332:4332))
        (PORT d[3] (6702:6702:6702) (6852:6852:6852))
        (PORT d[4] (4328:4328:4328) (4418:4418:4418))
        (PORT d[5] (8263:8263:8263) (8468:8468:8468))
        (PORT d[6] (2944:2944:2944) (3036:3036:3036))
        (PORT d[7] (3009:3009:3009) (3014:3014:3014))
        (PORT d[8] (4968:4968:4968) (5023:5023:5023))
        (PORT d[9] (5163:5163:5163) (5202:5202:5202))
        (PORT d[10] (5057:5057:5057) (4981:4981:4981))
        (PORT d[11] (2750:2750:2750) (2762:2762:2762))
        (PORT d[12] (5830:5830:5830) (5846:5846:5846))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1851:1851:1851))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT d[0] (2570:2570:2570) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8725:8725:8725) (8663:8663:8663))
        (PORT d[1] (8781:8781:8781) (8869:8869:8869))
        (PORT d[2] (7151:7151:7151) (7100:7100:7100))
        (PORT d[3] (7527:7527:7527) (7553:7553:7553))
        (PORT d[4] (6594:6594:6594) (6474:6474:6474))
        (PORT d[5] (5223:5223:5223) (5459:5459:5459))
        (PORT d[6] (5914:5914:5914) (5976:5976:5976))
        (PORT d[7] (5134:5134:5134) (5403:5403:5403))
        (PORT d[8] (8614:8614:8614) (8722:8722:8722))
        (PORT d[9] (7513:7513:7513) (7612:7612:7612))
        (PORT d[10] (7008:7008:7008) (7115:7115:7115))
        (PORT d[11] (7560:7560:7560) (7558:7558:7558))
        (PORT d[12] (7349:7349:7349) (7392:7392:7392))
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT ena (2721:2721:2721) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (PORT d[0] (2721:2721:2721) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2671:2671:2671))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6890:6890:6890) (6989:6989:6989))
        (PORT d[1] (5980:5980:5980) (6079:6079:6079))
        (PORT d[2] (5566:5566:5566) (5739:5739:5739))
        (PORT d[3] (6674:6674:6674) (6849:6849:6849))
        (PORT d[4] (4694:4694:4694) (4817:4817:4817))
        (PORT d[5] (7497:7497:7497) (7679:7679:7679))
        (PORT d[6] (9374:9374:9374) (9610:9610:9610))
        (PORT d[7] (5936:5936:5936) (5962:5962:5962))
        (PORT d[8] (5032:5032:5032) (5134:5134:5134))
        (PORT d[9] (6376:6376:6376) (6479:6479:6479))
        (PORT d[10] (8476:8476:8476) (8843:8843:8843))
        (PORT d[11] (4264:4264:4264) (4372:4372:4372))
        (PORT d[12] (6171:6171:6171) (6192:6192:6192))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5087:5087:5087) (4803:4803:4803))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (5709:5709:5709) (5434:5434:5434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7419:7419:7419) (7418:7418:7418))
        (PORT d[1] (7707:7707:7707) (7829:7829:7829))
        (PORT d[2] (7549:7549:7549) (7532:7532:7532))
        (PORT d[3] (7984:7984:7984) (8090:8090:8090))
        (PORT d[4] (8924:8924:8924) (8810:8810:8810))
        (PORT d[5] (4142:4142:4142) (4364:4364:4364))
        (PORT d[6] (7336:7336:7336) (7391:7391:7391))
        (PORT d[7] (4544:4544:4544) (4587:4587:4587))
        (PORT d[8] (9414:9414:9414) (9584:9584:9584))
        (PORT d[9] (8363:8363:8363) (8571:8571:8571))
        (PORT d[10] (8389:8389:8389) (8540:8540:8540))
        (PORT d[11] (7753:7753:7753) (7762:7762:7762))
        (PORT d[12] (7449:7449:7449) (7519:7519:7519))
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT ena (5666:5666:5666) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (PORT d[0] (5666:5666:5666) (5730:5730:5730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2202:2202:2202))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6195:6195:6195) (6290:6290:6290))
        (PORT d[1] (7634:7634:7634) (7811:7811:7811))
        (PORT d[2] (5620:5620:5620) (5810:5810:5810))
        (PORT d[3] (6263:6263:6263) (6410:6410:6410))
        (PORT d[4] (4272:4272:4272) (4353:4353:4353))
        (PORT d[5] (8197:8197:8197) (8392:8392:8392))
        (PORT d[6] (2846:2846:2846) (2931:2931:2931))
        (PORT d[7] (5525:5525:5525) (5511:5511:5511))
        (PORT d[8] (4649:4649:4649) (4719:4719:4719))
        (PORT d[9] (5782:5782:5782) (5763:5763:5763))
        (PORT d[10] (4704:4704:4704) (4630:4630:4630))
        (PORT d[11] (7771:7771:7771) (8104:8104:8104))
        (PORT d[12] (5160:5160:5160) (5184:5184:5184))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2602:2602:2602))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (3293:3293:3293) (3206:3206:3206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8041:8041:8041) (7984:7984:7984))
        (PORT d[1] (8033:8033:8033) (8120:8120:8120))
        (PORT d[2] (7127:7127:7127) (7073:7073:7073))
        (PORT d[3] (9049:9049:9049) (9156:9156:9156))
        (PORT d[4] (7336:7336:7336) (7216:7216:7216))
        (PORT d[5] (4453:4453:4453) (4690:4690:4690))
        (PORT d[6] (7296:7296:7296) (7313:7313:7313))
        (PORT d[7] (5772:5772:5772) (6031:6031:6031))
        (PORT d[8] (8603:8603:8603) (8713:8713:8713))
        (PORT d[9] (8161:8161:8161) (8275:8275:8275))
        (PORT d[10] (8428:8428:8428) (8597:8597:8597))
        (PORT d[11] (6837:6837:6837) (6830:6830:6830))
        (PORT d[12] (6673:6673:6673) (6716:6716:6716))
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT ena (3459:3459:3459) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT d[0] (3459:3459:3459) (3431:3431:3431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2030:2030:2030))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3140:3140:3140))
        (PORT d[1] (6913:6913:6913) (7032:7032:7032))
        (PORT d[2] (3206:3206:3206) (3210:3210:3210))
        (PORT d[3] (5807:5807:5807) (5906:5906:5906))
        (PORT d[4] (2726:2726:2726) (2733:2733:2733))
        (PORT d[5] (8431:8431:8431) (8614:8614:8614))
        (PORT d[6] (3487:3487:3487) (3536:3536:3536))
        (PORT d[7] (2887:2887:2887) (2875:2875:2875))
        (PORT d[8] (3658:3658:3658) (3647:3647:3647))
        (PORT d[9] (5155:5155:5155) (5087:5087:5087))
        (PORT d[10] (4944:4944:4944) (4902:4902:4902))
        (PORT d[11] (3648:3648:3648) (3787:3787:3787))
        (PORT d[12] (2953:2953:2953) (2958:2958:2958))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3039:3039:3039))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (3778:3778:3778) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6593:6593:6593) (6488:6488:6488))
        (PORT d[1] (8393:8393:8393) (8501:8501:8501))
        (PORT d[2] (6510:6510:6510) (6398:6398:6398))
        (PORT d[3] (6767:6767:6767) (6765:6765:6765))
        (PORT d[4] (8778:8778:8778) (8709:8709:8709))
        (PORT d[5] (3855:3855:3855) (4007:4007:4007))
        (PORT d[6] (8534:8534:8534) (8423:8423:8423))
        (PORT d[7] (5542:5542:5542) (5814:5814:5814))
        (PORT d[8] (6771:6771:6771) (6754:6754:6754))
        (PORT d[9] (7035:7035:7035) (7042:7042:7042))
        (PORT d[10] (6590:6590:6590) (6697:6697:6697))
        (PORT d[11] (6824:6824:6824) (6774:6774:6774))
        (PORT d[12] (7319:7319:7319) (7299:7299:7299))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT ena (4198:4198:4198) (4096:4096:4096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (4198:4198:4198) (4096:4096:4096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2167:2167:2167))
        (PORT clk (2556:2556:2556) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4553:4553:4553))
        (PORT d[1] (6296:6296:6296) (6443:6443:6443))
        (PORT d[2] (4831:4831:4831) (5008:5008:5008))
        (PORT d[3] (5838:5838:5838) (5944:5944:5944))
        (PORT d[4] (4177:4177:4177) (4177:4177:4177))
        (PORT d[5] (7372:7372:7372) (7559:7559:7559))
        (PORT d[6] (3435:3435:3435) (3479:3479:3479))
        (PORT d[7] (5494:5494:5494) (5489:5489:5489))
        (PORT d[8] (3925:3925:3925) (3907:3907:3907))
        (PORT d[9] (4923:4923:4923) (4843:4843:4843))
        (PORT d[10] (4021:4021:4021) (4008:4008:4008))
        (PORT d[11] (6617:6617:6617) (6918:6918:6918))
        (PORT d[12] (3926:3926:3926) (3918:3918:3918))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3656:3656:3656))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2580:2580:2580))
        (PORT d[0] (4276:4276:4276) (4287:4287:4287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6598:6598:6598) (6495:6495:6495))
        (PORT d[1] (7252:7252:7252) (7341:7341:7341))
        (PORT d[2] (6448:6448:6448) (6328:6328:6328))
        (PORT d[3] (8297:8297:8297) (8390:8390:8390))
        (PORT d[4] (8076:8076:8076) (8004:8004:8004))
        (PORT d[5] (4142:4142:4142) (4297:4297:4297))
        (PORT d[6] (7425:7425:7425) (7312:7312:7312))
        (PORT d[7] (5540:5540:5540) (5845:5845:5845))
        (PORT d[8] (7921:7921:7921) (7900:7900:7900))
        (PORT d[9] (7035:7035:7035) (7036:7036:7036))
        (PORT d[10] (7217:7217:7217) (7324:7324:7324))
        (PORT d[11] (6825:6825:6825) (6780:6780:6780))
        (PORT d[12] (6999:6999:6999) (6974:6974:6974))
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (PORT ena (4499:4499:4499) (4514:4514:4514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (PORT d[0] (4499:4499:4499) (4514:4514:4514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2614:2614:2614))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6615:6615:6615) (6745:6745:6745))
        (PORT d[1] (6344:6344:6344) (6442:6442:6442))
        (PORT d[2] (5886:5886:5886) (6061:6061:6061))
        (PORT d[3] (7006:7006:7006) (7171:7171:7171))
        (PORT d[4] (4873:4873:4873) (4966:4966:4966))
        (PORT d[5] (6355:6355:6355) (6510:6510:6510))
        (PORT d[6] (9426:9426:9426) (9669:9669:9669))
        (PORT d[7] (6278:6278:6278) (6305:6305:6305))
        (PORT d[8] (5023:5023:5023) (5123:5123:5123))
        (PORT d[9] (5258:5258:5258) (5339:5339:5339))
        (PORT d[10] (8471:8471:8471) (8839:8839:8839))
        (PORT d[11] (4591:4591:4591) (4692:4692:4692))
        (PORT d[12] (5915:5915:5915) (5947:5947:5947))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4108:4108:4108))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (4766:4766:4766) (4739:4739:4739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7444:7444:7444) (7447:7447:7447))
        (PORT d[1] (7429:7429:7429) (7568:7568:7568))
        (PORT d[2] (7536:7536:7536) (7509:7509:7509))
        (PORT d[3] (8681:8681:8681) (8775:8775:8775))
        (PORT d[4] (8931:8931:8931) (8817:8817:8817))
        (PORT d[5] (3786:3786:3786) (4007:4007:4007))
        (PORT d[6] (8420:8420:8420) (8492:8492:8492))
        (PORT d[7] (5241:5241:5241) (5280:5280:5280))
        (PORT d[8] (8651:8651:8651) (8791:8791:8791))
        (PORT d[9] (8345:8345:8345) (8553:8553:8553))
        (PORT d[10] (8798:8798:8798) (8949:8949:8949))
        (PORT d[11] (7792:7792:7792) (7805:7805:7805))
        (PORT d[12] (7841:7841:7841) (7911:7911:7911))
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT ena (5388:5388:5388) (5459:5459:5459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (PORT d[0] (5388:5388:5388) (5459:5459:5459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2599:2599:2599))
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5740:5740:5740) (5649:5649:5649))
        (PORT d[1] (6564:6564:6564) (6741:6741:6741))
        (PORT d[2] (4868:4868:4868) (5051:5051:5051))
        (PORT d[3] (6495:6495:6495) (6608:6608:6608))
        (PORT d[4] (4901:4901:4901) (4838:4838:4838))
        (PORT d[5] (6803:6803:6803) (7013:7013:7013))
        (PORT d[6] (2591:2591:2591) (2722:2722:2722))
        (PORT d[7] (5278:5278:5278) (5284:5284:5284))
        (PORT d[8] (5391:5391:5391) (5461:5461:5461))
        (PORT d[9] (5398:5398:5398) (5380:5380:5380))
        (PORT d[10] (8211:8211:8211) (8623:8623:8623))
        (PORT d[11] (7617:7617:7617) (7919:7919:7919))
        (PORT d[12] (5069:5069:5069) (5074:5074:5074))
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6476:6476:6476) (6704:6704:6704))
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (PORT d[0] (7098:7098:7098) (7335:7335:7335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7270:7270:7270) (7208:7208:7208))
        (PORT d[1] (6953:6953:6953) (7046:7046:7046))
        (PORT d[2] (8867:8867:8867) (8983:8983:8983))
        (PORT d[3] (7999:7999:7999) (8124:8124:8124))
        (PORT d[4] (7725:7725:7725) (7591:7591:7591))
        (PORT d[5] (4098:4098:4098) (4333:4333:4333))
        (PORT d[6] (7353:7353:7353) (7408:7408:7408))
        (PORT d[7] (5350:5350:5350) (5575:5575:5575))
        (PORT d[8] (8242:8242:8242) (8133:8133:8133))
        (PORT d[9] (7917:7917:7917) (8046:8046:8046))
        (PORT d[10] (7694:7694:7694) (7868:7868:7868))
        (PORT d[11] (7426:7426:7426) (7401:7401:7401))
        (PORT d[12] (7286:7286:7286) (7314:7314:7314))
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (PORT ena (3468:3468:3468) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2480:2480:2480))
        (PORT d[0] (3468:3468:3468) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2629:2629:2629))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5256:5256:5256))
        (PORT d[1] (6237:6237:6237) (6428:6428:6428))
        (PORT d[2] (4873:4873:4873) (5036:5036:5036))
        (PORT d[3] (6025:6025:6025) (6143:6143:6143))
        (PORT d[4] (4674:4674:4674) (4628:4628:4628))
        (PORT d[5] (7026:7026:7026) (7215:7215:7215))
        (PORT d[6] (2889:2889:2889) (3004:3004:3004))
        (PORT d[7] (5285:5285:5285) (5291:5291:5291))
        (PORT d[8] (5392:5392:5392) (5462:5462:5462))
        (PORT d[9] (5071:5071:5071) (5055:5055:5055))
        (PORT d[10] (8175:8175:8175) (8596:8596:8596))
        (PORT d[11] (6708:6708:6708) (7050:7050:7050))
        (PORT d[12] (5101:5101:5101) (5110:5110:5110))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (5135:5135:5135))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (5512:5512:5512) (5762:5762:5762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7002:7002:7002) (6944:6944:6944))
        (PORT d[1] (7222:7222:7222) (7289:7289:7289))
        (PORT d[2] (8848:8848:8848) (8961:8961:8961))
        (PORT d[3] (8310:8310:8310) (8409:8409:8409))
        (PORT d[4] (7688:7688:7688) (7565:7565:7565))
        (PORT d[5] (4067:4067:4067) (4299:4299:4299))
        (PORT d[6] (7283:7283:7283) (7336:7336:7336))
        (PORT d[7] (5029:5029:5029) (5262:5262:5262))
        (PORT d[8] (7922:7922:7922) (7819:7819:7819))
        (PORT d[9] (7504:7504:7504) (7622:7622:7622))
        (PORT d[10] (7605:7605:7605) (7767:7767:7767))
        (PORT d[11] (7494:7494:7494) (7470:7470:7470))
        (PORT d[12] (6938:6938:6938) (6972:6972:6972))
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (PORT ena (3461:3461:3461) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (PORT d[0] (3461:3461:3461) (3414:3414:3414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2603:2603:2603))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6391:6391:6391) (6305:6305:6305))
        (PORT d[1] (7267:7267:7267) (7447:7447:7447))
        (PORT d[2] (5553:5553:5553) (5723:5723:5723))
        (PORT d[3] (5929:5929:5929) (6075:6075:6075))
        (PORT d[4] (5958:5958:5958) (5875:5875:5875))
        (PORT d[5] (7573:7573:7573) (7777:7777:7777))
        (PORT d[6] (3346:3346:3346) (3466:3466:3466))
        (PORT d[7] (5170:5170:5170) (5163:5163:5163))
        (PORT d[8] (4985:4985:4985) (5045:5045:5045))
        (PORT d[9] (5791:5791:5791) (5773:5773:5773))
        (PORT d[10] (4383:4383:4383) (4314:4314:4314))
        (PORT d[11] (3366:3366:3366) (3363:3363:3363))
        (PORT d[12] (4794:4794:4794) (4819:4819:4819))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (5041:5041:5041))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2561:2561:2561))
        (PORT d[0] (5664:5664:5664) (5676:5676:5676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7676:7676:7676) (7621:7621:7621))
        (PORT d[1] (7693:7693:7693) (7778:7778:7778))
        (PORT d[2] (9605:9605:9605) (9719:9719:9719))
        (PORT d[3] (9028:9028:9028) (9132:9132:9132))
        (PORT d[4] (7314:7314:7314) (7191:7191:7191))
        (PORT d[5] (4079:4079:4079) (4314:4314:4314))
        (PORT d[6] (7312:7312:7312) (7370:7370:7370))
        (PORT d[7] (5717:5717:5717) (5940:5940:5940))
        (PORT d[8] (8645:8645:8645) (8540:8540:8540))
        (PORT d[9] (7848:7848:7848) (7974:7974:7974))
        (PORT d[10] (8384:8384:8384) (8559:8559:8559))
        (PORT d[11] (7087:7087:7087) (7063:7063:7063))
        (PORT d[12] (7648:7648:7648) (7674:7674:7674))
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT ena (3429:3429:3429) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2479:2479:2479))
        (PORT d[0] (3429:3429:3429) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2611:2611:2611))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (6710:6710:6710))
        (PORT d[1] (6324:6324:6324) (6418:6418:6418))
        (PORT d[2] (5557:5557:5557) (5735:5735:5735))
        (PORT d[3] (6648:6648:6648) (6824:6824:6824))
        (PORT d[4] (4588:4588:4588) (4693:4693:4693))
        (PORT d[5] (7466:7466:7466) (7645:7645:7645))
        (PORT d[6] (9388:9388:9388) (9626:9626:9626))
        (PORT d[7] (5953:5953:5953) (5988:5988:5988))
        (PORT d[8] (5047:5047:5047) (5150:5150:5150))
        (PORT d[9] (5301:5301:5301) (5390:5390:5390))
        (PORT d[10] (8464:8464:8464) (8832:8832:8832))
        (PORT d[11] (4265:4265:4265) (4373:4373:4373))
        (PORT d[12] (5946:5946:5946) (5981:5981:5981))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2908:2908:2908))
        (PORT clk (2497:2497:2497) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (3517:3517:3517) (3539:3539:3539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7415:7415:7415) (7417:7417:7417))
        (PORT d[1] (7427:7427:7427) (7572:7572:7572))
        (PORT d[2] (7534:7534:7534) (7519:7519:7519))
        (PORT d[3] (8650:8650:8650) (8744:8744:8744))
        (PORT d[4] (8905:8905:8905) (8790:8790:8790))
        (PORT d[5] (3798:3798:3798) (4020:4020:4020))
        (PORT d[6] (7323:7323:7323) (7378:7378:7378))
        (PORT d[7] (5261:5261:5261) (5301:5301:5301))
        (PORT d[8] (9707:9707:9707) (9869:9869:9869))
        (PORT d[9] (8708:8708:8708) (8913:8913:8913))
        (PORT d[10] (8765:8765:8765) (8914:8914:8914))
        (PORT d[11] (7566:7566:7566) (7624:7624:7624))
        (PORT d[12] (7481:7481:7481) (7556:7556:7556))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT ena (5654:5654:5654) (5716:5716:5716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (5654:5654:5654) (5716:5716:5716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2658:2658:2658))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6552:6552:6552) (6667:6667:6667))
        (PORT d[1] (6005:6005:6005) (6105:6105:6105))
        (PORT d[2] (5538:5538:5538) (5709:5709:5709))
        (PORT d[3] (6670:6670:6670) (6845:6845:6845))
        (PORT d[4] (4685:4685:4685) (4808:4808:4808))
        (PORT d[5] (7516:7516:7516) (7699:7699:7699))
        (PORT d[6] (2523:2523:2523) (2651:2651:2651))
        (PORT d[7] (5913:5913:5913) (5943:5943:5943))
        (PORT d[8] (4954:4954:4954) (5045:5045:5045))
        (PORT d[9] (5284:5284:5284) (5366:5366:5366))
        (PORT d[10] (8115:8115:8115) (8484:8484:8484))
        (PORT d[11] (3908:3908:3908) (4006:4006:4006))
        (PORT d[12] (5546:5546:5546) (5583:5583:5583))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (5262:5262:5262))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (5690:5690:5690) (5893:5893:5893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7391:7391:7391) (7388:7388:7388))
        (PORT d[1] (7419:7419:7419) (7546:7546:7546))
        (PORT d[2] (7526:7526:7526) (7510:7510:7510))
        (PORT d[3] (8220:8220:8220) (8296:8296:8296))
        (PORT d[4] (8906:8906:8906) (8789:8789:8789))
        (PORT d[5] (3844:3844:3844) (4073:4073:4073))
        (PORT d[6] (8369:8369:8369) (8438:8438:8438))
        (PORT d[7] (4930:4930:4930) (4979:4979:4979))
        (PORT d[8] (9413:9413:9413) (9583:9583:9583))
        (PORT d[9] (8311:8311:8311) (8473:8473:8473))
        (PORT d[10] (8419:8419:8419) (8575:8575:8575))
        (PORT d[11] (7771:7771:7771) (7781:7781:7781))
        (PORT d[12] (7472:7472:7472) (7546:7546:7546))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT ena (5355:5355:5355) (5426:5426:5426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (5355:5355:5355) (5426:5426:5426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2245:2245:2245))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6246:6246:6246) (6349:6349:6349))
        (PORT d[1] (5012:5012:5012) (5056:5056:5056))
        (PORT d[2] (4309:4309:4309) (4376:4376:4376))
        (PORT d[3] (6657:6657:6657) (6805:6805:6805))
        (PORT d[4] (5000:5000:5000) (5066:5066:5066))
        (PORT d[5] (2386:2386:2386) (2360:2360:2360))
        (PORT d[6] (3282:3282:3282) (3369:3369:3369))
        (PORT d[7] (3002:3002:3002) (3006:3006:3006))
        (PORT d[8] (4975:4975:4975) (5030:5030:5030))
        (PORT d[9] (5132:5132:5132) (5167:5167:5167))
        (PORT d[10] (3114:3114:3114) (3087:3087:3087))
        (PORT d[11] (2374:2374:2374) (2376:2376:2376))
        (PORT d[12] (2169:2169:2169) (2169:2169:2169))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (1986:1986:1986))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (2701:2701:2701) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8768:8768:8768) (8710:8710:8710))
        (PORT d[1] (8762:8762:8762) (8849:8849:8849))
        (PORT d[2] (7131:7131:7131) (7077:7077:7077))
        (PORT d[3] (7510:7510:7510) (7536:7536:7536))
        (PORT d[4] (6654:6654:6654) (6539:6539:6539))
        (PORT d[5] (5149:5149:5149) (5385:5385:5385))
        (PORT d[6] (6320:6320:6320) (6372:6372:6372))
        (PORT d[7] (5466:5466:5466) (5730:5730:5730))
        (PORT d[8] (8305:8305:8305) (8413:8413:8413))
        (PORT d[9] (7845:7845:7845) (7941:7941:7941))
        (PORT d[10] (7039:7039:7039) (7149:7149:7149))
        (PORT d[11] (7538:7538:7538) (7531:7531:7531))
        (PORT d[12] (7342:7342:7342) (7379:7379:7379))
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT ena (2719:2719:2719) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT d[0] (2719:2719:2719) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2149:2149:2149))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6631:6631:6631) (6731:6731:6731))
        (PORT d[1] (5342:5342:5342) (5379:5379:5379))
        (PORT d[2] (4670:4670:4670) (4734:4734:4734))
        (PORT d[3] (5404:5404:5404) (5437:5437:5437))
        (PORT d[4] (4668:4668:4668) (4755:4755:4755))
        (PORT d[5] (2391:2391:2391) (2366:2366:2366))
        (PORT d[6] (3304:3304:3304) (3393:3393:3393))
        (PORT d[7] (2633:2633:2633) (2641:2641:2641))
        (PORT d[8] (1699:1699:1699) (1717:1717:1717))
        (PORT d[9] (5864:5864:5864) (5895:5895:5895))
        (PORT d[10] (5730:5730:5730) (5646:5646:5646))
        (PORT d[11] (2343:2343:2343) (2343:2343:2343))
        (PORT d[12] (1819:1819:1819) (1829:1829:1829))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1637:1637:1637))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (2347:2347:2347) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9087:9087:9087) (9023:9023:9023))
        (PORT d[1] (6071:6071:6071) (6269:6269:6269))
        (PORT d[2] (7109:7109:7109) (7050:7050:7050))
        (PORT d[3] (7887:7887:7887) (7910:7910:7910))
        (PORT d[4] (6999:6999:6999) (6879:6879:6879))
        (PORT d[5] (5498:5498:5498) (5732:5732:5732))
        (PORT d[6] (6353:6353:6353) (6404:6404:6404))
        (PORT d[7] (5058:5058:5058) (5323:5323:5323))
        (PORT d[8] (4329:4329:4329) (4486:4486:4486))
        (PORT d[9] (8220:8220:8220) (8316:8316:8316))
        (PORT d[10] (6821:6821:6821) (6905:6905:6905))
        (PORT d[11] (7929:7929:7929) (7926:7926:7926))
        (PORT d[12] (7694:7694:7694) (7740:7740:7740))
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT ena (2379:2379:2379) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT d[0] (2379:2379:2379) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2656:2656:2656))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9607:9607:9607) (10049:10049:10049))
        (PORT d[1] (5712:5712:5712) (5776:5776:5776))
        (PORT d[2] (6856:6856:6856) (7007:7007:7007))
        (PORT d[3] (7285:7285:7285) (7243:7243:7243))
        (PORT d[4] (5455:5455:5455) (5529:5529:5529))
        (PORT d[5] (6554:6554:6554) (6474:6474:6474))
        (PORT d[6] (6528:6528:6528) (6447:6447:6447))
        (PORT d[7] (9556:9556:9556) (9941:9941:9941))
        (PORT d[8] (5087:5087:5087) (5318:5318:5318))
        (PORT d[9] (9571:9571:9571) (9735:9735:9735))
        (PORT d[10] (5499:5499:5499) (5602:5602:5602))
        (PORT d[11] (5672:5672:5672) (5865:5865:5865))
        (PORT d[12] (5768:5768:5768) (5772:5772:5772))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6517:6517:6517) (6368:6368:6368))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (7139:7139:7139) (6999:6999:6999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3774:3774:3774))
        (PORT d[1] (3671:3671:3671) (3709:3709:3709))
        (PORT d[2] (2993:2993:2993) (3002:3002:3002))
        (PORT d[3] (2700:2700:2700) (2723:2723:2723))
        (PORT d[4] (2753:2753:2753) (2777:2777:2777))
        (PORT d[5] (3156:3156:3156) (3318:3318:3318))
        (PORT d[6] (3019:3019:3019) (3022:3022:3022))
        (PORT d[7] (4685:4685:4685) (4890:4890:4890))
        (PORT d[8] (2686:2686:2686) (2710:2710:2710))
        (PORT d[9] (3104:3104:3104) (3208:3208:3208))
        (PORT d[10] (3868:3868:3868) (3963:3963:3963))
        (PORT d[11] (2740:2740:2740) (2787:2787:2787))
        (PORT d[12] (2645:2645:2645) (2670:2670:2670))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT ena (4656:4656:4656) (4690:4690:4690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (4656:4656:4656) (4690:4690:4690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2428:2428:2428))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10285:10285:10285) (10722:10722:10722))
        (PORT d[1] (6812:6812:6812) (6880:6880:6880))
        (PORT d[2] (7233:7233:7233) (7384:7384:7384))
        (PORT d[3] (8342:8342:8342) (8304:8304:8304))
        (PORT d[4] (5826:5826:5826) (5902:5902:5902))
        (PORT d[5] (7490:7490:7490) (7390:7390:7390))
        (PORT d[6] (6429:6429:6429) (6341:6341:6341))
        (PORT d[7] (10233:10233:10233) (10617:10617:10617))
        (PORT d[8] (3147:3147:3147) (3325:3325:3325))
        (PORT d[9] (7080:7080:7080) (7226:7226:7226))
        (PORT d[10] (6258:6258:6258) (6363:6363:6363))
        (PORT d[11] (6740:6740:6740) (6929:6929:6929))
        (PORT d[12] (6500:6500:6500) (6502:6502:6502))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3995:3995:3995))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT d[0] (4552:4552:4552) (4652:4652:4652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3811:3811:3811))
        (PORT d[1] (4329:4329:4329) (4471:4471:4471))
        (PORT d[2] (3803:3803:3803) (3799:3799:3799))
        (PORT d[3] (3393:3393:3393) (3416:3416:3416))
        (PORT d[4] (1706:1706:1706) (1735:1735:1735))
        (PORT d[5] (3040:3040:3040) (3128:3128:3128))
        (PORT d[6] (4286:4286:4286) (4261:4261:4261))
        (PORT d[7] (5394:5394:5394) (5560:5560:5560))
        (PORT d[8] (4455:4455:4455) (4472:4472:4472))
        (PORT d[9] (3778:3778:3778) (3911:3911:3911))
        (PORT d[10] (4587:4587:4587) (4677:4677:4677))
        (PORT d[11] (3704:3704:3704) (3716:3716:3716))
        (PORT d[12] (3053:3053:3053) (3077:3077:3077))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT ena (6458:6458:6458) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT d[0] (6458:6458:6458) (6491:6491:6491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2418:2418:2418))
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11078:11078:11078) (11567:11567:11567))
        (PORT d[1] (6468:6468:6468) (6551:6551:6551))
        (PORT d[2] (5853:5853:5853) (5964:5964:5964))
        (PORT d[3] (5187:5187:5187) (5160:5160:5160))
        (PORT d[4] (6403:6403:6403) (6475:6475:6475))
        (PORT d[5] (6063:6063:6063) (5981:5981:5981))
        (PORT d[6] (5065:5065:5065) (5011:5011:5011))
        (PORT d[7] (10976:10976:10976) (11384:11384:11384))
        (PORT d[8] (2713:2713:2713) (2849:2849:2849))
        (PORT d[9] (6750:6750:6750) (6836:6836:6836))
        (PORT d[10] (5821:5821:5821) (5989:5989:5989))
        (PORT d[11] (4306:4306:4306) (4458:4458:4458))
        (PORT d[12] (6369:6369:6369) (6302:6302:6302))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4287:4287:4287))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (PORT d[0] (4985:4985:4985) (4918:4918:4918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2888:2888:2888))
        (PORT d[1] (1530:1530:1530) (1578:1578:1578))
        (PORT d[2] (1546:1546:1546) (1595:1595:1595))
        (PORT d[3] (1550:1550:1550) (1594:1594:1594))
        (PORT d[4] (1181:1181:1181) (1226:1226:1226))
        (PORT d[5] (2964:2964:2964) (2990:2990:2990))
        (PORT d[6] (2775:2775:2775) (2763:2763:2763))
        (PORT d[7] (942:942:942) (1002:1002:1002))
        (PORT d[8] (905:905:905) (971:971:971))
        (PORT d[9] (935:935:935) (996:996:996))
        (PORT d[10] (916:916:916) (970:970:970))
        (PORT d[11] (1362:1362:1362) (1375:1375:1375))
        (PORT d[12] (1156:1156:1156) (1178:1178:1178))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT ena (4623:4623:4623) (4645:4645:4645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (4623:4623:4623) (4645:4645:4645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2794:2794:2794))
        (PORT clk (2491:2491:2491) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10253:10253:10253) (10690:10690:10690))
        (PORT d[1] (6821:6821:6821) (6890:6890:6890))
        (PORT d[2] (7566:7566:7566) (7712:7712:7712))
        (PORT d[3] (8323:8323:8323) (8283:8283:8283))
        (PORT d[4] (6178:6178:6178) (6247:6247:6247))
        (PORT d[5] (7780:7780:7780) (7674:7674:7674))
        (PORT d[6] (6437:6437:6437) (6349:6349:6349))
        (PORT d[7] (10239:10239:10239) (10624:10624:10624))
        (PORT d[8] (3415:3415:3415) (3579:3579:3579))
        (PORT d[9] (7851:7851:7851) (7988:7988:7988))
        (PORT d[10] (6315:6315:6315) (6426:6426:6426))
        (PORT d[11] (6716:6716:6716) (6902:6902:6902))
        (PORT d[12] (6515:6515:6515) (6520:6520:6520))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3740:3740:3740))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (PORT d[0] (4337:4337:4337) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2639:2639:2639))
        (PORT d[1] (3928:3928:3928) (4076:4076:4076))
        (PORT d[2] (3809:3809:3809) (3806:3806:3806))
        (PORT d[3] (3748:3748:3748) (3767:3767:3767))
        (PORT d[4] (2068:2068:2068) (2095:2095:2095))
        (PORT d[5] (2717:2717:2717) (2808:2808:2808))
        (PORT d[6] (4293:4293:4293) (4269:4269:4269))
        (PORT d[7] (5360:5360:5360) (5524:5524:5524))
        (PORT d[8] (4454:4454:4454) (4473:4473:4473))
        (PORT d[9] (4093:4093:4093) (4221:4221:4221))
        (PORT d[10] (4599:4599:4599) (4689:4689:4689))
        (PORT d[11] (3116:3116:3116) (3196:3196:3196))
        (PORT d[12] (3387:3387:3387) (3408:3408:3408))
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT ena (6449:6449:6449) (6495:6495:6495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT d[0] (6449:6449:6449) (6495:6495:6495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2351:2351:2351))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10620:10620:10620) (11053:11053:11053))
        (PORT d[1] (7197:7197:7197) (7261:7261:7261))
        (PORT d[2] (7588:7588:7588) (7738:7738:7738))
        (PORT d[3] (8649:8649:8649) (8604:8604:8604))
        (PORT d[4] (6169:6169:6169) (6241:6241:6241))
        (PORT d[5] (7822:7822:7822) (7718:7718:7718))
        (PORT d[6] (6780:6780:6780) (6686:6686:6686))
        (PORT d[7] (8812:8812:8812) (9173:9173:9173))
        (PORT d[8] (2802:2802:2802) (2983:2983:2983))
        (PORT d[9] (7447:7447:7447) (7588:7588:7588))
        (PORT d[10] (6613:6613:6613) (6714:6714:6714))
        (PORT d[11] (7080:7080:7080) (7267:7267:7267))
        (PORT d[12] (6857:6857:6857) (6859:6859:6859))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4704:4704:4704))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT d[0] (5393:5393:5393) (5335:5335:5335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4568:4568:4568))
        (PORT d[1] (3993:3993:3993) (4143:4143:4143))
        (PORT d[2] (3833:3833:3833) (3884:3884:3884))
        (PORT d[3] (3521:3521:3521) (3620:3620:3620))
        (PORT d[4] (2092:2092:2092) (2123:2123:2123))
        (PORT d[5] (2693:2693:2693) (2781:2781:2781))
        (PORT d[6] (4622:4622:4622) (4593:4593:4593))
        (PORT d[7] (5052:5052:5052) (5213:5213:5213))
        (PORT d[8] (4069:4069:4069) (4093:4093:4093))
        (PORT d[9] (3361:3361:3361) (3501:3501:3501))
        (PORT d[10] (3923:3923:3923) (4020:4020:4020))
        (PORT d[11] (3168:3168:3168) (3256:3256:3256))
        (PORT d[12] (3412:3412:3412) (3436:3436:3436))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT ena (6817:6817:6817) (6864:6864:6864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT d[0] (6817:6817:6817) (6864:6864:6864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2468:2468:2468))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9575:9575:9575) (10017:10017:10017))
        (PORT d[1] (6014:6014:6014) (6076:6076:6076))
        (PORT d[2] (6869:6869:6869) (7019:7019:7019))
        (PORT d[3] (7294:7294:7294) (7245:7245:7245))
        (PORT d[4] (5472:5472:5472) (5546:5546:5546))
        (PORT d[5] (7093:7093:7093) (6987:6987:6987))
        (PORT d[6] (6203:6203:6203) (6133:6133:6133))
        (PORT d[7] (9595:9595:9595) (9985:9985:9985))
        (PORT d[8] (4123:4123:4123) (4285:4285:4285))
        (PORT d[9] (9896:9896:9896) (10053:10053:10053))
        (PORT d[10] (5497:5497:5497) (5602:5602:5602))
        (PORT d[11] (6037:6037:6037) (6230:6230:6230))
        (PORT d[12] (5806:5806:5806) (5812:5812:5812))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5700:5700:5700))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (6268:6268:6268) (6360:6360:6360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3785:3785:3785))
        (PORT d[1] (4011:4011:4011) (4047:4047:4047))
        (PORT d[2] (3066:3066:3066) (3079:3079:3079))
        (PORT d[3] (3011:3011:3011) (3026:3026:3026))
        (PORT d[4] (2418:2418:2418) (2446:2446:2446))
        (PORT d[5] (3178:3178:3178) (3344:3344:3344))
        (PORT d[6] (3589:3589:3589) (3567:3567:3567))
        (PORT d[7] (5087:5087:5087) (5291:5291:5291))
        (PORT d[8] (3084:3084:3084) (3105:3105:3105))
        (PORT d[9] (3440:3440:3440) (3537:3537:3537))
        (PORT d[10] (3865:3865:3865) (3916:3916:3916))
        (PORT d[11] (3318:3318:3318) (3329:3329:3329))
        (PORT d[12] (2688:2688:2688) (2709:2709:2709))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT ena (5722:5722:5722) (5769:5769:5769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (5722:5722:5722) (5769:5769:5769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2396:2396:2396))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11098:11098:11098) (11588:11588:11588))
        (PORT d[1] (6103:6103:6103) (6189:6189:6189))
        (PORT d[2] (5817:5817:5817) (5924:5924:5924))
        (PORT d[3] (5180:5180:5180) (5152:5152:5152))
        (PORT d[4] (6071:6071:6071) (6148:6148:6148))
        (PORT d[5] (6049:6049:6049) (5964:5964:5964))
        (PORT d[6] (5069:5069:5069) (5009:5009:5009))
        (PORT d[7] (8824:8824:8824) (9217:9217:9217))
        (PORT d[8] (3004:3004:3004) (3129:3129:3129))
        (PORT d[9] (6720:6720:6720) (6802:6802:6802))
        (PORT d[10] (5826:5826:5826) (5996:5996:5996))
        (PORT d[11] (4318:4318:4318) (4472:4472:4472))
        (PORT d[12] (6061:6061:6061) (6003:6003:6003))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5206:5206:5206) (5023:5023:5023))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (5828:5828:5828) (5654:5654:5654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (899:899:899))
        (PORT d[1] (846:846:846) (886:886:886))
        (PORT d[2] (1539:1539:1539) (1587:1587:1587))
        (PORT d[3] (1549:1549:1549) (1599:1599:1599))
        (PORT d[4] (892:892:892) (945:945:945))
        (PORT d[5] (2973:2973:2973) (3000:3000:3000))
        (PORT d[6] (864:864:864) (920:920:920))
        (PORT d[7] (888:888:888) (929:929:929))
        (PORT d[8] (858:858:858) (918:918:918))
        (PORT d[9] (894:894:894) (950:950:950))
        (PORT d[10] (1461:1461:1461) (1486:1486:1486))
        (PORT d[11] (1342:1342:1342) (1349:1349:1349))
        (PORT d[12] (1143:1143:1143) (1164:1164:1164))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (5353:5353:5353) (5372:5372:5372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (5353:5353:5353) (5372:5372:5372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2835:2835:2835))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9573:9573:9573) (10008:10008:10008))
        (PORT d[1] (5661:5661:5661) (5721:5721:5721))
        (PORT d[2] (6849:6849:6849) (7000:7000:7000))
        (PORT d[3] (6987:6987:6987) (6945:6945:6945))
        (PORT d[4] (5476:5476:5476) (5553:5553:5553))
        (PORT d[5] (6543:6543:6543) (6462:6462:6462))
        (PORT d[6] (6503:6503:6503) (6421:6421:6421))
        (PORT d[7] (9206:9206:9206) (9597:9597:9597))
        (PORT d[8] (4763:4763:4763) (5001:5001:5001))
        (PORT d[9] (9910:9910:9910) (10070:10070:10070))
        (PORT d[10] (5128:5128:5128) (5231:5231:5231))
        (PORT d[11] (5682:5682:5682) (5876:5876:5876))
        (PORT d[12] (5787:5787:5787) (5792:5792:5792))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4685:4685:4685))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (5175:5175:5175) (5316:5316:5316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3379:3379:3379))
        (PORT d[1] (2975:2975:2975) (3030:3030:3030))
        (PORT d[2] (3355:3355:3355) (3353:3353:3353))
        (PORT d[3] (2738:2738:2738) (2763:2763:2763))
        (PORT d[4] (2801:2801:2801) (2829:2829:2829))
        (PORT d[5] (3375:3375:3375) (3551:3551:3551))
        (PORT d[6] (3254:3254:3254) (3235:3235:3235))
        (PORT d[7] (4664:4664:4664) (4866:4866:4866))
        (PORT d[8] (2801:2801:2801) (2828:2828:2828))
        (PORT d[9] (3081:3081:3081) (3182:3182:3182))
        (PORT d[10] (3536:3536:3536) (3597:3597:3597))
        (PORT d[11] (2767:2767:2767) (2822:2822:2822))
        (PORT d[12] (2699:2699:2699) (2731:2731:2731))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (PORT ena (5369:5369:5369) (5417:5417:5417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (PORT d[0] (5369:5369:5369) (5417:5417:5417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2777:2777:2777))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9851:9851:9851) (10270:10270:10270))
        (PORT d[1] (6182:6182:6182) (6214:6214:6214))
        (PORT d[2] (6515:6515:6515) (6672:6672:6672))
        (PORT d[3] (6871:6871:6871) (6832:6832:6832))
        (PORT d[4] (5734:5734:5734) (5795:5795:5795))
        (PORT d[5] (6908:6908:6908) (6822:6822:6822))
        (PORT d[6] (8200:8200:8200) (8349:8349:8349))
        (PORT d[7] (8839:8839:8839) (9230:9230:9230))
        (PORT d[8] (4774:4774:4774) (5014:5014:5014))
        (PORT d[9] (9213:9213:9213) (9380:9380:9380))
        (PORT d[10] (5104:5104:5104) (5204:5204:5204))
        (PORT d[11] (5300:5300:5300) (5493:5493:5493))
        (PORT d[12] (6120:6120:6120) (6119:6119:6119))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5897:5897:5897) (5801:5801:5801))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (6490:6490:6490) (6405:6405:6405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3692:3692:3692))
        (PORT d[1] (2925:2925:2925) (2986:2986:2986))
        (PORT d[2] (3263:3263:3263) (3249:3249:3249))
        (PORT d[3] (2991:2991:2991) (2998:2998:2998))
        (PORT d[4] (3060:3060:3060) (3071:3071:3071))
        (PORT d[5] (3494:3494:3494) (3651:3651:3651))
        (PORT d[6] (3233:3233:3233) (3213:3213:3213))
        (PORT d[7] (4609:4609:4609) (4804:4804:4804))
        (PORT d[8] (3029:3029:3029) (3047:3047:3047))
        (PORT d[9] (3020:3020:3020) (3110:3110:3110))
        (PORT d[10] (3529:3529:3529) (3585:3585:3585))
        (PORT d[11] (3087:3087:3087) (3128:3128:3128))
        (PORT d[12] (2936:2936:2936) (2950:2950:2950))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT ena (5346:5346:5346) (5391:5391:5391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (PORT d[0] (5346:5346:5346) (5391:5391:5391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2527:2527:2527))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9402:9402:9402) (9771:9771:9771))
        (PORT d[1] (6831:6831:6831) (6938:6938:6938))
        (PORT d[2] (7876:7876:7876) (8033:8033:8033))
        (PORT d[3] (8335:8335:8335) (8291:8291:8291))
        (PORT d[4] (7125:7125:7125) (7202:7202:7202))
        (PORT d[5] (9127:9127:9127) (8980:8980:8980))
        (PORT d[6] (7449:7449:7449) (7535:7535:7535))
        (PORT d[7] (8408:8408:8408) (8721:8721:8721))
        (PORT d[8] (4124:4124:4124) (4359:4359:4359))
        (PORT d[9] (8811:8811:8811) (8953:8953:8953))
        (PORT d[10] (5858:5858:5858) (5941:5941:5941))
        (PORT d[11] (6648:6648:6648) (6767:6767:6767))
        (PORT d[12] (7279:7279:7279) (7311:7311:7311))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4788:4788:4788))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT d[0] (5345:5345:5345) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3559:3559:3559))
        (PORT d[1] (3696:3696:3696) (3786:3786:3786))
        (PORT d[2] (5652:5652:5652) (5770:5770:5770))
        (PORT d[3] (3830:3830:3830) (3931:3931:3931))
        (PORT d[4] (5329:5329:5329) (5434:5434:5434))
        (PORT d[5] (3129:3129:3129) (3255:3255:3255))
        (PORT d[6] (4595:4595:4595) (4546:4546:4546))
        (PORT d[7] (4826:4826:4826) (5073:5073:5073))
        (PORT d[8] (4359:4359:4359) (4395:4395:4395))
        (PORT d[9] (4486:4486:4486) (4658:4658:4658))
        (PORT d[10] (10601:10601:10601) (10777:10777:10777))
        (PORT d[11] (3897:3897:3897) (3975:3975:3975))
        (PORT d[12] (5129:5129:5129) (5047:5047:5047))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT ena (6421:6421:6421) (6472:6472:6472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (6421:6421:6421) (6472:6472:6472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2453:2453:2453))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9914:9914:9914) (10344:10344:10344))
        (PORT d[1] (5404:5404:5404) (5477:5477:5477))
        (PORT d[2] (6563:6563:6563) (6717:6717:6717))
        (PORT d[3] (7287:7287:7287) (7247:7247:7247))
        (PORT d[4] (5449:5449:5449) (5512:5512:5512))
        (PORT d[5] (6781:6781:6781) (6680:6680:6680))
        (PORT d[6] (8638:8638:8638) (8809:8809:8809))
        (PORT d[7] (9563:9563:9563) (9949:9949:9949))
        (PORT d[8] (3861:3861:3861) (4035:4035:4035))
        (PORT d[9] (7863:7863:7863) (8077:8077:8077))
        (PORT d[10] (5489:5489:5489) (5593:5593:5593))
        (PORT d[11] (5672:5672:5672) (5866:5866:5866))
        (PORT d[12] (5730:5730:5730) (5727:5727:5727))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4309:4309:4309))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (4550:4550:4550) (4668:4668:4668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3755:3755:3755))
        (PORT d[1] (3981:3981:3981) (4015:4015:4015))
        (PORT d[2] (2694:2694:2694) (2701:2701:2701))
        (PORT d[3] (2423:2423:2423) (2451:2451:2451))
        (PORT d[4] (2446:2446:2446) (2477:2477:2477))
        (PORT d[5] (3155:3155:3155) (3317:3317:3317))
        (PORT d[6] (2316:2316:2316) (2331:2331:2331))
        (PORT d[7] (4712:4712:4712) (4918:4918:4918))
        (PORT d[8] (2435:2435:2435) (2469:2469:2469))
        (PORT d[9] (3074:3074:3074) (3173:3173:3173))
        (PORT d[10] (3527:3527:3527) (3619:3619:3619))
        (PORT d[11] (2732:2732:2732) (2774:2774:2774))
        (PORT d[12] (2399:2399:2399) (2436:2436:2436))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT ena (5731:5731:5731) (5765:5765:5765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (5731:5731:5731) (5765:5765:5765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2690:2690:2690))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9938:9938:9938) (10374:10374:10374))
        (PORT d[1] (6400:6400:6400) (6463:6463:6463))
        (PORT d[2] (6892:6892:6892) (7045:7045:7045))
        (PORT d[3] (7623:7623:7623) (7581:7581:7581))
        (PORT d[4] (5469:5469:5469) (5545:5545:5545))
        (PORT d[5] (7148:7148:7148) (7052:7052:7052))
        (PORT d[6] (5804:5804:5804) (5734:5734:5734))
        (PORT d[7] (9936:9936:9936) (10325:10325:10325))
        (PORT d[8] (3507:3507:3507) (3684:3684:3684))
        (PORT d[9] (7491:7491:7491) (7629:7629:7629))
        (PORT d[10] (5865:5865:5865) (5970:5970:5970))
        (PORT d[11] (6373:6373:6373) (6562:6562:6562))
        (PORT d[12] (6130:6130:6130) (6131:6131:6131))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (6578:6578:6578))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (PORT d[0] (7035:7035:7035) (7209:7209:7209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4145:4145:4145))
        (PORT d[1] (4337:4337:4337) (4367:4367:4367))
        (PORT d[2] (3094:3094:3094) (3114:3114:3114))
        (PORT d[3] (3058:3058:3058) (3081:3081:3081))
        (PORT d[4] (2087:2087:2087) (2118:2118:2118))
        (PORT d[5] (3109:3109:3109) (3265:3265:3265))
        (PORT d[6] (3934:3934:3934) (3909:3909:3909))
        (PORT d[7] (5724:5724:5724) (5881:5881:5881))
        (PORT d[8] (2758:2758:2758) (2784:2784:2784))
        (PORT d[9] (3799:3799:3799) (3891:3891:3891))
        (PORT d[10] (4475:4475:4475) (4558:4558:4558))
        (PORT d[11] (3375:3375:3375) (3395:3395:3395))
        (PORT d[12] (2713:2713:2713) (2738:2738:2738))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT ena (6075:6075:6075) (6120:6120:6120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (6075:6075:6075) (6120:6120:6120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2769:2769:2769))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10281:10281:10281) (10707:10707:10707))
        (PORT d[1] (6427:6427:6427) (6494:6494:6494))
        (PORT d[2] (7232:7232:7232) (7383:7383:7383))
        (PORT d[3] (7970:7970:7970) (7929:7929:7929))
        (PORT d[4] (6114:6114:6114) (6167:6167:6167))
        (PORT d[5] (7480:7480:7480) (7379:7379:7379))
        (PORT d[6] (6414:6414:6414) (6324:6324:6324))
        (PORT d[7] (8737:8737:8737) (9090:9090:9090))
        (PORT d[8] (3479:3479:3479) (3650:3650:3650))
        (PORT d[9] (7540:7540:7540) (7683:7683:7683))
        (PORT d[10] (6275:6275:6275) (6381:6381:6381))
        (PORT d[11] (6694:6694:6694) (6877:6877:6877))
        (PORT d[12] (6153:6153:6153) (6157:6157:6157))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (4120:4120:4120))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT d[0] (4637:4637:4637) (4751:4751:4751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2264:2264:2264))
        (PORT d[1] (4384:4384:4384) (4417:4417:4417))
        (PORT d[2] (3452:3452:3452) (3468:3468:3468))
        (PORT d[3] (3392:3392:3392) (3416:3416:3416))
        (PORT d[4] (2039:2039:2039) (2065:2065:2065))
        (PORT d[5] (3127:3127:3127) (3284:3284:3284))
        (PORT d[6] (4272:4272:4272) (4245:4245:4245))
        (PORT d[7] (5338:5338:5338) (5498:5498:5498))
        (PORT d[8] (4390:4390:4390) (4410:4410:4410))
        (PORT d[9] (3786:3786:3786) (3879:3879:3879))
        (PORT d[10] (4626:4626:4626) (4720:4720:4720))
        (PORT d[11] (3154:3154:3154) (3236:3236:3236))
        (PORT d[12] (3081:3081:3081) (3102:3102:3102))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT ena (6423:6423:6423) (6453:6453:6453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (6423:6423:6423) (6453:6453:6453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2910:2910:2910))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9092:9092:9092) (9458:9458:9458))
        (PORT d[1] (6474:6474:6474) (6582:6582:6582))
        (PORT d[2] (7530:7530:7530) (7689:7689:7689))
        (PORT d[3] (7683:7683:7683) (7650:7650:7650))
        (PORT d[4] (6766:6766:6766) (6868:6868:6868))
        (PORT d[5] (9032:9032:9032) (8875:8875:8875))
        (PORT d[6] (7811:7811:7811) (7932:7932:7932))
        (PORT d[7] (8040:8040:8040) (8353:8353:8353))
        (PORT d[8] (3717:3717:3717) (3946:3946:3946))
        (PORT d[9] (8099:8099:8099) (8247:8247:8247))
        (PORT d[10] (5547:5547:5547) (5637:5637:5637))
        (PORT d[11] (5769:5769:5769) (5924:5924:5924))
        (PORT d[12] (6851:6851:6851) (6873:6873:6873))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (4001:4001:4001))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT d[0] (4529:4529:4529) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3168:3168:3168))
        (PORT d[1] (4064:4064:4064) (4109:4109:4109))
        (PORT d[2] (4568:4568:4568) (4688:4688:4688))
        (PORT d[3] (3204:3204:3204) (3322:3322:3322))
        (PORT d[4] (4255:4255:4255) (4239:4239:4239))
        (PORT d[5] (3480:3480:3480) (3602:3602:3602))
        (PORT d[6] (4224:4224:4224) (4175:4175:4175))
        (PORT d[7] (4433:4433:4433) (4680:4680:4680))
        (PORT d[8] (4779:4779:4779) (4813:4813:4813))
        (PORT d[9] (4180:4180:4180) (4353:4353:4353))
        (PORT d[10] (4256:4256:4256) (4386:4386:4386))
        (PORT d[11] (3533:3533:3533) (3620:3620:3620))
        (PORT d[12] (4566:4566:4566) (4515:4515:4515))
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT ena (6091:6091:6091) (6141:6141:6141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT d[0] (6091:6091:6091) (6141:6141:6141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2913:2913:2913))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9111:9111:9111) (9493:9493:9493))
        (PORT d[1] (5807:5807:5807) (5916:5916:5916))
        (PORT d[2] (6802:6802:6802) (6954:6954:6954))
        (PORT d[3] (6592:6592:6592) (6572:6572:6572))
        (PORT d[4] (5824:5824:5824) (5936:5936:5936))
        (PORT d[5] (7366:7366:7366) (7236:7236:7236))
        (PORT d[6] (7825:7825:7825) (7948:7948:7948))
        (PORT d[7] (8003:8003:8003) (8308:8308:8308))
        (PORT d[8] (3449:3449:3449) (3678:3678:3678))
        (PORT d[9] (7471:7471:7471) (7648:7648:7648))
        (PORT d[10] (4772:4772:4772) (4866:4866:4866))
        (PORT d[11] (5000:5000:5000) (5159:5159:5159))
        (PORT d[12] (6100:6100:6100) (6136:6136:6136))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4354:4354:4354))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (4840:4840:4840) (4985:4985:4985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3184:3184:3184))
        (PORT d[1] (3296:3296:3296) (3346:3346:3346))
        (PORT d[2] (4607:4607:4607) (4717:4717:4717))
        (PORT d[3] (3818:3818:3818) (3908:3908:3908))
        (PORT d[4] (3571:3571:3571) (3569:3569:3569))
        (PORT d[5] (3099:3099:3099) (3249:3249:3249))
        (PORT d[6] (3507:3507:3507) (3459:3459:3459))
        (PORT d[7] (4419:4419:4419) (4660:4660:4660))
        (PORT d[8] (3389:3389:3389) (3445:3445:3445))
        (PORT d[9] (3808:3808:3808) (3869:3869:3869))
        (PORT d[10] (3969:3969:3969) (4094:4094:4094))
        (PORT d[11] (3142:3142:3142) (3225:3225:3225))
        (PORT d[12] (3550:3550:3550) (3521:3521:3521))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (5434:5434:5434) (5484:5484:5484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (5434:5434:5434) (5484:5484:5484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2705:2705:2705))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9560:9560:9560) (9995:9995:9995))
        (PORT d[1] (6195:6195:6195) (6229:6229:6229))
        (PORT d[2] (7106:7106:7106) (7219:7219:7219))
        (PORT d[3] (6963:6963:6963) (6922:6922:6922))
        (PORT d[4] (5504:5504:5504) (5583:5583:5583))
        (PORT d[5] (6864:6864:6864) (6776:6776:6776))
        (PORT d[6] (8232:8232:8232) (8410:8410:8410))
        (PORT d[7] (9196:9196:9196) (9586:9586:9586))
        (PORT d[8] (4756:4756:4756) (4994:4994:4994))
        (PORT d[9] (9521:9521:9521) (9681:9681:9681))
        (PORT d[10] (5120:5120:5120) (5222:5222:5222))
        (PORT d[11] (4553:4553:4553) (4702:4702:4702))
        (PORT d[12] (6134:6134:6134) (6133:6133:6133))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3685:3685:3685))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (4154:4154:4154) (4316:4316:4316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3672:3672:3672))
        (PORT d[1] (3620:3620:3620) (3653:3653:3653))
        (PORT d[2] (3360:3360:3360) (3357:3357:3357))
        (PORT d[3] (2775:2775:2775) (2802:2802:2802))
        (PORT d[4] (2802:2802:2802) (2830:2830:2830))
        (PORT d[5] (3387:3387:3387) (3553:3553:3553))
        (PORT d[6] (2703:2703:2703) (2717:2717:2717))
        (PORT d[7] (4358:4358:4358) (4569:4569:4569))
        (PORT d[8] (2985:2985:2985) (3001:3001:3001))
        (PORT d[9] (3205:3205:3205) (3288:3288:3288))
        (PORT d[10] (3469:3469:3469) (3526:3526:3526))
        (PORT d[11] (3077:3077:3077) (3117:3117:3117))
        (PORT d[12] (2668:2668:2668) (2696:2696:2696))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT ena (5371:5371:5371) (5405:5405:5405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (5371:5371:5371) (5405:5405:5405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2159:2159:2159))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6963:6963:6963) (7132:7132:7132))
        (PORT d[1] (6810:6810:6810) (6890:6890:6890))
        (PORT d[2] (6575:6575:6575) (6679:6679:6679))
        (PORT d[3] (5849:5849:5849) (5815:5815:5815))
        (PORT d[4] (6778:6778:6778) (6819:6819:6819))
        (PORT d[5] (6819:6819:6819) (6729:6729:6729))
        (PORT d[6] (5809:5809:5809) (5753:5753:5753))
        (PORT d[7] (6719:6719:6719) (6867:6867:6867))
        (PORT d[8] (2632:2632:2632) (2766:2766:2766))
        (PORT d[9] (6371:6371:6371) (6461:6461:6461))
        (PORT d[10] (6551:6551:6551) (6716:6716:6716))
        (PORT d[11] (3526:3526:3526) (3592:3592:3592))
        (PORT d[12] (6799:6799:6799) (6734:6734:6734))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5971:5971:5971) (5828:5828:5828))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (6593:6593:6593) (6459:6459:6459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2681:2681:2681))
        (PORT d[1] (1545:1545:1545) (1598:1598:1598))
        (PORT d[2] (4098:4098:4098) (4086:4086:4086))
        (PORT d[3] (2924:2924:2924) (2956:2956:2956))
        (PORT d[4] (3393:3393:3393) (3421:3421:3421))
        (PORT d[5] (2215:2215:2215) (2240:2240:2240))
        (PORT d[6] (2434:2434:2434) (2424:2424:2424))
        (PORT d[7] (1340:1340:1340) (1407:1407:1407))
        (PORT d[8] (1211:1211:1211) (1274:1274:1274))
        (PORT d[9] (1624:1624:1624) (1682:1682:1682))
        (PORT d[10] (1624:1624:1624) (1670:1670:1670))
        (PORT d[11] (2048:2048:2048) (2051:2051:2051))
        (PORT d[12] (1595:1595:1595) (1647:1647:1647))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (5301:5301:5301) (5318:5318:5318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (5301:5301:5301) (5318:5318:5318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2174:2174:2174))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10976:10976:10976) (11402:11402:11402))
        (PORT d[1] (7515:7515:7515) (7577:7577:7577))
        (PORT d[2] (7943:7943:7943) (8091:8091:8091))
        (PORT d[3] (8631:8631:8631) (8583:8583:8583))
        (PORT d[4] (6561:6561:6561) (6632:6632:6632))
        (PORT d[5] (8151:8151:8151) (8044:8044:8044))
        (PORT d[6] (7078:7078:7078) (7133:7133:7133))
        (PORT d[7] (9168:9168:9168) (9525:9525:9525))
        (PORT d[8] (2777:2777:2777) (2955:2955:2955))
        (PORT d[9] (7810:7810:7810) (7949:7949:7949))
        (PORT d[10] (4624:4624:4624) (4701:4701:4701))
        (PORT d[11] (7438:7438:7438) (7621:7621:7621))
        (PORT d[12] (6858:6858:6858) (6864:6864:6864))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3976:3976:3976))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (4513:4513:4513) (4607:4607:4607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (4244:4244:4244))
        (PORT d[1] (3929:3929:3929) (4071:4071:4071))
        (PORT d[2] (3842:3842:3842) (3893:3893:3893))
        (PORT d[3] (4082:4082:4082) (4097:4097:4097))
        (PORT d[4] (2421:2421:2421) (2449:2449:2449))
        (PORT d[5] (2683:2683:2683) (2767:2767:2767))
        (PORT d[6] (10834:10834:10834) (10766:10766:10766))
        (PORT d[7] (4642:4642:4642) (4803:4803:4803))
        (PORT d[8] (3742:3742:3742) (3767:3767:3767))
        (PORT d[9] (3739:3739:3739) (3869:3869:3869))
        (PORT d[10] (9589:9589:9589) (9707:9707:9707))
        (PORT d[11] (11174:11174:11174) (11100:11100:11100))
        (PORT d[12] (3769:3769:3769) (3790:3790:3790))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT ena (7162:7162:7162) (7195:7195:7195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT d[0] (7162:7162:7162) (7195:7195:7195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2130:2130:2130))
        (PORT clk (2546:2546:2546) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11617:11617:11617) (12041:12041:12041))
        (PORT d[1] (7869:7869:7869) (7936:7936:7936))
        (PORT d[2] (8648:8648:8648) (8792:8792:8792))
        (PORT d[3] (9349:9349:9349) (9304:9304:9304))
        (PORT d[4] (7314:7314:7314) (7392:7392:7392))
        (PORT d[5] (8836:8836:8836) (8726:8726:8726))
        (PORT d[6] (7801:7801:7801) (7848:7848:7848))
        (PORT d[7] (6405:6405:6405) (6524:6524:6524))
        (PORT d[8] (3156:3156:3156) (3335:3335:3335))
        (PORT d[9] (7066:7066:7066) (7187:7187:7187))
        (PORT d[10] (5344:5344:5344) (5417:5417:5417))
        (PORT d[11] (4377:4377:4377) (4537:4537:4537))
        (PORT d[12] (7575:7575:7575) (7576:7576:7576))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4792:4792:4792))
        (PORT clk (2542:2542:2542) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2573:2573:2573))
        (PORT d[0] (5477:5477:5477) (5423:5423:5423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3790:3790:3790))
        (PORT d[1] (3894:3894:3894) (4037:4037:4037))
        (PORT d[2] (3865:3865:3865) (3906:3906:3906))
        (PORT d[3] (3489:3489:3489) (3624:3624:3624))
        (PORT d[4] (6363:6363:6363) (6526:6526:6526))
        (PORT d[5] (2742:2742:2742) (2829:2829:2829))
        (PORT d[6] (10175:10175:10175) (10115:10115:10115))
        (PORT d[7] (3933:3933:3933) (4098:4098:4098))
        (PORT d[8] (3000:3000:3000) (3017:3017:3017))
        (PORT d[9] (4554:4554:4554) (4714:4714:4714))
        (PORT d[10] (4569:4569:4569) (4696:4696:4696))
        (PORT d[11] (3459:3459:3459) (3535:3535:3535))
        (PORT d[12] (4451:4451:4451) (4465:4465:4465))
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT ena (7909:7909:7909) (7960:7960:7960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (PORT d[0] (7909:7909:7909) (7960:7960:7960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2166:2166:2166))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11295:11295:11295) (11720:11720:11720))
        (PORT d[1] (7901:7901:7901) (7966:7966:7966))
        (PORT d[2] (8300:8300:8300) (8447:8447:8447))
        (PORT d[3] (9369:9369:9369) (9324:9324:9324))
        (PORT d[4] (7288:7288:7288) (7361:7361:7361))
        (PORT d[5] (8797:8797:8797) (8682:8682:8682))
        (PORT d[6] (7781:7781:7781) (7826:7826:7826))
        (PORT d[7] (9542:9542:9542) (9898:9898:9898))
        (PORT d[8] (2767:2767:2767) (2940:2940:2940))
        (PORT d[9] (6765:6765:6765) (6892:6892:6892))
        (PORT d[10] (4950:4950:4950) (5026:5026:5026))
        (PORT d[11] (7735:7735:7735) (7910:7910:7910))
        (PORT d[12] (7553:7553:7553) (7552:7552:7552))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3865:3865:3865))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (PORT d[0] (4461:4461:4461) (4518:4518:4518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3864:3864:3864))
        (PORT d[1] (3612:3612:3612) (3749:3749:3749))
        (PORT d[2] (3847:3847:3847) (3900:3900:3900))
        (PORT d[3] (3517:3517:3517) (3646:3646:3646))
        (PORT d[4] (2798:2798:2798) (2822:2822:2822))
        (PORT d[5] (2380:2380:2380) (2471:2471:2471))
        (PORT d[6] (10183:10183:10183) (10124:10124:10124))
        (PORT d[7] (4584:4584:4584) (4739:4739:4739))
        (PORT d[8] (3346:3346:3346) (3368:3368:3368))
        (PORT d[9] (4895:4895:4895) (5046:5046:5046))
        (PORT d[10] (9208:9208:9208) (9332:9332:9332))
        (PORT d[11] (10786:10786:10786) (10715:10715:10715))
        (PORT d[12] (4096:4096:4096) (4115:4115:4115))
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT ena (7551:7551:7551) (7602:7602:7602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (PORT d[0] (7551:7551:7551) (7602:7602:7602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2002:2002:2002))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7277:7277:7277) (7431:7431:7431))
        (PORT d[1] (6787:6787:6787) (6866:6866:6866))
        (PORT d[2] (6583:6583:6583) (6689:6689:6689))
        (PORT d[3] (5889:5889:5889) (5858:5858:5858))
        (PORT d[4] (6767:6767:6767) (6839:6839:6839))
        (PORT d[5] (6827:6827:6827) (6737:6737:6737))
        (PORT d[6] (5792:5792:5792) (5742:5742:5742))
        (PORT d[7] (11348:11348:11348) (11753:11753:11753))
        (PORT d[8] (2259:2259:2259) (2382:2382:2382))
        (PORT d[9] (6340:6340:6340) (6431:6431:6431))
        (PORT d[10] (6532:6532:6532) (6696:6696:6696))
        (PORT d[11] (3489:3489:3489) (3569:3569:3569))
        (PORT d[12] (3688:3688:3688) (3666:3666:3666))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5206:5206:5206) (5240:5240:5240))
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (PORT d[0] (5828:5828:5828) (5871:5871:5871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2642:2642:2642))
        (PORT d[1] (1563:1563:1563) (1606:1606:1606))
        (PORT d[2] (4090:4090:4090) (4077:4077:4077))
        (PORT d[3] (2532:2532:2532) (2568:2568:2568))
        (PORT d[4] (3365:3365:3365) (3391:3391:3391))
        (PORT d[5] (2207:2207:2207) (2232:2232:2232))
        (PORT d[6] (2445:2445:2445) (2434:2434:2434))
        (PORT d[7] (1341:1341:1341) (1408:1408:1408))
        (PORT d[8] (1537:1537:1537) (1593:1593:1593))
        (PORT d[9] (1648:1648:1648) (1704:1704:1704))
        (PORT d[10] (1670:1670:1670) (1722:1722:1722))
        (PORT d[11] (2033:2033:2033) (2037:2037:2037))
        (PORT d[12] (1604:1604:1604) (1656:1656:1656))
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT ena (5336:5336:5336) (5354:5354:5354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2484:2484:2484))
        (PORT d[0] (5336:5336:5336) (5354:5354:5354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2204:2204:2204))
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10931:10931:10931) (11363:11363:11363))
        (PORT d[1] (7548:7548:7548) (7612:7612:7612))
        (PORT d[2] (8278:8278:8278) (8421:8421:8421))
        (PORT d[3] (9005:9005:9005) (8962:8962:8962))
        (PORT d[4] (6902:6902:6902) (6974:6974:6974))
        (PORT d[5] (8452:8452:8452) (8340:8340:8340))
        (PORT d[6] (7413:7413:7413) (7461:7461:7461))
        (PORT d[7] (9176:9176:9176) (9533:9533:9533))
        (PORT d[8] (2775:2775:2775) (2949:2949:2949))
        (PORT d[9] (8173:8173:8173) (8312:8312:8312))
        (PORT d[10] (4590:4590:4590) (4664:4664:4664))
        (PORT d[11] (4752:4752:4752) (4910:4910:4910))
        (PORT d[12] (7208:7208:7208) (7210:7210:7210))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5257:5257:5257) (5309:5309:5309))
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (PORT d[0] (5906:5906:5906) (5969:5969:5969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4253:4253:4253))
        (PORT d[1] (3531:3531:3531) (3679:3679:3679))
        (PORT d[2] (3823:3823:3823) (3872:3872:3872))
        (PORT d[3] (4776:4776:4776) (4851:4851:4851))
        (PORT d[4] (2776:2776:2776) (2798:2798:2798))
        (PORT d[5] (2236:2236:2236) (2319:2319:2319))
        (PORT d[6] (10531:10531:10531) (10469:10469:10469))
        (PORT d[7] (4663:4663:4663) (4828:4828:4828))
        (PORT d[8] (3687:3687:3687) (3704:3704:3704))
        (PORT d[9] (5226:5226:5226) (5371:5371:5371))
        (PORT d[10] (9598:9598:9598) (9719:9719:9719))
        (PORT d[11] (11155:11155:11155) (11079:11079:11079))
        (PORT d[12] (4430:4430:4430) (4445:4445:4445))
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT ena (7187:7187:7187) (7237:7237:7237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (PORT d[0] (7187:7187:7187) (7237:7237:7237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2215:2215:2215))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10970:10970:10970) (11398:11398:11398))
        (PORT d[1] (7173:7173:7173) (7244:7244:7244))
        (PORT d[2] (7936:7936:7936) (8083:8083:8083))
        (PORT d[3] (8662:8662:8662) (8621:8621:8621))
        (PORT d[4] (6562:6562:6562) (6634:6634:6634))
        (PORT d[5] (8122:8122:8122) (8011:8011:8011))
        (PORT d[6] (6756:6756:6756) (6659:6659:6659))
        (PORT d[7] (8827:8827:8827) (9194:9194:9194))
        (PORT d[8] (2793:2793:2793) (2973:2973:2973))
        (PORT d[9] (7809:7809:7809) (7948:7948:7948))
        (PORT d[10] (4198:4198:4198) (4276:4276:4276))
        (PORT d[11] (7427:7427:7427) (7603:7603:7603))
        (PORT d[12] (6864:6864:6864) (6867:6867:6867))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5049:5049:5049))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT d[0] (5784:5784:5784) (5680:5680:5680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4257:4257:4257))
        (PORT d[1] (3942:3942:3942) (4068:4068:4068))
        (PORT d[2] (3814:3814:3814) (3862:3862:3862))
        (PORT d[3] (3151:3151:3151) (3258:3258:3258))
        (PORT d[4] (2440:2440:2440) (2468:2468:2468))
        (PORT d[5] (2414:2414:2414) (2509:2509:2509))
        (PORT d[6] (4660:4660:4660) (4632:4632:4632))
        (PORT d[7] (5044:5044:5044) (5205:5205:5205))
        (PORT d[8] (3743:3743:3743) (3768:3768:3768))
        (PORT d[9] (3706:3706:3706) (3835:3835:3835))
        (PORT d[10] (9620:9620:9620) (9743:9743:9743))
        (PORT d[11] (3140:3140:3140) (3222:3222:3222))
        (PORT d[12] (3745:3745:3745) (3765:3765:3765))
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT ena (7164:7164:7164) (7210:7210:7210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (PORT d[0] (7164:7164:7164) (7210:7210:7210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2668:2668:2668))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8646:8646:8646) (8989:8989:8989))
        (PORT d[1] (7179:7179:7179) (7285:7285:7285))
        (PORT d[2] (8216:8216:8216) (8374:8374:8374))
        (PORT d[3] (8332:8332:8332) (8290:8290:8290))
        (PORT d[4] (7520:7520:7520) (7612:7612:7612))
        (PORT d[5] (9486:9486:9486) (9337:9337:9337))
        (PORT d[6] (7471:7471:7471) (7563:7563:7563))
        (PORT d[7] (8780:8780:8780) (9087:9087:9087))
        (PORT d[8] (4444:4444:4444) (4676:4676:4676))
        (PORT d[9] (8799:8799:8799) (8941:8941:8941))
        (PORT d[10] (6209:6209:6209) (6290:6290:6290))
        (PORT d[11] (6957:6957:6957) (7075:7075:7075))
        (PORT d[12] (7597:7597:7597) (7624:7624:7624))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4721:4721:4721))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT d[0] (5179:5179:5179) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3604:3604:3604))
        (PORT d[1] (3389:3389:3389) (3488:3488:3488))
        (PORT d[2] (5658:5658:5658) (5775:5775:5775))
        (PORT d[3] (3224:3224:3224) (3344:3344:3344))
        (PORT d[4] (4956:4956:4956) (5065:5065:5065))
        (PORT d[5] (2776:2776:2776) (2901:2901:2901))
        (PORT d[6] (4963:4963:4963) (4917:4917:4917))
        (PORT d[7] (5166:5166:5166) (5407:5407:5407))
        (PORT d[8] (4752:4752:4752) (4785:4785:4785))
        (PORT d[9] (5988:5988:5988) (6180:6180:6180))
        (PORT d[10] (9965:9965:9965) (10152:10152:10152))
        (PORT d[11] (4782:4782:4782) (4831:4831:4831))
        (PORT d[12] (5271:5271:5271) (5216:5216:5216))
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT ena (5810:5810:5810) (5911:5911:5911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT d[0] (5810:5810:5810) (5911:5911:5911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1967:1967:1967))
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7597:7597:7597) (7742:7742:7742))
        (PORT d[1] (5069:5069:5069) (5125:5125:5125))
        (PORT d[2] (6926:6926:6926) (7031:7031:7031))
        (PORT d[3] (6204:6204:6204) (6168:6168:6168))
        (PORT d[4] (7117:7117:7117) (7151:7151:7151))
        (PORT d[5] (7177:7177:7177) (7086:7086:7086))
        (PORT d[6] (6168:6168:6168) (6113:6113:6113))
        (PORT d[7] (6721:6721:6721) (6871:6871:6871))
        (PORT d[8] (2363:2363:2363) (2501:2501:2501))
        (PORT d[9] (6367:6367:6367) (6448:6448:6448))
        (PORT d[10] (4500:4500:4500) (4536:4536:4536))
        (PORT d[11] (5091:5091:5091) (5247:5247:5247))
        (PORT d[12] (4393:4393:4393) (4357:4357:4357))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6388:6388:6388) (6349:6349:6349))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (PORT d[0] (7010:7010:7010) (6980:6980:6980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2259:2259:2259))
        (PORT d[1] (1951:1951:1951) (2004:2004:2004))
        (PORT d[2] (3675:3675:3675) (3657:3657:3657))
        (PORT d[3] (2538:2538:2538) (2573:2573:2573))
        (PORT d[4] (3052:3052:3052) (3086:3086:3086))
        (PORT d[5] (3965:3965:3965) (4076:4076:4076))
        (PORT d[6] (3484:3484:3484) (3464:3464:3464))
        (PORT d[7] (1703:1703:1703) (1773:1773:1773))
        (PORT d[8] (1558:1558:1558) (1617:1617:1617))
        (PORT d[9] (2028:2028:2028) (2083:2083:2083))
        (PORT d[10] (1989:1989:1989) (2036:2036:2036))
        (PORT d[11] (2396:2396:2396) (2401:2401:2401))
        (PORT d[12] (1951:1951:1951) (2003:2003:2003))
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT ena (5644:5644:5644) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (PORT d[0] (5644:5644:5644) (5661:5661:5661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2692:2692:2692))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8684:8684:8684) (9032:9032:9032))
        (PORT d[1] (6806:6806:6806) (6911:6911:6911))
        (PORT d[2] (7878:7878:7878) (8036:8036:8036))
        (PORT d[3] (7966:7966:7966) (7935:7935:7935))
        (PORT d[4] (7173:7173:7173) (7272:7272:7272))
        (PORT d[5] (9110:9110:9110) (8963:8963:8963))
        (PORT d[6] (7441:7441:7441) (7532:7532:7532))
        (PORT d[7] (8409:8409:8409) (8721:8721:8721))
        (PORT d[8] (4106:4106:4106) (4340:4340:4340))
        (PORT d[9] (8792:8792:8792) (8933:8933:8933))
        (PORT d[10] (6200:6200:6200) (6281:6281:6281))
        (PORT d[11] (6657:6657:6657) (6783:6783:6783))
        (PORT d[12] (7249:7249:7249) (7284:7284:7284))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4737:4737:4737) (4788:4788:4788))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (5359:5359:5359) (5419:5419:5419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3262:3262:3262))
        (PORT d[1] (3683:3683:3683) (3769:3769:3769))
        (PORT d[2] (5677:5677:5677) (5796:5796:5796))
        (PORT d[3] (3862:3862:3862) (3967:3967:3967))
        (PORT d[4] (4990:4990:4990) (5098:5098:5098))
        (PORT d[5] (3109:3109:3109) (3230:3230:3230))
        (PORT d[6] (4970:4970:4970) (4925:4925:4925))
        (PORT d[7] (4834:4834:4834) (5080:5080:5080))
        (PORT d[8] (4382:4382:4382) (4420:4420:4420))
        (PORT d[9] (4182:4182:4182) (4359:4359:4359))
        (PORT d[10] (10318:10318:10318) (10505:10505:10505))
        (PORT d[11] (3885:3885:3885) (3970:3970:3970))
        (PORT d[12] (4923:4923:4923) (4870:4870:4870))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (6421:6421:6421) (6472:6472:6472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (6421:6421:6421) (6472:6472:6472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2456:2456:2456))
        (PORT clk (2536:2536:2536) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11290:11290:11290) (11714:11714:11714))
        (PORT d[1] (7867:7867:7867) (7929:7929:7929))
        (PORT d[2] (8299:8299:8299) (8446:8446:8446))
        (PORT d[3] (8961:8961:8961) (8908:8908:8908))
        (PORT d[4] (6937:6937:6937) (7011:7011:7011))
        (PORT d[5] (8783:8783:8783) (8666:8666:8666))
        (PORT d[6] (7422:7422:7422) (7471:7471:7471))
        (PORT d[7] (9509:9509:9509) (9864:9864:9864))
        (PORT d[8] (2798:2798:2798) (2976:2976:2976))
        (PORT d[9] (8150:8150:8150) (8286:8286:8286))
        (PORT d[10] (4966:4966:4966) (5045:5045:5045))
        (PORT d[11] (7755:7755:7755) (7933:7933:7933))
        (PORT d[12] (7217:7217:7217) (7219:7219:7219))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4426:4426:4426))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2563:2563:2563))
        (PORT d[0] (4911:4911:4911) (5057:5057:5057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3882:3882:3882))
        (PORT d[1] (3578:3578:3578) (3712:3712:3712))
        (PORT d[2] (3856:3856:3856) (3905:3905:3905))
        (PORT d[3] (5117:5117:5117) (5179:5179:5179))
        (PORT d[4] (2770:2770:2770) (2793:2793:2793))
        (PORT d[5] (2377:2377:2377) (2470:2470:2470))
        (PORT d[6] (10522:10522:10522) (10460:10460:10460))
        (PORT d[7] (4307:4307:4307) (4473:4473:4473))
        (PORT d[8] (3323:3323:3323) (3342:3342:3342))
        (PORT d[9] (4927:4927:4927) (5080:5080:5080))
        (PORT d[10] (4263:4263:4263) (4395:4395:4395))
        (PORT d[11] (10766:10766:10766) (10696:10696:10696))
        (PORT d[12] (4116:4116:4116) (4130:4130:4130))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT ena (7551:7551:7551) (7601:7601:7601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (7551:7551:7551) (7601:7601:7601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2608:2608:2608))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8686:8686:8686) (9031:9031:9031))
        (PORT d[1] (7186:7186:7186) (7292:7292:7292))
        (PORT d[2] (8217:8217:8217) (8371:8371:8371))
        (PORT d[3] (8367:8367:8367) (8332:8332:8332))
        (PORT d[4] (7478:7478:7478) (7554:7554:7554))
        (PORT d[5] (9495:9495:9495) (9345:9345:9345))
        (PORT d[6] (7447:7447:7447) (7536:7536:7536))
        (PORT d[7] (8761:8761:8761) (9067:9067:9067))
        (PORT d[8] (4485:4485:4485) (4720:4720:4720))
        (PORT d[9] (7465:7465:7465) (7601:7601:7601))
        (PORT d[10] (6558:6558:6558) (6641:6641:6641))
        (PORT d[11] (6989:6989:6989) (7108:7108:7108))
        (PORT d[12] (7610:7610:7610) (7645:7645:7645))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (6001:6001:6001))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (6545:6545:6545) (6657:6657:6657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3247:3247:3247))
        (PORT d[1] (3777:3777:3777) (3872:3872:3872))
        (PORT d[2] (5296:5296:5296) (5418:5418:5418))
        (PORT d[3] (3494:3494:3494) (3603:3603:3603))
        (PORT d[4] (4622:4622:4622) (4737:4737:4737))
        (PORT d[5] (2774:2774:2774) (2900:2900:2900))
        (PORT d[6] (5021:5021:5021) (4981:4981:4981))
        (PORT d[7] (5224:5224:5224) (5470:5470:5470))
        (PORT d[8] (4734:4734:4734) (4767:4767:4767))
        (PORT d[9] (6045:6045:6045) (6240:6240:6240))
        (PORT d[10] (9996:9996:9996) (10185:10185:10185))
        (PORT d[11] (12134:12134:12134) (12085:12085:12085))
        (PORT d[12] (5278:5278:5278) (5224:5224:5224))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (5854:5854:5854) (5961:5961:5961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (5854:5854:5854) (5961:5961:5961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2502:2502:2502))
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11330:11330:11330) (11744:11744:11744))
        (PORT d[1] (7549:7549:7549) (7613:7613:7613))
        (PORT d[2] (7944:7944:7944) (8092:8092:8092))
        (PORT d[3] (9025:9025:9025) (8982:8982:8982))
        (PORT d[4] (6912:6912:6912) (6983:6983:6983))
        (PORT d[5] (8161:8161:8161) (8053:8053:8053))
        (PORT d[6] (7048:7048:7048) (7098:7098:7098))
        (PORT d[7] (9201:9201:9201) (9559:9559:9559))
        (PORT d[8] (2739:2739:2739) (2914:2914:2914))
        (PORT d[9] (6747:6747:6747) (6863:6863:6863))
        (PORT d[10] (4608:4608:4608) (4683:4683:4683))
        (PORT d[11] (7418:7418:7418) (7603:7603:7603))
        (PORT d[12] (7194:7194:7194) (7194:7194:7194))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4220:4220:4220))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (PORT d[0] (4724:4724:4724) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4147:4147:4147) (4282:4282:4282))
        (PORT d[1] (4205:4205:4205) (4331:4331:4331))
        (PORT d[2] (3863:3863:3863) (3916:3916:3916))
        (PORT d[3] (4083:4083:4083) (4097:4097:4097))
        (PORT d[4] (2449:2449:2449) (2479:2479:2479))
        (PORT d[5] (2333:2333:2333) (2419:2419:2419))
        (PORT d[6] (10827:10827:10827) (10759:10759:10759))
        (PORT d[7] (4641:4641:4641) (4802:4802:4802))
        (PORT d[8] (3707:3707:3707) (3730:3730:3730))
        (PORT d[9] (5227:5227:5227) (5372:5372:5372))
        (PORT d[10] (9612:9612:9612) (9735:9735:9735))
        (PORT d[11] (11136:11136:11136) (11058:11058:11058))
        (PORT d[12] (4095:4095:4095) (4109:4109:4109))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT ena (7197:7197:7197) (7232:7232:7232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (7197:7197:7197) (7232:7232:7232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1816:1816:1816))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11605:11605:11605) (12030:12030:12030))
        (PORT d[1] (8242:8242:8242) (8304:8304:8304))
        (PORT d[2] (8983:8983:8983) (9123:9123:9123))
        (PORT d[3] (9697:9697:9697) (9651:9651:9651))
        (PORT d[4] (7645:7645:7645) (7717:7717:7717))
        (PORT d[5] (9156:9156:9156) (9040:9040:9040))
        (PORT d[6] (7437:7437:7437) (7519:7519:7519))
        (PORT d[7] (6386:6386:6386) (6503:6503:6503))
        (PORT d[8] (3515:3515:3515) (3695:3695:3695))
        (PORT d[9] (8838:8838:8838) (8969:8969:8969))
        (PORT d[10] (5332:5332:5332) (5404:5404:5404))
        (PORT d[11] (4457:4457:4457) (4534:4534:4534))
        (PORT d[12] (7927:7927:7927) (7926:7926:7926))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3154:3154:3154))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (PORT d[0] (3771:3771:3771) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8143:8143:8143) (8168:8168:8168))
        (PORT d[1] (9843:9843:9843) (9951:9951:9951))
        (PORT d[2] (4245:4245:4245) (4322:4322:4322))
        (PORT d[3] (3798:3798:3798) (3906:3906:3906))
        (PORT d[4] (5992:5992:5992) (6161:6161:6161))
        (PORT d[5] (2724:2724:2724) (2810:2810:2810))
        (PORT d[6] (9794:9794:9794) (9732:9732:9732))
        (PORT d[7] (6653:6653:6653) (6951:6951:6951))
        (PORT d[8] (4916:4916:4916) (5149:5149:5149))
        (PORT d[9] (4176:4176:4176) (4339:4339:4339))
        (PORT d[10] (8534:8534:8534) (8665:8665:8665))
        (PORT d[11] (10141:10141:10141) (10083:10083:10083))
        (PORT d[12] (9492:9492:9492) (9690:9690:9690))
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT ena (8239:8239:8239) (8288:8288:8288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT d[0] (8239:8239:8239) (8288:8288:8288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2670:2670:2670))
        (PORT clk (2539:2539:2539) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8699:8699:8699) (9042:9042:9042))
        (PORT d[1] (7161:7161:7161) (7266:7266:7266))
        (PORT d[2] (8546:8546:8546) (8699:8699:8699))
        (PORT d[3] (8318:8318:8318) (8287:8287:8287))
        (PORT d[4] (7507:7507:7507) (7600:7600:7600))
        (PORT d[5] (9552:9552:9552) (9409:9409:9409))
        (PORT d[6] (7479:7479:7479) (7572:7572:7572))
        (PORT d[7] (8761:8761:8761) (9068:9068:9068))
        (PORT d[8] (3155:3155:3155) (3356:3356:3356))
        (PORT d[9] (7114:7114:7114) (7259:7259:7259))
        (PORT d[10] (6598:6598:6598) (6686:6686:6686))
        (PORT d[11] (6990:6990:6990) (7111:7111:7111))
        (PORT d[12] (7605:7605:7605) (7638:7638:7638))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4129:4129:4129))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2565:2565:2565))
        (PORT d[0] (4668:4668:4668) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3638:3638:3638))
        (PORT d[1] (3763:3763:3763) (3859:3859:3859))
        (PORT d[2] (5323:5323:5323) (5446:5446:5446))
        (PORT d[3] (3521:3521:3521) (3629:3629:3629))
        (PORT d[4] (4621:4621:4621) (4736:4736:4736))
        (PORT d[5] (2754:2754:2754) (2876:2876:2876))
        (PORT d[6] (5337:5337:5337) (5293:5293:5293))
        (PORT d[7] (6202:6202:6202) (6422:6422:6422))
        (PORT d[8] (4735:4735:4735) (4768:4768:4768))
        (PORT d[9] (5644:5644:5644) (5849:5849:5849))
        (PORT d[10] (9958:9958:9958) (10144:10144:10144))
        (PORT d[11] (4819:4819:4819) (4860:4860:4860))
        (PORT d[12] (5279:5279:5279) (5225:5225:5225))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT ena (5864:5864:5864) (5971:5971:5971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT d[0] (5864:5864:5864) (5971:5971:5971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2685:2685:2685))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8730:8730:8730) (9078:9078:9078))
        (PORT d[1] (7075:7075:7075) (7160:7160:7160))
        (PORT d[2] (8209:8209:8209) (8363:8363:8363))
        (PORT d[3] (8032:8032:8032) (8005:8005:8005))
        (PORT d[4] (7145:7145:7145) (7247:7247:7247))
        (PORT d[5] (9167:9167:9167) (9027:9027:9027))
        (PORT d[6] (7457:7457:7457) (7547:7547:7547))
        (PORT d[7] (8709:8709:8709) (9010:9010:9010))
        (PORT d[8] (4164:4164:4164) (4404:4404:4404))
        (PORT d[9] (7542:7542:7542) (7683:7683:7683))
        (PORT d[10] (6239:6239:6239) (6324:6324:6324))
        (PORT d[11] (6950:6950:6950) (7067:7067:7067))
        (PORT d[12] (7626:7626:7626) (7645:7645:7645))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3510:3510:3510))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT d[0] (4009:4009:4009) (4141:4141:4141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (3993:3993:3993))
        (PORT d[1] (3701:3701:3701) (3790:3790:3790))
        (PORT d[2] (5670:5670:5670) (5789:5789:5789))
        (PORT d[3] (3833:3833:3833) (3937:3937:3937))
        (PORT d[4] (4989:4989:4989) (5097:5097:5097))
        (PORT d[5] (2751:2751:2751) (2874:2874:2874))
        (PORT d[6] (4955:4955:4955) (4907:4907:4907))
        (PORT d[7] (6188:6188:6188) (6408:6408:6408))
        (PORT d[8] (4753:4753:4753) (4785:4785:4785))
        (PORT d[9] (4163:4163:4163) (4339:4339:4339))
        (PORT d[10] (4277:4277:4277) (4392:4392:4392))
        (PORT d[11] (4201:4201:4201) (4275:4275:4275))
        (PORT d[12] (5288:5288:5288) (5235:5235:5235))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT ena (5454:5454:5454) (5554:5554:5554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT d[0] (5454:5454:5454) (5554:5554:5554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1765:1765:1765))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1891:1891:1891))
        (PORT d[1] (1795:1795:1795) (1783:1783:1783))
        (PORT d[2] (2047:2047:2047) (2032:2032:2032))
        (PORT d[3] (5495:5495:5495) (5604:5604:5604))
        (PORT d[4] (7920:7920:7920) (7995:7995:7995))
        (PORT d[5] (2413:2413:2413) (2391:2391:2391))
        (PORT d[6] (9154:9154:9154) (9161:9161:9161))
        (PORT d[7] (2128:2128:2128) (2127:2127:2127))
        (PORT d[8] (4435:4435:4435) (4547:4547:4547))
        (PORT d[9] (8369:8369:8369) (8364:8364:8364))
        (PORT d[10] (1734:1734:1734) (1724:1724:1724))
        (PORT d[11] (1463:1463:1463) (1489:1489:1489))
        (PORT d[12] (2445:2445:2445) (2440:2440:2440))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1561:1561:1561))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (2291:2291:2291) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7119:7119:7119) (7134:7134:7134))
        (PORT d[1] (6035:6035:6035) (6242:6242:6242))
        (PORT d[2] (7901:7901:7901) (7858:7858:7858))
        (PORT d[3] (8948:8948:8948) (8973:8973:8973))
        (PORT d[4] (5225:5225:5225) (5119:5119:5119))
        (PORT d[5] (3327:3327:3327) (3499:3499:3499))
        (PORT d[6] (6755:6755:6755) (6842:6842:6842))
        (PORT d[7] (6192:6192:6192) (6458:6458:6458))
        (PORT d[8] (10031:10031:10031) (10126:10126:10126))
        (PORT d[9] (4291:4291:4291) (4432:4432:4432))
        (PORT d[10] (7717:7717:7717) (7831:7831:7831))
        (PORT d[11] (4971:4971:4971) (5123:5123:5123))
        (PORT d[12] (8706:8706:8706) (8747:8747:8747))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (2779:2779:2779) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (2779:2779:2779) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2379:2379:2379))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8145:8145:8145) (8361:8361:8361))
        (PORT d[1] (5704:5704:5704) (5857:5857:5857))
        (PORT d[2] (9456:9456:9456) (9605:9605:9605))
        (PORT d[3] (5882:5882:5882) (6013:6013:6013))
        (PORT d[4] (4961:4961:4961) (5103:5103:5103))
        (PORT d[5] (7908:7908:7908) (7982:7982:7982))
        (PORT d[6] (2242:2242:2242) (2344:2344:2344))
        (PORT d[7] (8057:8057:8057) (7996:7996:7996))
        (PORT d[8] (5141:5141:5141) (5314:5314:5314))
        (PORT d[9] (6661:6661:6661) (6733:6733:6733))
        (PORT d[10] (7336:7336:7336) (7642:7642:7642))
        (PORT d[11] (4645:4645:4645) (4759:4759:4759))
        (PORT d[12] (9294:9294:9294) (9354:9354:9354))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (4006:4006:4006))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (4637:4637:4637) (4637:4637:4637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8935:8935:8935) (8942:8942:8942))
        (PORT d[1] (9112:9112:9112) (9245:9245:9245))
        (PORT d[2] (8970:8970:8970) (8955:8955:8955))
        (PORT d[3] (9793:9793:9793) (9891:9891:9891))
        (PORT d[4] (10414:10414:10414) (10304:10304:10304))
        (PORT d[5] (3400:3400:3400) (3586:3586:3586))
        (PORT d[6] (8727:8727:8727) (8775:8775:8775))
        (PORT d[7] (5568:5568:5568) (5611:5611:5611))
        (PORT d[8] (5228:5228:5228) (5359:5359:5359))
        (PORT d[9] (10163:10163:10163) (10353:10353:10353))
        (PORT d[10] (10252:10252:10252) (10404:10404:10404))
        (PORT d[11] (9180:9180:9180) (9195:9195:9195))
        (PORT d[12] (9180:9180:9180) (9235:9235:9235))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT ena (5262:5262:5262) (5293:5293:5293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (5262:5262:5262) (5293:5293:5293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1696:1696:1696))
        (PORT clk (2554:2554:2554) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7240:7240:7240) (7334:7334:7334))
        (PORT d[1] (3836:3836:3836) (3790:3790:3790))
        (PORT d[2] (4473:4473:4473) (4612:4612:4612))
        (PORT d[3] (5922:5922:5922) (5921:5921:5921))
        (PORT d[4] (5048:5048:5048) (5177:5177:5177))
        (PORT d[5] (7053:7053:7053) (7185:7185:7185))
        (PORT d[6] (4938:4938:4938) (4912:4912:4912))
        (PORT d[7] (6217:6217:6217) (6177:6177:6177))
        (PORT d[8] (3808:3808:3808) (3942:3942:3942))
        (PORT d[9] (3472:3472:3472) (3452:3452:3452))
        (PORT d[10] (6282:6282:6282) (6262:6262:6262))
        (PORT d[11] (6533:6533:6533) (6684:6684:6684))
        (PORT d[12] (3704:3704:3704) (3669:3669:3669))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2724:2724:2724))
        (PORT clk (2550:2550:2550) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (PORT d[0] (3445:3445:3445) (3355:3355:3355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3876:3876:3876))
        (PORT d[1] (3744:3744:3744) (3801:3801:3801))
        (PORT d[2] (4992:4992:4992) (4945:4945:4945))
        (PORT d[3] (4270:4270:4270) (4301:4301:4301))
        (PORT d[4] (6387:6387:6387) (6637:6637:6637))
        (PORT d[5] (6804:6804:6804) (7017:7017:7017))
        (PORT d[6] (3736:3736:3736) (3710:3710:3710))
        (PORT d[7] (5980:5980:5980) (6330:6330:6330))
        (PORT d[8] (2955:2955:2955) (3018:3018:3018))
        (PORT d[9] (3512:3512:3512) (3587:3587:3587))
        (PORT d[10] (3454:3454:3454) (3504:3504:3504))
        (PORT d[11] (4507:4507:4507) (4504:4504:4504))
        (PORT d[12] (3403:3403:3403) (3456:3456:3456))
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (PORT ena (7037:7037:7037) (7056:7056:7056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (PORT d[0] (7037:7037:7037) (7056:7056:7056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2357:2357:2357))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8162:8162:8162) (8378:8378:8378))
        (PORT d[1] (5366:5366:5366) (5524:5524:5524))
        (PORT d[2] (9093:9093:9093) (9258:9258:9258))
        (PORT d[3] (5862:5862:5862) (5992:5992:5992))
        (PORT d[4] (5885:5885:5885) (5985:5985:5985))
        (PORT d[5] (7933:7933:7933) (8007:8007:8007))
        (PORT d[6] (9151:9151:9151) (9196:9196:9196))
        (PORT d[7] (7967:7967:7967) (7979:7979:7979))
        (PORT d[8] (5133:5133:5133) (5305:5305:5305))
        (PORT d[9] (8398:8398:8398) (8437:8437:8437))
        (PORT d[10] (6999:6999:6999) (7308:7308:7308))
        (PORT d[11] (4984:4984:4984) (5093:5093:5093))
        (PORT d[12] (8921:8921:8921) (8984:8984:8984))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4738:4738:4738))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (5239:5239:5239) (5369:5369:5369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9274:9274:9274) (9278:9278:9278))
        (PORT d[1] (9133:9133:9133) (9259:9259:9259))
        (PORT d[2] (8951:8951:8951) (8936:8936:8936))
        (PORT d[3] (10435:10435:10435) (10511:10511:10511))
        (PORT d[4] (10796:10796:10796) (10690:10690:10690))
        (PORT d[5] (3401:3401:3401) (3590:3590:3590))
        (PORT d[6] (9075:9075:9075) (9120:9120:9120))
        (PORT d[7] (5912:5912:5912) (5948:5948:5948))
        (PORT d[8] (11396:11396:11396) (11542:11542:11542))
        (PORT d[9] (10497:10497:10497) (10684:10684:10684))
        (PORT d[10] (10461:10461:10461) (10599:10599:10599))
        (PORT d[11] (9509:9509:9509) (9519:9519:9519))
        (PORT d[12] (4498:4498:4498) (4613:4613:4613))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT ena (5334:5334:5334) (5341:5341:5341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (5334:5334:5334) (5341:5341:5341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1867:1867:1867))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1510:1510:1510))
        (PORT d[1] (1779:1779:1779) (1780:1780:1780))
        (PORT d[2] (2004:2004:2004) (1996:1996:1996))
        (PORT d[3] (5854:5854:5854) (5960:5960:5960))
        (PORT d[4] (1451:1451:1451) (1458:1458:1458))
        (PORT d[5] (2407:2407:2407) (2384:2384:2384))
        (PORT d[6] (1845:1845:1845) (1915:1915:1915))
        (PORT d[7] (1768:1768:1768) (1775:1775:1775))
        (PORT d[8] (4404:4404:4404) (4523:4523:4523))
        (PORT d[9] (8367:8367:8367) (8362:8362:8362))
        (PORT d[10] (1686:1686:1686) (1672:1672:1672))
        (PORT d[11] (1721:1721:1721) (1734:1734:1734))
        (PORT d[12] (2476:2476:2476) (2480:2480:2480))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1571:1571:1571))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (2301:2301:2301) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7139:7139:7139) (7155:7155:7155))
        (PORT d[1] (6018:6018:6018) (6223:6223:6223))
        (PORT d[2] (7900:7900:7900) (7857:7857:7857))
        (PORT d[3] (8941:8941:8941) (8967:8967:8967))
        (PORT d[4] (5233:5233:5233) (5126:5126:5126))
        (PORT d[5] (3256:3256:3256) (3427:3427:3427))
        (PORT d[6] (5992:5992:5992) (6098:6098:6098))
        (PORT d[7] (5808:5808:5808) (6075:6075:6075))
        (PORT d[8] (9673:9673:9673) (9772:9772:9772))
        (PORT d[9] (4691:4691:4691) (4826:4826:4826))
        (PORT d[10] (7713:7713:7713) (7826:7826:7826))
        (PORT d[11] (4996:4996:4996) (5149:5149:5149))
        (PORT d[12] (8705:8705:8705) (8747:8747:8747))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (2781:2781:2781) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (2781:2781:2781) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2259:2259:2259))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8756:8756:8756) (9108:9108:9108))
        (PORT d[1] (5088:5088:5088) (5180:5180:5180))
        (PORT d[2] (9358:9358:9358) (9498:9498:9498))
        (PORT d[3] (9976:9976:9976) (9917:9917:9917))
        (PORT d[4] (6117:6117:6117) (6230:6230:6230))
        (PORT d[5] (7032:7032:7032) (7233:7233:7233))
        (PORT d[6] (7772:7772:7772) (7862:7862:7862))
        (PORT d[7] (6027:6027:6027) (6153:6153:6153))
        (PORT d[8] (3894:3894:3894) (4070:4070:4070))
        (PORT d[9] (9162:9162:9162) (9287:9287:9287))
        (PORT d[10] (6063:6063:6063) (6144:6144:6144))
        (PORT d[11] (5169:5169:5169) (5241:5241:5241))
        (PORT d[12] (8904:8904:8904) (8876:8876:8876))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4543:4543:4543))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (5450:5450:5450) (5467:5467:5467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7770:7770:7770) (7790:7790:7790))
        (PORT d[1] (9144:9144:9144) (9249:9249:9249))
        (PORT d[2] (4239:4239:4239) (4325:4325:4325))
        (PORT d[3] (7274:7274:7274) (7389:7389:7389))
        (PORT d[4] (5559:5559:5559) (5726:5726:5726))
        (PORT d[5] (3446:3446:3446) (3525:3525:3525))
        (PORT d[6] (9125:9125:9125) (9069:9069:9069))
        (PORT d[7] (6279:6279:6279) (6573:6573:6573))
        (PORT d[8] (4814:4814:4814) (5040:5040:5040))
        (PORT d[9] (8263:8263:8263) (8364:8364:8364))
        (PORT d[10] (8213:8213:8213) (8338:8338:8338))
        (PORT d[11] (9836:9836:9836) (9777:9777:9777))
        (PORT d[12] (8754:8754:8754) (8952:8952:8952))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (8653:8653:8653) (8708:8708:8708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (8653:8653:8653) (8708:8708:8708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1461:1461:1461))
        (PORT clk (2582:2582:2582) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6663:6663:6663) (6808:6808:6808))
        (PORT d[1] (2074:2074:2074) (2091:2091:2091))
        (PORT d[2] (2093:2093:2093) (2111:2111:2111))
        (PORT d[3] (2671:2671:2671) (2681:2681:2681))
        (PORT d[4] (2059:2059:2059) (2080:2080:2080))
        (PORT d[5] (3796:3796:3796) (3797:3797:3797))
        (PORT d[6] (4974:4974:4974) (4919:4919:4919))
        (PORT d[7] (2370:2370:2370) (2385:2385:2385))
        (PORT d[8] (3814:3814:3814) (3948:3948:3948))
        (PORT d[9] (2041:2041:2041) (2050:2050:2050))
        (PORT d[10] (2011:2011:2011) (2022:2022:2022))
        (PORT d[11] (2666:2666:2666) (2679:2679:2679))
        (PORT d[12] (1982:1982:1982) (2006:2006:2006))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2162:2162:2162))
        (PORT clk (2578:2578:2578) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2609:2609:2609))
        (PORT d[0] (2878:2878:2878) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4170:4170:4170))
        (PORT d[1] (5764:5764:5764) (6028:6028:6028))
        (PORT d[2] (3902:3902:3902) (3826:3826:3826))
        (PORT d[3] (7906:7906:7906) (7912:7912:7912))
        (PORT d[4] (6039:6039:6039) (6234:6234:6234))
        (PORT d[5] (5816:5816:5816) (5983:5983:5983))
        (PORT d[6] (8954:8954:8954) (8957:8957:8957))
        (PORT d[7] (6910:6910:6910) (7219:7219:7219))
        (PORT d[8] (8875:8875:8875) (8854:8854:8854))
        (PORT d[9] (8830:8830:8830) (8830:8830:8830))
        (PORT d[10] (8714:8714:8714) (8815:8815:8815))
        (PORT d[11] (8889:8889:8889) (8836:8836:8836))
        (PORT d[12] (9526:9526:9526) (9511:9511:9511))
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (PORT ena (3175:3175:3175) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (PORT d[0] (3175:3175:3175) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1911:1911:1911))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1570:1570:1570))
        (PORT d[1] (1818:1818:1818) (1823:1823:1823))
        (PORT d[2] (1438:1438:1438) (1467:1467:1467))
        (PORT d[3] (5539:5539:5539) (5651:5651:5651))
        (PORT d[4] (7936:7936:7936) (8013:8013:8013))
        (PORT d[5] (2414:2414:2414) (2391:2391:2391))
        (PORT d[6] (9153:9153:9153) (9160:9160:9160))
        (PORT d[7] (2170:2170:2170) (2172:2172:2172))
        (PORT d[8] (4032:4032:4032) (4154:4154:4154))
        (PORT d[9] (8369:8369:8369) (8363:8363:8363))
        (PORT d[10] (2041:2041:2041) (2016:2016:2016))
        (PORT d[11] (2801:2801:2801) (2816:2816:2816))
        (PORT d[12] (2461:2461:2461) (2457:2457:2457))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2860:2860:2860))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (3546:3546:3546) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7147:7147:7147) (7164:7164:7164))
        (PORT d[1] (6311:6311:6311) (6491:6491:6491))
        (PORT d[2] (8274:8274:8274) (8228:8228:8228))
        (PORT d[3] (8936:8936:8936) (8968:8968:8968))
        (PORT d[4] (5285:5285:5285) (5184:5184:5184))
        (PORT d[5] (3346:3346:3346) (3520:3520:3520))
        (PORT d[6] (6750:6750:6750) (6836:6836:6836))
        (PORT d[7] (6198:6198:6198) (6465:6465:6465))
        (PORT d[8] (9995:9995:9995) (10091:10091:10091))
        (PORT d[9] (4305:4305:4305) (4446:4446:4446))
        (PORT d[10] (8033:8033:8033) (8143:8143:8143))
        (PORT d[11] (4672:4672:4672) (4828:4828:4828))
        (PORT d[12] (4479:4479:4479) (4555:4555:4555))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT ena (2781:2781:2781) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (PORT d[0] (2781:2781:2781) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1374:1374:1374))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6559:6559:6559) (6693:6693:6693))
        (PORT d[1] (5094:5094:5094) (5149:5149:5149))
        (PORT d[2] (4449:4449:4449) (4585:4585:4585))
        (PORT d[3] (6267:6267:6267) (6260:6260:6260))
        (PORT d[4] (4735:4735:4735) (4867:4867:4867))
        (PORT d[5] (8261:8261:8261) (8165:8165:8165))
        (PORT d[6] (4527:4527:4527) (4490:4490:4490))
        (PORT d[7] (7839:7839:7839) (7994:7994:7994))
        (PORT d[8] (3457:3457:3457) (3596:3596:3596))
        (PORT d[9] (3816:3816:3816) (3789:3789:3789))
        (PORT d[10] (6620:6620:6620) (6593:6593:6593))
        (PORT d[11] (6201:6201:6201) (6355:6355:6355))
        (PORT d[12] (5526:5526:5526) (5489:5489:5489))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4398:4398:4398))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (4876:4876:4876) (5029:5029:5029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4322:4322:4322) (4296:4296:4296))
        (PORT d[1] (3378:3378:3378) (3430:3430:3430))
        (PORT d[2] (5732:5732:5732) (5687:5687:5687))
        (PORT d[3] (2890:2890:2890) (2933:2933:2933))
        (PORT d[4] (3399:3399:3399) (3431:3431:3431))
        (PORT d[5] (3627:3627:3627) (3769:3769:3769))
        (PORT d[6] (3868:3868:3868) (3843:3843:3843))
        (PORT d[7] (2844:2844:2844) (2933:2933:2933))
        (PORT d[8] (2615:2615:2615) (2681:2681:2681))
        (PORT d[9] (3144:3144:3144) (3219:3219:3219))
        (PORT d[10] (3092:3092:3092) (3143:3143:3143))
        (PORT d[11] (3450:3450:3450) (3454:3454:3454))
        (PORT d[12] (3072:3072:3072) (3126:3126:3126))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT ena (6703:6703:6703) (6725:6725:6725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT d[0] (6703:6703:6703) (6725:6725:6725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1240:1240:1240))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2160:2160:2160))
        (PORT d[1] (1662:1662:1662) (1675:1675:1675))
        (PORT d[2] (1742:1742:1742) (1756:1756:1756))
        (PORT d[3] (3445:3445:3445) (3451:3451:3451))
        (PORT d[4] (2039:2039:2039) (2049:2049:2049))
        (PORT d[5] (2076:2076:2076) (2091:2091:2091))
        (PORT d[6] (1634:1634:1634) (1648:1648:1648))
        (PORT d[7] (2013:2013:2013) (2027:2027:2027))
        (PORT d[8] (1716:1716:1716) (1750:1750:1750))
        (PORT d[9] (1652:1652:1652) (1662:1662:1662))
        (PORT d[10] (2048:2048:2048) (2061:2061:2061))
        (PORT d[11] (3375:3375:3375) (3385:3385:3385))
        (PORT d[12] (2706:2706:2706) (2719:2719:2719))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1800:1800:1800))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT d[0] (2523:2523:2523) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7971:7971:7971) (7861:7861:7861))
        (PORT d[1] (9812:9812:9812) (9910:9910:9910))
        (PORT d[2] (7972:7972:7972) (7869:7869:7869))
        (PORT d[3] (7530:7530:7530) (7534:7534:7534))
        (PORT d[4] (5018:5018:5018) (5244:5244:5244))
        (PORT d[5] (5417:5417:5417) (5591:5591:5591))
        (PORT d[6] (8261:8261:8261) (8270:8270:8270))
        (PORT d[7] (6203:6203:6203) (6520:6520:6520))
        (PORT d[8] (8503:8503:8503) (8479:8479:8479))
        (PORT d[9] (4034:4034:4034) (4161:4161:4161))
        (PORT d[10] (8364:8364:8364) (8465:8465:8465))
        (PORT d[11] (8257:8257:8257) (8209:8209:8209))
        (PORT d[12] (4536:4536:4536) (4640:4640:4640))
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (PORT ena (2422:2422:2422) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2513:2513:2513))
        (PORT d[0] (2422:2422:2422) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (944:944:944))
        (PORT clk (2568:2568:2568) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2051:2051:2051))
        (PORT d[1] (2029:2029:2029) (2046:2046:2046))
        (PORT d[2] (2824:2824:2824) (2843:2843:2843))
        (PORT d[3] (3060:3060:3060) (3069:3069:3069))
        (PORT d[4] (2063:2063:2063) (2083:2083:2083))
        (PORT d[5] (3808:3808:3808) (3809:3809:3809))
        (PORT d[6] (4923:4923:4923) (4866:4866:4866))
        (PORT d[7] (2385:2385:2385) (2400:2400:2400))
        (PORT d[8] (3857:3857:3857) (3997:3997:3997))
        (PORT d[9] (3125:3125:3125) (3094:3094:3094))
        (PORT d[10] (2007:2007:2007) (2017:2017:2017))
        (PORT d[11] (3021:3021:3021) (3034:3034:3034))
        (PORT d[12] (2322:2322:2322) (2339:2339:2339))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3177:3177:3177))
        (PORT clk (2564:2564:2564) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2598:2598:2598))
        (PORT d[0] (3913:3913:3913) (3808:3808:3808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4165:4165:4165))
        (PORT d[1] (5750:5750:5750) (6013:6013:6013))
        (PORT d[2] (8332:8332:8332) (8228:8228:8228))
        (PORT d[3] (7874:7874:7874) (7878:7878:7878))
        (PORT d[4] (6030:6030:6030) (6225:6225:6225))
        (PORT d[5] (5843:5843:5843) (6015:6015:6015))
        (PORT d[6] (8644:8644:8644) (8656:8656:8656))
        (PORT d[7] (6863:6863:6863) (7168:7168:7168))
        (PORT d[8] (8865:8865:8865) (8842:8842:8842))
        (PORT d[9] (3764:3764:3764) (3900:3900:3900))
        (PORT d[10] (4437:4437:4437) (4620:4620:4620))
        (PORT d[11] (8530:8530:8530) (8477:8477:8477))
        (PORT d[12] (4407:4407:4407) (4516:4516:4516))
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (PORT ena (2818:2818:2818) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2516:2516:2516))
        (PORT d[0] (2818:2818:2818) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2370:2370:2370))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8170:8170:8170) (8387:8387:8387))
        (PORT d[1] (5738:5738:5738) (5893:5893:5893))
        (PORT d[2] (9092:9092:9092) (9256:9256:9256))
        (PORT d[3] (6217:6217:6217) (6337:6337:6337))
        (PORT d[4] (5897:5897:5897) (5996:5996:5996))
        (PORT d[5] (7907:7907:7907) (7981:7981:7981))
        (PORT d[6] (2217:2217:2217) (2316:2316:2316))
        (PORT d[7] (7641:7641:7641) (7663:7663:7663))
        (PORT d[8] (5109:5109:5109) (5278:5278:5278))
        (PORT d[9] (6660:6660:6660) (6732:6732:6732))
        (PORT d[10] (7683:7683:7683) (8019:8019:8019))
        (PORT d[11] (4964:4964:4964) (5073:5073:5073))
        (PORT d[12] (8870:8870:8870) (8933:8933:8933))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4242:4242:4242))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (4882:4882:4882) (4873:4873:4873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9273:9273:9273) (9277:9277:9277))
        (PORT d[1] (9117:9117:9117) (9247:9247:9247))
        (PORT d[2] (8976:8976:8976) (8963:8963:8963))
        (PORT d[3] (9771:9771:9771) (9870:9870:9870))
        (PORT d[4] (10364:10364:10364) (10259:10259:10259))
        (PORT d[5] (3388:3388:3388) (3573:3573:3573))
        (PORT d[6] (8728:8728:8728) (8775:8775:8775))
        (PORT d[7] (5905:5905:5905) (5940:5940:5940))
        (PORT d[8] (11112:11112:11112) (11269:11269:11269))
        (PORT d[9] (10130:10130:10130) (10323:10323:10323))
        (PORT d[10] (10222:10222:10222) (10370:10370:10370))
        (PORT d[11] (9212:9212:9212) (9231:9231:9231))
        (PORT d[12] (9224:9224:9224) (9285:9285:9285))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT ena (4984:4984:4984) (5022:5022:5022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (PORT d[0] (4984:4984:4984) (5022:5022:5022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2350:2350:2350))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8762:8762:8762) (8957:8957:8957))
        (PORT d[1] (5720:5720:5720) (5875:5875:5875))
        (PORT d[2] (6986:6986:6986) (7159:7159:7159))
        (PORT d[3] (6148:6148:6148) (6262:6262:6262))
        (PORT d[4] (6016:6016:6016) (6117:6117:6117))
        (PORT d[5] (7821:7821:7821) (7963:7963:7963))
        (PORT d[6] (9506:9506:9506) (9547:9547:9547))
        (PORT d[7] (7315:7315:7315) (7340:7340:7340))
        (PORT d[8] (5428:5428:5428) (5589:5589:5589))
        (PORT d[9] (8721:8721:8721) (8753:8753:8753))
        (PORT d[10] (7343:7343:7343) (7649:7649:7649))
        (PORT d[11] (4676:4676:4676) (4793:4793:4793))
        (PORT d[12] (9295:9295:9295) (9355:9355:9355))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5595:5595:5595))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (5952:5952:5952) (6226:6226:6226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8907:8907:8907) (8911:8911:8911))
        (PORT d[1] (9136:9136:9136) (9266:9266:9266))
        (PORT d[2] (8617:8617:8617) (8609:8609:8609))
        (PORT d[3] (9717:9717:9717) (9813:9813:9813))
        (PORT d[4] (10387:10387:10387) (10276:10276:10276))
        (PORT d[5] (3695:3695:3695) (3880:3880:3880))
        (PORT d[6] (8378:8378:8378) (8429:8429:8429))
        (PORT d[7] (5595:5595:5595) (5636:5636:5636))
        (PORT d[8] (4634:4634:4634) (4778:4778:4778))
        (PORT d[9] (10188:10188:10188) (10380:10380:10380))
        (PORT d[10] (9814:9814:9814) (9965:9965:9965))
        (PORT d[11] (9172:9172:9172) (9185:9185:9185))
        (PORT d[12] (8885:8885:8885) (8949:8949:8949))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT ena (5276:5276:5276) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (5276:5276:5276) (5309:5309:5309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1656:1656:1656))
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7186:7186:7186) (7293:7293:7293))
        (PORT d[1] (5095:5095:5095) (5150:5150:5150))
        (PORT d[2] (4455:4455:4455) (4573:4573:4573))
        (PORT d[3] (7296:7296:7296) (7256:7256:7256))
        (PORT d[4] (8145:8145:8145) (8207:8207:8207))
        (PORT d[5] (8268:8268:8268) (8173:8173:8173))
        (PORT d[6] (4554:4554:4554) (4519:4519:4519))
        (PORT d[7] (7847:7847:7847) (8002:8002:8002))
        (PORT d[8] (3427:3427:3427) (3560:3560:3560))
        (PORT d[9] (3491:3491:3491) (3470:3470:3470))
        (PORT d[10] (6557:6557:6557) (6527:6527:6527))
        (PORT d[11] (6172:6172:6172) (6327:6327:6327))
        (PORT d[12] (3394:3394:3394) (3366:3366:3366))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5119:5119:5119))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (PORT d[0] (5763:5763:5763) (5750:5750:5750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4266:4266:4266))
        (PORT d[1] (3364:3364:3364) (3416:3416:3416))
        (PORT d[2] (5736:5736:5736) (5678:5678:5678))
        (PORT d[3] (4626:4626:4626) (4654:4654:4654))
        (PORT d[4] (6445:6445:6445) (6698:6698:6698))
        (PORT d[5] (6804:6804:6804) (7018:7018:7018))
        (PORT d[6] (3860:3860:3860) (3834:3834:3834))
        (PORT d[7] (2819:2819:2819) (2907:2907:2907))
        (PORT d[8] (2955:2955:2955) (3014:3014:3014))
        (PORT d[9] (3123:3123:3123) (3190:3190:3190))
        (PORT d[10] (3138:3138:3138) (3195:3195:3195))
        (PORT d[11] (3434:3434:3434) (3438:3438:3438))
        (PORT d[12] (3055:3055:3055) (3107:3107:3107))
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (PORT ena (6700:6700:6700) (6724:6724:6724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (PORT d[0] (6700:6700:6700) (6724:6724:6724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2202:2202:2202))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8122:8122:8122) (8334:8334:8334))
        (PORT d[1] (5380:5380:5380) (5530:5530:5530))
        (PORT d[2] (9058:9058:9058) (9220:9220:9220))
        (PORT d[3] (8977:8977:8977) (9198:9198:9198))
        (PORT d[4] (5287:5287:5287) (5414:5414:5414))
        (PORT d[5] (7576:7576:7576) (7654:7654:7654))
        (PORT d[6] (9150:9150:9150) (9195:9195:9195))
        (PORT d[7] (7762:7762:7762) (7710:7710:7710))
        (PORT d[8] (5087:5087:5087) (5253:5253:5253))
        (PORT d[9] (8411:8411:8411) (8449:8449:8449))
        (PORT d[10] (6998:6998:6998) (7293:7293:7293))
        (PORT d[11] (4602:4602:4602) (4716:4716:4716))
        (PORT d[12] (8950:8950:8950) (9022:9022:9022))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2551:2551:2551))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3251:3251:3251) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9274:9274:9274) (9281:9281:9281))
        (PORT d[1] (9440:9440:9440) (9562:9562:9562))
        (PORT d[2] (8932:8932:8932) (8919:8919:8919))
        (PORT d[3] (10062:10062:10062) (10154:10154:10154))
        (PORT d[4] (10777:10777:10777) (10670:10670:10670))
        (PORT d[5] (3384:3384:3384) (3534:3534:3534))
        (PORT d[6] (9093:9093:9093) (9140:9140:9140))
        (PORT d[7] (5938:5938:5938) (5976:5976:5976))
        (PORT d[8] (11445:11445:11445) (11602:11602:11602))
        (PORT d[9] (10536:10536:10536) (10727:10727:10727))
        (PORT d[10] (10468:10468:10468) (10606:10606:10606))
        (PORT d[11] (9529:9529:9529) (9543:9543:9543))
        (PORT d[12] (4851:4851:4851) (4957:4957:4957))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (5332:5332:5332) (5340:5340:5340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (5332:5332:5332) (5340:5340:5340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1469:1469:1469))
        (PORT clk (2582:2582:2582) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6657:6657:6657) (6788:6788:6788))
        (PORT d[1] (2463:2463:2463) (2479:2479:2479))
        (PORT d[2] (2447:2447:2447) (2461:2461:2461))
        (PORT d[3] (2728:2728:2728) (2742:2742:2742))
        (PORT d[4] (3076:3076:3076) (3085:3085:3085))
        (PORT d[5] (3466:3466:3466) (3470:3470:3470))
        (PORT d[6] (4960:4960:4960) (4902:4902:4902))
        (PORT d[7] (6172:6172:6172) (6125:6125:6125))
        (PORT d[8] (3462:3462:3462) (3601:3601:3601))
        (PORT d[9] (2779:2779:2779) (2753:2753:2753))
        (PORT d[10] (2358:2358:2358) (2365:2365:2365))
        (PORT d[11] (2021:2021:2021) (2050:2050:2050))
        (PORT d[12] (2306:2306:2306) (2317:2317:2317))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2463:2463:2463))
        (PORT clk (2578:2578:2578) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2608:2608:2608))
        (PORT d[0] (3160:3160:3160) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4905:4905:4905) (4815:4815:4815))
        (PORT d[1] (6159:6159:6159) (6417:6417:6417))
        (PORT d[2] (3536:3536:3536) (3468:3468:3468))
        (PORT d[3] (3973:3973:3973) (3919:3919:3919))
        (PORT d[4] (6048:6048:6048) (6249:6249:6249))
        (PORT d[5] (6173:6173:6173) (6342:6342:6342))
        (PORT d[6] (8972:8972:8972) (8977:8977:8977))
        (PORT d[7] (6923:6923:6923) (7237:7237:7237))
        (PORT d[8] (9221:9221:9221) (9201:9201:9201))
        (PORT d[9] (4107:4107:4107) (4240:4240:4240))
        (PORT d[10] (8722:8722:8722) (8825:8825:8825))
        (PORT d[11] (8942:8942:8942) (8900:8900:8900))
        (PORT d[12] (9854:9854:9854) (9836:9836:9836))
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT ena (3183:3183:3183) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2526:2526:2526))
        (PORT d[0] (3183:3183:3183) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2262:2262:2262))
        (PORT clk (2557:2557:2557) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6995:6995:6995) (7162:7162:7162))
        (PORT d[1] (5082:5082:5082) (5139:5139:5139))
        (PORT d[2] (6935:6935:6935) (7042:7042:7042))
        (PORT d[3] (6244:6244:6244) (6212:6212:6212))
        (PORT d[4] (7109:7109:7109) (7179:7179:7179))
        (PORT d[5] (7185:7185:7185) (7094:7094:7094))
        (PORT d[6] (6132:6132:6132) (6077:6077:6077))
        (PORT d[7] (6755:6755:6755) (6907:6907:6907))
        (PORT d[8] (2333:2333:2333) (2467:2467:2467))
        (PORT d[9] (6342:6342:6342) (6421:6421:6421))
        (PORT d[10] (4478:4478:4478) (4509:4509:4509))
        (PORT d[11] (5074:5074:5074) (5229:5229:5229))
        (PORT d[12] (4376:4376:4376) (4339:4339:4339))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (5788:5788:5788))
        (PORT clk (2553:2553:2553) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (PORT d[0] (6550:6550:6550) (6421:6421:6421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5322:5322:5322) (5288:5288:5288))
        (PORT d[1] (2260:2260:2260) (2306:2306:2306))
        (PORT d[2] (3720:3720:3720) (3705:3705:3705))
        (PORT d[3] (2173:2173:2173) (2211:2211:2211))
        (PORT d[4] (3024:3024:3024) (3056:3056:3056))
        (PORT d[5] (3662:3662:3662) (3783:3783:3783))
        (PORT d[6] (3477:3477:3477) (3456:3456:3456))
        (PORT d[7] (1678:1678:1678) (1747:1747:1747))
        (PORT d[8] (2188:2188:2188) (2249:2249:2249))
        (PORT d[9] (1985:1985:1985) (2045:2045:2045))
        (PORT d[10] (2035:2035:2035) (2089:2089:2089))
        (PORT d[11] (2382:2382:2382) (2386:2386:2386))
        (PORT d[12] (1960:1960:1960) (2011:2011:2011))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT ena (5679:5679:5679) (5697:5697:5697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2501:2501:2501))
        (PORT d[0] (5679:5679:5679) (5697:5697:5697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2303:2303:2303))
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11429:11429:11429) (11913:11913:11913))
        (PORT d[1] (6836:6836:6836) (6904:6904:6904))
        (PORT d[2] (6229:6229:6229) (6333:6333:6333))
        (PORT d[3] (5542:5542:5542) (5513:5513:5513))
        (PORT d[4] (6781:6781:6781) (6848:6848:6848))
        (PORT d[5] (6451:6451:6451) (6365:6365:6365))
        (PORT d[6] (5801:5801:5801) (5745:5745:5745))
        (PORT d[7] (10993:10993:10993) (11406:11406:11406))
        (PORT d[8] (2359:2359:2359) (2496:2496:2496))
        (PORT d[9] (6397:6397:6397) (6490:6490:6490))
        (PORT d[10] (6178:6178:6178) (6345:6345:6345))
        (PORT d[11] (4348:4348:4348) (4508:4508:4508))
        (PORT d[12] (6760:6760:6760) (6690:6690:6690))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4130:4130:4130))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (PORT d[0] (4612:4612:4612) (4761:4761:4761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2989:2989:2989))
        (PORT d[1] (1962:1962:1962) (2010:2010:2010))
        (PORT d[2] (4380:4380:4380) (4359:4359:4359))
        (PORT d[3] (2877:2877:2877) (2907:2907:2907))
        (PORT d[4] (1648:1648:1648) (1692:1692:1692))
        (PORT d[5] (2556:2556:2556) (2580:2580:2580))
        (PORT d[6] (2442:2442:2442) (2434:2434:2434))
        (PORT d[7] (1675:1675:1675) (1735:1735:1735))
        (PORT d[8] (1207:1207:1207) (1264:1264:1264))
        (PORT d[9] (1319:1319:1319) (1381:1381:1381))
        (PORT d[10] (1312:1312:1312) (1365:1365:1365))
        (PORT d[11] (1728:1728:1728) (1732:1732:1732))
        (PORT d[12] (1229:1229:1229) (1282:1282:1282))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT ena (5683:5683:5683) (5695:5695:5695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (5683:5683:5683) (5695:5695:5695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2960:2960:2960))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8697:8697:8697) (9042:9042:9042))
        (PORT d[1] (7790:7790:7790) (7865:7865:7865))
        (PORT d[2] (8545:8545:8545) (8698:8698:8698))
        (PORT d[3] (8385:8385:8385) (8358:8358:8358))
        (PORT d[4] (7482:7482:7482) (7579:7579:7579))
        (PORT d[5] (9869:9869:9869) (9717:9717:9717))
        (PORT d[6] (7819:7819:7819) (7910:7910:7910))
        (PORT d[7] (7597:7597:7597) (7867:7867:7867))
        (PORT d[8] (4524:4524:4524) (4765:4765:4765))
        (PORT d[9] (7546:7546:7546) (7696:7696:7696))
        (PORT d[10] (6568:6568:6568) (6651:6651:6651))
        (PORT d[11] (7290:7290:7290) (7405:7405:7405))
        (PORT d[12] (7985:7985:7985) (8018:8018:8018))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4189:4189:4189))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (4802:4802:4802) (4798:4798:4798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3608:3608:3608))
        (PORT d[1] (3798:3798:3798) (3897:3897:3897))
        (PORT d[2] (11497:11497:11497) (11570:11570:11570))
        (PORT d[3] (11095:11095:11095) (11249:11249:11249))
        (PORT d[4] (4961:4961:4961) (5069:5069:5069))
        (PORT d[5] (2712:2712:2712) (2838:2838:2838))
        (PORT d[6] (5321:5321:5321) (5275:5275:5275))
        (PORT d[7] (5848:5848:5848) (6072:6072:6072))
        (PORT d[8] (5082:5082:5082) (5111:5111:5111))
        (PORT d[9] (5651:5651:5651) (5854:5854:5854))
        (PORT d[10] (9973:9973:9973) (10162:10162:10162))
        (PORT d[11] (4827:4827:4827) (4868:4868:4868))
        (PORT d[12] (9958:9958:9958) (10201:10201:10201))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT ena (5837:5837:5837) (5942:5942:5942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (5837:5837:5837) (5942:5942:5942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2116:2116:2116))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7294:7294:7294) (7447:7447:7447))
        (PORT d[1] (5051:5051:5051) (5106:5106:5106))
        (PORT d[2] (6582:6582:6582) (6688:6688:6688))
        (PORT d[3] (5897:5897:5897) (5867:5867:5867))
        (PORT d[4] (7127:7127:7127) (7194:7194:7194))
        (PORT d[5] (6859:6859:6859) (6773:6773:6773))
        (PORT d[6] (6165:6165:6165) (6112:6112:6112))
        (PORT d[7] (6417:6417:6417) (6568:6568:6568))
        (PORT d[8] (2310:2310:2310) (2441:2441:2441))
        (PORT d[9] (6351:6351:6351) (6432:6432:6432))
        (PORT d[10] (6527:6527:6527) (6689:6689:6689))
        (PORT d[11] (4716:4716:4716) (4873:4873:4873))
        (PORT d[12] (4023:4023:4023) (3982:3982:3982))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3621:3621:3621))
        (PORT clk (2540:2540:2540) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (PORT d[0] (4180:4180:4180) (4256:4256:4256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2628:2628:2628))
        (PORT d[1] (1971:1971:1971) (2022:2022:2022))
        (PORT d[2] (4021:4021:4021) (4002:4002:4002))
        (PORT d[3] (4319:4319:4319) (4348:4348:4348))
        (PORT d[4] (3359:3359:3359) (3384:3384:3384))
        (PORT d[5] (2223:2223:2223) (2251:2251:2251))
        (PORT d[6] (2079:2079:2079) (2074:2074:2074))
        (PORT d[7] (1679:1679:1679) (1738:1738:1738))
        (PORT d[8] (1582:1582:1582) (1643:1643:1643))
        (PORT d[9] (1673:1673:1673) (1736:1736:1736))
        (PORT d[10] (1677:1677:1677) (1731:1731:1731))
        (PORT d[11] (2060:2060:2060) (2065:2065:2065))
        (PORT d[12] (1585:1585:1585) (1637:1637:1637))
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT ena (5309:5309:5309) (5326:5326:5326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (PORT d[0] (5309:5309:5309) (5326:5326:5326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2161:2161:2161))
        (PORT clk (2565:2565:2565) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7945:7945:7945) (8088:8088:8088))
        (PORT d[1] (5074:5074:5074) (5134:5134:5134))
        (PORT d[2] (7310:7310:7310) (7410:7410:7410))
        (PORT d[3] (6559:6559:6559) (6522:6522:6522))
        (PORT d[4] (7758:7758:7758) (7806:7806:7806))
        (PORT d[5] (7536:7536:7536) (7443:7443:7443))
        (PORT d[6] (3831:3831:3831) (3800:3800:3800))
        (PORT d[7] (7091:7091:7091) (7242:7242:7242))
        (PORT d[8] (2722:2722:2722) (2859:2859:2859))
        (PORT d[9] (6713:6713:6713) (6787:6787:6787))
        (PORT d[10] (4840:4840:4840) (4872:4872:4872))
        (PORT d[11] (5468:5468:5468) (5625:5625:5625))
        (PORT d[12] (4770:4770:4770) (4730:4730:4730))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5267:5267:5267))
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2593:2593:2593))
        (PORT d[0] (5856:5856:5856) (5898:5898:5898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4994:4994:4994))
        (PORT d[1] (2611:2611:2611) (2656:2656:2656))
        (PORT d[2] (3359:3359:3359) (3343:3343:3343))
        (PORT d[3] (2190:2190:2190) (2233:2233:2233))
        (PORT d[4] (2645:2645:2645) (2677:2677:2677))
        (PORT d[5] (3643:3643:3643) (3765:3765:3765))
        (PORT d[6] (3098:3098:3098) (3078:3078:3078))
        (PORT d[7] (2072:2072:2072) (2146:2146:2146))
        (PORT d[8] (1923:1923:1923) (1986:1986:1986))
        (PORT d[9] (2338:2338:2338) (2397:2397:2397))
        (PORT d[10] (2351:2351:2351) (2400:2400:2400))
        (PORT d[11] (3112:3112:3112) (3111:3111:3111))
        (PORT d[12] (2339:2339:2339) (2391:2391:2391))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT ena (5976:5976:5976) (5994:5994:5994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (5976:5976:5976) (5994:5994:5994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1824:1824:1824))
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6924:6924:6924) (7040:7040:7040))
        (PORT d[1] (5425:5425:5425) (5480:5480:5480))
        (PORT d[2] (4522:4522:4522) (4669:4669:4669))
        (PORT d[3] (6921:6921:6921) (6885:6885:6885))
        (PORT d[4] (8192:8192:8192) (8252:8252:8252))
        (PORT d[5] (7894:7894:7894) (7800:7800:7800))
        (PORT d[6] (4168:4168:4168) (4127:4127:4127))
        (PORT d[7] (7461:7461:7461) (7614:7614:7614))
        (PORT d[8] (3081:3081:3081) (3217:3217:3217))
        (PORT d[9] (3430:3430:3430) (3408:3408:3408))
        (PORT d[10] (5168:5168:5168) (5191:5191:5191))
        (PORT d[11] (5815:5815:5815) (5969:5969:5969))
        (PORT d[12] (5153:5153:5153) (5112:5112:5112))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5341:5341:5341))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (PORT d[0] (5909:5909:5909) (5972:5972:5972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4681:4681:4681) (4659:4659:4659))
        (PORT d[1] (3008:3008:3008) (3059:3059:3059))
        (PORT d[2] (6128:6128:6128) (6085:6085:6085))
        (PORT d[3] (3296:3296:3296) (3340:3340:3340))
        (PORT d[4] (3048:3048:3048) (3081:3081:3081))
        (PORT d[5] (3557:3557:3557) (3700:3700:3700))
        (PORT d[6] (4233:4233:4233) (4205:4205:4205))
        (PORT d[7] (2467:2467:2467) (2551:2551:2551))
        (PORT d[8] (2270:2270:2270) (2336:2336:2336))
        (PORT d[9] (2766:2766:2766) (2832:2832:2832))
        (PORT d[10] (2722:2722:2722) (2771:2771:2771))
        (PORT d[11] (3091:3091:3091) (3093:3093:3093))
        (PORT d[12] (2705:2705:2705) (2758:2758:2758))
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (PORT ena (6364:6364:6364) (6388:6388:6388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (PORT d[0] (6364:6364:6364) (6388:6388:6388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2954:2954:2954))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9384:9384:9384) (9753:9753:9753))
        (PORT d[1] (6741:6741:6741) (6835:6835:6835))
        (PORT d[2] (7869:7869:7869) (8026:8026:8026))
        (PORT d[3] (7681:7681:7681) (7655:7655:7655))
        (PORT d[4] (6809:6809:6809) (6914:6914:6914))
        (PORT d[5] (8793:8793:8793) (8649:8649:8649))
        (PORT d[6] (7474:7474:7474) (7565:7565:7565))
        (PORT d[7] (8355:8355:8355) (8660:8660:8660))
        (PORT d[8] (3741:3741:3741) (3973:3973:3973))
        (PORT d[9] (8453:8453:8453) (8598:8598:8598))
        (PORT d[10] (5881:5881:5881) (5963:5963:5963))
        (PORT d[11] (6609:6609:6609) (6727:6727:6727))
        (PORT d[12] (7264:7264:7264) (7294:7294:7294))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6077:6077:6077) (5929:5929:5929))
        (PORT clk (2502:2502:2502) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT d[0] (6699:6699:6699) (6560:6560:6560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3580:3580:3580))
        (PORT d[1] (4063:4063:4063) (4149:4149:4149))
        (PORT d[2] (4189:4189:4189) (4265:4265:4265))
        (PORT d[3] (3534:3534:3534) (3647:3647:3647))
        (PORT d[4] (4558:4558:4558) (4541:4541:4541))
        (PORT d[5] (3132:3132:3132) (3256:3256:3256))
        (PORT d[6] (4585:4585:4585) (4536:4536:4536))
        (PORT d[7] (4817:4817:4817) (5063:5063:5063))
        (PORT d[8] (4386:4386:4386) (4421:4421:4421))
        (PORT d[9] (4193:4193:4193) (4367:4367:4367))
        (PORT d[10] (4613:4613:4613) (4738:4738:4738))
        (PORT d[11] (3859:3859:3859) (3936:3936:3936))
        (PORT d[12] (4934:4934:4934) (4882:4882:4882))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT ena (6058:6058:6058) (6115:6115:6115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (6058:6058:6058) (6115:6115:6115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (3001:3001:3001))
        (PORT clk (2521:2521:2521) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9098:9098:9098) (9481:9481:9481))
        (PORT d[1] (6481:6481:6481) (6588:6588:6588))
        (PORT d[2] (7519:7519:7519) (7671:7671:7671))
        (PORT d[3] (7979:7979:7979) (7937:7937:7937))
        (PORT d[4] (6797:6797:6797) (6895:6895:6895))
        (PORT d[5] (8753:8753:8753) (8602:8602:8602))
        (PORT d[6] (7818:7818:7818) (7939:7939:7939))
        (PORT d[7] (8048:8048:8048) (8361:8361:8361))
        (PORT d[8] (3758:3758:3758) (3991:3991:3991))
        (PORT d[9] (8463:8463:8463) (8609:8609:8609))
        (PORT d[10] (5517:5517:5517) (5602:5602:5602))
        (PORT d[11] (6284:6284:6284) (6406:6406:6406))
        (PORT d[12] (6896:6896:6896) (6928:6928:6928))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4555:4555:4555) (4683:4683:4683))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2547:2547:2547))
        (PORT d[0] (5177:5177:5177) (5314:5314:5314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3176:3176:3176))
        (PORT d[1] (4070:4070:4070) (4157:4157:4157))
        (PORT d[2] (4177:4177:4177) (4267:4267:4267))
        (PORT d[3] (3539:3539:3539) (3651:3651:3651))
        (PORT d[4] (4255:4255:4255) (4239:4239:4239))
        (PORT d[5] (3479:3479:3479) (3602:3602:3602))
        (PORT d[6] (4225:4225:4225) (4176:4176:4176))
        (PORT d[7] (4442:4442:4442) (4690:4690:4690))
        (PORT d[8] (4784:4784:4784) (4818:4818:4818))
        (PORT d[9] (4460:4460:4460) (4506:4506:4506))
        (PORT d[10] (4619:4619:4619) (4743:4743:4743))
        (PORT d[11] (3511:3511:3511) (3593:3593:3593))
        (PORT d[12] (4574:4574:4574) (4524:4524:4524))
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT ena (6079:6079:6079) (6136:6136:6136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (PORT d[0] (6079:6079:6079) (6136:6136:6136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2272:2272:2272))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11449:11449:11449) (11935:11935:11935))
        (PORT d[1] (6448:6448:6448) (6533:6533:6533))
        (PORT d[2] (6229:6229:6229) (6334:6334:6334))
        (PORT d[3] (5535:5535:5535) (5505:5505:5505))
        (PORT d[4] (6424:6424:6424) (6499:6499:6499))
        (PORT d[5] (6475:6475:6475) (6392:6392:6392))
        (PORT d[6] (5433:5433:5433) (5381:5381:5381))
        (PORT d[7] (11028:11028:11028) (11441:11441:11441))
        (PORT d[8] (2359:2359:2359) (2497:2497:2497))
        (PORT d[9] (6367:6367:6367) (6452:6452:6452))
        (PORT d[10] (6183:6183:6183) (6353:6353:6353))
        (PORT d[11] (4367:4367:4367) (4526:4526:4526))
        (PORT d[12] (6423:6423:6423) (6363:6363:6363))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6348:6348:6348) (6292:6292:6292))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (6631:6631:6631) (6594:6594:6594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3052:3052:3052))
        (PORT d[1] (1213:1213:1213) (1257:1257:1257))
        (PORT d[2] (1869:1869:1869) (1912:1912:1912))
        (PORT d[3] (1228:1228:1228) (1283:1283:1283))
        (PORT d[4] (1234:1234:1234) (1284:1284:1284))
        (PORT d[5] (2571:2571:2571) (2596:2596:2596))
        (PORT d[6] (1423:1423:1423) (1418:1418:1418))
        (PORT d[7] (962:962:962) (1021:1021:1021))
        (PORT d[8] (1234:1234:1234) (1292:1292:1292))
        (PORT d[9] (1230:1230:1230) (1285:1285:1285))
        (PORT d[10] (1305:1305:1305) (1356:1356:1356))
        (PORT d[11] (1694:1694:1694) (1698:1698:1698))
        (PORT d[12] (1247:1247:1247) (1301:1301:1301))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (6026:6026:6026) (6024:6024:6024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (6026:6026:6026) (6024:6024:6024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2990:2990:2990))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9084:9084:9084) (9454:9454:9454))
        (PORT d[1] (6455:6455:6455) (6562:6562:6562))
        (PORT d[2] (7538:7538:7538) (7698:7698:7698))
        (PORT d[3] (7621:7621:7621) (7592:7592:7592))
        (PORT d[4] (6835:6835:6835) (6939:6939:6939))
        (PORT d[5] (8736:8736:8736) (8585:8585:8585))
        (PORT d[6] (7850:7850:7850) (7975:7975:7975))
        (PORT d[7] (8048:8048:8048) (8362:8362:8362))
        (PORT d[8] (3740:3740:3740) (3972:3972:3972))
        (PORT d[9] (8445:8445:8445) (8590:8590:8590))
        (PORT d[10] (5844:5844:5844) (5924:5924:5924))
        (PORT d[11] (6316:6316:6316) (6442:6442:6442))
        (PORT d[12] (6896:6896:6896) (6929:6929:6929))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (5140:5140:5140))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (5694:5694:5694) (5771:5771:5771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3177:3177:3177))
        (PORT d[1] (4043:4043:4043) (4129:4129:4129))
        (PORT d[2] (4172:4172:4172) (4259:4259:4259))
        (PORT d[3] (3554:3554:3554) (3669:3669:3669))
        (PORT d[4] (4595:4595:4595) (4567:4567:4567))
        (PORT d[5] (3460:3460:3460) (3579:3579:3579))
        (PORT d[6] (4600:4600:4600) (4554:4554:4554))
        (PORT d[7] (4499:4499:4499) (4757:4757:4757))
        (PORT d[8] (4043:4043:4043) (4080:4080:4080))
        (PORT d[9] (4174:4174:4174) (4347:4347:4347))
        (PORT d[10] (4607:4607:4607) (4731:4731:4731))
        (PORT d[11] (3543:3543:3543) (3630:3630:3630))
        (PORT d[12] (4575:4575:4575) (4525:4525:4525))
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT ena (6116:6116:6116) (6160:6160:6160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (PORT d[0] (6116:6116:6116) (6160:6160:6160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2380:2380:2380))
        (PORT clk (2491:2491:2491) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10626:10626:10626) (11062:11062:11062))
        (PORT d[1] (7163:7163:7163) (7224:7224:7224))
        (PORT d[2] (7588:7588:7588) (7737:7737:7737))
        (PORT d[3] (8302:8302:8302) (8257:8257:8257))
        (PORT d[4] (6212:6212:6212) (6282:6282:6282))
        (PORT d[5] (7820:7820:7820) (7717:7717:7717))
        (PORT d[6] (6767:6767:6767) (6671:6671:6671))
        (PORT d[7] (8468:8468:8468) (8827:8827:8827))
        (PORT d[8] (3096:3096:3096) (3270:3270:3270))
        (PORT d[9] (7446:7446:7446) (7588:7588:7588))
        (PORT d[10] (6632:6632:6632) (6733:6733:6733))
        (PORT d[11] (7041:7041:7041) (7224:7224:7224))
        (PORT d[12] (6525:6525:6525) (6531:6531:6531))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4351:4351:4351))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (PORT d[0] (4885:4885:4885) (4982:4982:4982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3487:3487:3487))
        (PORT d[1] (3973:3973:3973) (4122:4122:4122))
        (PORT d[2] (3818:3818:3818) (3855:3855:3855))
        (PORT d[3] (3825:3825:3825) (3908:3908:3908))
        (PORT d[4] (2064:2064:2064) (2092:2092:2092))
        (PORT d[5] (2739:2739:2739) (2834:2834:2834))
        (PORT d[6] (4610:4610:4610) (4579:4579:4579))
        (PORT d[7] (4979:4979:4979) (5140:5140:5140))
        (PORT d[8] (4104:4104:4104) (4130:4130:4130))
        (PORT d[9] (3729:3729:3729) (3857:3857:3857))
        (PORT d[10] (4202:4202:4202) (4298:4298:4298))
        (PORT d[11] (3136:3136:3136) (3220:3220:3220))
        (PORT d[12] (3411:3411:3411) (3435:3435:3435))
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT ena (6781:6781:6781) (6826:6826:6826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT d[0] (6781:6781:6781) (6826:6826:6826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2388:2388:2388))
        (PORT clk (2505:2505:2505) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10591:10591:10591) (11025:11025:11025))
        (PORT d[1] (7196:7196:7196) (7259:7259:7259))
        (PORT d[2] (7922:7922:7922) (8067:8067:8067))
        (PORT d[3] (8662:8662:8662) (8620:8620:8620))
        (PORT d[4] (6526:6526:6526) (6595:6595:6595))
        (PORT d[5] (8112:8112:8112) (8004:8004:8004))
        (PORT d[6] (7055:7055:7055) (7107:7107:7107))
        (PORT d[7] (8795:8795:8795) (9157:9157:9157))
        (PORT d[8] (2770:2770:2770) (2946:2946:2946))
        (PORT d[9] (7834:7834:7834) (7975:7975:7975))
        (PORT d[10] (6671:6671:6671) (6777:6777:6777))
        (PORT d[11] (4678:4678:4678) (4854:4854:4854))
        (PORT d[12] (6864:6864:6864) (6866:6866:6866))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (5239:5239:5239))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2531:2531:2531))
        (PORT d[0] (5804:5804:5804) (5867:5867:5867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4596:4596:4596))
        (PORT d[1] (3596:3596:3596) (3749:3749:3749))
        (PORT d[2] (3787:3787:3787) (3819:3819:3819))
        (PORT d[3] (3454:3454:3454) (3548:3548:3548))
        (PORT d[4] (2425:2425:2425) (2451:2451:2451))
        (PORT d[5] (2358:2358:2358) (2447:2447:2447))
        (PORT d[6] (11139:11139:11139) (11064:11064:11064))
        (PORT d[7] (5020:5020:5020) (5177:5177:5177))
        (PORT d[8] (4054:4054:4054) (4075:4075:4075))
        (PORT d[9] (3693:3693:3693) (3820:3820:3820))
        (PORT d[10] (3937:3937:3937) (4043:4043:4043))
        (PORT d[11] (3102:3102:3102) (3182:3182:3182))
        (PORT d[12] (3732:3732:3732) (3752:3752:3752))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT ena (6817:6817:6817) (6865:6865:6865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (6817:6817:6817) (6865:6865:6865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2979:2979:2979))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8751:8751:8751) (9101:9101:9101))
        (PORT d[1] (7530:7530:7530) (7632:7632:7632))
        (PORT d[2] (8553:8553:8553) (8707:8707:8707))
        (PORT d[3] (8681:8681:8681) (8637:8637:8637))
        (PORT d[4] (7874:7874:7874) (7964:7964:7964))
        (PORT d[5] (9877:9877:9877) (9726:9726:9726))
        (PORT d[6] (7834:7834:7834) (7927:7927:7927))
        (PORT d[7] (7641:7641:7641) (7915:7915:7915))
        (PORT d[8] (4797:4797:4797) (5027:5027:5027))
        (PORT d[9] (7506:7506:7506) (7649:7649:7649))
        (PORT d[10] (7242:7242:7242) (7320:7320:7320))
        (PORT d[11] (7297:7297:7297) (7413:7413:7413))
        (PORT d[12] (7988:7988:7988) (8019:8019:8019))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4608:4608:4608))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT d[0] (5059:5059:5059) (5239:5239:5239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3599:3599:3599))
        (PORT d[1] (3746:3746:3746) (3841:3841:3841))
        (PORT d[2] (11526:11526:11526) (11599:11599:11599))
        (PORT d[3] (11159:11159:11159) (11303:11303:11303))
        (PORT d[4] (4600:4600:4600) (4713:4713:4713))
        (PORT d[5] (2724:2724:2724) (2843:2843:2843))
        (PORT d[6] (5329:5329:5329) (5284:5284:5284))
        (PORT d[7] (5878:5878:5878) (6107:6107:6107))
        (PORT d[8] (5124:5124:5124) (5156:5156:5156))
        (PORT d[9] (5649:5649:5649) (5847:5847:5847))
        (PORT d[10] (9623:9623:9623) (9815:9815:9815))
        (PORT d[11] (4859:4859:4859) (4904:4904:4904))
        (PORT d[12] (5611:5611:5611) (5553:5553:5553))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT ena (6180:6180:6180) (6283:6283:6283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (6180:6180:6180) (6283:6283:6283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2773:2773:2773))
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8682:8682:8682) (9010:9010:9010))
        (PORT d[1] (5594:5594:5594) (5745:5745:5745))
        (PORT d[2] (8881:8881:8881) (9030:9030:9030))
        (PORT d[3] (9083:9083:9083) (9041:9041:9041))
        (PORT d[4] (8165:8165:8165) (8247:8247:8247))
        (PORT d[5] (10240:10240:10240) (10089:10089:10089))
        (PORT d[6] (8171:8171:8171) (8256:8256:8256))
        (PORT d[7] (7677:7677:7677) (7954:7954:7954))
        (PORT d[8] (5143:5143:5143) (5370:5370:5370))
        (PORT d[9] (7915:7915:7915) (8060:8060:8060))
        (PORT d[10] (7260:7260:7260) (7339:7339:7339))
        (PORT d[11] (7665:7665:7665) (7777:7777:7777))
        (PORT d[12] (8351:8351:8351) (8378:8378:8378))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (4021:4021:4021))
        (PORT clk (2558:2558:2558) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (PORT d[0] (4551:4551:4551) (4652:4652:4652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4787:4787:4787))
        (PORT d[1] (4096:4096:4096) (4186:4186:4186))
        (PORT d[2] (11193:11193:11193) (11272:11272:11272))
        (PORT d[3] (10821:10821:10821) (10971:10971:10971))
        (PORT d[4] (3866:3866:3866) (3982:3982:3982))
        (PORT d[5] (5201:5201:5201) (5373:5373:5373))
        (PORT d[6] (5677:5677:5677) (5629:5629:5629))
        (PORT d[7] (6145:6145:6145) (6398:6398:6398))
        (PORT d[8] (11409:11409:11409) (11463:11463:11463))
        (PORT d[9] (5348:5348:5348) (5554:5554:5554))
        (PORT d[10] (9263:9263:9263) (9455:9455:9455))
        (PORT d[11] (11795:11795:11795) (11754:11754:11754))
        (PORT d[12] (9588:9588:9588) (9836:9836:9836))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT ena (6563:6563:6563) (6666:6666:6666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (6563:6563:6563) (6666:6666:6666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2304:2304:2304))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11733:11733:11733) (12189:12189:12189))
        (PORT d[1] (6806:6806:6806) (6886:6886:6886))
        (PORT d[2] (6207:6207:6207) (6319:6319:6319))
        (PORT d[3] (5570:5570:5570) (5543:5543:5543))
        (PORT d[4] (6759:6759:6759) (6831:6831:6831))
        (PORT d[5] (6483:6483:6483) (6401:6401:6401))
        (PORT d[6] (5814:5814:5814) (5760:5760:5760))
        (PORT d[7] (11342:11342:11342) (11747:11747:11747))
        (PORT d[8] (2320:2320:2320) (2453:2453:2453))
        (PORT d[9] (6388:6388:6388) (6480:6480:6480))
        (PORT d[10] (3796:3796:3796) (3835:3835:3835))
        (PORT d[11] (3505:3505:3505) (3573:3573:3573))
        (PORT d[12] (6767:6767:6767) (6698:6698:6698))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3306:3306:3306))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (3919:3919:3919) (3937:3937:3937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3002:3002:3002))
        (PORT d[1] (1927:1927:1927) (1978:1978:1978))
        (PORT d[2] (4073:4073:4073) (4060:4060:4060))
        (PORT d[3] (1527:1527:1527) (1562:1562:1562))
        (PORT d[4] (1565:1565:1565) (1607:1607:1607))
        (PORT d[5] (2246:2246:2246) (2277:2277:2277))
        (PORT d[6] (1744:1744:1744) (1734:1734:1734))
        (PORT d[7] (1689:1689:1689) (1748:1748:1748))
        (PORT d[8] (1211:1211:1211) (1273:1273:1273))
        (PORT d[9] (1319:1319:1319) (1382:1382:1382))
        (PORT d[10] (1282:1282:1282) (1330:1330:1330))
        (PORT d[11] (2033:2033:2033) (2036:2036:2036))
        (PORT d[12] (1261:1261:1261) (1318:1318:1318))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT ena (4972:4972:4972) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (4972:4972:4972) (4995:4995:4995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2150:2150:2150))
        (PORT clk (2560:2560:2560) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7604:7604:7604) (7750:7750:7750))
        (PORT d[1] (4721:4721:4721) (4781:4781:4781))
        (PORT d[2] (6934:6934:6934) (7040:7040:7040))
        (PORT d[3] (6251:6251:6251) (6220:6220:6220))
        (PORT d[4] (7464:7464:7464) (7525:7525:7525))
        (PORT d[5] (7217:7217:7217) (7131:7131:7131))
        (PORT d[6] (3457:3457:3457) (3417:3417:3417))
        (PORT d[7] (6756:6756:6756) (6908:6908:6908))
        (PORT d[8] (2669:2669:2669) (2799:2799:2799))
        (PORT d[9] (6737:6737:6737) (6813:6813:6813))
        (PORT d[10] (4479:4479:4479) (4510:4510:4510))
        (PORT d[11] (5075:5075:5075) (5230:5230:5230))
        (PORT d[12] (4371:4371:4371) (4331:4331:4331))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2238:2238:2238))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2587:2587:2587))
        (PORT d[0] (2840:2840:2840) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5315:5315:5315))
        (PORT d[1] (2268:2268:2268) (2320:2320:2320))
        (PORT d[2] (3652:3652:3652) (3631:3631:3631))
        (PORT d[3] (3984:3984:3984) (4023:4023:4023))
        (PORT d[4] (3017:3017:3017) (3048:3048:3048))
        (PORT d[5] (3692:3692:3692) (3818:3818:3818))
        (PORT d[6] (3106:3106:3106) (3087:3087:3087))
        (PORT d[7] (2030:2030:2030) (2093:2093:2093))
        (PORT d[8] (1944:1944:1944) (2010:2010:2010))
        (PORT d[9] (2019:2019:2019) (2081:2081:2081))
        (PORT d[10] (2042:2042:2042) (2097:2097:2097))
        (PORT d[11] (3093:3093:3093) (3091:3091:3091))
        (PORT d[12] (1942:1942:1942) (1992:1992:1992))
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT ena (5651:5651:5651) (5669:5669:5669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2505:2505:2505))
        (PORT d[0] (5651:5651:5651) (5669:5669:5669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2555:2555:2555))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7889:7889:7889) (8153:8153:8153))
        (PORT d[1] (5135:5135:5135) (5241:5241:5241))
        (PORT d[2] (6301:6301:6301) (6515:6515:6515))
        (PORT d[3] (8639:8639:8639) (8927:8927:8927))
        (PORT d[4] (6538:6538:6538) (6726:6726:6726))
        (PORT d[5] (12096:12096:12096) (11952:11952:11952))
        (PORT d[6] (10337:10337:10337) (10513:10513:10513))
        (PORT d[7] (7249:7249:7249) (7451:7451:7451))
        (PORT d[8] (6208:6208:6208) (6345:6345:6345))
        (PORT d[9] (6061:6061:6061) (6155:6155:6155))
        (PORT d[10] (8192:8192:8192) (8076:8076:8076))
        (PORT d[11] (5181:5181:5181) (5414:5414:5414))
        (PORT d[12] (8116:8116:8116) (8292:8292:8292))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5871:5871:5871) (5835:5835:5835))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT d[0] (6493:6493:6493) (6466:6466:6466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8272:8272:8272) (8370:8370:8370))
        (PORT d[1] (8852:8852:8852) (8979:8979:8979))
        (PORT d[2] (9454:9454:9454) (9531:9531:9531))
        (PORT d[3] (9038:9038:9038) (9207:9207:9207))
        (PORT d[4] (5660:5660:5660) (5837:5837:5837))
        (PORT d[5] (5306:5306:5306) (5513:5513:5513))
        (PORT d[6] (9852:9852:9852) (9728:9728:9728))
        (PORT d[7] (5113:5113:5113) (5372:5372:5372))
        (PORT d[8] (9232:9232:9232) (9305:9305:9305))
        (PORT d[9] (9679:9679:9679) (9844:9844:9844))
        (PORT d[10] (7493:7493:7493) (7675:7675:7675))
        (PORT d[11] (9667:9667:9667) (9637:9637:9637))
        (PORT d[12] (7839:7839:7839) (8090:8090:8090))
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT ena (5794:5794:5794) (5894:5894:5894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (PORT d[0] (5794:5794:5794) (5894:5894:5894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2487:2487:2487))
        (PORT clk (2551:2551:2551) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8269:8269:8269) (8518:8518:8518))
        (PORT d[1] (5521:5521:5521) (5625:5625:5625))
        (PORT d[2] (6679:6679:6679) (6896:6896:6896))
        (PORT d[3] (8989:8989:8989) (9271:9271:9271))
        (PORT d[4] (5940:5940:5940) (6116:6116:6116))
        (PORT d[5] (11744:11744:11744) (11601:11601:11601))
        (PORT d[6] (9613:9613:9613) (9690:9690:9690))
        (PORT d[7] (6468:6468:6468) (6600:6600:6600))
        (PORT d[8] (5199:5199:5199) (5374:5374:5374))
        (PORT d[9] (6407:6407:6407) (6500:6500:6500))
        (PORT d[10] (8486:8486:8486) (8364:8364:8364))
        (PORT d[11] (5874:5874:5874) (6099:6099:6099))
        (PORT d[12] (8765:8765:8765) (8933:8933:8933))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4395:4395:4395))
        (PORT clk (2547:2547:2547) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2578:2578:2578))
        (PORT d[0] (4884:4884:4884) (5026:5026:5026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8632:8632:8632) (8715:8715:8715))
        (PORT d[1] (9231:9231:9231) (9361:9361:9361))
        (PORT d[2] (9776:9776:9776) (9853:9853:9853))
        (PORT d[3] (9418:9418:9418) (9585:9585:9585))
        (PORT d[4] (4562:4562:4562) (4695:4695:4695))
        (PORT d[5] (3844:3844:3844) (4027:4027:4027))
        (PORT d[6] (10244:10244:10244) (10115:10115:10115))
        (PORT d[7] (5097:5097:5097) (5361:5361:5361))
        (PORT d[8] (9946:9946:9946) (10016:10016:10016))
        (PORT d[9] (10452:10452:10452) (10611:10611:10611))
        (PORT d[10] (8178:8178:8178) (8359:8359:8359))
        (PORT d[11] (10340:10340:10340) (10301:10301:10301))
        (PORT d[12] (8199:8199:8199) (8450:8450:8450))
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (PORT ena (6410:6410:6410) (6488:6488:6488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2496:2496:2496))
        (PORT d[0] (6410:6410:6410) (6488:6488:6488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2120:2120:2120))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8795:8795:8795) (8980:8980:8980))
        (PORT d[1] (4681:4681:4681) (4740:4740:4740))
        (PORT d[2] (4488:4488:4488) (4638:4638:4638))
        (PORT d[3] (8265:8265:8265) (8509:8509:8509))
        (PORT d[4] (5102:5102:5102) (5223:5223:5223))
        (PORT d[5] (6378:6378:6378) (6553:6553:6553))
        (PORT d[6] (3085:3085:3085) (3281:3281:3281))
        (PORT d[7] (6278:6278:6278) (6357:6357:6357))
        (PORT d[8] (4671:4671:4671) (4752:4752:4752))
        (PORT d[9] (5693:5693:5693) (5741:5741:5741))
        (PORT d[10] (7012:7012:7012) (6954:6954:6954))
        (PORT d[11] (4709:4709:4709) (4896:4896:4896))
        (PORT d[12] (8243:8243:8243) (8379:8379:8379))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (4980:4980:4980))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (5651:5651:5651) (5611:5611:5611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6719:6719:6719) (6741:6741:6741))
        (PORT d[1] (8072:8072:8072) (8170:8170:8170))
        (PORT d[2] (8325:8325:8325) (8324:8324:8324))
        (PORT d[3] (6458:6458:6458) (6582:6582:6582))
        (PORT d[4] (6134:6134:6134) (6348:6348:6348))
        (PORT d[5] (6727:6727:6727) (6981:6981:6981))
        (PORT d[6] (8064:8064:8064) (8005:8005:8005))
        (PORT d[7] (6461:6461:6461) (6736:6736:6736))
        (PORT d[8] (5243:5243:5243) (5467:5467:5467))
        (PORT d[9] (7958:7958:7958) (8053:8053:8053))
        (PORT d[10] (7051:7051:7051) (7175:7175:7175))
        (PORT d[11] (8734:8734:8734) (8685:8685:8685))
        (PORT d[12] (7679:7679:7679) (7878:7878:7878))
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT ena (5383:5383:5383) (5453:5453:5453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2460:2460:2460))
        (PORT d[0] (5383:5383:5383) (5453:5453:5453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2066:2066:2066))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9179:9179:9179) (9361:9361:9361))
        (PORT d[1] (5798:5798:5798) (5877:5877:5877))
        (PORT d[2] (5248:5248:5248) (5426:5426:5426))
        (PORT d[3] (8612:8612:8612) (8859:8859:8859))
        (PORT d[4] (5754:5754:5754) (5867:5867:5867))
        (PORT d[5] (7030:7030:7030) (7196:7196:7196))
        (PORT d[6] (8459:8459:8459) (8540:8540:8540))
        (PORT d[7] (6713:6713:6713) (6795:6795:6795))
        (PORT d[8] (4627:4627:4627) (4796:4796:4796))
        (PORT d[9] (6390:6390:6390) (6437:6437:6437))
        (PORT d[10] (7737:7737:7737) (7671:7671:7671))
        (PORT d[11] (4764:4764:4764) (4953:4953:4953))
        (PORT d[12] (9025:9025:9025) (9160:9160:9160))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4493:4493:4493))
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT d[0] (4992:4992:4992) (5150:5150:5150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7065:7065:7065) (7089:7089:7089))
        (PORT d[1] (8774:8774:8774) (8875:8875:8875))
        (PORT d[2] (9013:9013:9013) (9013:9013:9013))
        (PORT d[3] (6883:6883:6883) (7004:7004:7004))
        (PORT d[4] (4950:4950:4950) (5129:5129:5129))
        (PORT d[5] (7092:7092:7092) (7347:7347:7347))
        (PORT d[6] (8741:8741:8741) (8678:8678:8678))
        (PORT d[7] (6836:6836:6836) (7107:7107:7107))
        (PORT d[8] (4855:4855:4855) (5072:5072:5072))
        (PORT d[9] (7880:7880:7880) (7976:7976:7976))
        (PORT d[10] (7761:7761:7761) (7883:7883:7883))
        (PORT d[11] (9082:9082:9082) (9033:9033:9033))
        (PORT d[12] (8422:8422:8422) (8625:8625:8625))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (PORT ena (6105:6105:6105) (6171:6171:6171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (PORT d[0] (6105:6105:6105) (6171:6171:6171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2406:2406:2406))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6043:6043:6043) (6001:6001:6001))
        (PORT d[1] (3114:3114:3114) (3079:3079:3079))
        (PORT d[2] (4069:4069:4069) (4172:4172:4172))
        (PORT d[3] (5616:5616:5616) (5618:5618:5618))
        (PORT d[4] (6366:6366:6366) (6460:6460:6460))
        (PORT d[5] (6352:6352:6352) (6489:6489:6489))
        (PORT d[6] (5659:5659:5659) (5621:5621:5621))
        (PORT d[7] (5524:5524:5524) (5485:5485:5485))
        (PORT d[8] (6151:6151:6151) (6114:6114:6114))
        (PORT d[9] (2719:2719:2719) (2703:2703:2703))
        (PORT d[10] (5541:5541:5541) (5519:5519:5519))
        (PORT d[11] (3536:3536:3536) (3625:3625:3625))
        (PORT d[12] (5320:5320:5320) (5427:5427:5427))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5835:5835:5835) (5815:5815:5815))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (6437:6437:6437) (6417:6417:6417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (5943:5943:5943))
        (PORT d[1] (4176:4176:4176) (4240:4240:4240))
        (PORT d[2] (4640:4640:4640) (4580:4580:4580))
        (PORT d[3] (3938:3938:3938) (3972:3972:3972))
        (PORT d[4] (9903:9903:9903) (9849:9849:9849))
        (PORT d[5] (5798:5798:5798) (6029:6029:6029))
        (PORT d[6] (4866:4866:4866) (4832:4832:4832))
        (PORT d[7] (4753:4753:4753) (5037:5037:5037))
        (PORT d[8] (3649:3649:3649) (3708:3708:3708))
        (PORT d[9] (4171:4171:4171) (4233:4233:4233))
        (PORT d[10] (3849:3849:3849) (3904:3904:3904))
        (PORT d[11] (4440:4440:4440) (4432:4432:4432))
        (PORT d[12] (3782:3782:3782) (3837:3837:3837))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (6341:6341:6341) (6370:6370:6370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (6341:6341:6341) (6370:6370:6370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2496:2496:2496))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8239:8239:8239) (8500:8500:8500))
        (PORT d[1] (5527:5527:5527) (5631:5631:5631))
        (PORT d[2] (7045:7045:7045) (7260:7260:7260))
        (PORT d[3] (8966:8966:8966) (9250:9250:9250))
        (PORT d[4] (5906:5906:5906) (6080:6080:6080))
        (PORT d[5] (6004:6004:6004) (6144:6144:6144))
        (PORT d[6] (9602:9602:9602) (9676:9676:9676))
        (PORT d[7] (6475:6475:6475) (6608:6608:6608))
        (PORT d[8] (4671:4671:4671) (4884:4884:4884))
        (PORT d[9] (6784:6784:6784) (6880:6880:6880))
        (PORT d[10] (8756:8756:8756) (8621:8621:8621))
        (PORT d[11] (5881:5881:5881) (6107:6107:6107))
        (PORT d[12] (8804:8804:8804) (8977:8977:8977))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5156:5156:5156) (5138:5138:5138))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (5778:5778:5778) (5769:5769:5769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8653:8653:8653) (8752:8752:8752))
        (PORT d[1] (9204:9204:9204) (9333:9333:9333))
        (PORT d[2] (9750:9750:9750) (9816:9816:9816))
        (PORT d[3] (9393:9393:9393) (9562:9562:9562))
        (PORT d[4] (4554:4554:4554) (4687:4687:4687))
        (PORT d[5] (3845:3845:3845) (4028:4028:4028))
        (PORT d[6] (10219:10219:10219) (10088:10088:10088))
        (PORT d[7] (4750:4750:4750) (4974:4974:4974))
        (PORT d[8] (9960:9960:9960) (10033:10033:10033))
        (PORT d[9] (10421:10421:10421) (10577:10577:10577))
        (PORT d[10] (8482:8482:8482) (8650:8650:8650))
        (PORT d[11] (10307:10307:10307) (10265:10265:10265))
        (PORT d[12] (8533:8533:8533) (8782:8782:8782))
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (PORT ena (6443:6443:6443) (6523:6523:6523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (PORT d[0] (6443:6443:6443) (6523:6523:6523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2472:2472:2472))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9133:9133:9133) (9312:9312:9312))
        (PORT d[1] (5084:5084:5084) (5144:5144:5144))
        (PORT d[2] (4848:4848:4848) (5031:5031:5031))
        (PORT d[3] (8605:8605:8605) (8848:8848:8848))
        (PORT d[4] (5415:5415:5415) (5532:5532:5532))
        (PORT d[5] (6736:6736:6736) (6909:6909:6909))
        (PORT d[6] (8481:8481:8481) (8565:8565:8565))
        (PORT d[7] (6674:6674:6674) (6751:6751:6751))
        (PORT d[8] (4707:4707:4707) (4783:4783:4783))
        (PORT d[9] (6062:6062:6062) (6109:6109:6109))
        (PORT d[10] (7413:7413:7413) (7357:7357:7357))
        (PORT d[11] (4784:4784:4784) (4975:4975:4975))
        (PORT d[12] (8973:8973:8973) (8968:8968:8968))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (5291:5291:5291))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (6046:6046:6046) (5922:5922:5922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7056:7056:7056) (7078:7078:7078))
        (PORT d[1] (8410:8410:8410) (8497:8497:8497))
        (PORT d[2] (8675:8675:8675) (8676:8676:8676))
        (PORT d[3] (6597:6597:6597) (6724:6724:6724))
        (PORT d[4] (4916:4916:4916) (5082:5082:5082))
        (PORT d[5] (7084:7084:7084) (7337:7337:7337))
        (PORT d[6] (8419:8419:8419) (8358:8358:8358))
        (PORT d[7] (5167:5167:5167) (5472:5472:5472))
        (PORT d[8] (4863:4863:4863) (5087:5087:5087))
        (PORT d[9] (7540:7540:7540) (7646:7646:7646))
        (PORT d[10] (7415:7415:7415) (7539:7539:7539))
        (PORT d[11] (9136:9136:9136) (9086:9086:9086))
        (PORT d[12] (8038:8038:8038) (8235:8235:8235))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (6112:6112:6112) (6176:6176:6176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (6112:6112:6112) (6176:6176:6176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2546:2546:2546))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7812:7812:7812) (8067:8067:8067))
        (PORT d[1] (5159:5159:5159) (5268:5268:5268))
        (PORT d[2] (6305:6305:6305) (6519:6519:6519))
        (PORT d[3] (8534:8534:8534) (8813:8813:8813))
        (PORT d[4] (6206:6206:6206) (6400:6400:6400))
        (PORT d[5] (12097:12097:12097) (11953:11953:11953))
        (PORT d[6] (10021:10021:10021) (10208:10208:10208))
        (PORT d[7] (7211:7211:7211) (7409:7409:7409))
        (PORT d[8] (6207:6207:6207) (6344:6344:6344))
        (PORT d[9] (6027:6027:6027) (6118:6118:6118))
        (PORT d[10] (8098:8098:8098) (7977:7977:7977))
        (PORT d[11] (5168:5168:5168) (5392:5392:5392))
        (PORT d[12] (8083:8083:8083) (8249:8249:8249))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (5042:5042:5042))
        (PORT clk (2526:2526:2526) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT d[0] (5521:5521:5521) (5673:5673:5673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7926:7926:7926) (8025:8025:8025))
        (PORT d[1] (8809:8809:8809) (8932:8932:8932))
        (PORT d[2] (9445:9445:9445) (9520:9520:9520))
        (PORT d[3] (9019:9019:9019) (9181:9181:9181))
        (PORT d[4] (5319:5319:5319) (5499:5499:5499))
        (PORT d[5] (5293:5293:5293) (5498:5498:5498))
        (PORT d[6] (9473:9473:9473) (9345:9345:9345))
        (PORT d[7] (5140:5140:5140) (5404:5404:5404))
        (PORT d[8] (9257:9257:9257) (9331:9331:9331))
        (PORT d[9] (9709:9709:9709) (9874:9874:9874))
        (PORT d[10] (7523:7523:7523) (7710:7710:7710))
        (PORT d[11] (9629:9629:9629) (9595:9595:9595))
        (PORT d[12] (7799:7799:7799) (8046:8046:8046))
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT ena (5461:5461:5461) (5569:5569:5569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (PORT d[0] (5461:5461:5461) (5569:5569:5569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2540:2540:2540))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7913:7913:7913) (8180:8180:8180))
        (PORT d[1] (5183:5183:5183) (5294:5294:5294))
        (PORT d[2] (6671:6671:6671) (6886:6886:6886))
        (PORT d[3] (8983:8983:8983) (9264:9264:9264))
        (PORT d[4] (6561:6561:6561) (6752:6752:6752))
        (PORT d[5] (11785:11785:11785) (11647:11647:11647))
        (PORT d[6] (10350:10350:10350) (10528:10528:10528))
        (PORT d[7] (6122:6122:6122) (6254:6254:6254))
        (PORT d[8] (6562:6562:6562) (6694:6694:6694))
        (PORT d[9] (6398:6398:6398) (6491:6491:6491))
        (PORT d[10] (8433:8433:8433) (8308:8308:8308))
        (PORT d[11] (5483:5483:5483) (5704:5704:5704))
        (PORT d[12] (8462:8462:8462) (8632:8632:8632))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4800:4800:4800))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT d[0] (5246:5246:5246) (5431:5431:5431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8294:8294:8294) (8395:8395:8395))
        (PORT d[1] (9180:9180:9180) (9305:9305:9305))
        (PORT d[2] (9794:9794:9794) (9870:9870:9870))
        (PORT d[3] (9409:9409:9409) (9575:9575:9575))
        (PORT d[4] (5681:5681:5681) (5859:5859:5859))
        (PORT d[5] (3821:3821:3821) (4001:4001:4001))
        (PORT d[6] (9847:9847:9847) (9721:9721:9721))
        (PORT d[7] (5400:5400:5400) (5663:5663:5663))
        (PORT d[8] (9609:9609:9609) (9682:9682:9682))
        (PORT d[9] (10051:10051:10051) (10213:10213:10213))
        (PORT d[10] (7871:7871:7871) (8056:8056:8056))
        (PORT d[11] (9984:9984:9984) (9949:9949:9949))
        (PORT d[12] (8148:8148:8148) (8393:8393:8393))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT ena (6112:6112:6112) (6203:6203:6203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (6112:6112:6112) (6203:6203:6203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2573:2573:2573))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7885:7885:7885) (8150:8150:8150))
        (PORT d[1] (5182:5182:5182) (5293:5293:5293))
        (PORT d[2] (6656:6656:6656) (6869:6869:6869))
        (PORT d[3] (8623:8623:8623) (8911:8911:8911))
        (PORT d[4] (6533:6533:6533) (6722:6722:6722))
        (PORT d[5] (12389:12389:12389) (12242:12242:12242))
        (PORT d[6] (10386:10386:10386) (10566:10566:10566))
        (PORT d[7] (6122:6122:6122) (6253:6253:6253))
        (PORT d[8] (6587:6587:6587) (6722:6722:6722))
        (PORT d[9] (6408:6408:6408) (6500:6500:6500))
        (PORT d[10] (8113:8113:8113) (7996:7996:7996))
        (PORT d[11] (5528:5528:5528) (5756:5756:5756))
        (PORT d[12] (8462:8462:8462) (8632:8632:8632))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (6394:6394:6394))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT d[0] (6999:6999:6999) (7003:7003:7003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8293:8293:8293) (8394:8394:8394))
        (PORT d[1] (8834:8834:8834) (8960:8960:8960))
        (PORT d[2] (9734:9734:9734) (9791:9791:9791))
        (PORT d[3] (9048:9048:9048) (9219:9219:9219))
        (PORT d[4] (5680:5680:5680) (5859:5859:5859))
        (PORT d[5] (3469:3469:3469) (3654:3654:3654))
        (PORT d[6] (9872:9872:9872) (9747:9747:9747))
        (PORT d[7] (5074:5074:5074) (5335:5335:5335))
        (PORT d[8] (9607:9607:9607) (9682:9682:9682))
        (PORT d[9] (10082:10082:10082) (10247:10247:10247))
        (PORT d[10] (7870:7870:7870) (8056:8056:8056))
        (PORT d[11] (9970:9970:9970) (9933:9933:9933))
        (PORT d[12] (8149:8149:8149) (8393:8393:8393))
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT ena (5840:5840:5840) (5944:5944:5944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2490:2490:2490))
        (PORT d[0] (5840:5840:5840) (5944:5944:5944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2431:2431:2431))
        (PORT clk (2527:2527:2527) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9212:9212:9212) (9397:9397:9397))
        (PORT d[1] (5068:5068:5068) (5128:5128:5128))
        (PORT d[2] (4835:4835:4835) (4980:4980:4980))
        (PORT d[3] (8299:8299:8299) (8553:8553:8553))
        (PORT d[4] (5434:5434:5434) (5545:5545:5545))
        (PORT d[5] (6697:6697:6697) (6864:6864:6864))
        (PORT d[6] (8508:8508:8508) (8593:8593:8593))
        (PORT d[7] (6334:6334:6334) (6421:6421:6421))
        (PORT d[8] (4706:4706:4706) (4782:4782:4782))
        (PORT d[9] (6066:6066:6066) (6117:6117:6117))
        (PORT d[10] (7355:7355:7355) (7294:7294:7294))
        (PORT d[11] (4753:4753:4753) (4941:4941:4941))
        (PORT d[12] (8633:8633:8633) (8772:8772:8772))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3563:3563:3563))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2556:2556:2556))
        (PORT d[0] (3964:3964:3964) (3906:3906:3906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6722:6722:6722) (6746:6746:6746))
        (PORT d[1] (8385:8385:8385) (8483:8483:8483))
        (PORT d[2] (8673:8673:8673) (8673:8673:8673))
        (PORT d[3] (6865:6865:6865) (6977:6977:6977))
        (PORT d[4] (6509:6509:6509) (6721:6721:6721))
        (PORT d[5] (7038:7038:7038) (7285:7285:7285))
        (PORT d[6] (8386:8386:8386) (8322:8322:8322))
        (PORT d[7] (6818:6818:6818) (7087:7087:7087))
        (PORT d[8] (9159:9159:9159) (9188:9188:9188))
        (PORT d[9] (7475:7475:7475) (7573:7573:7573))
        (PORT d[10] (7438:7438:7438) (7566:7566:7566))
        (PORT d[11] (9098:9098:9098) (9046:9046:9046))
        (PORT d[12] (8031:8031:8031) (8227:8227:8227))
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (PORT ena (5775:5775:5775) (5845:5845:5845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2474:2474:2474))
        (PORT d[0] (5775:5775:5775) (5845:5845:5845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2129:2129:2129))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8862:8862:8862) (9051:9051:9051))
        (PORT d[1] (4766:4766:4766) (4835:4835:4835))
        (PORT d[2] (4828:4828:4828) (4972:4972:4972))
        (PORT d[3] (8298:8298:8298) (8543:8543:8543))
        (PORT d[4] (5135:5135:5135) (5255:5255:5255))
        (PORT d[5] (6343:6343:6343) (6516:6516:6516))
        (PORT d[6] (3061:3061:3061) (3253:3253:3253))
        (PORT d[7] (6299:6299:6299) (6383:6383:6383))
        (PORT d[8] (4712:4712:4712) (4790:4790:4790))
        (PORT d[9] (6012:6012:6012) (6055:6055:6055))
        (PORT d[10] (7044:7044:7044) (6991:6991:6991))
        (PORT d[11] (4782:4782:4782) (4972:4972:4972))
        (PORT d[12] (8655:8655:8655) (8797:8797:8797))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5514:5514:5514) (5609:5609:5609))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (6136:6136:6136) (6240:6240:6240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6725:6725:6725) (6748:6748:6748))
        (PORT d[1] (8050:8050:8050) (8147:8147:8147))
        (PORT d[2] (8332:8332:8332) (8338:8338:8338))
        (PORT d[3] (6574:6574:6574) (6697:6697:6697))
        (PORT d[4] (6505:6505:6505) (6729:6729:6729))
        (PORT d[5] (6704:6704:6704) (6954:6954:6954))
        (PORT d[6] (8365:8365:8365) (8297:8297:8297))
        (PORT d[7] (5520:5520:5520) (5820:5820:5820))
        (PORT d[8] (5237:5237:5237) (5458:5458:5458))
        (PORT d[9] (7116:7116:7116) (7218:7218:7218))
        (PORT d[10] (7052:7052:7052) (7176:7176:7176))
        (PORT d[11] (8749:8749:8749) (8695:8695:8695))
        (PORT d[12] (7680:7680:7680) (7879:7879:7879))
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT ena (5725:5725:5725) (5792:5792:5792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (PORT d[0] (5725:5725:5725) (5792:5792:5792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2077:2077:2077))
        (PORT clk (2509:2509:2509) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8865:8865:8865) (9053:9053:9053))
        (PORT d[1] (5512:5512:5512) (5614:5614:5614))
        (PORT d[2] (4487:4487:4487) (4637:4637:4637))
        (PORT d[3] (7947:7947:7947) (8200:8200:8200))
        (PORT d[4] (5094:5094:5094) (5200:5200:5200))
        (PORT d[5] (6392:6392:6392) (6568:6568:6568))
        (PORT d[6] (3065:3065:3065) (3256:3256:3256))
        (PORT d[7] (5942:5942:5942) (6023:6023:6023))
        (PORT d[8] (4664:4664:4664) (4734:4734:4734))
        (PORT d[9] (5692:5692:5692) (5740:5740:5740))
        (PORT d[10] (6978:6978:6978) (6918:6918:6918))
        (PORT d[11] (4546:4546:4546) (4662:4662:4662))
        (PORT d[12] (8242:8242:8242) (8378:8378:8378))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (4029:4029:4029))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (PORT d[0] (4542:4542:4542) (4660:4660:4660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6390:6390:6390) (6420:6420:6420))
        (PORT d[1] (8033:8033:8033) (8128:8128:8128))
        (PORT d[2] (8322:8322:8322) (8322:8322:8322))
        (PORT d[3] (6575:6575:6575) (6696:6696:6696))
        (PORT d[4] (6160:6160:6160) (6375:6375:6375))
        (PORT d[5] (6681:6681:6681) (6929:6929:6929))
        (PORT d[6] (8032:8032:8032) (7969:7969:7969))
        (PORT d[7] (6479:6479:6479) (6755:6755:6755))
        (PORT d[8] (8825:8825:8825) (8860:8860:8860))
        (PORT d[9] (7957:7957:7957) (8053:8053:8053))
        (PORT d[10] (7074:7074:7074) (7202:7202:7202))
        (PORT d[11] (8743:8743:8743) (8689:8689:8689))
        (PORT d[12] (7672:7672:7672) (7870:7870:7870))
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT ena (5410:5410:5410) (5481:5481:5481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d[0] (5410:5410:5410) (5481:5481:5481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2556:2556:2556))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7877:7877:7877) (8141:8141:8141))
        (PORT d[1] (5175:5175:5175) (5285:5285:5285))
        (PORT d[2] (6313:6313:6313) (6527:6527:6527))
        (PORT d[3] (8936:8936:8936) (9211:9211:9211))
        (PORT d[4] (6552:6552:6552) (6742:6742:6742))
        (PORT d[5] (12114:12114:12114) (11971:11971:11971))
        (PORT d[6] (10349:10349:10349) (10525:10525:10525))
        (PORT d[7] (7519:7519:7519) (7709:7709:7709))
        (PORT d[8] (6573:6573:6573) (6707:6707:6707))
        (PORT d[9] (6036:6036:6036) (6128:6128:6128))
        (PORT d[10] (8162:8162:8162) (8042:8042:8042))
        (PORT d[11] (5182:5182:5182) (5415:5415:5415))
        (PORT d[12] (8455:8455:8455) (8624:8624:8624))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5848:5848:5848) (5954:5954:5954))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (6499:6499:6499) (6607:6607:6607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8271:8271:8271) (8356:8356:8356))
        (PORT d[1] (8860:8860:8860) (8988:8988:8988))
        (PORT d[2] (5031:5031:5031) (5193:5193:5193))
        (PORT d[3] (9052:9052:9052) (9217:9217:9217))
        (PORT d[4] (5685:5685:5685) (5850:5850:5850))
        (PORT d[5] (5275:5275:5275) (5479:5479:5479))
        (PORT d[6] (9838:9838:9838) (9710:9710:9710))
        (PORT d[7] (4733:4733:4733) (5000:5000:5000))
        (PORT d[8] (9587:9587:9587) (9657:9657:9657))
        (PORT d[9] (9991:9991:9991) (10151:10151:10151))
        (PORT d[10] (7832:7832:7832) (8014:8014:8014))
        (PORT d[11] (9635:9635:9635) (9604:9604:9604))
        (PORT d[12] (7852:7852:7852) (8106:8106:8106))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT ena (5807:5807:5807) (5909:5909:5909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (5807:5807:5807) (5909:5909:5909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2489:2489:2489))
        (PORT clk (2549:2549:2549) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8245:8245:8245) (8505:8505:8505))
        (PORT d[1] (5509:5509:5509) (5611:5611:5611))
        (PORT d[2] (6633:6633:6633) (6841:6841:6841))
        (PORT d[3] (8959:8959:8959) (9243:9243:9243))
        (PORT d[4] (5915:5915:5915) (6090:6090:6090))
        (PORT d[5] (11727:11727:11727) (11583:11583:11583))
        (PORT d[6] (9587:9587:9587) (9663:9663:9663))
        (PORT d[7] (6423:6423:6423) (6549:6549:6549))
        (PORT d[8] (6563:6563:6563) (6695:6695:6695))
        (PORT d[9] (6432:6432:6432) (6527:6527:6527))
        (PORT d[10] (8543:8543:8543) (8425:8425:8425))
        (PORT d[11] (5535:5535:5535) (5764:5764:5764))
        (PORT d[12] (8453:8453:8453) (8624:8624:8624))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (5334:5334:5334))
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (PORT d[0] (5441:5441:5441) (5668:5668:5668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8634:8634:8634) (8730:8730:8730))
        (PORT d[1] (9222:9222:9222) (9352:9352:9352))
        (PORT d[2] (9753:9753:9753) (9823:9823:9823))
        (PORT d[3] (9384:9384:9384) (9552:9552:9552))
        (PORT d[4] (4214:4214:4214) (4345:4345:4345))
        (PORT d[5] (3468:3468:3468) (3651:3651:3651))
        (PORT d[6] (10243:10243:10243) (10115:10115:10115))
        (PORT d[7] (5097:5097:5097) (5360:5360:5360))
        (PORT d[8] (9584:9584:9584) (9656:9656:9656))
        (PORT d[9] (10040:10040:10040) (10206:10206:10206))
        (PORT d[10] (7840:7840:7840) (8022:8022:8022))
        (PORT d[11] (10023:10023:10023) (9993:9993:9993))
        (PORT d[12] (8187:8187:8187) (8435:8435:8435))
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT ena (6423:6423:6423) (6503:6503:6503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (PORT d[0] (6423:6423:6423) (6503:6503:6503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2504:2504:2504))
        (PORT clk (2524:2524:2524) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7864:7864:7864) (8120:8120:8120))
        (PORT d[1] (5147:5147:5147) (5251:5251:5251))
        (PORT d[2] (5948:5948:5948) (6157:6157:6157))
        (PORT d[3] (8256:8256:8256) (8541:8541:8541))
        (PORT d[4] (6216:6216:6216) (6396:6396:6396))
        (PORT d[5] (6369:6369:6369) (6533:6533:6533))
        (PORT d[6] (10036:10036:10036) (10215:10215:10215))
        (PORT d[7] (6094:6094:6094) (6215:6215:6215))
        (PORT d[8] (6256:6256:6256) (6398:6398:6398))
        (PORT d[9] (6038:6038:6038) (6128:6128:6128))
        (PORT d[10] (7764:7764:7764) (7647:7647:7647))
        (PORT d[11] (5152:5152:5152) (5373:5373:5373))
        (PORT d[12] (8076:8076:8076) (8247:8247:8247))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4436:4436:4436))
        (PORT clk (2520:2520:2520) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2555:2555:2555))
        (PORT d[0] (4930:4930:4930) (5067:5067:5067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7925:7925:7925) (8024:8024:8024))
        (PORT d[1] (8463:8463:8463) (8587:8587:8587))
        (PORT d[2] (9078:9078:9078) (9153:9153:9153))
        (PORT d[3] (8693:8693:8693) (8863:8863:8863))
        (PORT d[4] (5320:5320:5320) (5501:5501:5501))
        (PORT d[5] (4907:4907:4907) (5117:5117:5117))
        (PORT d[6] (9498:9498:9498) (9367:9367:9367))
        (PORT d[7] (4762:4762:4762) (5028:5028:5028))
        (PORT d[8] (9255:9255:9255) (9331:9331:9331))
        (PORT d[9] (9740:9740:9740) (9908:9908:9908))
        (PORT d[10] (7496:7496:7496) (7672:7672:7672))
        (PORT d[11] (9616:9616:9616) (9580:9580:9580))
        (PORT d[12] (7497:7497:7497) (7751:7751:7751))
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT ena (5755:5755:5755) (5849:5849:5849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2473:2473:2473))
        (PORT d[0] (5755:5755:5755) (5849:5849:5849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2383:2383:2383))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8267:8267:8267) (8530:8530:8530))
        (PORT d[1] (5593:5593:5593) (5738:5738:5738))
        (PORT d[2] (7031:7031:7031) (7247:7247:7247))
        (PORT d[3] (10138:10138:10138) (10090:10090:10090))
        (PORT d[4] (5540:5540:5540) (5705:5705:5705))
        (PORT d[5] (11423:11423:11423) (11283:11283:11283))
        (PORT d[6] (9224:9224:9224) (9307:9307:9307))
        (PORT d[7] (6746:6746:6746) (6867:6867:6867))
        (PORT d[8] (4614:4614:4614) (4820:4820:4820))
        (PORT d[9] (6768:6768:6768) (6862:6862:6862))
        (PORT d[10] (8324:8324:8324) (8399:8399:8399))
        (PORT d[11] (6236:6236:6236) (6455:6455:6455))
        (PORT d[12] (9085:9085:9085) (9246:9246:9246))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5958:5958:5958) (5970:5970:5970))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (6580:6580:6580) (6601:6601:6601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8654:8654:8654) (8753:8753:8753))
        (PORT d[1] (9576:9576:9576) (9704:9704:9704))
        (PORT d[2] (10143:10143:10143) (10220:10220:10220))
        (PORT d[3] (9771:9771:9771) (9923:9923:9923))
        (PORT d[4] (4237:4237:4237) (4383:4383:4383))
        (PORT d[5] (4180:4180:4180) (4357:4357:4357))
        (PORT d[6] (10213:10213:10213) (10086:10086:10086))
        (PORT d[7] (5123:5123:5123) (5386:5386:5386))
        (PORT d[8] (9937:9937:9937) (10006:10006:10006))
        (PORT d[9] (10381:10381:10381) (10545:10545:10545))
        (PORT d[10] (8493:8493:8493) (8663:8663:8663))
        (PORT d[11] (10318:10318:10318) (10277:10277:10277))
        (PORT d[12] (8516:8516:8516) (8763:8763:8763))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT ena (7620:7620:7620) (7720:7720:7720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2498:2498:2498))
        (PORT d[0] (7620:7620:7620) (7720:7720:7720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2165:2165:2165))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9066:9066:9066) (9404:9404:9404))
        (PORT d[1] (5487:5487:5487) (5567:5567:5567))
        (PORT d[2] (4828:4828:4828) (5011:5011:5011))
        (PORT d[3] (10333:10333:10333) (10268:10268:10268))
        (PORT d[4] (6094:6094:6094) (6200:6200:6200))
        (PORT d[5] (7073:7073:7073) (7276:7276:7276))
        (PORT d[6] (7773:7773:7773) (7863:7863:7863))
        (PORT d[7] (6752:6752:6752) (6870:6870:6870))
        (PORT d[8] (3865:3865:3865) (4045:4045:4045))
        (PORT d[9] (7775:7775:7775) (7888:7888:7888))
        (PORT d[10] (6080:6080:6080) (6161:6161:6161))
        (PORT d[11] (5493:5493:5493) (5560:5560:5560))
        (PORT d[12] (9375:9375:9375) (9509:9509:9509))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3640:3640:3640))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (4191:4191:4191) (4271:4271:4271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7427:7427:7427) (7453:7453:7453))
        (PORT d[1] (9116:9116:9116) (9218:9218:9218))
        (PORT d[2] (9341:9341:9341) (9335:9335:9335))
        (PORT d[3] (7213:7213:7213) (7331:7331:7331))
        (PORT d[4] (5237:5237:5237) (5405:5405:5405))
        (PORT d[5] (7449:7449:7449) (7702:7702:7702))
        (PORT d[6] (9080:9080:9080) (9015:9015:9015))
        (PORT d[7] (5929:5929:5929) (6229:6229:6229))
        (PORT d[8] (4820:4820:4820) (5038:5038:5038))
        (PORT d[9] (8230:8230:8230) (8329:8329:8329))
        (PORT d[10] (8144:8144:8144) (8270:8270:8270))
        (PORT d[11] (9808:9808:9808) (9755:9755:9755))
        (PORT d[12] (8718:8718:8718) (8913:8913:8913))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT ena (9003:9003:9003) (9038:9038:9038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (PORT d[0] (9003:9003:9003) (9038:9038:9038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2430:2430:2430))
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8989:8989:8989) (9318:9318:9318))
        (PORT d[1] (5521:5521:5521) (5664:5664:5664))
        (PORT d[2] (7744:7744:7744) (7955:7955:7955))
        (PORT d[3] (9429:9429:9429) (9394:9394:9394))
        (PORT d[4] (5469:5469:5469) (5641:5641:5641))
        (PORT d[5] (11020:11020:11020) (10869:10869:10869))
        (PORT d[6] (8493:8493:8493) (8579:8579:8579))
        (PORT d[7] (7603:7603:7603) (7871:7871:7871))
        (PORT d[8] (3915:3915:3915) (4124:4124:4124))
        (PORT d[9] (8239:8239:8239) (8380:8380:8380))
        (PORT d[10] (7979:7979:7979) (8059:8059:8059))
        (PORT d[11] (5122:5122:5122) (5295:5295:5295))
        (PORT d[12] (8879:8879:8879) (8878:8878:8878))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5178:5178:5178) (5145:5145:5145))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (PORT d[0] (5834:5834:5834) (5796:5796:5796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4413:4413:4413))
        (PORT d[1] (9963:9963:9963) (10102:10102:10102))
        (PORT d[2] (10846:10846:10846) (10924:10924:10924))
        (PORT d[3] (3618:3618:3618) (3765:3765:3765))
        (PORT d[4] (3786:3786:3786) (3895:3895:3895))
        (PORT d[5] (4892:4892:4892) (5067:5067:5067))
        (PORT d[6] (11258:11258:11258) (11119:11119:11119))
        (PORT d[7] (5125:5125:5125) (5352:5352:5352))
        (PORT d[8] (10716:10716:10716) (10782:10782:10782))
        (PORT d[9] (4588:4588:4588) (4791:4791:4791))
        (PORT d[10] (8952:8952:8952) (9153:9153:9153))
        (PORT d[11] (11124:11124:11124) (11089:11089:11089))
        (PORT d[12] (9253:9253:9253) (9504:9504:9504))
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (PORT ena (6888:6888:6888) (6989:6989:6989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2516:2516:2516))
        (PORT d[0] (6888:6888:6888) (6989:6989:6989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1946:1946:1946))
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8284:8284:8284) (8421:8421:8421))
        (PORT d[1] (5432:5432:5432) (5488:5488:5488))
        (PORT d[2] (4503:4503:4503) (4648:4648:4648))
        (PORT d[3] (6972:6972:6972) (6940:6940:6940))
        (PORT d[4] (8180:8180:8180) (8243:8243:8243))
        (PORT d[5] (7934:7934:7934) (7845:7845:7845))
        (PORT d[6] (4146:4146:4146) (4109:4109:4109))
        (PORT d[7] (7496:7496:7496) (7651:7651:7651))
        (PORT d[8] (3395:3395:3395) (3525:3525:3525))
        (PORT d[9] (3835:3835:3835) (3812:3812:3812))
        (PORT d[10] (5510:5510:5510) (5532:5532:5532))
        (PORT d[11] (5796:5796:5796) (5949:5949:5949))
        (PORT d[12] (5507:5507:5507) (5464:5464:5464))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (4052:4052:4052))
        (PORT clk (2568:2568:2568) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (PORT d[0] (4577:4577:4577) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4645:4645:4645))
        (PORT d[1] (3006:3006:3006) (3062:3062:3062))
        (PORT d[2] (6067:6067:6067) (6020:6020:6020))
        (PORT d[3] (3289:3289:3289) (3332:3332:3332))
        (PORT d[4] (3391:3391:3391) (3418:3418:3418))
        (PORT d[5] (3324:3324:3324) (3478:3478:3478))
        (PORT d[6] (3077:3077:3077) (3059:3059:3059))
        (PORT d[7] (2806:2806:2806) (2885:2885:2885))
        (PORT d[8] (2613:2613:2613) (2677:2677:2677))
        (PORT d[9] (2770:2770:2770) (2833:2833:2833))
        (PORT d[10] (2779:2779:2779) (2837:2837:2837))
        (PORT d[11] (3104:3104:3104) (3106:3106:3106))
        (PORT d[12] (2673:2673:2673) (2723:2723:2723))
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (PORT ena (6391:6391:6391) (6419:6419:6419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (PORT d[0] (6391:6391:6391) (6419:6419:6419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1923:1923:1923))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6894:6894:6894) (7012:7012:7012))
        (PORT d[1] (5086:5086:5086) (5141:5141:5141))
        (PORT d[2] (4414:4414:4414) (4547:4547:4547))
        (PORT d[3] (7003:7003:7003) (6974:6974:6974))
        (PORT d[4] (8190:8190:8190) (8252:8252:8252))
        (PORT d[5] (8248:8248:8248) (8151:8151:8151))
        (PORT d[6] (4574:4574:4574) (4547:4547:4547))
        (PORT d[7] (7826:7826:7826) (7979:7979:7979))
        (PORT d[8] (3418:3418:3418) (3551:3551:3551))
        (PORT d[9] (3841:3841:3841) (3815:3815:3815))
        (PORT d[10] (5560:5560:5560) (5588:5588:5588))
        (PORT d[11] (6200:6200:6200) (6354:6354:6354))
        (PORT d[12] (5525:5525:5525) (5488:5488:5488))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2600:2600:2600))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (3353:3353:3353) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4634:4634:4634))
        (PORT d[1] (3073:3073:3073) (3127:3127:3127))
        (PORT d[2] (5760:5760:5760) (5717:5717:5717))
        (PORT d[3] (2879:2879:2879) (2917:2917:2917))
        (PORT d[4] (3054:3054:3054) (3091:3091:3091))
        (PORT d[5] (3329:3329:3329) (3483:3483:3483))
        (PORT d[6] (3843:3843:3843) (3816:3816:3816))
        (PORT d[7] (2810:2810:2810) (2896:2896:2896))
        (PORT d[8] (2615:2615:2615) (2680:2680:2680))
        (PORT d[9] (2702:2702:2702) (2763:2763:2763))
        (PORT d[10] (2752:2752:2752) (2805:2805:2805))
        (PORT d[11] (3435:3435:3435) (3436:3436:3436))
        (PORT d[12] (2708:2708:2708) (2765:2765:2765))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT ena (6368:6368:6368) (6395:6395:6395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2507:2507:2507))
        (PORT d[0] (6368:6368:6368) (6395:6395:6395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2298:2298:2298))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8748:8748:8748) (9099:9099:9099))
        (PORT d[1] (5465:5465:5465) (5555:5555:5555))
        (PORT d[2] (9348:9348:9348) (9487:9487:9487))
        (PORT d[3] (10032:10032:10032) (9979:9979:9979))
        (PORT d[4] (6465:6465:6465) (6574:6574:6574))
        (PORT d[5] (7400:7400:7400) (7563:7563:7563))
        (PORT d[6] (7772:7772:7772) (7865:7865:7865))
        (PORT d[7] (6416:6416:6416) (6538:6538:6538))
        (PORT d[8] (3882:3882:3882) (4058:4058:4058))
        (PORT d[9] (9184:9184:9184) (9311:9311:9311))
        (PORT d[10] (5706:5706:5706) (5788:5788:5788))
        (PORT d[11] (5173:5173:5173) (5246:5246:5246))
        (PORT d[12] (8296:8296:8296) (8297:8297:8297))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4938:4938:4938) (4946:4946:4946))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (5560:5560:5560) (5577:5577:5577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7780:7780:7780) (7805:7805:7805))
        (PORT d[1] (9483:9483:9483) (9587:9587:9587))
        (PORT d[2] (4201:4201:4201) (4288:4288:4288))
        (PORT d[3] (7606:7606:7606) (7721:7721:7721))
        (PORT d[4] (5617:5617:5617) (5790:5790:5790))
        (PORT d[5] (7803:7803:7803) (8056:8056:8056))
        (PORT d[6] (9404:9404:9404) (9333:9333:9333))
        (PORT d[7] (6303:6303:6303) (6597:6597:6597))
        (PORT d[8] (4860:4860:4860) (5082:5082:5082))
        (PORT d[9] (8244:8244:8244) (8347:8347:8347))
        (PORT d[10] (8177:8177:8177) (8310:8310:8310))
        (PORT d[11] (9802:9802:9802) (9750:9750:9750))
        (PORT d[12] (9139:9139:9139) (9338:9338:9338))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (8614:8614:8614) (8665:8665:8665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (8614:8614:8614) (8665:8665:8665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2424:2424:2424))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8350:8350:8350) (8659:8659:8659))
        (PORT d[1] (5542:5542:5542) (5684:5684:5684))
        (PORT d[2] (9524:9524:9524) (9661:9661:9661))
        (PORT d[3] (9446:9446:9446) (9417:9417:9417))
        (PORT d[4] (5457:5457:5457) (5625:5625:5625))
        (PORT d[5] (11086:11086:11086) (10942:10942:10942))
        (PORT d[6] (8866:8866:8866) (8953:8953:8953))
        (PORT d[7] (7125:7125:7125) (7246:7246:7246))
        (PORT d[8] (4230:4230:4230) (4435:4435:4435))
        (PORT d[9] (7155:7155:7155) (7247:7247:7247))
        (PORT d[10] (7953:7953:7953) (8029:8029:8029))
        (PORT d[11] (5500:5500:5500) (5670:5670:5670))
        (PORT d[12] (9193:9193:9193) (9184:9184:9184))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4417:4417:4417))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (5119:5119:5119) (5026:5026:5026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4458:4458:4458))
        (PORT d[1] (9980:9980:9980) (10119:10119:10119))
        (PORT d[2] (10479:10479:10479) (10553:10553:10553))
        (PORT d[3] (10083:10083:10083) (10248:10248:10248))
        (PORT d[4] (4540:4540:4540) (4675:4675:4675))
        (PORT d[5] (4565:4565:4565) (4743:4743:4743))
        (PORT d[6] (10991:10991:10991) (10859:10859:10859))
        (PORT d[7] (4809:4809:4809) (5044:5044:5044))
        (PORT d[8] (10738:10738:10738) (10808:10808:10808))
        (PORT d[9] (4575:4575:4575) (4781:4781:4781))
        (PORT d[10] (8910:8910:8910) (9092:9092:9092))
        (PORT d[11] (11079:11079:11079) (11034:11034:11034))
        (PORT d[12] (8927:8927:8927) (9185:9185:9185))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT ena (7299:7299:7299) (7389:7389:7389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (7299:7299:7299) (7389:7389:7389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2399:2399:2399))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8319:8319:8319) (8625:8625:8625))
        (PORT d[1] (5543:5543:5543) (5687:5687:5687))
        (PORT d[2] (7440:7440:7440) (7645:7645:7645))
        (PORT d[3] (9797:9797:9797) (9753:9753:9753))
        (PORT d[4] (5145:5145:5145) (5325:5325:5325))
        (PORT d[5] (11057:11057:11057) (10917:10917:10917))
        (PORT d[6] (8888:8888:8888) (8978:8978:8978))
        (PORT d[7] (6822:6822:6822) (6951:6951:6951))
        (PORT d[8] (4243:4243:4243) (4450:4450:4450))
        (PORT d[9] (7152:7152:7152) (7243:7243:7243))
        (PORT d[10] (7994:7994:7994) (8074:8074:8074))
        (PORT d[11] (5511:5511:5511) (5682:5682:5682))
        (PORT d[12] (9203:9203:9203) (9195:9195:9195))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4315:4315:4315))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (4804:4804:4804) (4917:4917:4917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4097:4097:4097))
        (PORT d[1] (9955:9955:9955) (10090:10090:10090))
        (PORT d[2] (10502:10502:10502) (10578:10578:10578))
        (PORT d[3] (10111:10111:10111) (10260:10260:10260))
        (PORT d[4] (4527:4527:4527) (4664:4664:4664))
        (PORT d[5] (3042:3042:3042) (3193:3193:3193))
        (PORT d[6] (10910:10910:10910) (10773:10773:10773))
        (PORT d[7] (5463:5463:5463) (5721:5721:5721))
        (PORT d[8] (10320:10320:10320) (10385:10385:10385))
        (PORT d[9] (10707:10707:10707) (10865:10865:10865))
        (PORT d[10] (8547:8547:8547) (8731:8731:8731))
        (PORT d[11] (10745:10745:10745) (10708:10708:10708))
        (PORT d[12] (8886:8886:8886) (9136:9136:9136))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT ena (7265:7265:7265) (7369:7369:7369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2501:2501:2501))
        (PORT d[0] (7265:7265:7265) (7369:7369:7369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2277:2277:2277))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8677:8677:8677) (9017:9017:9017))
        (PORT d[1] (5471:5471:5471) (5559:5559:5559))
        (PORT d[2] (9358:9358:9358) (9498:9498:9498))
        (PORT d[3] (9975:9975:9975) (9916:9916:9916))
        (PORT d[4] (6117:6117:6117) (6231:6231:6231))
        (PORT d[5] (6694:6694:6694) (6905:6905:6905))
        (PORT d[6] (7769:7769:7769) (7864:7864:7864))
        (PORT d[7] (6451:6451:6451) (6578:6578:6578))
        (PORT d[8] (3925:3925:3925) (4105:4105:4105))
        (PORT d[9] (6738:6738:6738) (6780:6780:6780))
        (PORT d[10] (6075:6075:6075) (6158:6158:6158))
        (PORT d[11] (5454:5454:5454) (5528:5528:5528))
        (PORT d[12] (8301:8301:8301) (8302:8302:8302))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4171:4171:4171))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (4710:4710:4710) (4802:4802:4802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7796:7796:7796) (7818:7818:7818))
        (PORT d[1] (9471:9471:9471) (9574:9574:9574))
        (PORT d[2] (9372:9372:9372) (9372:9372:9372))
        (PORT d[3] (3825:3825:3825) (3941:3941:3941))
        (PORT d[4] (5604:5604:5604) (5775:5775:5775))
        (PORT d[5] (7767:7767:7767) (8016:8016:8016))
        (PORT d[6] (9412:9412:9412) (9345:9345:9345))
        (PORT d[7] (6249:6249:6249) (6545:6545:6545))
        (PORT d[8] (4817:4817:4817) (5035:5035:5035))
        (PORT d[9] (8264:8264:8264) (8364:8364:8364))
        (PORT d[10] (8156:8156:8156) (8277:8277:8277))
        (PORT d[11] (9804:9804:9804) (9745:9745:9745))
        (PORT d[12] (8755:8755:8755) (8953:8953:8953))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (PORT ena (8653:8653:8653) (8707:8707:8707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2491:2491:2491))
        (PORT d[0] (8653:8653:8653) (8707:8707:8707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1923:1923:1923))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6941:6941:6941) (7051:7051:7051))
        (PORT d[1] (4699:4699:4699) (4754:4754:4754))
        (PORT d[2] (4487:4487:4487) (4632:4632:4632))
        (PORT d[3] (6964:6964:6964) (6932:6932:6932))
        (PORT d[4] (7803:7803:7803) (7870:7870:7870))
        (PORT d[5] (7902:7902:7902) (7808:7808:7808))
        (PORT d[6] (4195:4195:4195) (4155:4155:4155))
        (PORT d[7] (7469:7469:7469) (7623:7623:7623))
        (PORT d[8] (3051:3051:3051) (3183:3183:3183))
        (PORT d[9] (3457:3457:3457) (3436:3436:3436))
        (PORT d[10] (5181:5181:5181) (5210:5210:5210))
        (PORT d[11] (5824:5824:5824) (5981:5981:5981))
        (PORT d[12] (2696:2696:2696) (2684:2684:2684))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2636:2636:2636))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (3218:3218:3218) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4675:4675:4675))
        (PORT d[1] (3024:3024:3024) (3076:3076:3076))
        (PORT d[2] (6101:6101:6101) (6057:6057:6057))
        (PORT d[3] (2852:2852:2852) (2887:2887:2887))
        (PORT d[4] (3354:3354:3354) (3378:3378:3378))
        (PORT d[5] (3285:3285:3285) (3429:3429:3429))
        (PORT d[6] (4225:4225:4225) (4197:4197:4197))
        (PORT d[7] (2442:2442:2442) (2525:2525:2525))
        (PORT d[8] (2639:2639:2639) (2706:2706:2706))
        (PORT d[9] (2743:2743:2743) (2805:2805:2805))
        (PORT d[10] (2771:2771:2771) (2828:2828:2828))
        (PORT d[11] (3076:3076:3076) (3078:3078:3078))
        (PORT d[12] (2697:2697:2697) (2752:2752:2752))
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT ena (6356:6356:6356) (6380:6380:6380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2517:2517:2517))
        (PORT d[0] (6356:6356:6356) (6380:6380:6380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2179:2179:2179))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9019:9019:9019) (9347:9347:9347))
        (PORT d[1] (5776:5776:5776) (5853:5853:5853))
        (PORT d[2] (5204:5204:5204) (5379:5379:5379))
        (PORT d[3] (10311:10311:10311) (10245:10245:10245))
        (PORT d[4] (5772:5772:5772) (5887:5887:5887))
        (PORT d[5] (7055:7055:7055) (7258:7258:7258))
        (PORT d[6] (8150:8150:8150) (8239:8239:8239))
        (PORT d[7] (6791:6791:6791) (6912:6912:6912))
        (PORT d[8] (4275:4275:4275) (4455:4455:4455))
        (PORT d[9] (6399:6399:6399) (6446:6446:6446))
        (PORT d[10] (6394:6394:6394) (6470:6470:6470))
        (PORT d[11] (4711:4711:4711) (4898:4898:4898))
        (PORT d[12] (8642:8642:8642) (8642:8642:8642))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3301:3301:3301))
        (PORT clk (2535:2535:2535) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT d[0] (3828:3828:3828) (3909:3909:3909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7391:7391:7391) (7415:7415:7415))
        (PORT d[1] (8783:8783:8783) (8884:8884:8884))
        (PORT d[2] (9036:9036:9036) (9039:9039:9039))
        (PORT d[3] (6942:6942:6942) (7068:7068:7068))
        (PORT d[4] (4610:4610:4610) (4776:4776:4776))
        (PORT d[5] (7441:7441:7441) (7693:7693:7693))
        (PORT d[6] (8781:8781:8781) (8724:8724:8724))
        (PORT d[7] (5554:5554:5554) (5857:5857:5857))
        (PORT d[8] (4865:4865:4865) (5084:5084:5084))
        (PORT d[9] (7920:7920:7920) (8021:8021:8021))
        (PORT d[10] (7786:7786:7786) (7911:7911:7911))
        (PORT d[11] (9476:9476:9476) (9424:9424:9424))
        (PORT d[12] (8400:8400:8400) (8599:8599:8599))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT ena (9000:9000:9000) (9049:9049:9049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (9000:9000:9000) (9049:9049:9049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2238:2238:2238))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8722:8722:8722) (9073:9073:9073))
        (PORT d[1] (5494:5494:5494) (5576:5576:5576))
        (PORT d[2] (5202:5202:5202) (5378:5378:5378))
        (PORT d[3] (10310:10310:10310) (10245:10245:10245))
        (PORT d[4] (6088:6088:6088) (6194:6194:6194))
        (PORT d[5] (7081:7081:7081) (7284:7284:7284))
        (PORT d[6] (8142:8142:8142) (8230:8230:8230))
        (PORT d[7] (6758:6758:6758) (6877:6877:6877))
        (PORT d[8] (4235:4235:4235) (4411:4411:4411))
        (PORT d[9] (6719:6719:6719) (6760:6760:6760))
        (PORT d[10] (6062:6062:6062) (6142:6142:6142))
        (PORT d[11] (5505:5505:5505) (5572:5572:5572))
        (PORT d[12] (8641:8641:8641) (8642:8642:8642))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3261:3261:3261))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT d[0] (3961:3961:3961) (3892:3892:3892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7425:7425:7425) (7450:7450:7450))
        (PORT d[1] (8735:8735:8735) (8830:8830:8830))
        (PORT d[2] (9039:9039:9039) (9043:9043:9043))
        (PORT d[3] (7500:7500:7500) (7596:7596:7596))
        (PORT d[4] (5210:5210:5210) (5377:5377:5377))
        (PORT d[5] (7417:7417:7417) (7666:7666:7666))
        (PORT d[6] (9067:9067:9067) (9002:9002:9002))
        (PORT d[7] (5954:5954:5954) (6256:6256:6256))
        (PORT d[8] (4867:4867:4867) (5089:5089:5089))
        (PORT d[9] (7895:7895:7895) (8001:8001:8001))
        (PORT d[10] (7787:7787:7787) (7912:7912:7912))
        (PORT d[11] (9454:9454:9454) (9406:9406:9406))
        (PORT d[12] (8758:8758:8758) (8955:8955:8955))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (PORT ena (9000:9000:9000) (9049:9049:9049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (PORT d[0] (9000:9000:9000) (9049:9049:9049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2430:2430:2430))
        (PORT clk (2571:2571:2571) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8311:8311:8311) (8594:8594:8594))
        (PORT d[1] (5590:5590:5590) (5736:5736:5736))
        (PORT d[2] (7413:7413:7413) (7631:7631:7631))
        (PORT d[3] (9393:9393:9393) (9357:9357:9357))
        (PORT d[4] (5184:5184:5184) (5367:5367:5367))
        (PORT d[5] (11028:11028:11028) (10878:10878:10878))
        (PORT d[6] (8525:8525:8525) (8615:8615:8615))
        (PORT d[7] (7168:7168:7168) (7293:7293:7293))
        (PORT d[8] (4211:4211:4211) (4413:4413:4413))
        (PORT d[9] (8223:8223:8223) (8365:8365:8365))
        (PORT d[10] (7963:7963:7963) (8042:8042:8042))
        (PORT d[11] (5179:5179:5179) (5359:5359:5359))
        (PORT d[12] (9176:9176:9176) (9166:9166:9166))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6251:6251:6251) (6390:6390:6390))
        (PORT clk (2567:2567:2567) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2599:2599:2599))
        (PORT d[0] (6873:6873:6873) (7021:7021:7021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4459:4459:4459))
        (PORT d[1] (10000:10000:10000) (10125:10125:10125))
        (PORT d[2] (10488:10488:10488) (10569:10569:10569))
        (PORT d[3] (10463:10463:10463) (10613:10613:10613))
        (PORT d[4] (3826:3826:3826) (3936:3936:3936))
        (PORT d[5] (4540:4540:4540) (4717:4717:4717))
        (PORT d[6] (10966:10966:10966) (10833:10833:10833))
        (PORT d[7] (5143:5143:5143) (5372:5372:5372))
        (PORT d[8] (10741:10741:10741) (10808:10808:10808))
        (PORT d[9] (4561:4561:4561) (4771:4771:4771))
        (PORT d[10] (8913:8913:8913) (9104:9104:9104))
        (PORT d[11] (11086:11086:11086) (11044:11044:11044))
        (PORT d[12] (9199:9199:9199) (9445:9445:9445))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT ena (7281:7281:7281) (7385:7385:7385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (7281:7281:7281) (7385:7385:7385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2163:2163:2163))
        (PORT clk (2555:2555:2555) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7480:7480:7480) (7579:7579:7579))
        (PORT d[1] (4316:4316:4316) (4336:4336:4336))
        (PORT d[2] (4485:4485:4485) (4624:4624:4624))
        (PORT d[3] (6274:6274:6274) (6266:6266:6266))
        (PORT d[4] (5007:5007:5007) (5132:5132:5132))
        (PORT d[5] (7003:7003:7003) (7134:7134:7134))
        (PORT d[6] (4899:4899:4899) (4863:4863:4863))
        (PORT d[7] (6229:6229:6229) (6192:6192:6192))
        (PORT d[8] (3770:3770:3770) (3900:3900:3900))
        (PORT d[9] (3482:3482:3482) (3461:3461:3461))
        (PORT d[10] (6251:6251:6251) (6227:6227:6227))
        (PORT d[11] (6533:6533:6533) (6684:6684:6684))
        (PORT d[12] (5865:5865:5865) (5820:5820:5820))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3085:3085:3085))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2586:2586:2586))
        (PORT d[0] (3871:3871:3871) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4268:4268:4268))
        (PORT d[1] (3436:3436:3436) (3491:3491:3491))
        (PORT d[2] (5337:5337:5337) (5290:5290:5290))
        (PORT d[3] (3207:3207:3207) (3243:3243:3243))
        (PORT d[4] (6419:6419:6419) (6672:6672:6672))
        (PORT d[5] (3669:3669:3669) (3816:3816:3816))
        (PORT d[6] (3492:3492:3492) (3470:3470:3470))
        (PORT d[7] (5609:5609:5609) (5958:5958:5958))
        (PORT d[8] (2954:2954:2954) (3017:3017:3017))
        (PORT d[9] (3473:3473:3473) (3535:3535:3535))
        (PORT d[10] (3115:3115:3115) (3169:3169:3169))
        (PORT d[11] (3768:3768:3768) (3768:3768:3768))
        (PORT d[12] (3068:3068:3068) (3124:3124:3124))
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (PORT ena (6707:6707:6707) (6732:6732:6732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2504:2504:2504))
        (PORT d[0] (6707:6707:6707) (6732:6732:6732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2280:2280:2280))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11949:11949:11949) (12366:12366:12366))
        (PORT d[1] (5471:5471:5471) (5560:5560:5560))
        (PORT d[2] (9003:9003:9003) (9146:9146:9146))
        (PORT d[3] (9623:9623:9623) (9564:9564:9564))
        (PORT d[4] (7678:7678:7678) (7753:7753:7753))
        (PORT d[5] (6725:6725:6725) (6925:6925:6925))
        (PORT d[6] (7443:7443:7443) (7525:7525:7525))
        (PORT d[7] (6392:6392:6392) (6510:6510:6510))
        (PORT d[8] (3540:3540:3540) (3724:3724:3724))
        (PORT d[9] (7404:7404:7404) (7522:7522:7522))
        (PORT d[10] (5723:5723:5723) (5805:5805:5805))
        (PORT d[11] (4799:4799:4799) (4870:4870:4870))
        (PORT d[12] (7935:7935:7935) (7935:7935:7935))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4685:4685:4685))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (5128:5128:5128) (5315:5315:5315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8145:8145:8145) (8155:8155:8155))
        (PORT d[1] (9519:9519:9519) (9632:9632:9632))
        (PORT d[2] (4210:4210:4210) (4298:4298:4298))
        (PORT d[3] (3490:3490:3490) (3617:3617:3617))
        (PORT d[4] (3416:3416:3416) (3488:3488:3488))
        (PORT d[5] (8130:8130:8130) (8373:8373:8373))
        (PORT d[6] (9772:9772:9772) (9707:9707:9707))
        (PORT d[7] (6281:6281:6281) (6580:6580:6580))
        (PORT d[8] (5172:5172:5172) (5400:5400:5400))
        (PORT d[9] (4121:4121:4121) (4276:4276:4276))
        (PORT d[10] (8525:8525:8525) (8656:8656:8656))
        (PORT d[11] (3490:3490:3490) (3607:3607:3607))
        (PORT d[12] (9421:9421:9421) (9623:9623:9623))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (PORT ena (8258:8258:8258) (8294:8294:8294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2500:2500:2500))
        (PORT d[0] (8258:8258:8258) (8294:8294:8294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2258:2258:2258))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8732:8732:8732) (9082:9082:9082))
        (PORT d[1] (5470:5470:5470) (5560:5560:5560))
        (PORT d[2] (5111:5111:5111) (5285:5285:5285))
        (PORT d[3] (10031:10031:10031) (9978:9978:9978))
        (PORT d[4] (6471:6471:6471) (6581:6581:6581))
        (PORT d[5] (9475:9475:9475) (9354:9354:9354))
        (PORT d[6] (7427:7427:7427) (7516:7516:7516))
        (PORT d[7] (6409:6409:6409) (6530:6530:6530))
        (PORT d[8] (3510:3510:3510) (3689:3689:3689))
        (PORT d[9] (9194:9194:9194) (9321:9321:9321))
        (PORT d[10] (5649:5649:5649) (5722:5722:5722))
        (PORT d[11] (4805:4805:4805) (4877:4877:4877))
        (PORT d[12] (8857:8857:8857) (8840:8840:8840))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3167:3167:3167))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (3761:3761:3761) (3798:3798:3798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8118:8118:8118) (8139:8139:8139))
        (PORT d[1] (9495:9495:9495) (9585:9585:9585))
        (PORT d[2] (4197:4197:4197) (4284:4284:4284))
        (PORT d[3] (7564:7564:7564) (7677:7677:7677))
        (PORT d[4] (5618:5618:5618) (5791:5791:5791))
        (PORT d[5] (8086:8086:8086) (8327:8327:8327))
        (PORT d[6] (9470:9470:9470) (9413:9413:9413))
        (PORT d[7] (6280:6280:6280) (6579:6579:6579))
        (PORT d[8] (4917:4917:4917) (5146:5146:5146))
        (PORT d[9] (3752:3752:3752) (3921:3921:3921))
        (PORT d[10] (8505:8505:8505) (8631:8631:8631))
        (PORT d[11] (10154:10154:10154) (10096:10096:10096))
        (PORT d[12] (9157:9157:9157) (9365:9365:9365))
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT ena (8595:8595:8595) (8644:8644:8644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2501:2501:2501))
        (PORT d[0] (8595:8595:8595) (8644:8644:8644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1565:1565:1565))
        (PORT datab (765:765:765) (809:809:809))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2781:2781:2781) (2787:2787:2787))
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2639:2639:2639) (2683:2683:2683))
        (PORT datab (1034:1034:1034) (1051:1051:1051))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (602:602:602))
        (PORT datab (1037:1037:1037) (1008:1008:1008))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (584:584:584))
        (PORT datab (2648:2648:2648) (2702:2702:2702))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (807:807:807))
        (PORT datab (2486:2486:2486) (2589:2589:2589))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3025:3025:3025) (2979:2979:2979))
        (PORT datab (741:741:741) (780:780:780))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (789:789:789))
        (PORT datab (2429:2429:2429) (2425:2425:2425))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (814:814:814))
        (PORT datab (2877:2877:2877) (2851:2851:2851))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2765:2765:2765) (2798:2798:2798))
        (PORT datab (855:855:855) (894:894:894))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (578:578:578))
        (PORT datab (1743:1743:1743) (1765:1765:1765))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1589:1589:1589))
        (PORT datab (784:784:784) (818:818:818))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2378:2378:2378) (2440:2440:2440))
        (PORT datab (828:828:828) (868:868:868))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2379:2379:2379) (2440:2440:2440))
        (PORT datab (788:788:788) (841:841:841))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (790:790:790) (844:844:844))
        (PORT datad (2347:2347:2347) (2394:2394:2394))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (526:526:526))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (557:557:557))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (537:537:537))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (530:530:530))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (536:536:536))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (560:560:560))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (568:568:568))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (535:535:535))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (566:566:566))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (455:455:455))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1162:1162:1162) (1209:1209:1209))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (897:897:897))
        (PORT datab (678:678:678) (677:677:677))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (904:904:904) (958:958:958))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1087:1087:1087))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1134:1134:1134))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1097:1097:1097))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (922:922:922))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1047:1047:1047))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (755:755:755) (774:774:774))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (803:803:803))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1130:1130:1130))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (802:802:802) (857:857:857))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (902:902:902))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (883:883:883))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1196:1196:1196) (1237:1237:1237))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1158:1158:1158) (1186:1186:1186))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (884:884:884) (939:939:939))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1224:1224:1224) (1264:1264:1264))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1139:1139:1139) (1176:1176:1176))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1125:1125:1125) (1151:1151:1151))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1116:1116:1116) (1148:1148:1148))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1127:1127:1127) (1169:1169:1169))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (893:893:893) (944:944:944))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (907:907:907) (962:962:962))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1402:1402:1402) (1421:1421:1421))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2101:2101:2101) (2108:2108:2108))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2210:2210:2210))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1140:1140:1140) (1178:1178:1178))
        (PORT clrn (1529:1529:1529) (1453:1453:1453))
        (PORT sload (5574:5574:5574) (6014:6014:6014))
        (PORT ena (2583:2583:2583) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (865:865:865))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (478:478:478) (530:530:530))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (834:834:834))
        (PORT datab (484:484:484) (546:546:546))
        (PORT datac (943:943:943) (959:959:959))
        (PORT datad (449:449:449) (497:497:497))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (537:537:537))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1060:1060:1060))
        (PORT datab (2579:2579:2579) (2690:2690:2690))
        (PORT datac (6984:6984:6984) (7173:7173:7173))
        (PORT datad (714:714:714) (711:711:711))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1076:1076:1076))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (6983:6983:6983) (7173:7173:7173))
        (PORT datad (1017:1017:1017) (1012:1012:1012))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2401:2401:2401) (2391:2391:2391))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2209:2209:2209) (2239:2239:2239))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6160:6160:6160) (6261:6261:6261))
        (PORT datab (1389:1389:1389) (1372:1372:1372))
        (PORT datac (3677:3677:3677) (3900:3900:3900))
        (PORT datad (1736:1736:1736) (1774:1774:1774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6162:6162:6162) (6262:6262:6262))
        (PORT datab (1208:1208:1208) (1137:1137:1137))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1692:1692:1692) (1674:1674:1674))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6155:6155:6155) (6255:6255:6255))
        (PORT datab (3719:3719:3719) (3943:3943:3943))
        (PORT datac (1031:1031:1031) (1031:1031:1031))
        (PORT datad (1821:1821:1821) (1776:1776:1776))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6156:6156:6156) (6255:6255:6255))
        (PORT datab (1769:1769:1769) (1666:1666:1666))
        (PORT datac (2017:2017:2017) (1984:1984:1984))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (5400:5400:5400) (5533:5533:5533))
        (PORT datac (5404:5404:5404) (5433:5433:5433))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1751:1751:1751))
        (PORT datab (3869:3869:3869) (4160:4160:4160))
        (PORT datac (4025:4025:4025) (4030:4030:4030))
        (PORT datad (397:397:397) (397:397:397))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6157:6157:6157) (6257:6257:6257))
        (PORT datab (3717:3717:3717) (3942:3942:3942))
        (PORT datac (1793:1793:1793) (1720:1720:1720))
        (PORT datad (1763:1763:1763) (1709:1709:1709))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1132:1132:1132) (1085:1085:1085))
        (PORT datac (5401:5401:5401) (5430:5430:5430))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6160:6160:6160) (6260:6260:6260))
        (PORT datab (1456:1456:1456) (1402:1402:1402))
        (PORT datac (3678:3678:3678) (3900:3900:3900))
        (PORT datad (745:745:745) (740:740:740))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1366:1366:1366) (1368:1368:1368))
        (PORT datac (3683:3683:3683) (3906:3906:3906))
        (PORT datad (1027:1027:1027) (1017:1017:1017))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5446:5446:5446) (5470:5470:5470))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (6120:6120:6120) (6211:6211:6211))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (5369:5369:5369) (5499:5499:5499))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1921:1921:1921))
        (PORT datab (6214:6214:6214) (6330:6330:6330))
        (PORT datac (3926:3926:3926) (4237:4237:4237))
        (PORT datad (1311:1311:1311) (1276:1276:1276))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2485:2485:2485))
        (PORT datab (232:232:232) (266:266:266))
        (PORT datac (6173:6173:6173) (6286:6286:6286))
        (PORT datad (1451:1451:1451) (1416:1416:1416))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3988:3988:3988) (4295:4295:4295))
        (PORT datab (2333:2333:2333) (2195:2195:2195))
        (PORT datac (6178:6178:6178) (6292:6292:6292))
        (PORT datad (2412:2412:2412) (2436:2436:2436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1568:1568:1568))
        (PORT datab (6217:6217:6217) (6334:6334:6334))
        (PORT datac (984:984:984) (955:955:955))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5106:5106:5106) (5079:5079:5079))
        (PORT datab (4721:4721:4721) (4853:4853:4853))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1734:1734:1734))
        (PORT datab (5806:5806:5806) (5887:5887:5887))
        (PORT datac (3839:3839:3839) (4140:4140:4140))
        (PORT datad (1894:1894:1894) (1844:1844:1844))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2463:2463:2463) (2412:2412:2412))
        (PORT datab (3883:3883:3883) (4177:4177:4177))
        (PORT datac (5768:5768:5768) (5859:5859:5859))
        (PORT datad (1722:1722:1722) (1762:1762:1762))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datac (5827:5827:5827) (5890:5890:5890))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1412:1412:1412))
        (PORT datab (5808:5808:5808) (5889:5889:5889))
        (PORT datac (3839:3839:3839) (4141:4141:4141))
        (PORT datad (751:751:751) (745:745:745))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1767:1767:1767))
        (PORT datac (4264:4264:4264) (4542:4542:4542))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (5867:5867:5867) (5924:5924:5924))
        (PORT datac (5767:5767:5767) (5857:5857:5857))
        (PORT datad (1355:1355:1355) (1374:1374:1374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2146:2146:2146))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2264:2264:2264) (2294:2294:2294))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6705:6705:6705) (6862:6862:6862))
        (PORT datab (3862:3862:3862) (4155:4155:4155))
        (PORT datac (2077:2077:2077) (2053:2053:2053))
        (PORT datad (2752:2752:2752) (2725:2725:2725))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6708:6708:6708) (6865:6865:6865))
        (PORT datab (2086:2086:2086) (2101:2101:2101))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2298:2298:2298) (2309:2309:2309))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2437:2437:2437) (2438:2438:2438))
        (PORT datab (3883:3883:3883) (4177:4177:4177))
        (PORT datac (5765:5765:5765) (5855:5855:5855))
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1091:1091:1091))
        (PORT datab (5811:5811:5811) (5893:5893:5893))
        (PORT datac (1855:1855:1855) (1796:1796:1796))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1315:1315:1315))
        (PORT datab (5808:5808:5808) (5889:5889:5889))
        (PORT datac (3839:3839:3839) (4141:4141:4141))
        (PORT datad (1096:1096:1096) (1083:1083:1083))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3796:3796:3796) (4076:4076:4076))
        (PORT datab (5811:5811:5811) (5893:5893:5893))
        (PORT datac (2075:2075:2075) (2068:2068:2068))
        (PORT datad (2324:2324:2324) (2356:2356:2356))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3883:3883:3883) (4159:4159:4159))
        (PORT datab (2497:2497:2497) (2471:2471:2471))
        (PORT datac (5647:5647:5647) (5691:5691:5691))
        (PORT datad (2415:2415:2415) (2401:2401:2401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (756:756:756))
        (PORT datab (3883:3883:3883) (4176:4176:4176))
        (PORT datac (5766:5766:5766) (5856:5856:5856))
        (PORT datad (2662:2662:2662) (2608:2608:2608))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (5825:5825:5825) (5887:5887:5887))
        (PORT datad (1092:1092:1092) (1053:1053:1053))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2143:2143:2143))
        (PORT datab (5866:5866:5866) (5923:5923:5923))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2835:2835:2835) (2958:2958:2958))
        (PORT datac (2098:2098:2098) (2101:2101:2101))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2215:2215:2215))
        (PORT datab (3799:3799:3799) (4045:4045:4045))
        (PORT datac (2844:2844:2844) (2768:2768:2768))
        (PORT datad (6212:6212:6212) (6324:6324:6324))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6250:6250:6250) (6380:6380:6380))
        (PORT datab (2355:2355:2355) (2340:2340:2340))
        (PORT datac (1945:1945:1945) (1937:1937:1937))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6258:6258:6258) (6390:6390:6390))
        (PORT datab (3803:3803:3803) (4050:4050:4050))
        (PORT datac (997:997:997) (984:984:984))
        (PORT datad (2512:2512:2512) (2436:2436:2436))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1084:1084:1084))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2521:2521:2521) (2510:2510:2510))
        (PORT datad (6216:6216:6216) (6330:6330:6330))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6250:6250:6250) (6381:6381:6381))
        (PORT datab (3799:3799:3799) (4046:4046:4046))
        (PORT datac (1023:1023:1023) (1019:1019:1019))
        (PORT datad (1002:1002:1002) (994:994:994))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6260:6260:6260) (6393:6393:6393))
        (PORT datab (3805:3805:3805) (4052:4052:4052))
        (PORT datac (1384:1384:1384) (1382:1382:1382))
        (PORT datad (1006:1006:1006) (1001:1001:1001))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6256:6256:6256) (6388:6388:6388))
        (PORT datab (761:761:761) (756:756:756))
        (PORT datac (3765:3765:3765) (4009:4009:4009))
        (PORT datad (2323:2323:2323) (2318:2318:2318))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6251:6251:6251) (6382:6382:6382))
        (PORT datab (3800:3800:3800) (4046:4046:4046))
        (PORT datac (2740:2740:2740) (2773:2773:2773))
        (PORT datad (2847:2847:2847) (2765:2765:2765))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (6125:6125:6125) (6211:6211:6211))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2078:2078:2078) (2109:2109:2109))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (6125:6125:6125) (6211:6211:6211))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2044:2044:2044) (2073:2073:2073))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3988:3988:3988) (4294:4294:4294))
        (PORT datab (6219:6219:6219) (6336:6336:6336))
        (PORT datac (1080:1080:1080) (1062:1062:1062))
        (PORT datad (2215:2215:2215) (2078:2078:2078))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2248:2248:2248))
        (PORT datab (6218:6218:6218) (6335:6335:6335))
        (PORT datac (3935:3935:3935) (4247:4247:4247))
        (PORT datad (1753:1753:1753) (1797:1797:1797))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3985:3985:3985) (4291:4291:4291))
        (PORT datab (783:783:783) (774:774:774))
        (PORT datac (6177:6177:6177) (6291:6291:6291))
        (PORT datad (1696:1696:1696) (1674:1674:1674))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3989:3989:3989) (4296:4296:4296))
        (PORT datab (6220:6220:6220) (6337:6337:6337))
        (PORT datac (760:760:760) (748:748:748))
        (PORT datad (2000:2000:2000) (1972:1972:1972))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3987:3987:3987) (4293:4293:4293))
        (PORT datab (6219:6219:6219) (6336:6336:6336))
        (PORT datac (1777:1777:1777) (1735:1735:1735))
        (PORT datad (653:653:653) (629:629:629))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (5070:5070:5070) (5037:5037:5037))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (4720:4720:4720) (4852:4852:4852))
        (PORT datac (5070:5070:5070) (5036:5036:5036))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2348:2348:2348) (2352:2352:2352))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2380:2380:2380))
        (PORT datab (1370:1370:1370) (1396:1396:1396))
        (PORT datac (732:732:732) (735:735:735))
        (PORT datad (1034:1034:1034) (1028:1028:1028))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1453:1453:1453))
        (PORT datab (1367:1367:1367) (1392:1392:1392))
        (PORT datac (2195:2195:2195) (2330:2330:2330))
        (PORT datad (1737:1737:1737) (1715:1715:1715))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1384:1384:1384) (1366:1366:1366))
        (PORT datac (1707:1707:1707) (1683:1683:1683))
        (PORT datad (1320:1320:1320) (1348:1348:1348))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1158:1158:1158))
        (PORT datab (1369:1369:1369) (1395:1395:1395))
        (PORT datac (2197:2197:2197) (2332:2332:2332))
        (PORT datad (1065:1065:1065) (1054:1054:1054))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3992:3992:3992) (4294:4294:4294))
        (PORT datab (6180:6180:6180) (6287:6287:6287))
        (PORT datac (1315:1315:1315) (1273:1273:1273))
        (PORT datad (2141:2141:2141) (2071:2071:2071))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (769:769:769))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (6138:6138:6138) (6241:6241:6241))
        (PORT datad (2472:2472:2472) (2407:2407:2407))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (966:966:966))
        (PORT datab (6178:6178:6178) (6284:6284:6284))
        (PORT datac (3946:3946:3946) (4254:4254:4254))
        (PORT datad (2502:2502:2502) (2497:2497:2497))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2085:2085:2085))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (6140:6140:6140) (6243:6243:6243))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5090:5090:5090) (5191:5191:5191))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (5376:5376:5376) (5333:5333:5333))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3995:3995:3995) (4296:4296:4296))
        (PORT datab (2664:2664:2664) (2774:2774:2774))
        (PORT datac (6141:6141:6141) (6245:6245:6245))
        (PORT datad (734:734:734) (727:727:727))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3998:3998:3998) (4300:4300:4300))
        (PORT datab (1924:1924:1924) (1802:1802:1802))
        (PORT datac (6139:6139:6139) (6243:6243:6243))
        (PORT datad (2140:2140:2140) (2185:2185:2185))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5412:5412:5412) (5375:5375:5375))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4002:4002:4002) (4305:4305:4305))
        (PORT datab (6176:6176:6176) (6282:6282:6282))
        (PORT datac (1838:1838:1838) (1812:1812:1812))
        (PORT datad (2246:2246:2246) (2109:2109:2109))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3996:3996:3996) (4297:4297:4297))
        (PORT datac (2131:2131:2131) (2093:2093:2093))
        (PORT datad (2249:2249:2249) (2114:2114:2114))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5411:5411:5411) (5375:5375:5375))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (6141:6141:6141) (6246:6246:6246))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (5042:5042:5042) (5147:5147:5147))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (2052:2052:2052))
        (PORT datab (1321:1321:1321) (1264:1264:1264))
        (PORT datac (2294:2294:2294) (2448:2448:2448))
        (PORT datad (910:910:910) (862:862:862))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1317:1317:1317))
        (PORT datab (2211:2211:2211) (2144:2144:2144))
        (PORT datac (1952:1952:1952) (2001:2001:2001))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2110:2110:2110) (2115:2115:2115))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1980:1980:1980))
        (PORT datab (2580:2580:2580) (2690:2690:2690))
        (PORT datac (6984:6984:6984) (7174:7174:7174))
        (PORT datad (1053:1053:1053) (1041:1041:1041))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (1824:1824:1824) (1803:1803:1803))
        (PORT datac (6985:6985:6985) (7175:7175:7175))
        (PORT datad (2158:2158:2158) (2144:2144:2144))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2098:2098:2098))
        (PORT datab (2576:2576:2576) (2686:2686:2686))
        (PORT datac (6978:6978:6978) (7167:7167:7167))
        (PORT datad (1001:1001:1001) (991:991:991))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (7024:7024:7024) (7207:7207:7207))
        (PORT datac (1414:1414:1414) (1398:1398:1398))
        (PORT datad (1065:1065:1065) (1056:1056:1056))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1783:1783:1783))
        (PORT datab (7027:7027:7027) (7210:7210:7210))
        (PORT datac (2541:2541:2541) (2648:2648:2648))
        (PORT datad (1449:1449:1449) (1475:1475:1475))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2199:2199:2199))
        (PORT datab (7026:7026:7026) (7210:7210:7210))
        (PORT datac (2540:2540:2540) (2648:2648:2648))
        (PORT datad (1731:1731:1731) (1711:1711:1711))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2116:2116:2116))
        (PORT datab (7024:7024:7024) (7206:7206:7206))
        (PORT datac (2539:2539:2539) (2646:2646:2646))
        (PORT datad (2529:2529:2529) (2455:2455:2455))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1423:1423:1423))
        (PORT datab (7023:7023:7023) (7206:7206:7206))
        (PORT datac (2538:2538:2538) (2646:2646:2646))
        (PORT datad (2205:2205:2205) (2139:2139:2139))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (6843:6843:6843) (6950:6950:6950))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (5895:5895:5895) (6143:6143:6143))
        (PORT datac (6804:6804:6804) (6909:6909:6909))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (5863:5863:5863) (6109:6109:6109))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6132:6132:6132) (6252:6252:6252))
        (PORT datab (2084:2084:2084) (2102:2102:2102))
        (PORT datac (1756:1756:1756) (1657:1657:1657))
        (PORT datad (3458:3458:3458) (3697:3697:3697))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6134:6134:6134) (6254:6254:6254))
        (PORT datab (3227:3227:3227) (3243:3243:3243))
        (PORT datac (1936:1936:1936) (1928:1928:1928))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3491:3491:3491) (3749:3749:3749))
        (PORT datab (1076:1076:1076) (1067:1067:1067))
        (PORT datac (6093:6093:6093) (6203:6203:6203))
        (PORT datad (2553:2553:2553) (2474:2474:2474))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6128:6128:6128) (6246:6246:6246))
        (PORT datab (3425:3425:3425) (3559:3559:3559))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1367:1367:1367) (1354:1354:1354))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6227:6227:6227) (6319:6319:6319))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2221:2221:2221))
        (PORT datab (2549:2549:2549) (2617:2617:2617))
        (PORT datac (6095:6095:6095) (6206:6206:6206))
        (PORT datad (3457:3457:3457) (3697:3697:3697))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6131:6131:6131) (6249:6249:6249))
        (PORT datab (2267:2267:2267) (2386:2386:2386))
        (PORT datac (3792:3792:3792) (3839:3839:3839))
        (PORT datad (3458:3458:3458) (3698:3698:3698))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (6180:6180:6180) (6277:6277:6277))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6129:6129:6129) (6248:6248:6248))
        (PORT datab (2562:2562:2562) (2555:2555:2555))
        (PORT datac (715:715:715) (715:715:715))
        (PORT datad (3459:3459:3459) (3698:3698:3698))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3491:3491:3491) (3749:3749:3749))
        (PORT datab (1055:1055:1055) (1063:1063:1063))
        (PORT datac (1123:1123:1123) (1119:1119:1119))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6132:6132:6132) (6251:6251:6251))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (6180:6180:6180) (6276:6276:6276))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (699:699:699) (750:750:750))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2234:2234:2234) (2379:2379:2379))
        (PORT datab (1088:1088:1088) (1075:1075:1075))
        (PORT datac (1348:1348:1348) (1334:1334:1334))
        (PORT datad (1319:1319:1319) (1347:1347:1347))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1064:1064:1064))
        (PORT datab (1370:1370:1370) (1397:1397:1397))
        (PORT datac (1402:1402:1402) (1393:1393:1393))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (2049:2049:2049))
        (PORT datab (1611:1611:1611) (1599:1599:1599))
        (PORT datac (2306:2306:2306) (2463:2463:2463))
        (PORT datad (1179:1179:1179) (1146:1146:1146))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (2052:2052:2052))
        (PORT datab (1831:1831:1831) (1877:1877:1877))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1191:1191:1191) (1136:1136:1136))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (2050:2050:2050))
        (PORT datab (1534:1534:1534) (1486:1486:1486))
        (PORT datac (2303:2303:2303) (2459:2459:2459))
        (PORT datad (2001:2001:2001) (1970:1970:1970))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1574:1574:1574))
        (PORT datab (323:323:323) (413:413:413))
        (PORT datac (1354:1354:1354) (1332:1332:1332))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (794:794:794))
        (PORT datab (323:323:323) (412:412:412))
        (PORT datac (727:727:727) (718:718:718))
        (PORT datad (292:292:292) (373:373:373))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1258:1258:1258))
        (PORT datab (322:322:322) (413:413:413))
        (PORT datac (733:733:733) (725:725:725))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1973:1973:1973))
        (PORT datab (4339:4339:4339) (4416:4416:4416))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1232:1232:1232) (1188:1188:1188))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1646:1646:1646) (1672:1672:1672))
        (PORT datad (4292:4292:4292) (4373:4373:4373))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (546:546:546))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (774:774:774) (775:775:775))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT asdata (885:885:885) (943:943:943))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1720:1720:1720) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1298:1298:1298))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (212:212:212) (247:247:247))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5543:5543:5543) (5870:5870:5870))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1240:1240:1240) (1203:1203:1203))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2238:2238:2238))
        (PORT datab (3803:3803:3803) (4050:4050:4050))
        (PORT datac (2205:2205:2205) (2058:2058:2058))
        (PORT datad (6221:6221:6221) (6336:6336:6336))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2244:2244:2244) (2225:2225:2225))
        (PORT datac (1976:1976:1976) (1967:1967:1967))
        (PORT datad (6218:6218:6218) (6332:6332:6332))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6257:6257:6257) (6389:6389:6389))
        (PORT datab (3803:3803:3803) (4050:4050:4050))
        (PORT datac (2009:2009:2009) (2023:2023:2023))
        (PORT datad (1039:1039:1039) (1032:1032:1032))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1110:1110:1110))
        (PORT datab (2531:2531:2531) (2515:2515:2515))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (6222:6222:6222) (6337:6337:6337))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6157:6157:6157) (6257:6257:6257))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2045:2045:2045) (2075:2075:2075))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6133:6133:6133) (6252:6252:6252))
        (PORT datab (2177:2177:2177) (2167:2167:2167))
        (PORT datac (1360:1360:1360) (1328:1328:1328))
        (PORT datad (3458:3458:3458) (3697:3697:3697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6129:6129:6129) (6247:6247:6247))
        (PORT datab (1479:1479:1479) (1464:1464:1464))
        (PORT datac (2006:2006:2006) (2012:2012:2012))
        (PORT datad (3459:3459:3459) (3698:3698:3698))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (6179:6179:6179) (6275:6275:6275))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3533:3533:3533) (3827:3827:3827))
        (PORT datab (5893:5893:5893) (5973:5973:5973))
        (PORT datac (2204:2204:2204) (2143:2143:2143))
        (PORT datad (1825:1825:1825) (1773:1773:1773))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3855:3855:3855) (4127:4127:4127))
        (PORT datac (688:688:688) (683:683:683))
        (PORT datad (1010:1010:1010) (1003:1003:1003))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (6748:6748:6748) (6890:6890:6890))
        (PORT datac (1649:1649:1649) (1673:1673:1673))
        (PORT datad (5845:5845:5845) (5925:5925:5925))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1764:1764:1764))
        (PORT datab (698:698:698) (748:748:748))
        (PORT datac (2174:2174:2174) (2115:2115:2115))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3531:3531:3531) (3826:3826:3826))
        (PORT datab (5894:5894:5894) (5974:5974:5974))
        (PORT datac (1037:1037:1037) (1016:1016:1016))
        (PORT datad (745:745:745) (739:739:739))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (959:959:959))
        (PORT datab (5888:5888:5888) (5967:5967:5967))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1454:1454:1454) (1419:1419:1419))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6140:6140:6140) (6253:6253:6253))
        (PORT datab (3192:3192:3192) (3067:3067:3067))
        (PORT datac (2964:2964:2964) (3151:3151:3151))
        (PORT datad (1103:1103:1103) (1095:1095:1095))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (767:767:767) (765:765:765))
        (PORT datac (6102:6102:6102) (6205:6205:6205))
        (PORT datad (1044:1044:1044) (1032:1032:1032))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4224:4224:4224) (4323:4323:4323))
        (PORT datab (1505:1505:1505) (1448:1448:1448))
        (PORT datac (1657:1657:1657) (1687:1687:1687))
        (PORT datad (3191:3191:3191) (3202:3202:3202))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1606:1606:1606))
        (PORT datab (3646:3646:3646) (3868:3868:3868))
        (PORT datac (1997:1997:1997) (1952:1952:1952))
        (PORT datad (2972:2972:2972) (2963:2963:2963))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1099:1099:1099))
        (PORT datab (3112:3112:3112) (3130:3130:3130))
        (PORT datac (3742:3742:3742) (3969:3969:3969))
        (PORT datad (756:756:756) (750:750:750))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1102:1102:1102))
        (PORT datac (2440:2440:2440) (2464:2464:2464))
        (PORT datad (702:702:702) (704:704:704))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4410:4410:4410) (4647:4647:4647))
        (PORT datab (6596:6596:6596) (6752:6752:6752))
        (PORT datac (1308:1308:1308) (1292:1292:1292))
        (PORT datad (1580:1580:1580) (1560:1560:1560))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4409:4409:4409) (4646:4646:4646))
        (PORT datac (1627:1627:1627) (1605:1605:1605))
        (PORT datad (2471:2471:2471) (2325:2325:2325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (6560:6560:6560) (6714:6714:6714))
        (PORT datad (3188:3188:3188) (3199:3199:3199))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4226:4226:4226) (4326:4326:4326))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1145:1145:1145) (1116:1116:1116))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1746:1746:1746))
        (PORT datab (2711:2711:2711) (2749:2749:2749))
        (PORT datac (2644:2644:2644) (2675:2675:2675))
        (PORT datad (2617:2617:2617) (2522:2522:2522))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1311:1311:1311))
        (PORT datab (2715:2715:2715) (2753:2753:2753))
        (PORT datac (2735:2735:2735) (2558:2558:2558))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1343:1343:1343))
        (PORT datab (2682:2682:2682) (2715:2715:2715))
        (PORT datac (2674:2674:2674) (2708:2708:2708))
        (PORT datad (2480:2480:2480) (2322:2322:2322))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1655:1655:1655))
        (PORT datab (944:944:944) (897:897:897))
        (PORT datac (2672:2672:2672) (2705:2705:2705))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1465:1465:1465))
        (PORT datab (2709:2709:2709) (2746:2746:2746))
        (PORT datac (2642:2642:2642) (2673:2673:2673))
        (PORT datad (1336:1336:1336) (1313:1313:1313))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2669:2669:2669))
        (PORT datab (2620:2620:2620) (2647:2647:2647))
        (PORT datac (760:760:760) (749:749:749))
        (PORT datad (1078:1078:1078) (1066:1066:1066))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2669:2669:2669))
        (PORT datab (2619:2619:2619) (2646:2646:2646))
        (PORT datac (1073:1073:1073) (1054:1054:1054))
        (PORT datad (724:724:724) (714:714:714))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2669:2669:2669))
        (PORT datab (2621:2621:2621) (2648:2648:2648))
        (PORT datac (2254:2254:2254) (2253:2253:2253))
        (PORT datad (1828:1828:1828) (1791:1791:1791))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (419:419:419))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2513:2513:2513) (2511:2511:2511))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1013:1013:1013))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2558:2558:2558) (2580:2580:2580))
        (PORT datad (4380:4380:4380) (4381:4381:4381))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (4383:4383:4383) (4384:4384:4384))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5824:5824:5824) (5902:5902:5902))
        (PORT datab (1535:1535:1535) (1457:1457:1457))
        (PORT datac (3772:3772:3772) (4054:4054:4054))
        (PORT datad (1692:1692:1692) (1699:1699:1699))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2229:2229:2229))
        (PORT datab (1382:1382:1382) (1383:1383:1383))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (5790:5790:5790) (5849:5849:5849))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5824:5824:5824) (5903:5903:5903))
        (PORT datab (1512:1512:1512) (1433:1433:1433))
        (PORT datac (3772:3772:3772) (4054:4054:4054))
        (PORT datad (729:729:729) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5825:5825:5825) (5903:5903:5903))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1912:1912:1912) (1900:1900:1900))
        (PORT datad (1085:1085:1085) (1077:1077:1077))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5682:5682:5682) (5733:5733:5733))
        (PORT datab (1364:1364:1364) (1350:1350:1350))
        (PORT datac (3837:3837:3837) (4116:4116:4116))
        (PORT datad (1058:1058:1058) (1041:1041:1041))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3906:3906:3906) (4224:4224:4224))
        (PORT datab (6208:6208:6208) (6278:6278:6278))
        (PORT datac (1036:1036:1036) (1031:1031:1031))
        (PORT datad (1063:1063:1063) (1052:1052:1052))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3906:3906:3906) (4224:4224:4224))
        (PORT datab (6208:6208:6208) (6278:6278:6278))
        (PORT datac (1016:1016:1016) (1005:1005:1005))
        (PORT datad (1052:1052:1052) (1039:1039:1039))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3906:3906:3906) (4224:4224:4224))
        (PORT datab (1093:1093:1093) (1081:1081:1081))
        (PORT datac (6162:6162:6162) (6241:6241:6241))
        (PORT datad (689:689:689) (687:687:687))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (5361:5361:5361) (5370:5370:5370))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (777:777:777))
        (PORT datab (1793:1793:1793) (1820:1820:1820))
        (PORT datac (5712:5712:5712) (5711:5711:5711))
        (PORT datad (712:712:712) (716:716:716))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1788:1788:1788) (1814:1814:1814))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5825:5825:5825) (5904:5904:5904))
        (PORT datab (1974:1974:1974) (2010:2010:2010))
        (PORT datac (3772:3772:3772) (4054:4054:4054))
        (PORT datad (1888:1888:1888) (1807:1807:1807))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5824:5824:5824) (5902:5902:5902))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1104:1104:1104) (1040:1040:1040))
        (PORT datad (1722:1722:1722) (1708:1708:1708))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3808:3808:3808) (4097:4097:4097))
        (PORT datab (1385:1385:1385) (1375:1375:1375))
        (PORT datac (1836:1836:1836) (1741:1741:1741))
        (PORT datad (5791:5791:5791) (5851:5851:5851))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5824:5824:5824) (5902:5902:5902))
        (PORT datab (2463:2463:2463) (2353:2353:2353))
        (PORT datac (1768:1768:1768) (1667:1667:1667))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5749:5749:5749) (5755:5755:5755))
        (PORT datab (1795:1795:1795) (1822:1822:1822))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1096:1096:1096))
        (PORT datab (5807:5807:5807) (5888:5888:5888))
        (PORT datac (3838:3838:3838) (4140:4140:4140))
        (PORT datad (1863:1863:1863) (1888:1888:1888))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3808:3808:3808) (4098:4098:4098))
        (PORT datab (1549:1549:1549) (1458:1458:1458))
        (PORT datac (1776:1776:1776) (1761:1761:1761))
        (PORT datad (5791:5791:5791) (5851:5851:5851))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1377:1377:1377) (1397:1397:1397))
        (PORT datac (5712:5712:5712) (5711:5711:5711))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6712:6712:6712) (6870:6870:6870))
        (PORT datab (1624:1624:1624) (1611:1611:1611))
        (PORT datac (3829:3829:3829) (4120:4120:4120))
        (PORT datad (1073:1073:1073) (1063:1063:1063))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3868:3868:3868) (4163:4163:4163))
        (PORT datac (1666:1666:1666) (1675:1675:1675))
        (PORT datad (1355:1355:1355) (1342:1342:1342))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6514:6514:6514) (6638:6638:6638))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (6649:6649:6649) (6804:6804:6804))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1793:1793:1793) (1820:1820:1820))
        (PORT datac (2938:2938:2938) (2905:2905:2905))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1124:1124:1124))
        (PORT datab (715:715:715) (724:724:724))
        (PORT datac (3828:3828:3828) (4119:4119:4119))
        (PORT datad (6657:6657:6657) (6814:6814:6814))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2437:2437:2437) (2448:2448:2448))
        (PORT datac (1709:1709:1709) (1728:1728:1728))
        (PORT datad (6659:6659:6659) (6816:6816:6816))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1777:1777:1777))
        (PORT datab (1125:1125:1125) (1111:1111:1111))
        (PORT datac (3827:3827:3827) (4118:4118:4118))
        (PORT datad (6656:6656:6656) (6812:6812:6812))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6709:6709:6709) (6867:6867:6867))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2608:2608:2608) (2605:2605:2605))
        (PORT datad (1404:1404:1404) (1315:1315:1315))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6703:6703:6703) (6860:6860:6860))
        (PORT datab (1082:1082:1082) (1088:1088:1088))
        (PORT datac (3822:3822:3822) (4112:4112:4112))
        (PORT datad (1001:1001:1001) (981:981:981))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1418:1418:1418))
        (PORT datab (1982:1982:1982) (1996:1996:1996))
        (PORT datac (3823:3823:3823) (4113:4113:4113))
        (PORT datad (6650:6650:6650) (6805:6805:6805))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1661:1661:1661))
        (PORT datab (1116:1116:1116) (1106:1106:1106))
        (PORT datac (3824:3824:3824) (4115:4115:4115))
        (PORT datad (6652:6652:6652) (6808:6808:6808))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6711:6711:6711) (6869:6869:6869))
        (PORT datab (3866:3866:3866) (4160:4160:4160))
        (PORT datac (1022:1022:1022) (1013:1013:1013))
        (PORT datad (2555:2555:2555) (2538:2538:2538))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6513:6513:6513) (6637:6637:6637))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2709:2709:2709) (2726:2726:2726))
        (PORT datac (6477:6477:6477) (6594:6594:6594))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2678:2678:2678) (2694:2694:2694))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3907:3907:3907) (4225:4225:4225))
        (PORT datab (6210:6210:6210) (6281:6281:6281))
        (PORT datac (1330:1330:1330) (1313:1313:1313))
        (PORT datad (1754:1754:1754) (1733:1733:1733))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1388:1388:1388))
        (PORT datab (1129:1129:1129) (1121:1121:1121))
        (PORT datac (6162:6162:6162) (6241:6241:6241))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3907:3907:3907) (4225:4225:4225))
        (PORT datab (1060:1060:1060) (1060:1060:1060))
        (PORT datac (6165:6165:6165) (6245:6245:6245))
        (PORT datad (1090:1090:1090) (1024:1024:1024))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2429:2429:2429))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (6165:6165:6165) (6245:6245:6245))
        (PORT datad (2136:2136:2136) (2137:2137:2137))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1729:1729:1729) (1756:1756:1756))
        (PORT datac (5360:5360:5360) (5368:5368:5368))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3907:3907:3907) (4226:4226:4226))
        (PORT datab (6211:6211:6211) (6281:6281:6281))
        (PORT datac (2257:2257:2257) (2241:2241:2241))
        (PORT datad (1443:1443:1443) (1472:1472:1472))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3907:3907:3907) (4225:4225:4225))
        (PORT datab (6210:6210:6210) (6280:6280:6280))
        (PORT datac (2002:2002:2002) (1972:1972:1972))
        (PORT datad (1378:1378:1378) (1366:1366:1366))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (5363:5363:5363) (5371:5371:5371))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3907:3907:3907) (4226:4226:4226))
        (PORT datab (6211:6211:6211) (6282:6282:6282))
        (PORT datac (2016:2016:2016) (2017:2017:2017))
        (PORT datad (2503:2503:2503) (2435:2435:2435))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3906:3906:3906) (4224:4224:4224))
        (PORT datab (1396:1396:1396) (1400:1400:1400))
        (PORT datad (1375:1375:1375) (1360:1360:1360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (5395:5395:5395) (5404:5404:5404))
        (PORT datac (6163:6163:6163) (6243:6243:6243))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1733:1733:1733) (1761:1761:1761))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2612:2612:2612) (2744:2744:2744))
        (PORT datab (652:652:652) (640:640:640))
        (PORT datac (1751:1751:1751) (1706:1706:1706))
        (PORT datad (1910:1910:1910) (1935:1935:1935))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1994:1994:1994))
        (PORT datab (808:808:808) (795:795:795))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1549:1549:1549) (1506:1506:1506))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2603:2603:2603) (2733:2733:2733))
        (PORT datab (1108:1108:1108) (1093:1093:1093))
        (PORT datac (1471:1471:1471) (1424:1424:1424))
        (PORT datad (1914:1914:1914) (1940:1940:1940))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1637:1637:1637))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (761:761:761) (751:751:751))
        (PORT datad (1910:1910:1910) (1936:1936:1936))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (4507:4507:4507) (4565:4565:4565))
        (PORT datac (1796:1796:1796) (1819:1819:1819))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2605:2605:2605) (2736:2736:2736))
        (PORT datab (2048:2048:2048) (1988:1988:1988))
        (PORT datac (1840:1840:1840) (1809:1809:1809))
        (PORT datad (1913:1913:1913) (1939:1939:1939))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1992:1992:1992))
        (PORT datab (1316:1316:1316) (1280:1280:1280))
        (PORT datac (2555:2555:2555) (2692:2692:2692))
        (PORT datad (743:743:743) (736:736:736))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datac (1793:1793:1793) (1816:1816:1816))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2610:2610:2610) (2742:2742:2742))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (2219:2219:2219) (2079:2079:2079))
        (PORT datad (1911:1911:1911) (1937:1937:1937))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1758:1758:1758) (1797:1797:1797))
        (PORT datac (2555:2555:2555) (2693:2693:2693))
        (PORT datad (1705:1705:1705) (1680:1680:1680))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1795:1795:1795) (1817:1817:1817))
        (PORT datad (1912:1912:1912) (1938:1938:1938))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (4472:4472:4472) (4528:4528:4528))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (2173:2173:2173) (2203:2203:2203))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2669:2669:2669))
        (PORT datab (961:961:961) (944:944:944))
        (PORT datac (2584:2584:2584) (2608:2608:2608))
        (PORT datad (1008:1008:1008) (966:966:966))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2669:2669:2669))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (985:985:985) (955:955:955))
        (PORT datad (1807:1807:1807) (1768:1768:1768))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2670:2670:2670))
        (PORT datab (1038:1038:1038) (1000:1000:1000))
        (PORT datac (2579:2579:2579) (2602:2602:2602))
        (PORT datad (1294:1294:1294) (1258:1258:1258))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2669:2669:2669))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (2488:2488:2488) (2444:2444:2444))
        (PORT datad (1806:1806:1806) (1751:1751:1751))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4209:4209:4209) (4264:4264:4264))
        (PORT datab (2552:2552:2552) (2558:2558:2558))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2668:2668:2668))
        (PORT datab (2122:2122:2122) (2146:2146:2146))
        (PORT datac (2584:2584:2584) (2609:2609:2609))
        (PORT datad (1469:1469:1469) (1421:1421:1421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2669:2669:2669))
        (PORT datab (2622:2622:2622) (2649:2649:2649))
        (PORT datac (2127:2127:2127) (2089:2089:2089))
        (PORT datad (653:653:653) (629:629:629))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (2517:2517:2517) (2514:2514:2514))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2669:2669:2669))
        (PORT datab (2619:2619:2619) (2645:2645:2645))
        (PORT datac (1085:1085:1085) (1076:1076:1076))
        (PORT datad (732:732:732) (724:724:724))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2196:2196:2196))
        (PORT datac (2579:2579:2579) (2602:2602:2602))
        (PORT datad (2225:2225:2225) (2094:2094:2094))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2575:2575:2575) (2620:2620:2620))
        (PORT datad (2517:2517:2517) (2515:2515:2515))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (4177:4177:4177) (4217:4217:4217))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6139:6139:6139) (6251:6251:6251))
        (PORT datab (1534:1534:1534) (1456:1456:1456))
        (PORT datac (2959:2959:2959) (3144:3144:3144))
        (PORT datad (3047:3047:3047) (3000:3000:3000))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1468:1468:1468))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (6100:6100:6100) (6203:6203:6203))
        (PORT datad (2813:2813:2813) (2778:2778:2778))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6141:6141:6141) (6254:6254:6254))
        (PORT datab (1918:1918:1918) (1885:1885:1885))
        (PORT datac (2968:2968:2968) (3155:3155:3155))
        (PORT datad (1053:1053:1053) (1049:1049:1049))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6139:6139:6139) (6252:6252:6252))
        (PORT datab (1789:1789:1789) (1833:1833:1833))
        (PORT datac (1794:1794:1794) (1768:1768:1768))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6140:6140:6140) (6253:6253:6253))
        (PORT datab (1192:1192:1192) (1134:1134:1134))
        (PORT datac (2966:2966:2966) (3152:3152:3152))
        (PORT datad (1033:1033:1033) (1024:1024:1024))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6138:6138:6138) (6250:6250:6250))
        (PORT datab (2449:2449:2449) (2493:2493:2493))
        (PORT datac (2958:2958:2958) (3144:3144:3144))
        (PORT datad (1057:1057:1057) (1047:1047:1047))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6139:6139:6139) (6251:6251:6251))
        (PORT datab (2807:2807:2807) (2782:2782:2782))
        (PORT datac (2961:2961:2961) (3147:3147:3147))
        (PORT datad (1474:1474:1474) (1394:1394:1394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6140:6140:6140) (6253:6253:6253))
        (PORT datab (1140:1140:1140) (1128:1128:1128))
        (PORT datac (2965:2965:2965) (3151:3151:3151))
        (PORT datad (2327:2327:2327) (2368:2368:2368))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (6200:6200:6200) (6300:6300:6300))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2205:2205:2205))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (6200:6200:6200) (6300:6300:6300))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2144:2144:2144) (2156:2156:2156))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2578:2578:2578) (2414:2414:2414))
        (PORT datab (2713:2713:2713) (2752:2752:2752))
        (PORT datac (2645:2645:2645) (2676:2676:2676))
        (PORT datad (1585:1585:1585) (1562:1562:1562))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1625:1625:1625) (1573:1573:1573))
        (PORT datac (2676:2676:2676) (2710:2710:2710))
        (PORT datad (1537:1537:1537) (1485:1485:1485))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2980:2980:2980) (2911:2911:2911))
        (PORT datab (2709:2709:2709) (2746:2746:2746))
        (PORT datac (2642:2642:2642) (2673:2673:2673))
        (PORT datad (1565:1565:1565) (1567:1567:1567))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2844:2844:2844) (2944:2944:2944))
        (PORT datac (2671:2671:2671) (2704:2704:2704))
        (PORT datad (1300:1300:1300) (1277:1277:1277))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2557:2557:2557) (2578:2578:2578))
        (PORT datad (4381:4381:4381) (4381:4381:4381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2610:2610:2610) (2742:2742:2742))
        (PORT datab (1911:1911:1911) (1786:1786:1786))
        (PORT datac (1797:1797:1797) (1741:1741:1741))
        (PORT datad (1910:1910:1910) (1936:1936:1936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2604:2604:2604) (2734:2734:2734))
        (PORT datab (781:781:781) (784:784:784))
        (PORT datac (1058:1058:1058) (1044:1044:1044))
        (PORT datad (1914:1914:1914) (1940:1940:1940))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1792:1792:1792) (1814:1814:1814))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2327:2327:2327))
        (PORT datab (2683:2683:2683) (2716:2716:2716))
        (PORT datac (2675:2675:2675) (2709:2709:2709))
        (PORT datad (2373:2373:2373) (2224:2224:2224))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2679:2679:2679) (2712:2712:2712))
        (PORT datac (971:971:971) (960:960:960))
        (PORT datad (1776:1776:1776) (1800:1800:1800))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2708:2708:2708) (2745:2745:2745))
        (PORT datac (2553:2553:2553) (2574:2574:2574))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1843:1843:1843))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (4382:4382:4382) (4383:4383:4383))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3530:3530:3530) (3824:3824:3824))
        (PORT datab (5895:5895:5895) (5975:5975:5975))
        (PORT datac (2264:2264:2264) (2132:2132:2132))
        (PORT datad (747:747:747) (740:740:740))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1871:1871:1871))
        (PORT datab (5894:5894:5894) (5975:5975:5975))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (733:733:733) (725:725:725))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3529:3529:3529) (3823:3823:3823))
        (PORT datab (1870:1870:1870) (1847:1847:1847))
        (PORT datac (731:731:731) (716:716:716))
        (PORT datad (5848:5848:5848) (5930:5930:5930))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2239:2239:2239))
        (PORT datab (5891:5891:5891) (5971:5971:5971))
        (PORT datac (1782:1782:1782) (1739:1739:1739))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3537:3537:3537) (3833:3833:3833))
        (PORT datab (5890:5890:5890) (5969:5969:5969))
        (PORT datac (1861:1861:1861) (1754:1754:1754))
        (PORT datad (2144:2144:2144) (2105:2105:2105))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3538:3538:3538) (3834:3834:3834))
        (PORT datab (5889:5889:5889) (5968:5968:5968))
        (PORT datac (730:730:730) (721:721:721))
        (PORT datad (653:653:653) (629:629:629))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3535:3535:3535) (3830:3830:3830))
        (PORT datab (5892:5892:5892) (5971:5971:5971))
        (PORT datac (763:763:763) (753:753:753))
        (PORT datad (2257:2257:2257) (2106:2106:2106))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3537:3537:3537) (3833:3833:3833))
        (PORT datab (1926:1926:1926) (1900:1900:1900))
        (PORT datac (2121:2121:2121) (2091:2091:2091))
        (PORT datad (5842:5842:5842) (5922:5922:5922))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (6750:6750:6750) (6892:6892:6892))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4527:4527:4527) (4603:4603:4603))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (6707:6707:6707) (6855:6855:6855))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (4491:4491:4491) (4559:4559:4559))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2838:2838:2838) (2822:2822:2822))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4409:4409:4409) (4646:4646:4646))
        (PORT datab (6598:6598:6598) (6754:6754:6754))
        (PORT datac (2153:2153:2153) (2105:2105:2105))
        (PORT datad (1249:1249:1249) (1189:1189:1189))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2443:2443:2443) (2306:2306:2306))
        (PORT datac (6557:6557:6557) (6710:6710:6710))
        (PORT datad (1306:1306:1306) (1287:1287:1287))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4409:4409:4409) (4647:4647:4647))
        (PORT datab (2212:2212:2212) (2155:2155:2155))
        (PORT datac (6558:6558:6558) (6712:6712:6712))
        (PORT datad (1201:1201:1201) (1148:1148:1148))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (1996:1996:1996))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (6557:6557:6557) (6711:6711:6711))
        (PORT datad (1203:1203:1203) (1171:1171:1171))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4410:4410:4410) (4647:4647:4647))
        (PORT datab (6596:6596:6596) (6752:6752:6752))
        (PORT datac (921:921:921) (863:863:863))
        (PORT datad (1506:1506:1506) (1469:1469:1469))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4409:4409:4409) (4647:4647:4647))
        (PORT datab (1290:1290:1290) (1230:1230:1230))
        (PORT datac (6558:6558:6558) (6712:6712:6712))
        (PORT datad (1172:1172:1172) (1109:1109:1109))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4409:4409:4409) (4646:4646:4646))
        (PORT datab (2415:2415:2415) (2376:2376:2376))
        (PORT datac (6559:6559:6559) (6713:6713:6713))
        (PORT datad (1448:1448:1448) (1469:1469:1469))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (756:756:756))
        (PORT datab (6540:6540:6540) (6657:6657:6657))
        (PORT datac (3841:3841:3841) (4081:4081:4081))
        (PORT datad (396:396:396) (396:396:396))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1203:1203:1203) (1160:1160:1160))
        (PORT datad (3193:3193:3193) (3205:3205:3205))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4221:4221:4221) (4319:4319:4319))
        (PORT datab (3226:3226:3226) (3246:3246:3246))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4225:4225:4225) (4325:4325:4325))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT asdata (2151:2151:2151) (2178:2178:2178))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (901:901:901))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (386:386:386))
        (PORT datad (808:808:808) (843:843:843))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (805:805:805) (840:840:840))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (389:389:389))
        (PORT datad (804:804:804) (839:839:839))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (751:751:751))
        (PORT datad (391:391:391) (392:392:392))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (421:421:421))
        (PORT datad (812:812:812) (849:849:849))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (903:903:903))
        (PORT datad (406:406:406) (414:414:414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (584:584:584))
        (PORT datab (349:349:349) (441:441:441))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (808:808:808))
        (PORT datab (547:547:547) (604:604:604))
        (PORT datac (725:725:725) (758:758:758))
        (PORT datad (744:744:744) (783:783:783))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1090:1090:1090))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (894:894:894) (877:877:877))
        (PORT datad (268:268:268) (347:347:347))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (903:903:903))
        (PORT datab (897:897:897) (947:947:947))
        (PORT datac (767:767:767) (813:813:813))
        (PORT datad (1050:1050:1050) (1071:1071:1071))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (596:596:596) (580:580:580))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (681:681:681))
        (PORT datab (1875:1875:1875) (1848:1848:1848))
        (PORT datad (1108:1108:1108) (1149:1149:1149))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (634:634:634))
        (PORT datab (1382:1382:1382) (1426:1426:1426))
        (PORT datac (1059:1059:1059) (1087:1087:1087))
        (PORT datad (789:789:789) (839:839:839))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1549:1549:1549))
        (PORT datac (5137:5137:5137) (5468:5468:5468))
        (PORT datad (1053:1053:1053) (1100:1100:1100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (792:792:792))
        (PORT datab (1086:1086:1086) (1100:1100:1100))
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (1018:1018:1018) (1018:1018:1018))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1502:1502:1502))
        (PORT datab (1082:1082:1082) (1094:1094:1094))
        (PORT datac (397:397:397) (402:402:402))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT asdata (882:882:882) (940:940:940))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT asdata (1199:1199:1199) (1246:1246:1246))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1750:1750:1750) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1513:1513:1513) (1553:1553:1553))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1782:1782:1782) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1782:1782:1782) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1782:1782:1782) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1782:1782:1782) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1782:1782:1782) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1782:1782:1782) (1755:1755:1755))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (756:756:756))
        (PORT datad (388:388:388) (387:387:387))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (397:397:397))
        (PORT datad (704:704:704) (710:710:710))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_Read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2572:2572:2572))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1042:1042:1042) (943:943:943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (786:786:786))
        (PORT datab (1706:1706:1706) (1705:1705:1705))
        (PORT datac (809:809:809) (861:861:861))
        (PORT datad (1021:1021:1021) (1026:1026:1026))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (771:771:771))
        (PORT datab (710:710:710) (758:758:758))
        (PORT datac (792:792:792) (858:858:858))
        (PORT datad (1041:1041:1041) (1074:1074:1074))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (789:789:789))
        (PORT datab (749:749:749) (768:768:768))
        (PORT datad (272:272:272) (355:355:355))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (1079:1079:1079) (1091:1091:1091))
        (PORT datac (668:668:668) (705:705:705))
        (PORT datad (1016:1016:1016) (1015:1015:1015))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1080:1080:1080) (1093:1093:1093))
        (PORT datac (982:982:982) (999:999:999))
        (PORT datad (392:392:392) (393:393:393))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1153:1153:1153))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (799:799:799) (852:852:852))
        (PORT datad (759:759:759) (766:766:766))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (287:287:287))
        (PORT datab (819:819:819) (825:825:825))
        (PORT datad (736:736:736) (744:744:744))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (741:741:741))
        (PORT datab (306:306:306) (390:390:390))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (903:903:903))
        (PORT datab (1173:1173:1173) (1226:1226:1226))
        (PORT datac (806:806:806) (860:860:860))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1065:1065:1065))
        (PORT datab (1084:1084:1084) (1098:1098:1098))
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (450:450:450) (500:500:500))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1012:1012:1012))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1046:1046:1046) (1057:1057:1057))
        (PORT datad (626:626:626) (610:610:610))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1063:1063:1063))
        (PORT datab (799:799:799) (821:821:821))
        (PORT datac (1040:1040:1040) (1048:1048:1048))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1086:1086:1086) (1100:1100:1100))
        (PORT datac (969:969:969) (981:981:981))
        (PORT datad (596:596:596) (581:581:581))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1062:1062:1062))
        (PORT datab (1077:1077:1077) (1089:1089:1089))
        (PORT datac (694:694:694) (741:741:741))
        (PORT datad (677:677:677) (702:702:702))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1082:1082:1082) (1095:1095:1095))
        (PORT datac (990:990:990) (1012:1012:1012))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1342:1342:1342))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1345:1345:1345) (1358:1358:1358))
        (PORT datad (778:778:778) (827:827:827))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (794:794:794))
        (PORT datab (1017:1017:1017) (1046:1046:1046))
        (PORT datac (367:367:367) (379:379:379))
        (PORT datad (620:620:620) (607:607:607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1340:1340:1340))
        (PORT datab (1392:1392:1392) (1399:1399:1399))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (791:791:791) (825:825:825))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1397:1397:1397) (1404:1404:1404))
        (PORT datac (767:767:767) (819:819:819))
        (PORT datad (605:605:605) (582:582:582))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1340:1340:1340))
        (PORT datab (1392:1392:1392) (1398:1398:1398))
        (PORT datac (999:999:999) (1006:1006:1006))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1399:1399:1399) (1407:1407:1407))
        (PORT datac (705:705:705) (701:701:701))
        (PORT datad (703:703:703) (747:747:747))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (322:322:322))
        (PORT datab (277:277:277) (321:321:321))
        (PORT datac (1212:1212:1212) (1226:1226:1226))
        (PORT datad (1362:1362:1362) (1376:1376:1376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (821:821:821))
        (PORT datab (1027:1027:1027) (1043:1043:1043))
        (PORT datac (376:376:376) (393:393:393))
        (PORT datad (708:708:708) (711:711:711))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1343:1343:1343))
        (PORT datab (1389:1389:1389) (1394:1394:1394))
        (PORT datac (764:764:764) (797:797:797))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (820:820:820))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1354:1354:1354) (1369:1369:1369))
        (PORT datad (648:648:648) (627:627:627))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1341:1341:1341))
        (PORT datab (1390:1390:1390) (1397:1397:1397))
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (758:758:758) (794:794:794))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1062:1062:1062))
        (PORT datab (1396:1396:1396) (1403:1403:1403))
        (PORT datac (1474:1474:1474) (1429:1429:1429))
        (PORT datad (673:673:673) (669:669:669))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (862:862:862))
        (PORT datab (277:277:277) (321:321:321))
        (PORT datac (1309:1309:1309) (1320:1320:1320))
        (PORT datad (244:244:244) (276:276:276))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1038:1038:1038))
        (PORT datab (1393:1393:1393) (1400:1400:1400))
        (PORT datac (589:589:589) (574:574:574))
        (PORT datad (1404:1404:1404) (1436:1436:1436))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1593:1593:1593) (1514:1514:1514))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (278:278:278) (322:322:322))
        (PORT datac (1243:1243:1243) (1254:1254:1254))
        (PORT datad (244:244:244) (276:276:276))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (781:781:781))
        (PORT datab (731:731:731) (737:737:737))
        (PORT datac (766:766:766) (777:777:777))
        (PORT datad (381:381:381) (391:391:391))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5174:5174:5174) (5513:5513:5513))
        (PORT datab (1681:1681:1681) (1709:1709:1709))
        (PORT datac (1088:1088:1088) (1109:1109:1109))
        (PORT datad (723:723:723) (729:729:729))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1150:1150:1150))
        (PORT datab (1540:1540:1540) (1510:1510:1510))
        (PORT datac (1310:1310:1310) (1319:1319:1319))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (844:844:844))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (802:802:802) (849:849:849))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (800:800:800) (847:847:847))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (808:808:808) (857:857:857))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (809:809:809))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (790:790:790) (839:839:839))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (818:818:818))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (818:818:818))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1103:1103:1103) (1152:1152:1152))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1148:1148:1148) (1189:1189:1189))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1148:1148:1148) (1190:1190:1190))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1082:1082:1082) (1128:1128:1128))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1092:1092:1092) (1137:1137:1137))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1116:1116:1116) (1159:1159:1159))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1776:1776:1776))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1743:1743:1743) (1771:1771:1771))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1763:1763:1763))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1672:1672:1672) (1687:1687:1687))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1667:1667:1667))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1817:1817:1817) (1902:1902:1902))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1670:1670:1670) (1697:1697:1697))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1757:1757:1757) (1801:1801:1801))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1612:1612:1612) (1640:1640:1640))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1658:1658:1658))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1694:1694:1694))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1733:1733:1733))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4805:4805:4805) (5153:5153:5153))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5722:5722:5722) (5895:5895:5895))
        (IOPATH i o (2898:2898:2898) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_XCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1887:1887:1887) (1872:1872:1872))
        (IOPATH i o (2802:2802:2802) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_ADCLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3340:3340:3340) (3535:3535:3535))
        (IOPATH i o (2888:2888:2888) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_BCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1869:1869:1869) (1851:1851:1851))
        (IOPATH i o (2802:2802:2802) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3335:3335:3335) (3508:3508:3508))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\PLL1_inst\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (553:553:553))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (364:364:364) (374:374:374))
        (PORT datad (699:699:699) (705:705:705))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (707:707:707) (703:703:703))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (987:987:987) (967:967:967))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (550:550:550))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (372:372:372) (373:373:373))
        (PORT datad (699:699:699) (704:704:704))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (519:519:519))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (755:755:755))
        (PORT datad (613:613:613) (588:588:588))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (547:547:547))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (737:737:737) (754:754:754))
        (PORT datad (391:391:391) (390:390:390))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (504:504:504))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (418:418:418))
        (PORT datad (312:312:312) (377:377:377))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (536:536:536))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (531:531:531))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (414:414:414))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (533:533:533))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (423:423:423))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (525:525:525))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (390:390:390))
        (PORT datad (300:300:300) (363:363:363))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (306:306:306) (371:371:371))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (562:562:562))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (569:569:569))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (565:565:565))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (544:544:544))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (739:739:739) (756:756:756))
        (PORT datad (366:366:366) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1486:1486:1486) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (426:426:426))
        (PORT datad (617:617:617) (602:602:602))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (412:412:412))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (427:427:427))
        (PORT datad (403:403:403) (408:408:408))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (738:738:738))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (891:891:891))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (684:684:684) (725:725:725))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (860:860:860))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (853:853:853))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (858:858:858))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (526:526:526))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (423:423:423))
        (PORT datad (807:807:807) (842:842:842))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (553:553:553))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (912:912:912))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (531:531:531))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (907:907:907))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (554:554:554))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (910:910:910))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (555:555:555))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (908:908:908))
        (PORT datad (606:606:606) (592:592:592))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (526:526:526))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (909:909:909))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (532:532:532))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (419:419:419))
        (PORT datad (806:806:806) (841:841:841))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2016:2016:2016) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (419:419:419))
        (PORT datad (908:908:908) (891:891:891))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (425:425:425))
        (PORT datac (702:702:702) (711:711:711))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (415:415:415))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1631:1631:1631) (1579:1579:1579))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (854:854:854))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (720:720:720))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (753:753:753) (793:793:793))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|resetAdc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT asdata (1730:1730:1730) (1713:1713:1713))
        (PORT clrn (2880:2880:2880) (2849:2849:2849))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1008:1008:1008))
        (PORT datab (1430:1430:1430) (1415:1415:1415))
        (PORT datad (1396:1396:1396) (1414:1414:1414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (399:399:399))
        (PORT datab (316:316:316) (405:405:405))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1009:1009:1009))
        (PORT datab (1432:1432:1432) (1417:1417:1417))
        (PORT datad (1398:1398:1398) (1416:1416:1416))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLRSelect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT asdata (2233:2233:2233) (2216:2216:2216))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1032:1032:1032))
        (PORT datab (731:731:731) (764:764:764))
        (PORT datad (616:616:616) (609:609:609))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\AUD_ADCDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\adcdat\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4990:4990:4990) (5380:5380:5380))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adcdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (3155:3155:3155) (3165:3165:3165))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1401:1401:1401))
        (PORT datab (1355:1355:1355) (1369:1369:1369))
        (PORT datac (773:773:773) (823:823:823))
        (PORT datad (827:827:827) (876:876:876))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2642:2642:2642))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1411:1411:1411) (1366:1366:1366))
        (PORT sclr (1226:1226:1226) (1263:1263:1263))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (734:734:734))
        (PORT datab (764:764:764) (765:765:765))
        (PORT datac (735:735:735) (785:785:785))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (882:882:882))
        (PORT datac (713:713:713) (730:730:730))
        (PORT datad (791:791:791) (836:836:836))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1456:1456:1456) (1393:1393:1393))
        (PORT sclr (1520:1520:1520) (1532:1532:1532))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (302:302:302) (393:393:393))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (270:270:270) (353:353:353))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (799:799:799) (852:852:852))
        (PORT datad (759:759:759) (766:766:766))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT asdata (683:683:683) (758:758:758))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT asdata (684:684:684) (759:759:759))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (493:493:493))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1433:1433:1433))
        (PORT ena (1732:1732:1732) (1696:1696:1696))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (799:799:799) (847:847:847))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1152:1152:1152))
        (PORT datab (275:275:275) (319:319:319))
        (PORT datac (798:798:798) (851:851:851))
        (PORT datad (760:760:760) (767:767:767))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2317:2317:2317) (2296:2296:2296))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1062:1062:1062))
        (PORT datac (711:711:711) (754:754:754))
        (PORT datad (5488:5488:5488) (5816:5816:5816))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (526:526:526))
        (PORT datab (648:648:648) (649:649:649))
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (772:772:772))
        (PORT datab (817:817:817) (881:881:881))
        (PORT datac (1539:1539:1539) (1499:1499:1499))
        (PORT datad (1055:1055:1055) (1102:1102:1102))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1035:1035:1035))
        (PORT datab (1253:1253:1253) (1216:1216:1216))
        (PORT datac (1826:1826:1826) (1813:1813:1813))
        (PORT datad (786:786:786) (835:835:835))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|RL_DATA_OUT_VALID\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2595:2595:2595))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1006:1006:1006) (923:923:923))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (897:897:897))
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (847:847:847) (892:892:892))
        (PORT datac (1593:1593:1593) (1594:1594:1594))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (915:915:915))
        (PORT datab (306:306:306) (395:395:395))
        (PORT datac (1594:1594:1594) (1597:1597:1597))
        (PORT datad (253:253:253) (275:275:275))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (897:897:897))
        (PORT datab (348:348:348) (439:439:439))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (898:898:898))
        (PORT datab (323:323:323) (412:412:412))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (899:899:899))
        (PORT datab (751:751:751) (793:793:793))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (899:899:899))
        (PORT datab (322:322:322) (411:411:411))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (900:900:900))
        (PORT datab (493:493:493) (560:560:560))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (900:900:900))
        (PORT datab (322:322:322) (414:414:414))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (901:901:901))
        (PORT datab (491:491:491) (560:560:560))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1430:1430:1430) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1186:1186:1186))
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1185:1185:1185))
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1185:1185:1185))
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1184:1184:1184))
        (PORT datab (497:497:497) (554:554:554))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1184:1184:1184))
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1183:1183:1183))
        (PORT datab (704:704:704) (749:749:749))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (403:403:403))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5042:5042:5042) (5411:5411:5411))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5292:5292:5292) (5642:5642:5642))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (779:779:779))
        (PORT datab (752:752:752) (796:796:796))
        (PORT datac (1062:1062:1062) (1091:1091:1091))
        (PORT datad (782:782:782) (842:842:842))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (1075:1075:1075) (1063:1063:1063))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1182:1182:1182))
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5405:5405:5405) (5767:5767:5767))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (922:922:922))
        (PORT datab (726:726:726) (767:767:767))
        (PORT datac (706:706:706) (744:744:744))
        (PORT datad (1021:1021:1021) (1054:1054:1054))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5384:5384:5384) (5775:5775:5775))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1112:1112:1112))
        (PORT datab (1388:1388:1388) (1386:1386:1386))
        (PORT datac (503:503:503) (563:563:563))
        (PORT datad (485:485:485) (535:535:535))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (405:405:405) (410:410:410))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2562:2562:2562))
        (PORT asdata (5028:5028:5028) (5407:5407:5407))
        (PORT ena (1180:1180:1180) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5307:5307:5307) (5695:5695:5695))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4970:4970:4970) (5355:5355:5355))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (580:580:580))
        (PORT datab (839:839:839) (895:895:895))
        (PORT datac (805:805:805) (861:861:861))
        (PORT datad (1193:1193:1193) (1195:1195:1195))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4981:4981:4981) (5377:5377:5377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (927:927:927))
        (PORT datab (2031:2031:2031) (2039:2039:2039))
        (PORT datac (520:520:520) (592:592:592))
        (PORT datad (471:471:471) (531:531:531))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4910:4910:4910) (5293:5293:5293))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (905:905:905))
        (PORT datab (554:554:554) (604:604:604))
        (PORT datac (1139:1139:1139) (1191:1191:1191))
        (PORT datad (487:487:487) (541:541:541))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (789:789:789))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (971:971:971) (1003:1003:1003))
        (PORT datad (740:740:740) (747:747:747))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5763:5763:5763) (6178:6178:6178))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4911:4911:4911) (5307:5307:5307))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2562:2562:2562))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1180:1180:1180) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5194:5194:5194) (5533:5533:5533))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5570:5570:5570) (5932:5932:5932))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (4996:4996:4996) (5356:5356:5356))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (313:313:313) (401:401:401))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT asdata (5386:5386:5386) (5755:5755:5755))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (898:898:898))
        (PORT datab (720:720:720) (764:764:764))
        (PORT datac (772:772:772) (825:825:825))
        (PORT datad (782:782:782) (836:836:836))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (696:696:696) (696:696:696))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (681:681:681) (678:678:678))
        (PORT datac (805:805:805) (860:860:860))
        (PORT datad (714:714:714) (714:714:714))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1103:1103:1103))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (718:718:718))
        (PORT datab (1115:1115:1115) (1136:1136:1136))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (853:853:853) (914:914:914))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (834:834:834) (903:903:903))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1050:1050:1050) (1091:1091:1091))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1099:1099:1099))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1121:1121:1121))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (823:823:823) (890:890:890))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (885:885:885))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1362:1362:1362) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1443:1443:1443))
        (PORT datab (516:516:516) (580:580:580))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (PORT datab (552:552:552) (602:602:602))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (577:577:577))
        (PORT datab (403:403:403) (420:420:420))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1242:1242:1242))
        (PORT datab (446:446:446) (448:448:448))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1073:1073:1073))
        (PORT datab (400:400:400) (416:416:416))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (781:781:781))
        (PORT datab (443:443:443) (445:445:445))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (453:453:453))
        (PORT datab (497:497:497) (566:566:566))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (627:627:627))
        (PORT datab (441:441:441) (442:442:442))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (742:742:742))
        (PORT datab (538:538:538) (592:592:592))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (578:578:578))
        (PORT datab (1292:1292:1292) (1233:1233:1233))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (795:795:795))
        (PORT datab (680:680:680) (672:672:672))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (569:569:569))
        (PORT datab (398:398:398) (412:412:412))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1353:1353:1353))
        (PORT datab (756:756:756) (790:790:790))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (806:806:806))
        (PORT datab (722:722:722) (710:710:710))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (459:459:459))
        (PORT datab (546:546:546) (603:603:603))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (696:696:696))
        (PORT datab (775:775:775) (824:824:824))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (423:423:423))
        (PORT datad (693:693:693) (734:734:734))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (727:727:727) (747:747:747))
        (PORT datad (718:718:718) (728:728:728))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (403:403:403))
        (PORT datab (821:821:821) (828:828:828))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2572:2572:2572))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1042:1042:1042) (943:943:943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|write_fifo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (490:490:490))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|write_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1197:1197:1197))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (893:893:893))
        (PORT datac (1594:1594:1594) (1596:1596:1596))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (777:777:777))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2572:2572:2572))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1042:1042:1042) (943:943:943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4957:4957:4957) (5351:5351:5351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1144:1144:1144) (1123:1123:1123))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (399:399:399))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1371:1371:1371) (1382:1382:1382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (889:889:889))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1419:1419:1419) (1420:1420:1420))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (719:719:719) (762:762:762))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~33\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (837:837:837))
        (PORT datab (875:875:875) (919:919:919))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (PORT datab (862:862:862) (905:905:905))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (891:891:891))
        (PORT datab (397:397:397) (412:412:412))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (687:687:687))
        (PORT datab (875:875:875) (921:921:921))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (871:871:871))
        (PORT datab (397:397:397) (412:412:412))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (922:922:922))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (446:446:446))
        (PORT datab (844:844:844) (893:893:893))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1227:1227:1227))
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (899:899:899))
        (PORT datab (689:689:689) (679:679:679))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (873:873:873) (925:925:925))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1142:1142:1142))
        (PORT datab (689:689:689) (681:681:681))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (902:902:902))
        (PORT datab (392:392:392) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (915:915:915))
        (PORT datab (729:729:729) (709:709:709))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (699:699:699))
        (PORT datab (870:870:870) (922:922:922))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (1079:1079:1079) (1124:1124:1124))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (444:444:444))
        (PORT datab (1076:1076:1076) (1103:1103:1103))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1084:1084:1084))
        (PORT datad (374:374:374) (366:366:366))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (371:371:371) (376:376:376))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (423:423:423))
        (PORT datab (821:821:821) (827:827:827))
        (PORT datad (737:737:737) (745:745:745))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2572:2572:2572))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1042:1042:1042) (943:943:943))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|read_fifo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (462:462:462) (518:518:518))
        (PORT datad (458:458:458) (509:509:509))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|read_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1197:1197:1197))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1110:1110:1110))
        (PORT datab (1873:1873:1873) (1846:1846:1846))
        (PORT datac (805:805:805) (870:870:870))
        (PORT datad (1009:1009:1009) (1047:1047:1047))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1086:1086:1086))
        (PORT datab (835:835:835) (880:880:880))
        (PORT datac (835:835:835) (888:888:888))
        (PORT datad (815:815:815) (855:855:855))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (413:413:413))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (599:599:599) (582:582:582))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (585:585:585))
        (PORT datab (350:350:350) (442:442:442))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datad (627:627:627) (607:607:607))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (906:906:906))
        (PORT datac (1593:1593:1593) (1595:1595:1595))
        (PORT datad (268:268:268) (347:347:347))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (578:578:578))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (444:444:444))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (419:419:419))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (656:656:656))
        (PORT datac (1337:1337:1337) (1319:1319:1319))
        (PORT datad (525:525:525) (590:590:590))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3856w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (644:644:644))
        (PORT datab (247:247:247) (287:287:287))
        (PORT datad (504:504:504) (567:567:567))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1203:1203:1203) (1181:1181:1181))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5524:5524:5524) (5572:5572:5572))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2559:2559:2559))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10431:10431:10431) (10958:10958:10958))
        (PORT d[1] (5029:5029:5029) (5083:5083:5083))
        (PORT d[2] (7205:7205:7205) (7312:7312:7312))
        (PORT d[3] (6684:6684:6684) (6869:6869:6869))
        (PORT d[4] (5812:5812:5812) (5877:5877:5877))
        (PORT d[5] (6203:6203:6203) (6276:6276:6276))
        (PORT d[6] (6744:6744:6744) (6766:6766:6766))
        (PORT d[7] (4456:4456:4456) (4441:4441:4441))
        (PORT d[8] (4275:4275:4275) (4513:4513:4513))
        (PORT d[9] (5458:5458:5458) (5451:5451:5451))
        (PORT d[10] (6362:6362:6362) (6559:6559:6559))
        (PORT d[11] (4137:4137:4137) (4140:4140:4140))
        (PORT d[12] (5014:5014:5014) (5042:5042:5042))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4330:4330:4330))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (PORT d[0] (4872:4872:4872) (4961:4961:4961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4259:4259:4259))
        (PORT d[1] (3739:3739:3739) (3773:3773:3773))
        (PORT d[2] (3309:3309:3309) (3405:3405:3405))
        (PORT d[3] (4435:4435:4435) (4631:4631:4631))
        (PORT d[4] (3143:3143:3143) (3052:3052:3052))
        (PORT d[5] (3812:3812:3812) (3996:3996:3996))
        (PORT d[6] (3780:3780:3780) (3685:3685:3685))
        (PORT d[7] (3439:3439:3439) (3358:3358:3358))
        (PORT d[8] (3426:3426:3426) (3474:3474:3474))
        (PORT d[9] (3085:3085:3085) (3129:3129:3129))
        (PORT d[10] (4089:4089:4089) (4116:4116:4116))
        (PORT d[11] (3862:3862:3862) (3947:3947:3947))
        (PORT d[12] (3476:3476:3476) (3401:3401:3401))
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT ena (5547:5547:5547) (5543:5543:5543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (PORT d[0] (5547:5547:5547) (5543:5543:5543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1076:1076:1076))
        (PORT datab (1370:1370:1370) (1397:1397:1397))
        (PORT datac (2197:2197:2197) (2333:2333:2333))
        (PORT datad (2092:2092:2092) (2120:2120:2120))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (644:644:644))
        (PORT datad (504:504:504) (566:566:566))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (655:655:655))
        (PORT datab (262:262:262) (312:312:312))
        (PORT datac (1335:1335:1335) (1318:1318:1318))
        (PORT datad (525:525:525) (590:590:590))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2251:2251:2251))
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10344:10344:10344) (10799:10799:10799))
        (PORT d[1] (4617:4617:4617) (4620:4620:4620))
        (PORT d[2] (4680:4680:4680) (4703:4703:4703))
        (PORT d[3] (7135:7135:7135) (7368:7368:7368))
        (PORT d[4] (5985:5985:5985) (5969:5969:5969))
        (PORT d[5] (4697:4697:4697) (4678:4678:4678))
        (PORT d[6] (9323:9323:9323) (9512:9512:9512))
        (PORT d[7] (10394:10394:10394) (10871:10871:10871))
        (PORT d[8] (4193:4193:4193) (4426:4426:4426))
        (PORT d[9] (5409:5409:5409) (5409:5409:5409))
        (PORT d[10] (5309:5309:5309) (5453:5453:5453))
        (PORT d[11] (5698:5698:5698) (5858:5858:5858))
        (PORT d[12] (5403:5403:5403) (5419:5419:5419))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3960:3960:3960))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (PORT d[0] (4235:4235:4235) (4278:4278:4278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3086:3086:3086))
        (PORT d[1] (2635:2635:2635) (2599:2599:2599))
        (PORT d[2] (2280:2280:2280) (2373:2373:2373))
        (PORT d[3] (3554:3554:3554) (3692:3692:3692))
        (PORT d[4] (2096:2096:2096) (2083:2083:2083))
        (PORT d[5] (4132:4132:4132) (4343:4343:4343))
        (PORT d[6] (2686:2686:2686) (2644:2644:2644))
        (PORT d[7] (5778:5778:5778) (6062:6062:6062))
        (PORT d[8] (2705:2705:2705) (2685:2685:2685))
        (PORT d[9] (2776:2776:2776) (2756:2756:2756))
        (PORT d[10] (3712:3712:3712) (3665:3665:3665))
        (PORT d[11] (4223:4223:4223) (4297:4297:4297))
        (PORT d[12] (2674:2674:2674) (2647:2647:2647))
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (PORT ena (4524:4524:4524) (4493:4493:4493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (PORT d[0] (4524:4524:4524) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1365:1365:1365))
        (PORT datab (1470:1470:1470) (1454:1454:1454))
        (PORT datac (2195:2195:2195) (2330:2330:2330))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1246:1246:1246))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (1318:1318:1318) (1346:1346:1346))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3826w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (654:654:654))
        (PORT datab (260:260:260) (309:309:309))
        (PORT datac (1334:1334:1334) (1316:1316:1316))
        (PORT datad (525:525:525) (590:590:590))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1586:1586:1586))
        (PORT clk (2576:2576:2576) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6673:6673:6673) (6821:6821:6821))
        (PORT d[1] (2441:2441:2441) (2460:2460:2460))
        (PORT d[2] (2443:2443:2443) (2460:2460:2460))
        (PORT d[3] (2320:2320:2320) (2335:2335:2335))
        (PORT d[4] (3117:3117:3117) (3132:3132:3132))
        (PORT d[5] (3084:3084:3084) (3093:3093:3093))
        (PORT d[6] (4587:4587:4587) (4539:4539:4539))
        (PORT d[7] (5840:5840:5840) (5797:5797:5797))
        (PORT d[8] (3406:3406:3406) (3535:3535:3535))
        (PORT d[9] (5585:5585:5585) (5525:5525:5525))
        (PORT d[10] (4724:4724:4724) (4695:4695:4695))
        (PORT d[11] (2330:2330:2330) (2346:2346:2346))
        (PORT d[12] (2358:2358:2358) (2373:2373:2373))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2455:2455:2455))
        (PORT clk (2572:2572:2572) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2605:2605:2605))
        (PORT d[0] (3203:3203:3203) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (4927:4927:4927))
        (PORT d[1] (6145:6145:6145) (6408:6408:6408))
        (PORT d[2] (3233:3233:3233) (3167:3167:3167))
        (PORT d[3] (3933:3933:3933) (3872:3872:3872))
        (PORT d[4] (6423:6423:6423) (6619:6619:6619))
        (PORT d[5] (2756:2756:2756) (2845:2845:2845))
        (PORT d[6] (3448:3448:3448) (3394:3394:3394))
        (PORT d[7] (3572:3572:3572) (3729:3729:3729))
        (PORT d[8] (9195:9195:9195) (9172:9172:9172))
        (PORT d[9] (3329:3329:3329) (3420:3420:3420))
        (PORT d[10] (9082:9082:9082) (9185:9185:9185))
        (PORT d[11] (9323:9323:9323) (9275:9275:9275))
        (PORT d[12] (9901:9901:9901) (9887:9887:9887))
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (PORT ena (4522:4522:4522) (4432:4432:4432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2523:2523:2523))
        (PORT d[0] (4522:4522:4522) (4432:4432:4432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (727:727:727))
        (PORT datab (3786:3786:3786) (3747:3747:3747))
        (PORT datac (2566:2566:2566) (2702:2702:2702))
        (PORT datad (1054:1054:1054) (1042:1042:1042))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (651:651:651))
        (PORT datac (1332:1332:1332) (1313:1313:1313))
        (PORT datad (525:525:525) (590:590:590))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3805w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (641:641:641))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datad (503:503:503) (565:565:565))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1635:1635:1635))
        (PORT clk (2578:2578:2578) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6645:6645:6645) (6791:6791:6791))
        (PORT d[1] (2431:2431:2431) (2447:2447:2447))
        (PORT d[2] (2481:2481:2481) (2486:2486:2486))
        (PORT d[3] (2307:2307:2307) (2311:2311:2311))
        (PORT d[4] (3095:3095:3095) (3105:3105:3105))
        (PORT d[5] (3431:3431:3431) (3433:3433:3433))
        (PORT d[6] (4596:4596:4596) (4549:4549:4549))
        (PORT d[7] (6197:6197:6197) (6150:6150:6150))
        (PORT d[8] (3453:3453:3453) (3591:3591:3591))
        (PORT d[9] (3127:3127:3127) (3092:3092:3092))
        (PORT d[10] (2365:2365:2365) (2373:2373:2373))
        (PORT d[11] (3659:3659:3659) (3660:3660:3660))
        (PORT d[12] (2331:2331:2331) (2345:2345:2345))
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3418:3418:3418))
        (PORT clk (2574:2574:2574) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2606:2606:2606))
        (PORT d[0] (4088:4088:4088) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4542:4542:4542))
        (PORT d[1] (6167:6167:6167) (6426:6426:6426))
        (PORT d[2] (3493:3493:3493) (3423:3423:3423))
        (PORT d[3] (8229:8229:8229) (8233:8233:8233))
        (PORT d[4] (6395:6395:6395) (6590:6590:6590))
        (PORT d[5] (6177:6177:6177) (6343:6343:6343))
        (PORT d[6] (3418:3418:3418) (3359:3359:3359))
        (PORT d[7] (3958:3958:3958) (4111:4111:4111))
        (PORT d[8] (4399:4399:4399) (4525:4525:4525))
        (PORT d[9] (9165:9165:9165) (9156:9156:9156))
        (PORT d[10] (9075:9075:9075) (9177:9177:9177))
        (PORT d[11] (9277:9277:9277) (9223:9223:9223))
        (PORT d[12] (4476:4476:4476) (4553:4553:4553))
        (PORT clk (2532:2532:2532) (2524:2524:2524))
        (PORT ena (4513:4513:4513) (4436:4436:4436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2524:2524:2524))
        (PORT d[0] (4513:4513:4513) (4436:4436:4436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (749:749:749))
        (PORT datab (1104:1104:1104) (1090:1090:1090))
        (PORT datac (3130:3130:3130) (3087:3087:3087))
        (PORT datad (3227:3227:3227) (3396:3396:3396))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (2821:2821:2821) (2779:2779:2779))
        (PORT datad (1017:1017:1017) (1003:1003:1003))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4359:4359:4359) (4420:4420:4420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT asdata (4041:4041:4041) (4239:4239:4239))
        (PORT ena (2478:2478:2478) (2427:2427:2427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3736w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (655:655:655))
        (PORT datab (263:263:263) (313:313:313))
        (PORT datac (1336:1336:1336) (1318:1318:1318))
        (PORT datad (525:525:525) (590:590:590))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2883:2883:2883))
        (PORT clk (2526:2526:2526) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11153:11153:11153) (11663:11663:11663))
        (PORT d[1] (3792:3792:3792) (3884:3884:3884))
        (PORT d[2] (7907:7907:7907) (8005:8005:8005))
        (PORT d[3] (7469:7469:7469) (7651:7651:7651))
        (PORT d[4] (5452:5452:5452) (5525:5525:5525))
        (PORT d[5] (5133:5133:5133) (5185:5185:5185))
        (PORT d[6] (6993:6993:6993) (7000:7000:7000))
        (PORT d[7] (4104:4104:4104) (4089:4089:4089))
        (PORT d[8] (4635:4635:4635) (4876:4876:4876))
        (PORT d[9] (5848:5848:5848) (5842:5842:5842))
        (PORT d[10] (6709:6709:6709) (6906:6906:6906))
        (PORT d[11] (3842:3842:3842) (3843:3843:3843))
        (PORT d[12] (5039:5039:5039) (5065:5065:5065))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3589:3589:3589))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2553:2553:2553))
        (PORT d[0] (4323:4323:4323) (4220:4220:4220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4532:4532:4532) (4600:4600:4600))
        (PORT d[1] (4524:4524:4524) (4556:4556:4556))
        (PORT d[2] (2376:2376:2376) (2478:2478:2478))
        (PORT d[3] (5171:5171:5171) (5358:5358:5358))
        (PORT d[4] (2862:2862:2862) (2773:2773:2773))
        (PORT d[5] (4119:4119:4119) (4296:4296:4296))
        (PORT d[6] (2827:2827:2827) (2734:2734:2734))
        (PORT d[7] (2716:2716:2716) (2635:2635:2635))
        (PORT d[8] (3753:3753:3753) (3792:3792:3792))
        (PORT d[9] (3805:3805:3805) (3837:3837:3837))
        (PORT d[10] (4689:4689:4689) (4676:4676:4676))
        (PORT d[11] (4217:4217:4217) (4293:4293:4293))
        (PORT d[12] (3637:3637:3637) (3637:3637:3637))
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT ena (5938:5938:5938) (5939:5939:5939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2471:2471:2471))
        (PORT d[0] (5938:5938:5938) (5939:5939:5939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1120:1120:1120))
        (PORT datab (7027:7027:7027) (7210:7210:7210))
        (PORT datac (2541:2541:2541) (2649:2649:2649))
        (PORT datad (1033:1033:1033) (1018:1018:1018))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (417:417:417))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2066:2066:2066) (2010:2010:2010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (416:416:416))
        (PORT datac (1312:1312:1312) (1283:1283:1283))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3726w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datad (310:310:310) (398:398:398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2394:2394:2394))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11507:11507:11507) (12030:12030:12030))
        (PORT d[1] (6128:6128:6128) (6178:6178:6178))
        (PORT d[2] (6491:6491:6491) (6568:6568:6568))
        (PORT d[3] (7869:7869:7869) (8049:8049:8049))
        (PORT d[4] (6169:6169:6169) (6245:6245:6245))
        (PORT d[5] (5188:5188:5188) (5249:5249:5249))
        (PORT d[6] (7411:7411:7411) (7418:7418:7418))
        (PORT d[7] (3716:3716:3716) (3705:3705:3705))
        (PORT d[8] (2934:2934:2934) (3046:3046:3046))
        (PORT d[9] (6249:6249:6249) (6247:6247:6247))
        (PORT d[10] (4811:4811:4811) (4716:4716:4716))
        (PORT d[11] (3819:3819:3819) (3820:3820:3820))
        (PORT d[12] (3741:3741:3741) (3714:3714:3714))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3492:3492:3492))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (4230:4230:4230) (4094:4094:4094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3510:3510:3510))
        (PORT d[1] (5153:5153:5153) (5271:5271:5271))
        (PORT d[2] (3129:3129:3129) (3227:3227:3227))
        (PORT d[3] (4014:4014:4014) (4166:4166:4166))
        (PORT d[4] (3508:3508:3508) (3396:3396:3396))
        (PORT d[5] (3942:3942:3942) (4011:4011:4011))
        (PORT d[6] (2836:2836:2836) (2743:2743:2743))
        (PORT d[7] (2782:2782:2782) (2702:2702:2702))
        (PORT d[8] (4077:4077:4077) (4110:4110:4110))
        (PORT d[9] (3959:3959:3959) (4078:4078:4078))
        (PORT d[10] (9804:9804:9804) (9902:9902:9902))
        (PORT d[11] (5628:5628:5628) (5731:5731:5731))
        (PORT d[12] (4049:4049:4049) (4084:4084:4084))
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT ena (6638:6638:6638) (6638:6638:6638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (PORT d[0] (6638:6638:6638) (6638:6638:6638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1420:1420:1420))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (6977:6977:6977) (7165:7165:7165))
        (PORT datad (1400:1400:1400) (1385:1385:1385))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (5896:5896:5896) (6143:6143:6143))
        (PORT datac (6804:6804:6804) (6910:6910:6910))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3201:3201:3201) (3195:3195:3195))
        (PORT datab (1688:1688:1688) (1681:1681:1681))
        (PORT datac (403:403:403) (410:410:410))
        (PORT datad (2006:2006:2006) (2051:2051:2051))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (809:809:809) (858:858:858))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2296:2296:2296) (2279:2279:2279))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (809:809:809))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2158:2158:2158) (2189:2189:2189))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (793:793:793) (842:842:842))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2469:2469:2469) (2473:2473:2473))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2198:2198:2198))
        (PORT asdata (1200:1200:1200) (1247:1247:1247))
        (PORT clrn (1260:1260:1260) (1181:1181:1181))
        (PORT ena (1690:1690:1690) (1652:1652:1652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2082:2082:2082) (2106:2106:2106))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (639:639:639))
        (PORT datad (501:501:501) (563:563:563))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (644:644:644))
        (PORT datab (1389:1389:1389) (1366:1366:1366))
        (PORT datac (523:523:523) (604:604:604))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2871:2871:2871))
        (PORT clk (2483:2483:2483) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8508:8508:8508) (8697:8697:8697))
        (PORT d[1] (5163:5163:5163) (5272:5272:5272))
        (PORT d[2] (4477:4477:4477) (4621:4621:4621))
        (PORT d[3] (7572:7572:7572) (7822:7822:7822))
        (PORT d[4] (7726:7726:7726) (7989:7989:7989))
        (PORT d[5] (7451:7451:7451) (7686:7686:7686))
        (PORT d[6] (3043:3043:3043) (3234:3234:3234))
        (PORT d[7] (6561:6561:6561) (6635:6635:6635))
        (PORT d[8] (4995:4995:4995) (5060:5060:5060))
        (PORT d[9] (5276:5276:5276) (5323:5323:5323))
        (PORT d[10] (6253:6253:6253) (6199:6199:6199))
        (PORT d[11] (4740:4740:4740) (4931:4931:4931))
        (PORT d[12] (7876:7876:7876) (8012:8012:8012))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4901:4901:4901))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (PORT d[0] (5346:5346:5346) (5532:5532:5532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6361:6361:6361) (6394:6394:6394))
        (PORT d[1] (7688:7688:7688) (7783:7783:7783))
        (PORT d[2] (7944:7944:7944) (7945:7945:7945))
        (PORT d[3] (6920:6920:6920) (7032:7032:7032))
        (PORT d[4] (5756:5756:5756) (5982:5982:5982))
        (PORT d[5] (6327:6327:6327) (6576:6576:6576))
        (PORT d[6] (7678:7678:7678) (7616:7616:7616))
        (PORT d[7] (6126:6126:6126) (6404:6404:6404))
        (PORT d[8] (5237:5237:5237) (5488:5488:5488))
        (PORT d[9] (7518:7518:7518) (7614:7614:7614))
        (PORT d[10] (6713:6713:6713) (6841:6841:6841))
        (PORT d[11] (8025:8025:8025) (7981:7981:7981))
        (PORT d[12] (7311:7311:7311) (7510:7510:7510))
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT ena (4701:4701:4701) (4776:4776:4776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2429:2429:2429))
        (PORT d[0] (4701:4701:4701) (4776:4776:4776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3776w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (655:655:655))
        (PORT datab (263:263:263) (312:312:312))
        (PORT datac (1336:1336:1336) (1318:1318:1318))
        (PORT datad (525:525:525) (590:590:590))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2970:2970:2970))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7354:7354:7354) (7530:7530:7530))
        (PORT d[1] (5212:5212:5212) (5329:5329:5329))
        (PORT d[2] (4895:4895:4895) (5076:5076:5076))
        (PORT d[3] (6798:6798:6798) (7049:7049:7049))
        (PORT d[4] (6659:6659:6659) (6921:6921:6921))
        (PORT d[5] (6805:6805:6805) (7020:7020:7020))
        (PORT d[6] (8261:8261:8261) (8419:8419:8419))
        (PORT d[7] (6924:6924:6924) (7133:7133:7133))
        (PORT d[8] (6204:6204:6204) (6400:6400:6400))
        (PORT d[9] (5633:5633:5633) (5703:5703:5703))
        (PORT d[10] (6079:6079:6079) (6007:6007:6007))
        (PORT d[11] (5596:5596:5596) (5867:5867:5867))
        (PORT d[12] (6518:6518:6518) (6686:6686:6686))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3691:3691:3691))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (4219:4219:4219) (4322:4322:4322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7907:7907:7907) (8051:8051:8051))
        (PORT d[1] (6739:6739:6739) (6849:6849:6849))
        (PORT d[2] (9030:9030:9030) (9098:9098:9098))
        (PORT d[3] (8862:8862:8862) (9030:9030:9030))
        (PORT d[4] (5062:5062:5062) (5289:5289:5289))
        (PORT d[5] (4948:4948:4948) (5208:5208:5208))
        (PORT d[6] (8227:8227:8227) (8378:8378:8378))
        (PORT d[7] (5959:5959:5959) (6295:6295:6295))
        (PORT d[8] (8400:8400:8400) (8426:8426:8426))
        (PORT d[9] (8405:8405:8405) (8506:8506:8506))
        (PORT d[10] (7975:7975:7975) (8236:8236:8236))
        (PORT d[11] (7765:7765:7765) (7692:7692:7692))
        (PORT d[12] (6264:6264:6264) (6475:6475:6475))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT ena (4673:4673:4673) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (4673:4673:4673) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (416:416:416))
        (PORT datac (1312:1312:1312) (1283:1283:1283))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3756w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (455:455:455))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datad (309:309:309) (397:397:397))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2719:2719:2719))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (4638:4638:4638))
        (PORT d[1] (6574:6574:6574) (6725:6725:6725))
        (PORT d[2] (5036:5036:5036) (5155:5155:5155))
        (PORT d[3] (7120:7120:7120) (7360:7360:7360))
        (PORT d[4] (5271:5271:5271) (5353:5353:5353))
        (PORT d[5] (7340:7340:7340) (7495:7495:7495))
        (PORT d[6] (8191:8191:8191) (8299:8299:8299))
        (PORT d[7] (4066:4066:4066) (4025:4025:4025))
        (PORT d[8] (4716:4716:4716) (4679:4679:4679))
        (PORT d[9] (4018:4018:4018) (3981:3981:3981))
        (PORT d[10] (4167:4167:4167) (4154:4154:4154))
        (PORT d[11] (5977:5977:5977) (6288:6288:6288))
        (PORT d[12] (4005:4005:4005) (3983:3983:3983))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4157:4157:4157))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2575:2575:2575))
        (PORT d[0] (4877:4877:4877) (4788:4788:4788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8707:8707:8707) (8874:8874:8874))
        (PORT d[1] (5644:5644:5644) (5718:5718:5718))
        (PORT d[2] (8816:8816:8816) (8892:8892:8892))
        (PORT d[3] (5334:5334:5334) (5367:5367:5367))
        (PORT d[4] (8431:8431:8431) (8372:8372:8372))
        (PORT d[5] (4778:4778:4778) (5007:5007:5007))
        (PORT d[6] (5564:5564:5564) (5531:5531:5531))
        (PORT d[7] (5143:5143:5143) (5461:5461:5461))
        (PORT d[8] (5959:5959:5959) (5984:5984:5984))
        (PORT d[9] (5907:5907:5907) (5982:5982:5982))
        (PORT d[10] (6466:6466:6466) (6489:6489:6489))
        (PORT d[11] (5788:5788:5788) (5770:5770:5770))
        (PORT d[12] (5540:5540:5540) (5585:5585:5585))
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT ena (4933:4933:4933) (4964:4964:4964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (PORT d[0] (4933:4933:4933) (4964:4964:4964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3980:3980:3980) (4285:4285:4285))
        (PORT datab (6215:6215:6215) (6332:6332:6332))
        (PORT datac (1610:1610:1610) (1558:1558:1558))
        (PORT datad (2164:2164:2164) (2108:2108:2108))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1645:1645:1645))
        (PORT datab (790:790:790) (782:782:782))
        (PORT datac (6174:6174:6174) (6287:6287:6287))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2989:2989:2989))
        (PORT clk (2509:2509:2509) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7761:7761:7761) (7951:7951:7951))
        (PORT d[1] (5162:5162:5162) (5272:5272:5272))
        (PORT d[2] (4867:4867:4867) (5052:5052:5052))
        (PORT d[3] (7136:7136:7136) (7383:7383:7383))
        (PORT d[4] (7078:7078:7078) (7347:7347:7347))
        (PORT d[5] (7461:7461:7461) (7687:7687:7687))
        (PORT d[6] (8624:8624:8624) (8793:8793:8793))
        (PORT d[7] (7553:7553:7553) (7742:7742:7742))
        (PORT d[8] (6924:6924:6924) (7118:7118:7118))
        (PORT d[9] (4871:4871:4871) (4918:4918:4918))
        (PORT d[10] (5810:5810:5810) (5753:5753:5753))
        (PORT d[11] (6283:6283:6283) (6549:6549:6549))
        (PORT d[12] (7172:7172:7172) (7317:7317:7317))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4701:4701:4701))
        (PORT clk (2505:2505:2505) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (PORT d[0] (5402:5402:5402) (5332:5332:5332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8383:8383:8383) (8523:8523:8523))
        (PORT d[1] (7036:7036:7036) (7141:7141:7141))
        (PORT d[2] (9729:9729:9729) (9798:9798:9798))
        (PORT d[3] (9606:9606:9606) (9775:9775:9775))
        (PORT d[4] (6045:6045:6045) (6244:6244:6244))
        (PORT d[5] (5642:5642:5642) (5897:5897:5897))
        (PORT d[6] (7302:7302:7302) (7236:7236:7236))
        (PORT d[7] (6721:6721:6721) (7052:7052:7052))
        (PORT d[8] (7785:7785:7785) (7825:7825:7825))
        (PORT d[9] (7561:7561:7561) (7662:7662:7662))
        (PORT d[10] (6958:6958:6958) (7076:7076:7076))
        (PORT d[11] (7649:7649:7649) (7609:7609:7609))
        (PORT d[12] (6916:6916:6916) (7096:7096:7096))
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT ena (4324:4324:4324) (4394:4394:4394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2457:2457:2457))
        (PORT d[0] (4324:4324:4324) (4394:4394:4394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (644:644:644))
        (PORT datab (1391:1391:1391) (1369:1369:1369))
        (PORT datac (526:526:526) (607:607:607))
        (PORT datad (226:226:226) (259:259:259))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3166:3166:3166))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7712:7712:7712) (7857:7857:7857))
        (PORT d[1] (5593:5593:5593) (5705:5705:5705))
        (PORT d[2] (4906:4906:4906) (5091:5091:5091))
        (PORT d[3] (7145:7145:7145) (7392:7392:7392))
        (PORT d[4] (6316:6316:6316) (6569:6569:6569))
        (PORT d[5] (6697:6697:6697) (6907:6907:6907))
        (PORT d[6] (8454:8454:8454) (8585:8585:8585))
        (PORT d[7] (7291:7291:7291) (7491:7491:7491))
        (PORT d[8] (6198:6198:6198) (6394:6394:6394))
        (PORT d[9] (5301:5301:5301) (5375:5375:5375))
        (PORT d[10] (5689:5689:5689) (5610:5610:5610))
        (PORT d[11] (5734:5734:5734) (5983:5983:5983))
        (PORT d[12] (6857:6857:6857) (7021:7021:7021))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4164:4164:4164))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (4702:4702:4702) (4795:4795:4795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7590:7590:7590) (7726:7726:7726))
        (PORT d[1] (7041:7041:7041) (7143:7143:7143))
        (PORT d[2] (8386:8386:8386) (8465:8465:8465))
        (PORT d[3] (8739:8739:8739) (8892:8892:8892))
        (PORT d[4] (5431:5431:5431) (5651:5651:5651))
        (PORT d[5] (4625:4625:4625) (4879:4879:4879))
        (PORT d[6] (8230:8230:8230) (8368:8368:8368))
        (PORT d[7] (5913:5913:5913) (6243:6243:6243))
        (PORT d[8] (8072:8072:8072) (8103:8103:8103))
        (PORT d[9] (7829:7829:7829) (7954:7954:7954))
        (PORT d[10] (7877:7877:7877) (8131:8131:8131))
        (PORT d[11] (7518:7518:7518) (7451:7451:7451))
        (PORT d[12] (7280:7280:7280) (7312:7312:7312))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT ena (4639:4639:4639) (4701:4701:4701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (4639:4639:4639) (4701:4701:4701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (6220:6220:6220) (6338:6338:6338))
        (PORT datac (752:752:752) (748:748:748))
        (PORT datad (1729:1729:1729) (1706:1706:1706))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (4717:4717:4717) (4847:4847:4847))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2517:2517:2517))
        (PORT clk (2543:2543:2543) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10728:10728:10728) (11189:11189:11189))
        (PORT d[1] (4183:4183:4183) (4195:4195:4195))
        (PORT d[2] (4219:4219:4219) (4236:4236:4236))
        (PORT d[3] (7457:7457:7457) (7682:7682:7682))
        (PORT d[4] (6336:6336:6336) (6314:6314:6314))
        (PORT d[5] (4359:4359:4359) (4342:4342:4342))
        (PORT d[6] (6601:6601:6601) (6571:6571:6571))
        (PORT d[7] (10974:10974:10974) (11435:11435:11435))
        (PORT d[8] (4554:4554:4554) (4786:4786:4786))
        (PORT d[9] (6776:6776:6776) (6743:6743:6743))
        (PORT d[10] (6704:6704:6704) (6827:6827:6827))
        (PORT d[11] (5035:5035:5035) (5217:5217:5217))
        (PORT d[12] (6131:6131:6131) (6142:6142:6142))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2730:2730:2730))
        (PORT clk (2539:2539:2539) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2570:2570:2570))
        (PORT d[0] (3358:3358:3358) (3361:3361:3361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3069:3069:3069))
        (PORT d[1] (2664:2664:2664) (2631:2631:2631))
        (PORT d[2] (2299:2299:2299) (2396:2396:2396))
        (PORT d[3] (3254:3254:3254) (3371:3371:3371))
        (PORT d[4] (1762:1762:1762) (1751:1751:1751))
        (PORT d[5] (4872:4872:4872) (4946:4946:4946))
        (PORT d[6] (2034:2034:2034) (1997:1997:1997))
        (PORT d[7] (1941:1941:1941) (1904:1904:1904))
        (PORT d[8] (2708:2708:2708) (2705:2705:2705))
        (PORT d[9] (2780:2780:2780) (2776:2776:2776))
        (PORT d[10] (4399:4399:4399) (4340:4340:4340))
        (PORT d[11] (3843:3843:3843) (3918:3918:3918))
        (PORT d[12] (2661:2661:2661) (2639:2639:2639))
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT ena (4518:4518:4518) (4484:4484:4484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (PORT d[0] (4518:4518:4518) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3766w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (455:455:455))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datad (309:309:309) (396:396:396))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2074:2074:2074))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7933:7933:7933) (8201:8201:8201))
        (PORT d[1] (3531:3531:3531) (3533:3533:3533))
        (PORT d[2] (3571:3571:3571) (3588:3588:3588))
        (PORT d[3] (3305:3305:3305) (3313:3313:3313))
        (PORT d[4] (4149:4149:4149) (4156:4156:4156))
        (PORT d[5] (3379:3379:3379) (3372:3372:3372))
        (PORT d[6] (6949:6949:6949) (6918:6918:6918))
        (PORT d[7] (4784:4784:4784) (4744:4744:4744))
        (PORT d[8] (2661:2661:2661) (2792:2792:2792))
        (PORT d[9] (4100:4100:4100) (4055:4055:4055))
        (PORT d[10] (3622:3622:3622) (3612:3612:3612))
        (PORT d[11] (4615:4615:4615) (4759:4759:4759))
        (PORT d[12] (4701:4701:4701) (4698:4698:4698))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3391:3391:3391))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (4140:4140:4140) (4022:4022:4022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2515:2515:2515))
        (PORT d[1] (3380:3380:3380) (3344:3344:3344))
        (PORT d[2] (4294:4294:4294) (4230:4230:4230))
        (PORT d[3] (3990:3990:3990) (3937:3937:3937))
        (PORT d[4] (1735:1735:1735) (1722:1722:1722))
        (PORT d[5] (3844:3844:3844) (3930:3930:3930))
        (PORT d[6] (1978:1978:1978) (1936:1936:1936))
        (PORT d[7] (1986:1986:1986) (1950:1950:1950))
        (PORT d[8] (4260:4260:4260) (4373:4373:4373))
        (PORT d[9] (3512:3512:3512) (3498:3498:3498))
        (PORT d[10] (4047:4047:4047) (4193:4193:4193))
        (PORT d[11] (3810:3810:3810) (3881:3881:3881))
        (PORT d[12] (4511:4511:4511) (4587:4587:4587))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT ena (4569:4569:4569) (4541:4541:4541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (4569:4569:4569) (4541:4541:4541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1121:1121:1121) (1111:1111:1111))
        (PORT datac (1380:1380:1380) (1365:1365:1365))
        (PORT datad (1322:1322:1322) (1350:1350:1350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2080:2080:2080))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7944:7944:7944) (8217:8217:8217))
        (PORT d[1] (3884:3884:3884) (3885:3885:3885))
        (PORT d[2] (3932:3932:3932) (3949:3949:3949))
        (PORT d[3] (3648:3648:3648) (3656:3656:3656))
        (PORT d[4] (3777:3777:3777) (3787:3787:3787))
        (PORT d[5] (4383:4383:4383) (4370:4370:4370))
        (PORT d[6] (6626:6626:6626) (6599:6599:6599))
        (PORT d[7] (4409:4409:4409) (4365:4365:4365))
        (PORT d[8] (4903:4903:4903) (5130:5130:5130))
        (PORT d[9] (7102:7102:7102) (7068:7068:7068))
        (PORT d[10] (3979:3979:3979) (3963:3963:3963))
        (PORT d[11] (4392:4392:4392) (4551:4551:4551))
        (PORT d[12] (4680:4680:4680) (4669:4669:4669))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3642:3642:3642))
        (PORT clk (2520:2520:2520) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT d[0] (4198:4198:4198) (4273:4273:4273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2875:2875:2875))
        (PORT d[1] (3018:3018:3018) (2982:2982:2982))
        (PORT d[2] (4642:4642:4642) (4571:4571:4571))
        (PORT d[3] (3820:3820:3820) (3910:3910:3910))
        (PORT d[4] (1375:1375:1375) (1364:1364:1364))
        (PORT d[5] (4561:4561:4561) (4641:4641:4641))
        (PORT d[6] (1415:1415:1415) (1404:1404:1404))
        (PORT d[7] (1362:1362:1362) (1358:1358:1358))
        (PORT d[8] (3034:3034:3034) (3027:3027:3027))
        (PORT d[9] (3166:3166:3166) (3158:3158:3158))
        (PORT d[10] (4448:4448:4448) (4394:4394:4394))
        (PORT d[11] (4356:4356:4356) (4305:4305:4305))
        (PORT d[12] (2993:2993:2993) (2967:2967:2967))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT ena (4512:4512:4512) (4480:4480:4480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (4512:4512:4512) (4480:4480:4480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (644:644:644))
        (PORT datab (1387:1387:1387) (1365:1365:1365))
        (PORT datac (522:522:522) (602:602:602))
        (PORT datad (229:229:229) (261:261:261))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2090:2090:2090))
        (PORT clk (2537:2537:2537) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8262:8262:8262) (8524:8524:8524))
        (PORT d[1] (3528:3528:3528) (3541:3541:3541))
        (PORT d[2] (3524:3524:3524) (3541:3541:3541))
        (PORT d[3] (3659:3659:3659) (3662:3662:3662))
        (PORT d[4] (3428:3428:3428) (3445:3445:3445))
        (PORT d[5] (5143:5143:5143) (5122:5122:5122))
        (PORT d[6] (7620:7620:7620) (7582:7582:7582))
        (PORT d[7] (4840:4840:4840) (4812:4812:4812))
        (PORT d[8] (2710:2710:2710) (2847:2847:2847))
        (PORT d[9] (4478:4478:4478) (4431:4431:4431))
        (PORT d[10] (4011:4011:4011) (3996:3996:3996))
        (PORT d[11] (3338:3338:3338) (3347:3347:3347))
        (PORT d[12] (4709:4709:4709) (4707:4707:4707))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3747:3747:3747))
        (PORT clk (2533:2533:2533) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2563:2563:2563))
        (PORT d[0] (4270:4270:4270) (4378:4378:4378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5591:5591:5591))
        (PORT d[1] (3389:3389:3389) (3354:3354:3354))
        (PORT d[2] (4259:4259:4259) (4192:4192:4192))
        (PORT d[3] (3598:3598:3598) (3551:3551:3551))
        (PORT d[4] (2038:2038:2038) (2015:2015:2015))
        (PORT d[5] (3834:3834:3834) (3919:3919:3919))
        (PORT d[6] (3836:3836:3836) (3778:3778:3778))
        (PORT d[7] (2332:2332:2332) (2290:2290:2290))
        (PORT d[8] (3345:3345:3345) (3331:3331:3331))
        (PORT d[9] (4066:4066:4066) (4161:4161:4161))
        (PORT d[10] (4054:4054:4054) (4201:4201:4201))
        (PORT d[11] (3706:3706:3706) (3665:3665:3665))
        (PORT d[12] (4493:4493:4493) (4569:4569:4569))
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT ena (4888:4888:4888) (4858:4858:4858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2481:2481:2481))
        (PORT d[0] (4888:4888:4888) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2378:2378:2378))
        (PORT datab (1367:1367:1367) (1392:1392:1392))
        (PORT datac (989:989:989) (990:990:990))
        (PORT datad (1342:1342:1342) (1326:1326:1326))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (644:644:644))
        (PORT datab (1389:1389:1389) (1367:1367:1367))
        (PORT datac (524:524:524) (604:604:604))
        (PORT datad (228:228:228) (261:261:261))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2515:2515:2515))
        (PORT clk (2567:2567:2567) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10776:10776:10776) (11303:11303:11303))
        (PORT d[1] (5225:5225:5225) (5225:5225:5225))
        (PORT d[2] (5608:5608:5608) (5598:5598:5598))
        (PORT d[3] (7078:7078:7078) (7301:7301:7301))
        (PORT d[4] (5602:5602:5602) (5585:5585:5585))
        (PORT d[5] (4934:4934:4934) (4899:4899:4899))
        (PORT d[6] (8877:8877:8877) (9069:9069:9069))
        (PORT d[7] (9971:9971:9971) (10446:10446:10446))
        (PORT d[8] (3783:3783:3783) (4008:4008:4008))
        (PORT d[9] (5959:5959:5959) (5925:5925:5925))
        (PORT d[10] (5617:5617:5617) (5754:5754:5754))
        (PORT d[11] (4988:4988:4988) (5158:5158:5158))
        (PORT d[12] (5321:5321:5321) (5331:5331:5331))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3482:3482:3482))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (PORT d[0] (4074:4074:4074) (4113:4113:4113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3385:3385:3385))
        (PORT d[1] (3315:3315:3315) (3303:3303:3303))
        (PORT d[2] (2487:2487:2487) (2568:2568:2568))
        (PORT d[3] (3626:3626:3626) (3763:3763:3763))
        (PORT d[4] (2723:2723:2723) (2693:2693:2693))
        (PORT d[5] (3745:3745:3745) (3955:3955:3955))
        (PORT d[6] (3072:3072:3072) (3031:3031:3031))
        (PORT d[7] (2951:2951:2951) (2901:2901:2901))
        (PORT d[8] (3060:3060:3060) (3057:3057:3057))
        (PORT d[9] (3102:3102:3102) (3073:3073:3073))
        (PORT d[10] (3190:3190:3190) (3138:3138:3138))
        (PORT d[11] (3421:3421:3421) (3348:3348:3348))
        (PORT d[12] (3037:3037:3037) (3009:3009:3009))
        (PORT clk (2521:2521:2521) (2507:2507:2507))
        (PORT ena (4467:4467:4467) (4429:4429:4429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2507:2507:2507))
        (PORT d[0] (4467:4467:4467) (4429:4429:4429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1092:1092:1092))
        (PORT datab (1366:1366:1366) (1391:1391:1391))
        (PORT datac (2195:2195:2195) (2330:2330:2330))
        (PORT datad (1998:1998:1998) (1961:1961:1961))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1222:1222:1222) (1206:1206:1206))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3846w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (642:642:642))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datad (503:503:503) (565:565:565))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2518:2518:2518))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10411:10411:10411) (10943:10943:10943))
        (PORT d[1] (4938:4938:4938) (4950:4950:4950))
        (PORT d[2] (5061:5061:5061) (5085:5085:5085))
        (PORT d[3] (6764:6764:6764) (6999:6999:6999))
        (PORT d[4] (5599:5599:5599) (5583:5583:5583))
        (PORT d[5] (4691:4691:4691) (4673:4673:4673))
        (PORT d[6] (9303:9303:9303) (9491:9491:9491))
        (PORT d[7] (9999:9999:9999) (10477:10477:10477))
        (PORT d[8] (3837:3837:3837) (4070:4070:4070))
        (PORT d[9] (5768:5768:5768) (5762:5762:5762))
        (PORT d[10] (5019:5019:5019) (5170:5170:5170))
        (PORT d[11] (5416:5416:5416) (5587:5587:5587))
        (PORT d[12] (5393:5393:5393) (5408:5408:5408))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3337:3337:3337))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (3879:3879:3879) (3968:3968:3968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3756:3756:3756))
        (PORT d[1] (3641:3641:3641) (3609:3609:3609))
        (PORT d[2] (2584:2584:2584) (2688:2688:2688))
        (PORT d[3] (3970:3970:3970) (4103:4103:4103))
        (PORT d[4] (2445:2445:2445) (2429:2429:2429))
        (PORT d[5] (3798:3798:3798) (4016:4016:4016))
        (PORT d[6] (2728:2728:2728) (2692:2692:2692))
        (PORT d[7] (5436:5436:5436) (5726:5726:5726))
        (PORT d[8] (2721:2721:2721) (2724:2724:2724))
        (PORT d[9] (2784:2784:2784) (2765:2765:2765))
        (PORT d[10] (3325:3325:3325) (3279:3279:3279))
        (PORT d[11] (3838:3838:3838) (3912:3912:3912))
        (PORT d[12] (2992:2992:2992) (2960:2960:2960))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT ena (4999:4999:4999) (4932:4932:4932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT d[0] (4999:4999:4999) (4932:4932:4932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1760:1760:1760))
        (PORT datab (1367:1367:1367) (1393:1393:1393))
        (PORT datac (2195:2195:2195) (2331:2331:2331))
        (PORT datad (1763:1763:1763) (1739:1739:1739))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1250:1250:1250))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (5485:5485:5485) (5679:5679:5679))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (5485:5485:5485) (5678:5678:5678))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1104:1104:1104) (1152:1152:1152))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1720:1720:1720) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2255:2255:2255) (2332:2332:2332))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT asdata (1512:1512:1512) (1552:1552:1552))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1720:1720:1720) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2018:2018:2018) (2028:2028:2028))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3297:3297:3297))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9108:9108:9108) (9493:9493:9493))
        (PORT d[1] (6031:6031:6031) (6130:6130:6130))
        (PORT d[2] (7164:7164:7164) (7317:7317:7317))
        (PORT d[3] (6980:6980:6980) (6958:6958:6958))
        (PORT d[4] (6146:6146:6146) (6246:6246:6246))
        (PORT d[5] (8027:8027:8027) (7874:7874:7874))
        (PORT d[6] (7805:7805:7805) (7927:7927:7927))
        (PORT d[7] (8034:8034:8034) (8342:8342:8342))
        (PORT d[8] (3720:3720:3720) (3946:3946:3946))
        (PORT d[9] (8060:8060:8060) (8204:8204:8204))
        (PORT d[10] (5168:5168:5168) (5252:5252:5252))
        (PORT d[11] (5318:5318:5318) (5469:5469:5469))
        (PORT d[12] (6533:6533:6533) (6567:6567:6567))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4333:4333:4333))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT d[0] (4819:4819:4819) (4964:4964:4964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3156:3156:3156))
        (PORT d[1] (3662:3662:3662) (3709:3709:3709))
        (PORT d[2] (4870:4870:4870) (4955:4955:4955))
        (PORT d[3] (3850:3850:3850) (3941:3941:3941))
        (PORT d[4] (3918:3918:3918) (3909:3909:3909))
        (PORT d[5] (3019:3019:3019) (3165:3165:3165))
        (PORT d[6] (3815:3815:3815) (3764:3764:3764))
        (PORT d[7] (4444:4444:4444) (4686:4686:4686))
        (PORT d[8] (3700:3700:3700) (3743:3743:3743))
        (PORT d[9] (4115:4115:4115) (4172:4172:4172))
        (PORT d[10] (4213:4213:4213) (4331:4331:4331))
        (PORT d[11] (3158:3158:3158) (3240:3240:3240))
        (PORT d[12] (4431:4431:4431) (4345:4345:4345))
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT ena (5388:5388:5388) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2497:2497:2497))
        (PORT d[0] (5388:5388:5388) (5452:5452:5452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2811:2811:2811))
        (PORT clk (2559:2559:2559) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10305:10305:10305) (10785:10785:10785))
        (PORT d[1] (5987:5987:5987) (6047:6047:6047))
        (PORT d[2] (6099:6099:6099) (6200:6200:6200))
        (PORT d[3] (5783:5783:5783) (5729:5729:5729))
        (PORT d[4] (5290:5290:5290) (5312:5312:5312))
        (PORT d[5] (5806:5806:5806) (5752:5752:5752))
        (PORT d[6] (5715:5715:5715) (5652:5652:5652))
        (PORT d[7] (9498:9498:9498) (9922:9922:9922))
        (PORT d[8] (3129:3129:3129) (3277:3277:3277))
        (PORT d[9] (5683:5683:5683) (5624:5624:5624))
        (PORT d[10] (5027:5027:5027) (5185:5185:5185))
        (PORT d[11] (4568:4568:4568) (4723:4723:4723))
        (PORT d[12] (5768:5768:5768) (5718:5718:5718))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3680:3680:3680))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2579:2579:2579))
        (PORT d[0] (4161:4161:4161) (4311:4311:4311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2477:2477:2477))
        (PORT d[1] (3429:3429:3429) (3465:3465:3465))
        (PORT d[2] (2252:2252:2252) (2290:2290:2290))
        (PORT d[3] (3531:3531:3531) (3666:3666:3666))
        (PORT d[4] (2309:2309:2309) (2338:2338:2338))
        (PORT d[5] (4102:4102:4102) (4318:4318:4318))
        (PORT d[6] (1974:1974:1974) (2010:2010:2010))
        (PORT d[7] (1894:1894:1894) (1930:1930:1930))
        (PORT d[8] (2112:2112:2112) (2178:2178:2178))
        (PORT d[9] (1701:1701:1701) (1764:1764:1764))
        (PORT d[10] (2406:2406:2406) (2408:2408:2408))
        (PORT d[11] (2389:2389:2389) (2386:2386:2386))
        (PORT d[12] (1887:1887:1887) (1930:1930:1930))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT ena (4661:4661:4661) (4682:4682:4682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (4661:4661:4661) (4682:4682:4682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (2049:2049:2049))
        (PORT datab (2474:2474:2474) (2401:2401:2401))
        (PORT datac (2305:2305:2305) (2462:2462:2462))
        (PORT datad (1900:1900:1900) (1869:1869:1869))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3102:3102:3102))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9566:9566:9566) (10001:10001:10001))
        (PORT d[1] (5826:5826:5826) (5864:5864:5864))
        (PORT d[2] (6809:6809:6809) (6932:6932:6932))
        (PORT d[3] (6650:6650:6650) (6609:6609:6609))
        (PORT d[4] (5739:5739:5739) (5800:5800:5800))
        (PORT d[5] (6881:6881:6881) (6794:6794:6794))
        (PORT d[6] (8168:8168:8168) (8325:8325:8325))
        (PORT d[7] (8861:8861:8861) (9253:9253:9253))
        (PORT d[8] (4102:4102:4102) (4362:4362:4362))
        (PORT d[9] (8593:8593:8593) (8786:8786:8786))
        (PORT d[10] (4786:4786:4786) (4897:4897:4897))
        (PORT d[11] (5040:5040:5040) (5258:5258:5258))
        (PORT d[12] (6125:6125:6125) (6125:6125:6125))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3614:3614:3614))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT d[0] (4170:4170:4170) (4245:4245:4245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3403:3403:3403))
        (PORT d[1] (3174:3174:3174) (3204:3204:3204))
        (PORT d[2] (3266:3266:3266) (3247:3247:3247))
        (PORT d[3] (3045:3045:3045) (3054:3054:3054))
        (PORT d[4] (3091:3091:3091) (3103:3103:3103))
        (PORT d[5] (3323:3323:3323) (3474:3474:3474))
        (PORT d[6] (2968:2968:2968) (2953:2953:2953))
        (PORT d[7] (4614:4614:4614) (4869:4869:4869))
        (PORT d[8] (3002:3002:3002) (3020:3020:3020))
        (PORT d[9] (3035:3035:3035) (3121:3121:3121))
        (PORT d[10] (3154:3154:3154) (3210:3210:3210))
        (PORT d[11] (3015:3015:3015) (3054:3054:3054))
        (PORT d[12] (2940:2940:2940) (2954:2954:2954))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT ena (4978:4978:4978) (5027:5027:5027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT d[0] (4978:4978:4978) (5027:5027:5027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2710:2710:2710))
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10344:10344:10344) (10829:10829:10829))
        (PORT d[1] (5624:5624:5624) (5663:5663:5663))
        (PORT d[2] (6056:6056:6056) (6153:6153:6153))
        (PORT d[3] (5845:5845:5845) (5786:5786:5786))
        (PORT d[4] (5210:5210:5210) (5211:5211:5211))
        (PORT d[5] (5845:5845:5845) (5786:5786:5786))
        (PORT d[6] (5720:5720:5720) (5657:5657:5657))
        (PORT d[7] (9697:9697:9697) (10091:10091:10091))
        (PORT d[8] (2902:2902:2902) (3067:3067:3067))
        (PORT d[9] (5726:5726:5726) (5663:5663:5663))
        (PORT d[10] (5059:5059:5059) (5221:5221:5221))
        (PORT d[11] (4572:4572:4572) (4728:4728:4728))
        (PORT d[12] (5831:5831:5831) (5785:5785:5785))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5536:5536:5536) (5421:5421:5421))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (PORT d[0] (6158:6158:6158) (6052:6052:6052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2449:2449:2449))
        (PORT d[1] (3436:3436:3436) (3467:3467:3467))
        (PORT d[2] (2518:2518:2518) (2546:2546:2546))
        (PORT d[3] (3445:3445:3445) (3567:3567:3567))
        (PORT d[4] (2359:2359:2359) (2401:2401:2401))
        (PORT d[5] (3770:3770:3770) (3991:3991:3991))
        (PORT d[6] (1968:1968:1968) (2013:2013:2013))
        (PORT d[7] (4644:4644:4644) (4902:4902:4902))
        (PORT d[8] (2081:2081:2081) (2144:2144:2144))
        (PORT d[9] (2012:2012:2012) (2066:2066:2066))
        (PORT d[10] (3130:3130:3130) (3185:3185:3185))
        (PORT d[11] (2394:2394:2394) (2391:2391:2391))
        (PORT d[12] (1891:1891:1891) (1934:1934:1934))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (PORT ena (4940:4940:4940) (4984:4984:4984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2499:2499:2499))
        (PORT d[0] (4940:4940:4940) (4984:4984:4984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (2050:2050:2050))
        (PORT datab (2346:2346:2346) (2493:2493:2493))
        (PORT datac (1885:1885:1885) (1814:1814:1814))
        (PORT datad (1879:1879:1879) (1884:1884:1884))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3816w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (638:638:638))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datad (501:501:501) (563:563:563))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3287:3287:3287))
        (PORT clk (2547:2547:2547) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9107:9107:9107) (9493:9493:9493))
        (PORT d[1] (6124:6124:6124) (6233:6233:6233))
        (PORT d[2] (7179:7179:7179) (7335:7335:7335))
        (PORT d[3] (7320:7320:7320) (7287:7287:7287))
        (PORT d[4] (6093:6093:6093) (6197:6197:6197))
        (PORT d[5] (8338:8338:8338) (8179:8179:8179))
        (PORT d[6] (7777:7777:7777) (7897:7897:7897))
        (PORT d[7] (7996:7996:7996) (8301:8301:8301))
        (PORT d[8] (3735:3735:3735) (3959:3959:3959))
        (PORT d[9] (7540:7540:7540) (7720:7720:7720))
        (PORT d[10] (5151:5151:5151) (5233:5233:5233))
        (PORT d[11] (5326:5326:5326) (5478:5478:5478))
        (PORT d[12] (6493:6493:6493) (6519:6519:6519))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6019:6019:6019) (6161:6161:6161))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2577:2577:2577))
        (PORT d[0] (6641:6641:6641) (6792:6792:6792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3176:3176:3176))
        (PORT d[1] (3704:3704:3704) (3755:3755:3755))
        (PORT d[2] (4897:4897:4897) (4996:4996:4996))
        (PORT d[3] (4197:4197:4197) (4276:4276:4276))
        (PORT d[4] (3571:3571:3571) (3566:3566:3566))
        (PORT d[5] (3096:3096:3096) (3247:3247:3247))
        (PORT d[6] (3856:3856:3856) (3809:3809:3809))
        (PORT d[7] (4437:4437:4437) (4679:4679:4679))
        (PORT d[8] (4009:4009:4009) (4043:4043:4043))
        (PORT d[9] (4416:4416:4416) (4468:4468:4468))
        (PORT d[10] (3920:3920:3920) (4057:4057:4057))
        (PORT d[11] (3172:3172:3172) (3256:3256:3256))
        (PORT d[12] (4500:4500:4500) (4417:4417:4417))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT ena (5417:5417:5417) (5465:5465:5465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (5417:5417:5417) (5465:5465:5465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3319:3319:3319))
        (PORT clk (2539:2539:2539) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9113:9113:9113) (9500:9500:9500))
        (PORT d[1] (6105:6105:6105) (6213:6213:6213))
        (PORT d[2] (7188:7188:7188) (7345:7345:7345))
        (PORT d[3] (7268:7268:7268) (7241:7241:7241))
        (PORT d[4] (6480:6480:6480) (6587:6587:6587))
        (PORT d[5] (8362:8362:8362) (8206:8206:8206))
        (PORT d[6] (7813:7813:7813) (7898:7898:7898))
        (PORT d[7] (7958:7958:7958) (8262:8262:8262))
        (PORT d[8] (3798:3798:3798) (4018:4018:4018))
        (PORT d[9] (8091:8091:8091) (8238:8238:8238))
        (PORT d[10] (5159:5159:5159) (5242:5242:5242))
        (PORT d[11] (5730:5730:5730) (5880:5880:5880))
        (PORT d[12] (6529:6529:6529) (6558:6558:6558))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4822:4822:4822))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2565:2565:2565))
        (PORT d[0] (5370:5370:5370) (5453:5453:5453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2816:2816:2816))
        (PORT d[1] (4028:4028:4028) (4056:4056:4056))
        (PORT d[2] (4587:4587:4587) (4708:4708:4708))
        (PORT d[3] (3508:3508:3508) (3618:3618:3618))
        (PORT d[4] (3932:3932:3932) (3920:3920:3920))
        (PORT d[5] (3782:3782:3782) (3896:3896:3896))
        (PORT d[6] (3839:3839:3839) (3791:3791:3791))
        (PORT d[7] (4317:4317:4317) (4554:4554:4554))
        (PORT d[8] (4032:4032:4032) (4068:4068:4068))
        (PORT d[9] (4465:4465:4465) (4506:4506:4506))
        (PORT d[10] (4559:4559:4559) (4669:4669:4669))
        (PORT d[11] (3498:3498:3498) (3576:3576:3576))
        (PORT d[12] (4211:4211:4211) (4161:4161:4161))
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT ena (5778:5778:5778) (5827:5827:5827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2483:2483:2483))
        (PORT d[0] (5778:5778:5778) (5827:5827:5827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (2052:2052:2052))
        (PORT datab (2406:2406:2406) (2365:2365:2365))
        (PORT datac (2295:2295:2295) (2450:2450:2450))
        (PORT datad (2444:2444:2444) (2287:2287:2287))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3318:3318:3318))
        (PORT clk (2533:2533:2533) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9112:9112:9112) (9499:9499:9499))
        (PORT d[1] (6400:6400:6400) (6497:6497:6497))
        (PORT d[2] (7513:7513:7513) (7666:7666:7666))
        (PORT d[3] (7335:7335:7335) (7312:7312:7312))
        (PORT d[4] (6468:6468:6468) (6575:6575:6575))
        (PORT d[5] (8419:8419:8419) (8270:8270:8270))
        (PORT d[6] (7812:7812:7812) (7897:7897:7897))
        (PORT d[7] (7994:7994:7994) (8300:8300:8300))
        (PORT d[8] (3412:3412:3412) (3643:3643:3643))
        (PORT d[9] (8098:8098:8098) (8246:8246:8246))
        (PORT d[10] (5508:5508:5508) (5592:5592:5592))
        (PORT d[11] (5711:5711:5711) (5861:5861:5861))
        (PORT d[12] (6902:6902:6902) (6936:6936:6936))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4178:4178:4178))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (PORT d[0] (4660:4660:4660) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3152:3152:3152))
        (PORT d[1] (4030:4030:4030) (4073:4073:4073))
        (PORT d[2] (4621:4621:4621) (4744:4744:4744))
        (PORT d[3] (4211:4211:4211) (4294:4294:4294))
        (PORT d[4] (4211:4211:4211) (4200:4200:4200))
        (PORT d[5] (3147:3147:3147) (3301:3301:3301))
        (PORT d[6] (4215:4215:4215) (4166:4166:4166))
        (PORT d[7] (4448:4448:4448) (4697:4697:4697))
        (PORT d[8] (4090:4090:4090) (4132:4132:4132))
        (PORT d[9] (4443:4443:4443) (4493:4493:4493))
        (PORT d[10] (4255:4255:4255) (4385:4385:4385))
        (PORT d[11] (4066:4066:4066) (4114:4114:4114))
        (PORT d[12] (4582:4582:4582) (4533:4533:4533))
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT ena (5433:5433:5433) (5517:5517:5517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (PORT d[0] (5433:5433:5433) (5517:5517:5517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2781:2781:2781))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10685:10685:10685) (11148:11148:11148))
        (PORT d[1] (5755:5755:5755) (5839:5839:5839))
        (PORT d[2] (6165:6165:6165) (6288:6288:6288))
        (PORT d[3] (5957:5957:5957) (5923:5923:5923))
        (PORT d[4] (5705:5705:5705) (5781:5781:5781))
        (PORT d[5] (5121:5121:5121) (5070:5070:5070))
        (PORT d[6] (5041:5041:5041) (4984:4984:4984))
        (PORT d[7] (10286:10286:10286) (10703:10703:10703))
        (PORT d[8] (3841:3841:3841) (3972:3972:3972))
        (PORT d[9] (5396:5396:5396) (5340:5340:5340))
        (PORT d[10] (5073:5073:5073) (5238:5238:5238))
        (PORT d[11] (4991:4991:4991) (5152:5152:5152))
        (PORT d[12] (5704:5704:5704) (5646:5646:5646))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3514:3514:3514))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (4081:4081:4081) (4145:4145:4145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1663:1663:1663))
        (PORT d[1] (1892:1892:1892) (1936:1936:1936))
        (PORT d[2] (1562:1562:1562) (1609:1609:1609))
        (PORT d[3] (1810:1810:1810) (1845:1845:1845))
        (PORT d[4] (1639:1639:1639) (1688:1688:1688))
        (PORT d[5] (4458:4458:4458) (4673:4673:4673))
        (PORT d[6] (1315:1315:1315) (1372:1372:1372))
        (PORT d[7] (1281:1281:1281) (1336:1336:1336))
        (PORT d[8] (1334:1334:1334) (1403:1403:1403))
        (PORT d[9] (1304:1304:1304) (1368:1368:1368))
        (PORT d[10] (1458:1458:1458) (1472:1472:1472))
        (PORT d[11] (2031:2031:2031) (2039:2039:2039))
        (PORT d[12] (1236:1236:1236) (1290:1290:1290))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT ena (4694:4694:4694) (4720:4720:4720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (4694:4694:4694) (4720:4720:4720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (2052:2052:2052))
        (PORT datab (2462:2462:2462) (2320:2320:2320))
        (PORT datac (2296:2296:2296) (2451:2451:2451))
        (PORT datad (1570:1570:1570) (1533:1533:1533))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1974:1974:1974))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1975:1975:1975))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (4295:4295:4295) (4376:4376:4376))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3709w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datad (310:310:310) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3212:3212:3212))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9397:9397:9397) (9765:9765:9765))
        (PORT d[1] (6825:6825:6825) (6931:6931:6931))
        (PORT d[2] (7871:7871:7871) (8028:8028:8028))
        (PORT d[3] (8029:8029:8029) (7991:7991:7991))
        (PORT d[4] (7166:7166:7166) (7259:7259:7259))
        (PORT d[5] (9406:9406:9406) (9254:9254:9254))
        (PORT d[6] (7436:7436:7436) (7523:7523:7523))
        (PORT d[7] (8401:8401:8401) (8712:8712:8712))
        (PORT d[8] (4083:4083:4083) (4314:4314:4314))
        (PORT d[9] (8453:8453:8453) (8599:8599:8599))
        (PORT d[10] (5889:5889:5889) (5975:5975:5975))
        (PORT d[11] (6616:6616:6616) (6733:6733:6733))
        (PORT d[12] (7272:7272:7272) (7303:7303:7303))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6727:6727:6727) (6537:6537:6537))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT d[0] (7349:7349:7349) (7168:7168:7168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3546:3546:3546))
        (PORT d[1] (4077:4077:4077) (4163:4163:4163))
        (PORT d[2] (4217:4217:4217) (4307:4307:4307))
        (PORT d[3] (3561:3561:3561) (3675:3675:3675))
        (PORT d[4] (5304:5304:5304) (5408:5408:5408))
        (PORT d[5] (3131:3131:3131) (3255:3255:3255))
        (PORT d[6] (4594:4594:4594) (4545:4545:4545))
        (PORT d[7] (4825:4825:4825) (5072:5072:5072))
        (PORT d[8] (4472:4472:4472) (4515:4515:4515))
        (PORT d[9] (3860:3860:3860) (4048:4048:4048))
        (PORT d[10] (10613:10613:10613) (10789:10789:10789))
        (PORT d[11] (3878:3878:3878) (3961:3961:3961))
        (PORT d[12] (4916:4916:4916) (4862:4862:4862))
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (PORT ena (6442:6442:6442) (6493:6493:6493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (PORT d[0] (6442:6442:6442) (6493:6493:6493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2816:2816:2816))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9878:9878:9878) (10300:10300:10300))
        (PORT d[1] (6049:6049:6049) (6115:6115:6115))
        (PORT d[2] (6884:6884:6884) (7036:7036:7036))
        (PORT d[3] (7589:7589:7589) (7543:7543:7543))
        (PORT d[4] (5735:5735:5735) (5793:5793:5793))
        (PORT d[5] (7108:7108:7108) (7005:7005:7005))
        (PORT d[6] (6170:6170:6170) (6097:6097:6097))
        (PORT d[7] (9563:9563:9563) (9959:9959:9959))
        (PORT d[8] (3854:3854:3854) (4028:4028:4028))
        (PORT d[9] (9927:9927:9927) (10087:10087:10087))
        (PORT d[10] (5554:5554:5554) (5666:5666:5666))
        (PORT d[11] (4096:4096:4096) (4193:4193:4193))
        (PORT d[12] (5788:5788:5788) (5792:5792:5792))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5639:5639:5639) (5710:5710:5710))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (6261:6261:6261) (6341:6341:6341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (4135:4135:4135))
        (PORT d[1] (4031:4031:4031) (4069:4069:4069))
        (PORT d[2] (3085:3085:3085) (3103:3103:3103))
        (PORT d[3] (3010:3010:3010) (3027:3027:3027))
        (PORT d[4] (2436:2436:2436) (2465:2465:2465))
        (PORT d[5] (3442:3442:3442) (3524:3524:3524))
        (PORT d[6] (3622:3622:3622) (3603:3603:3603))
        (PORT d[7] (5064:5064:5064) (5265:5265:5265))
        (PORT d[8] (2756:2756:2756) (2784:2784:2784))
        (PORT d[9] (3479:3479:3479) (3580:3580:3580))
        (PORT d[10] (3847:3847:3847) (3894:3894:3894))
        (PORT d[11] (3711:3711:3711) (3719:3719:3719))
        (PORT d[12] (2703:2703:2703) (2727:2727:2727))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT ena (5026:5026:5026) (5056:5056:5056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT d[0] (5026:5026:5026) (5056:5056:5056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1990:1990:1990) (2050:2050:2050))
        (PORT datab (2433:2433:2433) (2295:2295:2295))
        (PORT datac (2302:2302:2302) (2458:2458:2458))
        (PORT datad (1266:1266:1266) (1207:1207:1207))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2377:2377:2377))
        (PORT clk (2499:2499:2499) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (11079:11079:11079) (11568:11568:11568))
        (PORT d[1] (6474:6474:6474) (6549:6549:6549))
        (PORT d[2] (5852:5852:5852) (5962:5962:5962))
        (PORT d[3] (5215:5215:5215) (5190:5190:5190))
        (PORT d[4] (6416:6416:6416) (6491:6491:6491))
        (PORT d[5] (6071:6071:6071) (5989:5989:5989))
        (PORT d[6] (5453:5453:5453) (5406:5406:5406))
        (PORT d[7] (11021:11021:11021) (11433:11433:11433))
        (PORT d[8] (2713:2713:2713) (2848:2848:2848))
        (PORT d[9] (6745:6745:6745) (6827:6827:6827))
        (PORT d[10] (5785:5785:5785) (5950:5950:5950))
        (PORT d[11] (4292:4292:4292) (4441:4441:4441))
        (PORT d[12] (6415:6415:6415) (6354:6354:6354))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4873:4873:4873))
        (PORT clk (2495:2495:2495) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2525:2525:2525))
        (PORT d[0] (5500:5500:5500) (5504:5504:5504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2582:2582:2582))
        (PORT d[1] (1162:1162:1162) (1217:1217:1217))
        (PORT d[2] (4427:4427:4427) (4410:4410:4410))
        (PORT d[3] (1596:1596:1596) (1648:1648:1648))
        (PORT d[4] (1217:1217:1217) (1266:1266:1266))
        (PORT d[5] (2610:2610:2610) (2641:2641:2641))
        (PORT d[6] (2780:2780:2780) (2768:2768:2768))
        (PORT d[7] (927:927:927) (984:984:984))
        (PORT d[8] (881:881:881) (945:945:945))
        (PORT d[9] (944:944:944) (1006:1006:1006))
        (PORT d[10] (923:923:923) (977:977:977))
        (PORT d[11] (1353:1353:1353) (1363:1363:1363))
        (PORT d[12] (1129:1129:1129) (1151:1151:1151))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT ena (5360:5360:5360) (5380:5380:5380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (5360:5360:5360) (5380:5380:5380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1182:1182:1182))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1952:1952:1952) (2001:2001:2001))
        (PORT datad (1264:1264:1264) (1242:1242:1242))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (4293:4293:4293) (4373:4373:4373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1082:1082:1082) (1128:1128:1128))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1720:1720:1720) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2081:2081:2081) (2097:2097:2097))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1087:1087:1087) (1132:1132:1132))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1720:1720:1720) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2043:2043:2043) (2047:2047:2047))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1116:1116:1116) (1159:1159:1159))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1522:1522:1522) (1457:1457:1457))
        (PORT ena (1720:1720:1720) (1685:1685:1685))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2184:2184:2184))
        (PORT asdata (2130:2130:2130) (2146:2146:2146))
        (PORT clrn (2680:2680:2680) (2637:2637:2637))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (414:414:414))
        (PORT datab (1422:1422:1422) (1427:1427:1427))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5543:5543:5543) (5870:5870:5870))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1241:1241:1241) (1203:1203:1203))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2614:2614:2614) (2640:2640:2640))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2200:2200:2200))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (1418:1418:1418) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUD_DACDAT\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4902:4902:4902) (4916:4916:4916))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUD_DACDAT\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2898:2898:2898) (2864:2864:2864))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
)
