# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XADC.srcs/sources_1/new/ClockDivider.vhd" \
"../../../../XADC.srcs/sources_1/new/dac.vhd" \
"../../../../XADC.srcs/sources_1/new/transferFunction.vhd" \
"../../../../XADC.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
