module Polygon_List(
		// Outputs
		Poly1,
		Poly2,
		Poly3,
		Poly4,
		Poly5,
		Poly6,
		Poly7,
		Poly8,
		Poly9,
		Poly10,
		Poly11,
		Poly12
	);
	
/*****************************************************************************
 *                           Parameter Declarations                          *
 *****************************************************************************/
				// Input integer and floating widths
 parameter  WOI = 8,
				WOF = 8,
				
/*****************************************************************************
 *                             Port Declarations                             *
 *****************************************************************************/

 // Poly_n = (<x1, y1, z1>, <x2, y2, z2>, <x3, y3, z3>) --> 144 bits
 // {Poly1, Poly2, ...} ---> 1728 bits -> 1.7 kB
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly1; 
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly2;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly3;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly4;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly5;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly6;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly7;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly8;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly9;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly10;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly11;
	output reg	[(WOI + WOF)*4'd9 - 1:0]	Poly12;

/*****************************************************************************
 *                 Internal Wires and Registers Declarations                 *
 *****************************************************************************/
 
/*****************************************************************************
 *                         Finite State Machine(s)                           *
 *****************************************************************************/

/*****************************************************************************
 *                             Sequential Logic                              *
 *****************************************************************************/
 
/*****************************************************************************
 *                            Combinational Logic                            *
 *****************************************************************************/
 assign Poly1
 
/*****************************************************************************
 *                              Internal Modules                             *
 *****************************************************************************/
endmodule
