#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5617d1b4b000 .scope module, "banco_final_logic" "banco_final_logic" 2 4;
 .timescale 0 0;
v0x5617d1b9ea60_0 .net "D0_pop", 0 0, v0x5617d1b9dc40_0;  1 drivers
v0x5617d1b9eb20_0 .net "D1_pop", 0 0, v0x5617d1b9dd30_0;  1 drivers
v0x5617d1b9ebe0_0 .net "clk", 0 0, v0x5617d1b9de40_0;  1 drivers
v0x5617d1b9ec80_0 .net "data_out_D0", 5 0, v0x5617d1b96ff0_0;  1 drivers
v0x5617d1b9ed20_0 .net "data_out_D1", 5 0, v0x5617d1b98f60_0;  1 drivers
v0x5617d1b9edc0_0 .net "data_out_VC0", 5 0, v0x5617d1b9e110_0;  1 drivers
v0x5617d1b9ef10_0 .net "data_out_VC1", 5 0, v0x5617d1b9e1d0_0;  1 drivers
v0x5617d1b9f060_0 .net "empty_fifo_VC0", 0 0, v0x5617d1b9e290_0;  1 drivers
v0x5617d1b9f100_0 .net "empty_fifo_VC1", 0 0, v0x5617d1b9e3c0_0;  1 drivers
v0x5617d1b9f230_0 .net "error_D0", 0 0, L_0x5617d1bafba0;  1 drivers
v0x5617d1b9f2d0_0 .net "error_D1", 0 0, L_0x5617d1bb0970;  1 drivers
v0x5617d1b9f370_0 .net "pop_VC0_fifo", 0 0, v0x5617d1b9b000_0;  1 drivers
v0x5617d1b9f4a0_0 .net "pop_VC1_fifo", 0 0, v0x5617d1b9b190_0;  1 drivers
v0x5617d1b9f5d0_0 .net "reset_L", 0 0, v0x5617d1b9e800_0;  1 drivers
S_0x5617d1b4b190 .scope module, "final_logic_cond" "final_logic" 2 9, 3 5 0, S_0x5617d1b4b000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_out_VC0";
    .port_info 1 /INPUT 6 "data_out_VC1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "empty_fifo_VC0";
    .port_info 5 /INPUT 1 "empty_fifo_VC1";
    .port_info 6 /INPUT 1 "D0_pop";
    .port_info 7 /INPUT 1 "D1_pop";
    .port_info 8 /OUTPUT 6 "data_out_D0";
    .port_info 9 /OUTPUT 6 "data_out_D1";
    .port_info 10 /OUTPUT 1 "pop_VC0_fifo";
    .port_info 11 /OUTPUT 1 "pop_VC1_fifo";
    .port_info 12 /OUTPUT 1 "error_D1";
    .port_info 13 /OUTPUT 1 "error_D0";
P_0x5617d1b78cf0 .param/l "address_width" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x5617d1b78d30 .param/l "data_width" 0 3 6, +C4<00000000000000000000000000000110>;
v0x5617d1b9c450_0 .net "D0_out", 5 0, v0x5617d1b99f20_0;  1 drivers
v0x5617d1b9c530_0 .net "D0_pop", 0 0, v0x5617d1b9dc40_0;  alias, 1 drivers
v0x5617d1b9c5f0_0 .net "D0_push", 0 0, v0x5617d1b9a030_0;  1 drivers
v0x5617d1b9c690_0 .net "D1_out", 5 0, v0x5617d1b9a100_0;  1 drivers
v0x5617d1b9c730_0 .net "D1_pop", 0 0, v0x5617d1b9dd30_0;  alias, 1 drivers
v0x5617d1b9c820_0 .net "D1_push", 0 0, v0x5617d1b9a200_0;  1 drivers
v0x5617d1b9c8c0_0 .net "almost_empty_fifo_D0", 0 0, L_0x5617d1bafe90;  1 drivers
v0x5617d1b9c960_0 .net "almost_empty_fifo_D1", 0 0, L_0x5617d1bb0d70;  1 drivers
v0x5617d1b9ca00_0 .net "clk", 0 0, v0x5617d1b9de40_0;  alias, 1 drivers
v0x5617d1b9cb30_0 .net "data_out_D0", 5 0, v0x5617d1b96ff0_0;  alias, 1 drivers
v0x5617d1b9cbd0_0 .net "data_out_D1", 5 0, v0x5617d1b98f60_0;  alias, 1 drivers
v0x5617d1b9cc70_0 .net "data_out_VC0", 5 0, v0x5617d1b9e110_0;  alias, 1 drivers
v0x5617d1b9cd10_0 .net "data_out_VC1", 5 0, v0x5617d1b9e1d0_0;  alias, 1 drivers
v0x5617d1b9ce00_0 .net "empty_fifo_D0", 0 0, L_0x5617d1baf8d0;  1 drivers
v0x5617d1b9cea0_0 .net "empty_fifo_D1", 0 0, L_0x5617d1bb06f0;  1 drivers
v0x5617d1b9cf40_0 .net "empty_fifo_VC0", 0 0, v0x5617d1b9e290_0;  alias, 1 drivers
v0x5617d1b9cfe0_0 .net "empty_fifo_VC1", 0 0, v0x5617d1b9e3c0_0;  alias, 1 drivers
v0x5617d1b9d190_0 .net "error_D0", 0 0, L_0x5617d1bafba0;  alias, 1 drivers
v0x5617d1b9d260_0 .net "error_D1", 0 0, L_0x5617d1bb0970;  alias, 1 drivers
v0x5617d1b9d330_0 .net "full_fifo_D0", 0 0, L_0x5617d1baf740;  1 drivers
v0x5617d1b9d400_0 .net "full_fifo_D1", 0 0, L_0x5617d1bb0420;  1 drivers
v0x5617d1b9d4d0_0 .net "fulloralmostfull_D0", 0 0, L_0x5617d1bb01f0;  1 drivers
v0x5617d1b9d570_0 .net "fulloralmostfull_D1", 0 0, L_0x5617d1bb1040;  1 drivers
v0x5617d1b9d610_0 .net "pop_VC0_fifo", 0 0, v0x5617d1b9b000_0;  alias, 1 drivers
v0x5617d1b9d700_0 .net "pop_VC1_fifo", 0 0, v0x5617d1b9b190_0;  alias, 1 drivers
v0x5617d1b9d7f0_0 .net "reset_L", 0 0, v0x5617d1b9e800_0;  alias, 1 drivers
S_0x5617d1b3c690 .scope module, "u_D0_fifo" "D0_fifo" 3 36, 4 1 0, S_0x5617d1b4b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 1 "rd_enable";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 1 "full_fifo_D0";
    .port_info 6 /OUTPUT 1 "empty_fifo_D0";
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D0";
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D0";
    .port_info 9 /OUTPUT 1 "error_D0";
    .port_info 10 /OUTPUT 6 "data_out_D0";
P_0x5617d1b7a0d0 .param/l "address_width" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x5617d1b7a110 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000000110>;
P_0x5617d1b7a150 .param/l "size_fifo" 0 4 16, +C4<00000000000000000000000000000100>;
v0x5617d1b68040_0 .net *"_ivl_0", 31 0, L_0x5617d1b9f670;  1 drivers
L_0x7f4fe5d3b0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b67770_0 .net *"_ivl_11", 28 0, L_0x7f4fe5d3b0a8;  1 drivers
L_0x7f4fe5d3b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b76920_0 .net/2u *"_ivl_12", 31 0, L_0x7f4fe5d3b0f0;  1 drivers
v0x5617d1b77760_0 .net *"_ivl_16", 31 0, L_0x5617d1bafa60;  1 drivers
L_0x7f4fe5d3b138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b786e0_0 .net *"_ivl_19", 28 0, L_0x7f4fe5d3b138;  1 drivers
L_0x7f4fe5d3b180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5617d1b6ed10_0 .net/2u *"_ivl_20", 31 0, L_0x7f4fe5d3b180;  1 drivers
v0x5617d1b6fb50_0 .net *"_ivl_24", 31 0, L_0x5617d1bafd60;  1 drivers
L_0x7f4fe5d3b1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b964f0_0 .net *"_ivl_27", 28 0, L_0x7f4fe5d3b1c8;  1 drivers
L_0x7f4fe5d3b210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5617d1b965d0_0 .net/2u *"_ivl_28", 31 0, L_0x7f4fe5d3b210;  1 drivers
L_0x7f4fe5d3b018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b966b0_0 .net *"_ivl_3", 28 0, L_0x7f4fe5d3b018;  1 drivers
v0x5617d1b96790_0 .net *"_ivl_32", 31 0, L_0x5617d1bb0070;  1 drivers
L_0x7f4fe5d3b258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b96870_0 .net *"_ivl_35", 28 0, L_0x7f4fe5d3b258;  1 drivers
L_0x7f4fe5d3b2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5617d1b96950_0 .net/2u *"_ivl_36", 31 0, L_0x7f4fe5d3b2a0;  1 drivers
L_0x7f4fe5d3b060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5617d1b96a30_0 .net/2u *"_ivl_4", 31 0, L_0x7f4fe5d3b060;  1 drivers
v0x5617d1b96b10_0 .net *"_ivl_8", 31 0, L_0x5617d1baf7e0;  1 drivers
v0x5617d1b96bf0_0 .net "almost_empty_fifo_D0", 0 0, L_0x5617d1bafe90;  alias, 1 drivers
v0x5617d1b96cb0_0 .net "almost_full_fifo_D0", 0 0, L_0x5617d1bb01f0;  alias, 1 drivers
v0x5617d1b96d70_0 .net "clk", 0 0, v0x5617d1b9de40_0;  alias, 1 drivers
v0x5617d1b96e30_0 .var "cnt", 2 0;
v0x5617d1b96f10_0 .net "data_in", 5 0, v0x5617d1b99f20_0;  alias, 1 drivers
v0x5617d1b96ff0_0 .var "data_out_D0", 5 0;
v0x5617d1b970d0_0 .net "empty_fifo_D0", 0 0, L_0x5617d1baf8d0;  alias, 1 drivers
v0x5617d1b97190_0 .net "error_D0", 0 0, L_0x5617d1bafba0;  alias, 1 drivers
v0x5617d1b97250_0 .net "full_fifo_D0", 0 0, L_0x5617d1baf740;  alias, 1 drivers
v0x5617d1b97310 .array "mem", 3 0, 5 0;
v0x5617d1b973d0_0 .net "rd_enable", 0 0, v0x5617d1b9dc40_0;  alias, 1 drivers
v0x5617d1b97490_0 .var "rd_ptr", 1 0;
v0x5617d1b97570_0 .net "reset_L", 0 0, v0x5617d1b9e800_0;  alias, 1 drivers
v0x5617d1b97630_0 .net "wr_enable", 0 0, v0x5617d1b9a030_0;  alias, 1 drivers
v0x5617d1b976f0_0 .var "wr_ptr", 1 0;
E_0x5617d1b41d30 .event posedge, v0x5617d1b96d70_0;
L_0x5617d1b9f670 .concat [ 3 29 0 0], v0x5617d1b96e30_0, L_0x7f4fe5d3b018;
L_0x5617d1baf740 .cmp/eq 32, L_0x5617d1b9f670, L_0x7f4fe5d3b060;
L_0x5617d1baf7e0 .concat [ 3 29 0 0], v0x5617d1b96e30_0, L_0x7f4fe5d3b0a8;
L_0x5617d1baf8d0 .cmp/eq 32, L_0x5617d1baf7e0, L_0x7f4fe5d3b0f0;
L_0x5617d1bafa60 .concat [ 3 29 0 0], v0x5617d1b96e30_0, L_0x7f4fe5d3b138;
L_0x5617d1bafba0 .cmp/gt 32, L_0x5617d1bafa60, L_0x7f4fe5d3b180;
L_0x5617d1bafd60 .concat [ 3 29 0 0], v0x5617d1b96e30_0, L_0x7f4fe5d3b1c8;
L_0x5617d1bafe90 .cmp/eq 32, L_0x5617d1bafd60, L_0x7f4fe5d3b210;
L_0x5617d1bb0070 .concat [ 3 29 0 0], v0x5617d1b96e30_0, L_0x7f4fe5d3b258;
L_0x5617d1bb01f0 .cmp/eq 32, L_0x5617d1bb0070, L_0x7f4fe5d3b2a0;
S_0x5617d1b97930 .scope module, "u_D1_fifo" "D1_fifo" 3 50, 5 1 0, S_0x5617d1b4b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 1 "rd_enable";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 1 "full_fifo_D1";
    .port_info 6 /OUTPUT 1 "empty_fifo_D1";
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D1";
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D1";
    .port_info 9 /OUTPUT 1 "error_D1";
    .port_info 10 /OUTPUT 6 "data_out_D1";
P_0x5617d1b7bda0 .param/l "address_width" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5617d1b7bde0 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000000110>;
P_0x5617d1b7be20 .param/l "size_fifo" 0 5 16, +C4<00000000000000000000000000000100>;
v0x5617d1b97d10_0 .net *"_ivl_0", 31 0, L_0x5617d1bb0380;  1 drivers
L_0x7f4fe5d3b378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b97df0_0 .net *"_ivl_11", 28 0, L_0x7f4fe5d3b378;  1 drivers
L_0x7f4fe5d3b3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b97ed0_0 .net/2u *"_ivl_12", 31 0, L_0x7f4fe5d3b3c0;  1 drivers
v0x5617d1b97fc0_0 .net *"_ivl_16", 31 0, L_0x5617d1bb0880;  1 drivers
L_0x7f4fe5d3b408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b980a0_0 .net *"_ivl_19", 28 0, L_0x7f4fe5d3b408;  1 drivers
L_0x7f4fe5d3b450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5617d1b981d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f4fe5d3b450;  1 drivers
v0x5617d1b982b0_0 .net *"_ivl_24", 31 0, L_0x5617d1bb0b30;  1 drivers
L_0x7f4fe5d3b498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b98390_0 .net *"_ivl_27", 28 0, L_0x7f4fe5d3b498;  1 drivers
L_0x7f4fe5d3b4e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5617d1b98470_0 .net/2u *"_ivl_28", 31 0, L_0x7f4fe5d3b4e0;  1 drivers
L_0x7f4fe5d3b2e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b98550_0 .net *"_ivl_3", 28 0, L_0x7f4fe5d3b2e8;  1 drivers
v0x5617d1b98630_0 .net *"_ivl_32", 31 0, L_0x5617d1bb0f50;  1 drivers
L_0x7f4fe5d3b528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617d1b98710_0 .net *"_ivl_35", 28 0, L_0x7f4fe5d3b528;  1 drivers
L_0x7f4fe5d3b570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5617d1b987f0_0 .net/2u *"_ivl_36", 31 0, L_0x7f4fe5d3b570;  1 drivers
L_0x7f4fe5d3b330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5617d1b988d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f4fe5d3b330;  1 drivers
v0x5617d1b989b0_0 .net *"_ivl_8", 31 0, L_0x5617d1bb05b0;  1 drivers
v0x5617d1b98a90_0 .net "almost_empty_fifo_D1", 0 0, L_0x5617d1bb0d70;  alias, 1 drivers
v0x5617d1b98b50_0 .net "almost_full_fifo_D1", 0 0, L_0x5617d1bb1040;  alias, 1 drivers
v0x5617d1b98d20_0 .net "clk", 0 0, v0x5617d1b9de40_0;  alias, 1 drivers
v0x5617d1b98dc0_0 .var "cnt", 2 0;
v0x5617d1b98e80_0 .net "data_in", 5 0, v0x5617d1b9a100_0;  alias, 1 drivers
v0x5617d1b98f60_0 .var "data_out_D1", 5 0;
v0x5617d1b99040_0 .net "empty_fifo_D1", 0 0, L_0x5617d1bb06f0;  alias, 1 drivers
v0x5617d1b99100_0 .net "error_D1", 0 0, L_0x5617d1bb0970;  alias, 1 drivers
v0x5617d1b991c0_0 .net "full_fifo_D1", 0 0, L_0x5617d1bb0420;  alias, 1 drivers
v0x5617d1b99280 .array "mem", 3 0, 5 0;
v0x5617d1b99340_0 .net "rd_enable", 0 0, v0x5617d1b9dd30_0;  alias, 1 drivers
v0x5617d1b99400_0 .var "rd_ptr", 1 0;
v0x5617d1b994e0_0 .net "reset_L", 0 0, v0x5617d1b9e800_0;  alias, 1 drivers
v0x5617d1b995b0_0 .net "wr_enable", 0 0, v0x5617d1b9a200_0;  alias, 1 drivers
v0x5617d1b99650_0 .var "wr_ptr", 1 0;
L_0x5617d1bb0380 .concat [ 3 29 0 0], v0x5617d1b98dc0_0, L_0x7f4fe5d3b2e8;
L_0x5617d1bb0420 .cmp/eq 32, L_0x5617d1bb0380, L_0x7f4fe5d3b330;
L_0x5617d1bb05b0 .concat [ 3 29 0 0], v0x5617d1b98dc0_0, L_0x7f4fe5d3b378;
L_0x5617d1bb06f0 .cmp/eq 32, L_0x5617d1bb05b0, L_0x7f4fe5d3b3c0;
L_0x5617d1bb0880 .concat [ 3 29 0 0], v0x5617d1b98dc0_0, L_0x7f4fe5d3b408;
L_0x5617d1bb0970 .cmp/gt 32, L_0x5617d1bb0880, L_0x7f4fe5d3b450;
L_0x5617d1bb0b30 .concat [ 3 29 0 0], v0x5617d1b98dc0_0, L_0x7f4fe5d3b498;
L_0x5617d1bb0d70 .cmp/eq 32, L_0x5617d1bb0b30, L_0x7f4fe5d3b4e0;
L_0x5617d1bb0f50 .concat [ 3 29 0 0], v0x5617d1b98dc0_0, L_0x7f4fe5d3b528;
L_0x5617d1bb1040 .cmp/eq 32, L_0x5617d1bb0f50, L_0x7f4fe5d3b570;
S_0x5617d1b998f0 .scope module, "u_arbitro_enrutamiento" "arbitro_enrutamiento" 3 19, 6 5 0, S_0x5617d1b4b190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "VC0";
    .port_info 1 /INPUT 6 "VC1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "VC0_empty";
    .port_info 5 /INPUT 1 "VC1_empty";
    .port_info 6 /INPUT 1 "D1_pause";
    .port_info 7 /INPUT 1 "D0_pause";
    .port_info 8 /OUTPUT 1 "VC1_pop";
    .port_info 9 /OUTPUT 1 "VC0_pop";
    .port_info 10 /OUTPUT 1 "D0_push";
    .port_info 11 /OUTPUT 1 "D1_push";
    .port_info 12 /OUTPUT 6 "D0_out";
    .port_info 13 /OUTPUT 6 "D1_out";
v0x5617d1b9b4f0_0 .net "D0_out", 5 0, v0x5617d1b99f20_0;  alias, 1 drivers
v0x5617d1b9b5d0_0 .net "D0_pause", 0 0, L_0x5617d1bb01f0;  alias, 1 drivers
v0x5617d1b9b6e0_0 .net "D0_push", 0 0, v0x5617d1b9a030_0;  alias, 1 drivers
v0x5617d1b9b7d0_0 .net "D1_out", 5 0, v0x5617d1b9a100_0;  alias, 1 drivers
v0x5617d1b9b8c0_0 .net "D1_pause", 0 0, L_0x5617d1bb1040;  alias, 1 drivers
v0x5617d1b9ba00_0 .net "D1_push", 0 0, v0x5617d1b9a200_0;  alias, 1 drivers
v0x5617d1b9baf0_0 .net "VC0", 5 0, v0x5617d1b9e110_0;  alias, 1 drivers
v0x5617d1b9bb90_0 .net "VC0_empty", 0 0, v0x5617d1b9e290_0;  alias, 1 drivers
v0x5617d1b9bc80_0 .net "VC0_pop", 0 0, v0x5617d1b9b000_0;  alias, 1 drivers
v0x5617d1b9bdb0_0 .net "VC1", 5 0, v0x5617d1b9e1d0_0;  alias, 1 drivers
v0x5617d1b9be50_0 .net "VC1_empty", 0 0, v0x5617d1b9e3c0_0;  alias, 1 drivers
v0x5617d1b9bef0_0 .net "VC1_pop", 0 0, v0x5617d1b9b190_0;  alias, 1 drivers
v0x5617d1b9bf90_0 .net "clk", 0 0, v0x5617d1b9de40_0;  alias, 1 drivers
v0x5617d1b9c0c0_0 .net "pop_delay_VC0", 0 0, v0x5617d1b9b2d0_0;  1 drivers
v0x5617d1b9c160_0 .net "pop_delay_VC1", 0 0, v0x5617d1b9b3a0_0;  1 drivers
v0x5617d1b9c250_0 .net "reset_L", 0 0, v0x5617d1b9e800_0;  alias, 1 drivers
S_0x5617d1b99c10 .scope module, "u_arbitro_muxes" "arbitro_mux" 6 13, 7 1 0, S_0x5617d1b998f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_L";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 6 "VC0";
    .port_info 3 /INPUT 6 "VC1";
    .port_info 4 /INPUT 1 "pop_delay_VC0";
    .port_info 5 /INPUT 1 "pop_delay_VC1";
    .port_info 6 /INPUT 1 "VC0_empty";
    .port_info 7 /INPUT 1 "VC1_empty";
    .port_info 8 /OUTPUT 6 "D0_out";
    .port_info 9 /OUTPUT 6 "D1_out";
    .port_info 10 /OUTPUT 1 "D0_push";
    .port_info 11 /OUTPUT 1 "D1_push";
v0x5617d1b99f20_0 .var "D0_out", 5 0;
v0x5617d1b9a030_0 .var "D0_push", 0 0;
v0x5617d1b9a100_0 .var "D1_out", 5 0;
v0x5617d1b9a200_0 .var "D1_push", 0 0;
v0x5617d1b9a2d0_0 .net "VC0", 5 0, v0x5617d1b9e110_0;  alias, 1 drivers
v0x5617d1b9a3c0_0 .net "VC0_empty", 0 0, v0x5617d1b9e290_0;  alias, 1 drivers
v0x5617d1b9a460_0 .net "VC1", 5 0, v0x5617d1b9e1d0_0;  alias, 1 drivers
v0x5617d1b9a520_0 .net "VC1_empty", 0 0, v0x5617d1b9e3c0_0;  alias, 1 drivers
v0x5617d1b9a5e0_0 .net "clk", 0 0, v0x5617d1b9de40_0;  alias, 1 drivers
v0x5617d1b9a680_0 .net "pop_delay_VC0", 0 0, v0x5617d1b9b2d0_0;  alias, 1 drivers
v0x5617d1b9a740_0 .net "pop_delay_VC1", 0 0, v0x5617d1b9b3a0_0;  alias, 1 drivers
v0x5617d1b9a800_0 .net "reset_L", 0 0, v0x5617d1b9e800_0;  alias, 1 drivers
S_0x5617d1b9aa70 .scope module, "u_logica_pops" "logica_pops" 6 39, 8 1 0, S_0x5617d1b998f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VC0_empty";
    .port_info 1 /INPUT 1 "VC1_empty";
    .port_info 2 /INPUT 1 "D0_pause";
    .port_info 3 /INPUT 1 "D1_pause";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "VC0_pop";
    .port_info 6 /OUTPUT 1 "VC1_pop";
    .port_info 7 /OUTPUT 1 "pop_delay_VC0";
    .port_info 8 /OUTPUT 1 "pop_delay_VC1";
v0x5617d1b9add0_0 .net "D0_pause", 0 0, L_0x5617d1bb01f0;  alias, 1 drivers
v0x5617d1b9ae90_0 .net "D1_pause", 0 0, L_0x5617d1bb1040;  alias, 1 drivers
v0x5617d1b9af30_0 .net "VC0_empty", 0 0, v0x5617d1b9e290_0;  alias, 1 drivers
v0x5617d1b9b000_0 .var "VC0_pop", 0 0;
v0x5617d1b9b0a0_0 .net "VC1_empty", 0 0, v0x5617d1b9e3c0_0;  alias, 1 drivers
v0x5617d1b9b190_0 .var "VC1_pop", 0 0;
v0x5617d1b9b230_0 .net "clk", 0 0, v0x5617d1b9de40_0;  alias, 1 drivers
v0x5617d1b9b2d0_0 .var "pop_delay_VC0", 0 0;
v0x5617d1b9b3a0_0 .var "pop_delay_VC1", 0 0;
E_0x5617d1b44260 .event edge, v0x5617d1b96cb0_0, v0x5617d1b98b50_0, v0x5617d1b9a520_0, v0x5617d1b9a3c0_0;
S_0x5617d1b9d930 .scope module, "probador_final_logic" "probador_final_logic" 2 27, 9 1 0, S_0x5617d1b4b000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "data_out_VC0";
    .port_info 1 /OUTPUT 6 "data_out_VC1";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "reset_L";
    .port_info 4 /OUTPUT 1 "empty_fifo_VC0";
    .port_info 5 /OUTPUT 1 "empty_fifo_VC1";
    .port_info 6 /OUTPUT 1 "D0_pop";
    .port_info 7 /OUTPUT 1 "D1_pop";
    .port_info 8 /INPUT 6 "data_out_D0";
    .port_info 9 /INPUT 6 "data_out_D1";
    .port_info 10 /INPUT 1 "pop_VC0_fifo";
    .port_info 11 /INPUT 1 "pop_VC1_fifo";
    .port_info 12 /INPUT 1 "error_D0";
    .port_info 13 /INPUT 1 "error_D1";
v0x5617d1b9dc40_0 .var "D0_pop", 0 0;
v0x5617d1b9dd30_0 .var "D1_pop", 0 0;
v0x5617d1b9de40_0 .var "clk", 0 0;
v0x5617d1b9dee0_0 .net "data_out_D0", 5 0, v0x5617d1b96ff0_0;  alias, 1 drivers
v0x5617d1b9dfd0_0 .net "data_out_D1", 5 0, v0x5617d1b98f60_0;  alias, 1 drivers
v0x5617d1b9e110_0 .var "data_out_VC0", 5 0;
v0x5617d1b9e1d0_0 .var "data_out_VC1", 5 0;
v0x5617d1b9e290_0 .var "empty_fifo_VC0", 0 0;
v0x5617d1b9e3c0_0 .var "empty_fifo_VC1", 0 0;
v0x5617d1b9e580_0 .net "error_D0", 0 0, L_0x5617d1bafba0;  alias, 1 drivers
v0x5617d1b9e620_0 .net "error_D1", 0 0, L_0x5617d1bb0970;  alias, 1 drivers
v0x5617d1b9e6c0_0 .net "pop_VC0_fifo", 0 0, v0x5617d1b9b000_0;  alias, 1 drivers
v0x5617d1b9e760_0 .net "pop_VC1_fifo", 0 0, v0x5617d1b9b190_0;  alias, 1 drivers
v0x5617d1b9e800_0 .var "reset_L", 0 0;
    .scope S_0x5617d1b99c10;
T_0 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b9a800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5617d1b9a3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5617d1b9a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5617d1b9a2d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5617d1b9a2d0_0;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5617d1b9a2d0_0;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5617d1b9a520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5617d1b9a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x5617d1b9a460_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x5617d1b9a460_0;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x5617d1b9a460_0;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b99f20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b9a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9a200_0, 0;
T_0.9 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5617d1b9aa70;
T_1 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b9b000_0;
    %assign/vec4 v0x5617d1b9b2d0_0, 0;
    %load/vec4 v0x5617d1b9b190_0;
    %assign/vec4 v0x5617d1b9b3a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5617d1b9aa70;
T_2 ;
    %wait E_0x5617d1b44260;
    %load/vec4 v0x5617d1b9add0_0;
    %load/vec4 v0x5617d1b9ae90_0;
    %or;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5617d1b9b0a0_0;
    %inv;
    %load/vec4 v0x5617d1b9af30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617d1b9b190_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617d1b9b190_0, 0, 1;
T_2.3 ;
    %load/vec4 v0x5617d1b9af30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617d1b9b000_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617d1b9b000_0, 0, 1;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617d1b9b000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617d1b9b190_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5617d1b3c690;
T_3 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b97570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5617d1b976f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5617d1b97630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5617d1b96f10_0;
    %load/vec4 v0x5617d1b976f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617d1b97310, 0, 4;
    %load/vec4 v0x5617d1b976f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5617d1b976f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5617d1b3c690;
T_4 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b97570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5617d1b97490_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b96ff0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5617d1b973d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5617d1b97490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5617d1b97310, 4;
    %assign/vec4 v0x5617d1b96ff0_0, 0;
    %load/vec4 v0x5617d1b97490_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5617d1b97490_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b96ff0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5617d1b3c690;
T_5 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b97570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5617d1b96e30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5617d1b97630_0;
    %load/vec4 v0x5617d1b973d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x5617d1b96e30_0;
    %assign/vec4 v0x5617d1b96e30_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x5617d1b96e30_0;
    %assign/vec4 v0x5617d1b96e30_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x5617d1b96e30_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5617d1b96e30_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x5617d1b96e30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5617d1b96e30_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5617d1b96e30_0;
    %assign/vec4 v0x5617d1b96e30_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5617d1b97930;
T_6 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b994e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5617d1b99650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5617d1b995b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5617d1b98e80_0;
    %load/vec4 v0x5617d1b99650_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617d1b99280, 0, 4;
    %load/vec4 v0x5617d1b99650_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5617d1b99650_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5617d1b97930;
T_7 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b994e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5617d1b99400_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b98f60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5617d1b99340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5617d1b99400_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5617d1b99280, 4;
    %assign/vec4 v0x5617d1b98f60_0, 0;
    %load/vec4 v0x5617d1b99400_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5617d1b99400_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5617d1b98f60_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5617d1b97930;
T_8 ;
    %wait E_0x5617d1b41d30;
    %load/vec4 v0x5617d1b994e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5617d1b98dc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5617d1b995b0_0;
    %load/vec4 v0x5617d1b99340_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x5617d1b98dc0_0;
    %assign/vec4 v0x5617d1b98dc0_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x5617d1b98dc0_0;
    %assign/vec4 v0x5617d1b98dc0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x5617d1b98dc0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5617d1b98dc0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5617d1b98dc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5617d1b98dc0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5617d1b98dc0_0;
    %assign/vec4 v0x5617d1b98dc0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5617d1b9d930;
T_9 ;
    %vpi_call 9 9 "$dumpfile", "final_logic.vcd" {0 0 0};
    %vpi_call 9 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9e800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9dc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9dd30_0, 0;
    %wait E_0x5617d1b41d30;
    %wait E_0x5617d1b41d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9e800_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x5617d1b9e110_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x5617d1b9e1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617d1b9dd30_0, 0, 1;
    %wait E_0x5617d1b41d30;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v0x5617d1b9e110_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x5617d1b9e1d0_0, 0;
    %wait E_0x5617d1b41d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9e290_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x5617d1b9e110_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x5617d1b9e1d0_0, 0;
    %wait E_0x5617d1b41d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9dc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9dd30_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x5617d1b9e110_0, 0;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v0x5617d1b9e1d0_0, 0;
    %wait E_0x5617d1b41d30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9dc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617d1b9dd30_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x5617d1b9e110_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x5617d1b9e1d0_0, 0;
    %wait E_0x5617d1b41d30;
    %pushi/vec4 61, 0, 6;
    %assign/vec4 v0x5617d1b9e110_0, 0;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x5617d1b9e1d0_0, 0;
    %wait E_0x5617d1b41d30;
    %wait E_0x5617d1b41d30;
    %vpi_call 9 54 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5617d1b9d930;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617d1b9de40_0, 0;
    %end;
    .thread T_10;
    .scope S_0x5617d1b9d930;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0x5617d1b9de40_0;
    %inv;
    %assign/vec4 v0x5617d1b9de40_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./final_logic/banco_final_logic.v";
    "././final_logic/final_logic.v";
    "././final_logic/D0_fifo.v";
    "././final_logic/D1_fifo.v";
    "././arbitro_muxes/arbitro_enrutamiento.v";
    "././arbitro_muxes/arbitro_mux.v";
    "././arbitro_muxes/logica_pops.v";
    "././final_logic/probador_final_logic.v";
