# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.srcs/sources_1/ip/cacheTagRam/cacheTagRam.xci
# IP: The module: 'cacheTagRam' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/cacheTagRam/cacheTagRam_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'cacheTagRam'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.srcs/sources_1/ip/cacheTagRam/cacheTagRam.xci
# IP: The module: 'cacheTagRam' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/qubeck/Documents/Development/ProjektyVHDL/WukongBoard/tangerineA7_100/tangerineA7_100.gen/sources_1/ip/cacheTagRam/cacheTagRam_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'cacheTagRam'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
