// Seed: 1388935100
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  wire  id_2
);
  logic id_4 = 1;
  always @(negedge id_1) begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd57
) (
    input supply1 id_0,
    output supply1 _id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    output supply1 id_5
);
  assign id_1 = id_4;
  assign id_2 = -1;
  logic [id_1 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
