<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="SDF to Verilog Construct Matching" />
<meta name="abstract" content="The annotator matches SDF constructs to corresponding Verilog constructs in the cells. Usually, the cells contain path delays and timing checks within specify blocks. For each SDF construct, the annotator locates the cell instance and updates each specify path delay or timing check that matches. An SDF construct can have multiple matches, in which case each matching specify statement is updated with the SDF timing value." />
<meta name="description" content="The annotator matches SDF constructs to corresponding Verilog constructs in the cells. Usually, the cells contain path delays and timing checks within specify blocks. For each SDF construct, the annotator locates the cell instance and updates each specify path delay or timing check that matches. An SDF construct can have multiple matches, in which case each matching specify statement is updated with the SDF timing value." />
<meta name="DC.subject" content="SDF, Verilog, SDF to Verilog construct matching" />
<meta name="keywords" content="SDF, Verilog, SDF to Verilog construct matching" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>SDF to Verilog Construct Matching</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="SDF to Verilog Construct Matching" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">SDF to Verilog Construct Matching</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">The
annotator matches SDF constructs to corresponding Verilog constructs
in the cells. Usually, the cells contain path delays and timing
checks within specify blocks. For each SDF construct, the annotator
locates the cell instance and updates each specify path delay or
timing check that matches. An SDF construct can have multiple matches, in
which case each matching specify statement is updated with the SDF
timing value. </span>
</div>
<p class="p">SDF constructs are matched to
Verilog constructs as follows.</p>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idc603a509-ccef-4537-aeb5-122f5292cf48"><p class="p">IOPATH is matched to specify path
delays or primitives:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id0533f9cb-5060-46de-97fe-7598b910506b" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Matching SDF IOPATH to Verilog</span></caption><colgroup><col style="width:2.600in" /><col style="width:2.600in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e175"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e192"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e175 "><p class="p">(IOPATH (posedge clk)
q (3) (4))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e192 "><p class="p">(posedge clk =&gt; q) =
0;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e175 "><p class="p">(IOPATH a y (3) (4))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e192 "><p class="p">buf u1 (y, a);</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">The IOPATH construct usually annotates
path delays. If <span class="ph fmvar:ProductName">Questa SIM</span> cannot
locate a corresponding specify path delay, it returns an error unless
you use the +sdf_iopath_to_prim_ok argument to <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a>.
If you specify that argument and the module contains no path delays,
then all primitives that drive the specified output port are annotated.</p>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id21927ff5-8b52-48b7-8f12-d5dd40eb889c"><p class="p">INTERCONNECT and PORT are matched
to input ports:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id9aed4969-a79c-4f86-a232-3394d47bfa9b" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Matching SDF INTERCONNECT and PORT to Verilog</span></caption><colgroup><col style="width:2.600in" /><col style="width:2.600in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e231"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e258"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e231 "><p class="p">(INTERCONNECT u1.y u2.a (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e258 "><p class="p">input a;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e231 "><p class="p">(PORT u2.a (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e258 "><p class="p">inout a;</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">Both of these constructs identify a
module input or inout port and create an internal net that is a
delayed version of the port. This is called a Module Input Port
Delay (MIPD). All primitives, specify path delays, and specify timing
checks connected to the original port are reconnected to the new
MIPD net.</p>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id007cffd2-8883-491f-8776-d61a9775701e"><p class="p">PATHPULSE and GLOBALPATHPULSE are
matched to specify path delays:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__ida152c1e3-b500-4112-97f7-26ff532519b5" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>Matching SDF PATHPULSE and GLOBALPATHPULSE
to Verilog</span></caption><colgroup><col style="width:2.925in" /><col style="width:2.925in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e290"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e321"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e290 "><p class="p">(PATHPULSE a y (5) (10))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e321 "><p class="p">(a =&gt; y) = 0;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e290 "><p class="p">(GLOBALPATHPULSE a y
(30) (60))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e321 "><p class="p">(a =&gt; y) = 0;</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">If the input and output ports are omitted
in the SDF, then all path delays are matched in the cell.</p>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idb1a9c7ab-8608-48bc-9ca5-c28002299e64"><p class="p">DEVICE is matched to primitives
or specify path delays:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id4b7d71af-921b-4798-8527-1e702f6441cc" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 4. </span>Matching SDF DEVICE to Verilog</span></caption><colgroup><col style="width:2.112in" /><col style="width:2.112in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e354"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e371"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e354 "><p class="p">(DEVICE y (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e371 "><p class="p">and u1(y, a, b);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e354 "><p class="p">(DEVICE y (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e371 "><p class="p">(a =&gt; y) = 0; (b =&gt; y)
= 0;</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">If the SDF cell instance is a primitive
instance, then that primitive’s delay is annotated. If it is a module
instance, then all specify path delays are annotated that drive
the output port specified in the DEVICE construct (all path delays
are annotated if the output port is omitted). If the module contains
no path delays, then all primitives that drive the specified output
port are annotated (or all primitives that drive any output port
if the output port is omitted).</p>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id85d28963-cd1d-46ed-9631-f0a627b1974e"><p class="p">SETUP is matched to $setup and
$setuphold:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id924fd27a-5a7e-46bc-bb70-12bf76513008" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 5. </span>Matching SDF SETUP to Verilog</span></caption><colgroup><col style="width:2.438in" /><col style="width:2.438in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e403"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e414"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e403 "><p class="p">(SETUP d (posedge clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e414 "><p class="p">$setup(d, posedge clk, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e403 "><p class="p">(SETUP d (posedge clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e414 "><p class="p">$setuphold(posedge clk,
d, 0, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idf792fa4f-17c7-4bb4-aebb-a19ef6f161f2"><p class="p">HOLD is matched to $hold and $setuphold:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id1a26c934-b625-4b4a-9f80-90f76b76ffdb" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 6. </span>Matching SDF HOLD to Verilog</span></caption><colgroup><col style="width:2.438in" /><col style="width:2.438in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e444"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e455"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e444 "><p class="p">(HOLD d (posedge clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e455 "><p class="p">$hold(posedge clk, d, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e444 "><p class="p">(HOLD d (posedge clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e455 "><p class="p">$setuphold(posedge clk,
d, 0, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id7131c4f3-929a-473d-8bfc-9da8600112c9"><p class="p">SETUPHOLD is matched to $setup,
$hold, and $setuphold:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id29b18fed-55ab-44bc-8b69-a85c38dadeb8" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 7. </span>Matching SDF SETUPHOLD to Verilog</span></caption><colgroup><col style="width:2.991in" /><col style="width:2.533in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e485"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e496"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e485 "><p class="p">(SETUPHOLD d (posedge
clk) (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e496 "><p class="p">$setup(d, posedge clk, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e485 "><p class="p">(SETUPHOLD d (posedge
clk) (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e496 "><p class="p">$hold(posedge clk, d, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e485 "><p class="p">(SETUPHOLD d (posedge
clk) (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e496 "><p class="p">$setuphold(posedge clk,
d, 0, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id4614a362-764b-4127-be38-d1a86ac34488"><p class="p">RECOVERY is matched to $recovery:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id10cf5f38-d841-4dd4-bf52-5c652b8bf30a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 8. </span>Matching SDF RECOVERY to Verilog</span></caption><colgroup><col style="width:3.170in" /><col style="width:3.004in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e533"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e544"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e533 "><p class="p">(RECOVERY (negedge reset) (posedge
clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e544 "><p class="p">$recovery(negedge reset,
posedge clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id7692efeb-ac13-4470-80e8-9eb88fec33fd"><p class="p"><span class="ph FontProperty HeadingLabel">REMOVAL</span> is
matched to $removal:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id143eae21-982d-4c55-9a36-0c498ff4e7b4" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 9. </span>Matching SDF REMOVAL to Verilog</span></caption><colgroup><col style="width:3.087in" /><col style="width:3.087in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e570"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e581"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e570 "><p class="p">(REMOVAL (negedge reset) (posedge
clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e581 "><p class="p">$removal(negedge reset,
posedge clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id674bec69-4ce6-409b-97d2-4e7053d536f2"><p class="p">RECREM is matched to $recovery,
$removal, and $recrem:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idd5b8095f-1b9c-4520-9f4e-93c3f9be5acb" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 10. </span>Matching SDF RECREM to Verilog</span></caption><colgroup><col style="width:3.087in" /><col style="width:3.087in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e604"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e615"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e604 "><p class="p">(RECREM (negedge reset)
(posedge clk) (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e615 "><p class="p">$recovery(negedge reset,
posedge clk, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e604 "><p class="p">(RECREM (negedge reset)
(posedge clk) (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e615 "><p class="p">$removal(negedge reset,
posedge clk, 0);</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e604 "><p class="p">(RECREM (negedge reset)
(posedge clk) (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e615 "><p class="p">$recrem(negedge reset,
posedge clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idad92aa8e-db5f-4e28-8ba3-ebcb538e9e8a"><p class="p">SKEW is matched to $skew:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id1a22820e-2f01-45a6-8682-36f3491158fe" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 11. </span>Matching SDF SKEW to Verilog</span></caption><colgroup><col style="width:3.087in" /><col style="width:3.087in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e652"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e663"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e652 "><p class="p">(SKEW (posedge clk1)
(posedge clk2) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e663 "><p class="p">$skew(posedge clk1, posedge
clk2, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idf19207f8-1de5-44cf-bb6b-b4c87134fa2d"><p class="p">WIDTH is matched to $width:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idc4f706db-887f-4d57-a88d-a24f16fa10d5" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 12. </span>Matching SDF WIDTH to Verilog</span></caption><colgroup><col style="width:2.112in" /><col style="width:2.112in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e686"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e697"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e686 "><p class="p">(WIDTH (posedge clk) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e697 "><p class="p">$width(posedge clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__idd3f67542-7dc9-4ea0-b630-bb4109637e05"><p class="p">PERIOD is matched to $period:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id8b5e79fb-26ea-48a8-aae8-c2cc0efa0bd8" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 13. </span>Matching SDF PERIOD to Verilog</span></caption><colgroup><col style="width:2.112in" /><col style="width:2.112in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e720"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e731"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e720 "><p class="p">(PERIOD (posedge clk)
(5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e731 "><p class="p">$period(posedge clk, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<ul class="ul"><li class="li" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id2c5c0da8-6d7b-47d0-b85f-7095a16c96e9"><p class="p">NOCHANGE is matched to $nochange:</p>
</li>
</ul>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id669a74ea-7a21-4e1f-bc57-b0aeef8ead0c__id5866e30a-df9f-48ef-99fe-4fe0cef800fd" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 14. </span>Matching SDF NOCHANGE to Verilog</span></caption><colgroup><col style="width:3.250in" /><col style="width:3.250in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e754"><p class="p">SDF </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d76853e765"><p class="p">Verilog </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e754 "><p class="p">(NOCHANGE (negedge write)
addr (5) (5))</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d76853e765 "><p class="p">$nochange(negedge write,
addr, 0, 0);</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">To see complete mappings of SDF and Verilog
constructs, please consult IEEE Std 1364-2005, or Chapter 16 - Back
Annotation Using the Standard Delay Format (SDF).</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_RetainDelayBehavior_id000a16cb.html" title="The simulator processes RETAIN delays based on the definitions in an SDF file, the transition of the signal, and your use of command line arguments.">Retain Delay Behavior</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_OptionalEdgeSpecifications_id0e62c531.html" title="Timing check ports and path delay input ports can have optional edge specifications.">Optional Edge Specifications</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_OptionalConditions_ida60a1662.html" title="Timing check ports and path delays can have optional conditions. ">Optional Conditions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RoundedTimingValues_idf8f6816d.html" title="The SDF TIMESCALE construct specifies time units of values in the SDF file. The annotator rounds timing values from the SDF file to the time precision of the module that is annotated. For example, if the SDF TIMESCALE is 1ns and a value of .016 is annotated to a path delay in a module having a time precision of 10ps (from the timescale directive), then the path delay receives a value of 20ps. The SDF value of 16ps is rounded to 20ps. Interconnect delays are rounded to the time precision of the module that contains the annotated MIPD.">Rounded Timing Values</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_VerilogSdf_id981a38df.html" title="Verilog designs can be annotated using either the simulator command line options or the $sdf_annotate system task (also commonly used in other Verilog simulators). The command line options annotate the design immediately after it is loaded, but before any simulation events take place. The $sdf_annotate task annotates the design at the time it is called in the Verilog source code. This provides more flexibility than the command line options.">Verilog SDF</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "SDF to Verilog Construct Matching"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_SdfVerilogConstructMatching_id669a74ea.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>