
---------- Begin Simulation Statistics ----------
final_tick                                88750736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194146                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656392                       # Number of bytes of host memory used
host_op_rate                                   194527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   515.08                       # Real time elapsed on the host
host_tick_rate                              172305609                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088751                       # Number of seconds simulated
sim_ticks                                 88750736500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.775015                       # CPI: cycles per instruction
system.cpu.discardedOps                        189652                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        44280300                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.563376                       # IPC: instructions per cycle
system.cpu.numCycles                        177501473                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133221173                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1274                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485874                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735518                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103878                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101880                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905033                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51025410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51025410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51025833                       # number of overall hits
system.cpu.dcache.overall_hits::total        51025833                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055463                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055463                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32322089498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32322089498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32322089498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32322089498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52072878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52072878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081296                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020115                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020115                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30857.352681                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30857.352681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30623.612100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30623.612100                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       222513                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.417668                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       883978                       # number of writebacks
system.cpu.dcache.writebacks::total            883978                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68085                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987374                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29628438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29628438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30288180499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30288180499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30252.146504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30252.146504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30675.489226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30675.489226                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40525109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40525109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13810288500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13810288500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23067.627157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23067.627157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13138799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13138799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22067.106761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22067.106761                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18511800998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18511800998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41249.074711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41249.074711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16489638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16489638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42943.891755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42943.891755                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          423                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           423                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949751                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949751                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    659742499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    659742499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82560.693155                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82560.693155                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.510387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52013283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987374                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.678400                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.510387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53068746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53068746                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686388                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475496                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025096                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278656                       # number of overall hits
system.cpu.icache.overall_hits::total        10278656                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54861500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54861500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54861500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54861500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74338.075881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74338.075881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74338.075881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74338.075881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54123500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54123500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73338.075881                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73338.075881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73338.075881                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73338.075881                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278656                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74338.075881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74338.075881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73338.075881                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73338.075881                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.876116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.718157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.876116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280132                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88750736500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               746461                       # number of demand (read+write) hits
system.l2.demand_hits::total                   746531                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              746461                       # number of overall hits
system.l2.overall_hits::total                  746531                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240913                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241581                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            240913                       # number of overall misses
system.l2.overall_misses::total                241581                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20699834500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20752094500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52260000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20699834500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20752094500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988112                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988112                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.243994                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.243994                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78233.532934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85922.447107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85901.186352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78233.532934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85922.447107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85901.186352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152465                       # number of writebacks
system.l2.writebacks::total                    152465                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241575                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241575                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18290387500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18335967500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18290387500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18335967500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.243988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.243988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68233.532934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75923.022162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75901.759288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68233.532934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75923.022162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75901.759288                       # average overall mshr miss latency
system.l2.replacements                         225885                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       883978                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           883978                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       883978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       883978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            232728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151426                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151426                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13368825000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13368825000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.394180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88286.192596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88286.192596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11854565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11854565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.394180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78286.192596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78286.192596                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52260000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52260000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78233.532934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78233.532934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68233.532934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68233.532934                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        513733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            513733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7331009500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7331009500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.148349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81922.620045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81922.620045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6435822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6435822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.148339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71923.900046                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71923.900046                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16043.320068                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.147307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.609316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.513214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15986.197538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2556                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4190093                       # Number of tag accesses
system.l2.tags.data_accesses                  4190093                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005046996250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9048                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              645494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143599                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241575                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152465                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241575                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152465                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    448                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241575                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  176691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.649757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.651541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.701270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8961     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      0.20%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.67%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.846154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.814889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.036413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5335     58.96%     58.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      0.93%     59.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3326     36.76%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              294      3.25%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9048                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15460800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9757760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    174.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88742907000                       # Total gap between requests
system.mem_ctrls.avgGap                     225212.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15389376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9755136                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 481708.678552769008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173399980.742695033550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 109916113.203184515238                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152465                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18213750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8363904500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2112911727000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27266.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34718.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13858339.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15418048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15460800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9757760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9757760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241575                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       481709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173723043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        174204752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       481709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       481709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    109945679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       109945679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    109945679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       481709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173723043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       284150431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               241127                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152424                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9550                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3860987000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1205635000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8382118250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16012.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34762.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              147374                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90996                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       155181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.308942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.023561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.612451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       109595     70.62%     70.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21405     13.79%     84.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3825      2.46%     86.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1878      1.21%     88.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10229      6.59%     94.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          630      0.41%     95.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          541      0.35%     95.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          519      0.33%     95.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6559      4.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       155181                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15432128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9755136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.881689                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              109.916113                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       548566200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       291569850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      858649260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     396474660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7005666720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25749907890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12396150240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47246984820                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.355975                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31961787750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2963480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53825468750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       559426140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       297342045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      862997520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     399178620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7005666720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25285143000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12787531200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47197285245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.795984                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32977004250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2963480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52810252250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90149                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152465                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72212                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151426                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151426                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       707827                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 707827                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25218560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25218560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241575                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1121757000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1306400750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1036443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384154                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961610                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119766528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119828672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          225885                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9757760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1213997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046149                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1211427     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2563      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1213997                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88750736500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1871814500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481063994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
