{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430154734777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430154734777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 13:12:14 2015 " "Processing started: Mon Apr 27 13:12:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430154734777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430154734777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430154734777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430154735697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737368 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737398 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-BHV " "Found design unit 1: top_level-BHV" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737418 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/tdo_shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737438 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/seriel_to_parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/seriel_to_parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seriel_to_parallel_reg-SEQ_LOG " "Found design unit 1: seriel_to_parallel_reg-SEQ_LOG" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/seriel_to_parallel_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737468 ""} { "Info" "ISGN_ENTITY_NAME" "1 seriel_to_parallel_reg " "Found entity 1: seriel_to_parallel_reg" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/seriel_to_parallel_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/sdr_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/sdr_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdr_count-count " "Found design unit 1: sdr_count-count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/sdr_count.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737488 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdr_count " "Found entity 1: sdr_count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/sdr_count.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-SEQ_LOGIC " "Found design unit 1: reg_gen-SEQ_LOGIC" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/reg_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737498 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/d_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/d_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_logic-SEQ_LOGIC " "Found design unit 1: d_logic-SEQ_LOGIC" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/d_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737528 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_logic " "Found entity 1: d_logic" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/d_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-numeric " "Found design unit 1: alu_ns-numeric" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737558 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/address_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/downloads/de0_board_virtual_control-2015-04-27/de0 board virtual control/turn in/vhdl/address_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_wrapper-STR " "Found design unit 1: address_wrapper-STR" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737568 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_wrapper " "Found entity 1: address_wrapper" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154737568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154737568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430154737658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr top_level.vhd(33) " "Verilog HDL or VHDL warning at top_level.vhd(33): object \"cdr\" assigned a value but never read" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430154737668 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vJTAG vJTAG:U_vJTAG " "Elaborating entity \"vJTAG\" for hierarchy \"vJTAG:U_vJTAG\"" {  } { { "../VHDL/top_level.vhd" "U_vJTAG" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737738 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "vJTAG.vhd(123) " "VHDL warning at vJTAG.vhd(123): ignored assignment of value to null range" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 123 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1430154737738 "|top_level|vJTAG:U_vJTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "sld_virtual_jtag_component" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737848 ""}  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430154737848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vJTAG:U_vJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seriel_to_parallel_reg seriel_to_parallel_reg:U_SR_V2 " "Elaborating entity \"seriel_to_parallel_reg\" for hierarchy \"seriel_to_parallel_reg:U_SR_V2\"" {  } { { "../VHDL/top_level.vhd" "U_SR_V2" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154737968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdo_shifter tdo_shifter:U_ALU_TO_TDO " "Elaborating entity \"tdo_shifter\" for hierarchy \"tdo_shifter:U_ALU_TO_TDO\"" {  } { { "../VHDL/top_level.vhd" "U_ALU_TO_TDO" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_wrapper address_wrapper:U_ADDR_TOP " "Elaborating entity \"address_wrapper\" for hierarchy \"address_wrapper:U_ADDR_TOP\"" {  } { { "../VHDL/top_level.vhd" "U_ADDR_TOP" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen address_wrapper:U_ADDR_TOP\|reg_gen:U_addrreg " "Elaborating entity \"reg_gen\" for hierarchy \"address_wrapper:U_ADDR_TOP\|reg_gen:U_addrreg\"" {  } { { "../VHDL/address_wrapper.vhd" "U_addrreg" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_count address_wrapper:U_ADDR_TOP\|sdr_count:U_addrcount " "Elaborating entity \"sdr_count\" for hierarchy \"address_wrapper:U_ADDR_TOP\|sdr_count:U_addrcount\"" {  } { { "../VHDL/address_wrapper.vhd" "U_addrcount" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_logic address_wrapper:U_ADDR_TOP\|d_logic:U_logic " "Elaborating entity \"d_logic\" for hierarchy \"address_wrapper:U_ADDR_TOP\|d_logic:U_logic\"" {  } { { "../VHDL/address_wrapper.vhd" "U_logic" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_sr_reg d_logic.vhd(28) " "Verilog HDL or VHDL warning at d_logic.vhd(28): object \"sel_sr_reg\" assigned a value but never read" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/d_logic.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430154738338 "|top_level|address_wrapper:U_ADDR_TOP|d_logic:U_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ns alu_ns:U_ALU_NS " "Elaborating entity \"alu_ns\" for hierarchy \"alu_ns:U_ALU_NS\"" {  } { { "../VHDL/top_level.vhd" "U_ALU_NS" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED_HI_a " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED_HI_a\"" {  } { { "../VHDL/top_level.vhd" "U_LED_HI_a" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154738878 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu_ns:U_ALU_NS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu_ns:U_ALU_NS\|Mult0\"" {  } { { "../VHDL/alu_ns.vhd" "Mult0" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430154742768 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430154742768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_ns:U_ALU_NS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu_ns:U_ALU_NS\|lpm_mult:Mult0\"" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_ns:U_ALU_NS\|lpm_mult:Mult0 " "Instantiated megafunction \"alu_ns:U_ALU_NS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430154742958 ""}  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430154742958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "C:/Users/Kyle/Downloads/DE0_Board_Virtual_Control-2015-04-27/DE0 Board Virtual Control/Turn in/vJTAG_ALU_Generic_restored/db/mult_19t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430154743188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430154743188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430154746198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430154748338 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430154748408 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430154748408 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430154748618 "|top_level|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430154748618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430154749018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430154750978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430154750978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430154751308 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430154751308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430154751308 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1430154751308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430154751308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430154751448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 13:12:31 2015 " "Processing ended: Mon Apr 27 13:12:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430154751448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430154751448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430154751448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430154751448 ""}
