Command: /home/ICer/ic_prjs/I2C/sim/./simv -l sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Aug 16 11:27 2024
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'testbench.fsdb'
*Verdi* : Begin traversing the scope (i2c_tb), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
Beginning write/read tests
Writing to slave reg=00 data=cafe
PASS: write=cafe | read=cafe
Writing to slave reg=0a data=beef
PASS: write=beef | read=beef
Writing to slave reg=10 data=d0d0
PASS: write=d0d0 | read=d0d0
Writing to slave reg=1a data=3e3e
PASS: write=3e3e | read=3e3e
PASS: delayed read
$finish called from file "../src/i2c_tb.v", line 178.
$finish at simulation time  3121590.0ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3121590000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.0Mb
Fri Aug 16 11:27:26 2024
