#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 21 08:48:07 2022
# Process ID: 1008
# Current directory: C:/Users/Surface/ES_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6980 C:\Users\Surface\ES_design\ES_design.xpr
# Log file: C:/Users/Surface/ES_design/vivado.log
# Journal file: C:/Users/Surface/ES_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Surface/ES_design/ES_design.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {37}] [get_ips div_gen_0]
generate_target all [get_files  C:/Users/Surface/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/Surface/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
reset_run div_gen_0_synth_1
launch_runs -jobs 8 div_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/Surface/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/Surface/ES_design/ES_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Surface/ES_design/ES_design.ip_user_files -ipstatic_source_dir C:/Users/Surface/ES_design/ES_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source fp_sim.tcl
restart
run 10 us
restart
run 10 us
restart
run 10 us
restart
run 10 us
close_sim
set_property -dict [list CONFIG.FlowControl {NonBlocking} CONFIG.latency {36}] [get_ips div_gen_0]
generate_target Simulation [get_files C:/Users/Surface/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/Users/Surface/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Surface/ES_design/ES_design.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/Surface/ES_design/ES_design.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Surface/ES_design/ES_design.ip_user_files -ipstatic_source_dir C:/Users/Surface/ES_design/ES_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Surface/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source fp_sim.tcl
restart
run 10 us
close_sim
launch_simulation
source fp_sim.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Surface/ES_design/ES_design.srcs/sources_1/new/sin.v w ]
add_files C:/Users/Surface/ES_design/ES_design.srcs/sources_1/new/sin.v
update_compile_order -fileset sources_1
launch_simulation
source fp_sim.tcl
restart
run 10 us
restart
run 10 ms
close_sim
