

================================================================
== Vitis HLS Report for 'mul_body_1'
================================================================
* Date:           Tue Feb  8 11:01:57 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 14 
9 --> 10 
10 --> 11 12 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read35"   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 16 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read79 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 17 'read' 'p_read79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read68 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 18 'read' 'p_read68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read57 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 19 'read' 'p_read57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read36 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 20 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc = alloca i64 1"   --->   Operation 21 'alloca' 'agg_result_num2_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc = alloca i64 1"   --->   Operation 22 'alloca' 'agg_result_num12_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc = alloca i64 1"   --->   Operation 23 'alloca' 'agg_result_num_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc = alloca i64 1"   --->   Operation 24 'alloca' 'agg_result_num2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num12_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 27 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_num12_0_loc = alloca i64 1"   --->   Operation 29 'alloca' 'agg_result_num12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num_0_loc = alloca i64 1"   --->   Operation 30 'alloca' 'agg_result_num_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_res_0_01_loc = alloca i64 1"   --->   Operation 31 'alloca' 'num_res_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%num_res_1_02_loc = alloca i64 1"   --->   Operation 32 'alloca' 'num_res_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%num_res_2_03_loc = alloca i64 1"   --->   Operation 33 'alloca' 'num_res_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 34 'alloca' 'aux' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.47ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read36, i32 %p_read57, i32 %p_read68, i32 %p_read79, i32 %p_read_17, i32 %p_read, i32 %aux"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_169_1, i32 %p_read36, i32 %p_read57, i32 %p_read68, i32 %p_read79, i32 %p_read_17, i32 %p_read, i32 %aux"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_2_03_loc, i32 %num_res_1_02_loc, i32 %num_res_0_01_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 38 [1/2] (0.87ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_2_03_loc, i32 %num_res_1_02_loc, i32 %num_res_0_01_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.47>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%num_res_2_03_loc_load = load i32 %num_res_2_03_loc"   --->   Operation 39 'load' 'num_res_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%num_res_1_02_loc_load = load i32 %num_res_1_02_loc"   --->   Operation 40 'load' 'num_res_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%num_res_0_01_loc_load = load i32 %num_res_0_01_loc"   --->   Operation 41 'load' 'num_res_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.47ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_21_1, i32 %num_res_0_01_loc_load, i32 %num_res_1_02_loc_load, i32 %num_res_2_03_loc_load, i32 %agg_result_num_0_loc, i32 %agg_result_num12_0_loc, i32 %agg_result_num2_0_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.87>
ST_6 : Operation 43 [1/2] (0.87ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_21_1, i32 %num_res_0_01_loc_load, i32 %num_res_1_02_loc_load, i32 %num_res_2_03_loc_load, i32 %agg_result_num_0_loc, i32 %agg_result_num12_0_loc, i32 %agg_result_num2_0_loc"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_num_0_loc_load = load i32 %agg_result_num_0_loc"   --->   Operation 44 'load' 'agg_result_num_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %agg_result_num_0_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 45 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%agg_result_num12_0_loc_load = load i32 %agg_result_num12_0_loc"   --->   Operation 46 'load' 'agg_result_num12_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 47 'load' 'agg_result_num2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0_loc_load" [../src/ban.cpp:77]   --->   Operation 48 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 49 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 50 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban.cpp:77]   --->   Operation 51 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln77_6 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 52 'icmp' 'icmp_ln77_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_6, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 53 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %agg_result_num_0_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 54 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_s" [../src/ban.cpp:77]   --->   Operation 55 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_8 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i32 %idx_tmp_loc"   --->   Operation 57 'call' 'call_ln0' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.44>
ST_9 : Operation 58 [1/2] (0.44ns)   --->   "%call_ln0 = call void @mul_body.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i32 %idx_tmp_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 59 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 60 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 61 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 62 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 63 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 63 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [2/2] (0.42ns)   --->   "%call_ln92 = call void @mul_body.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 64 'call' 'call_ln92' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 65 [1/2] (0.44ns)   --->   "%call_ln92 = call void @mul_body.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 65 'call' 'call_ln92' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.20>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc_load = load i32 %agg_result_num_2_loc"   --->   Operation 66 'load' 'agg_result_num_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc_load = load i32 %agg_result_num12_2_loc"   --->   Operation 67 'load' 'agg_result_num12_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc_load = load i32 %agg_result_num2_2_loc"   --->   Operation 68 'load' 'agg_result_num2_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 69 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 70 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.28ns)   --->   "%tmp = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 71 'xor' 'tmp' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 72 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 73 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_num_4 = phi i32 %agg_result_num_0_loc_load, void %.preheader.preheader, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 74 'phi' 'agg_result_num_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%agg_result_num12_4 = phi i32 %agg_result_num12_0_loc_load, void %.preheader.preheader, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 75 'phi' 'agg_result_num12_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%agg_result_num2_4 = phi i32 %agg_result_num2_0_loc_load, void %.preheader.preheader, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 76 'phi' 'agg_result_num2_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%base_0_lcssa_i3336 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 77 'phi' 'base_0_lcssa_i3336' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i3336" [../src/ban.cpp:104]   --->   Operation 78 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.44ns)   --->   "%icmp_ln104_6 = icmp_ne  i2 %base_0_lcssa_i3336, i2 3" [../src/ban.cpp:104]   --->   Operation 79 'icmp' 'icmp_ln104_6' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 80 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_6, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 81 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 82 [2/2] (0.42ns)   --->   "%call_ln97 = call void @mul_body.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 82 'call' 'call_ln97' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.13>
ST_13 : Operation 83 [1/2] (1.13ns)   --->   "%call_ln97 = call void @mul_body.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 83 'call' 'call_ln97' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.47>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i2 0, void %.preheader.preheader, i2 %tmp, void %.lr.ph7.i"   --->   Operation 84 'phi' 'agg_result_p_0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc_load = load i32 %agg_result_num_5_loc"   --->   Operation 85 'load' 'agg_result_num_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc_load = load i32 %agg_result_num12_5_loc"   --->   Operation 86 'load' 'agg_result_num12_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc_load = load i32 %agg_result_num2_5_loc"   --->   Operation 87 'load' 'agg_result_num2_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%agg_result_num_7 = phi i32 %agg_result_num_5_loc_load, void %.lr.ph.i, i32 %agg_result_num_0_loc_load, void %codeRepl, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 89 'phi' 'agg_result_num_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%agg_result_num12_7 = phi i32 %agg_result_num12_5_loc_load, void %.lr.ph.i, i32 %agg_result_num12_0_loc_load, void %codeRepl, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 90 'phi' 'agg_result_num12_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_num2_7 = phi i32 %agg_result_num2_5_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %codeRepl, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 91 'phi' 'agg_result_num2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i2 %agg_result_p_0, void %.lr.ph.i, i2 0, void %codeRepl, i2 %tmp, void %.lr.ph7.i"   --->   Operation 92 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i2 %this_p_write_assign" [../src/ban.cpp:0]   --->   Operation 93 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln0" [../src/ban.cpp:200]   --->   Operation 94 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_7" [../src/ban.cpp:200]   --->   Operation 95 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num12_7" [../src/ban.cpp:200]   --->   Operation 96 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_7" [../src/ban.cpp:200]   --->   Operation 97 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln200 = ret i128 %mrv_3" [../src/ban.cpp:200]   --->   Operation 98 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.476ns
The critical path consists of the following:
	wire read operation ('b.num[2]') on port 'p_read35' [7]  (0 ns)
	'call' operation ('call_ln0') to 'mul_body.1_Pipeline_VITIS_LOOP_169_1' [27]  (0.476 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'mul_body.1_Pipeline_VITIS_LOOP_187_1' [28]  (0.873 ns)

 <State 5>: 0.476ns
The critical path consists of the following:
	'load' operation ('num_res_2_03_loc_load') on local variable 'num_res_2_03_loc' [29]  (0 ns)
	'call' operation ('call_ln0') to 'mul_body.1_Pipeline_VITIS_LOOP_21_1' [32]  (0.476 ns)

 <State 6>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'mul_body.1_Pipeline_VITIS_LOOP_21_1' [32]  (0.873 ns)

 <State 7>: 2.78ns
The critical path consists of the following:
	'load' operation ('agg_result_num_0_loc_load') on local variable 'agg_result_num_0_loc' [33]  (0 ns)
	'fcmp' operation ('tmp_s', ../src/ban.cpp:77) [42]  (2.78 ns)

 <State 8>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/ban.cpp:77) [42]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [43]  (0.287 ns)
	multiplexor before 'phi' operation ('agg_result_num_7') with incoming values : ('agg_result_num_0_loc_load') ('agg_result_num_2_loc_load') ('agg_result_num_5_loc_load') [78]  (0.476 ns)

 <State 9>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'mul_body.1_Pipeline_VITIS_LOOP_84_1' [46]  (0.446 ns)

 <State 10>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [47]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [49]  (0.991 ns)
	multiplexor before 'phi' operation ('agg_result_num_4') with incoming values : ('agg_result_num_0_loc_load') ('agg_result_num_2_loc_load') [63]  (0.427 ns)

 <State 11>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln92', ../src/ban.cpp:92) to 'mul_body.1_Pipeline_VITIS_LOOP_92_2' [53]  (0.446 ns)

 <State 12>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [57]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [58]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [60]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [67]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [67]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [70]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [71]  (0.208 ns)
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'mul_body.1_Pipeline_VITIS_LOOP_104_3' [72]  (0.427 ns)

 <State 13>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln97', ../src/ban.cpp:97) to 'mul_body.1_Pipeline_VITIS_LOOP_104_3' [72]  (1.13 ns)

 <State 14>: 0.476ns
The critical path consists of the following:
	'load' operation ('agg_result_num_5_loc_load') on local variable 'agg_result_num_5_loc' [73]  (0 ns)
	multiplexor before 'phi' operation ('agg_result_num_7') with incoming values : ('agg_result_num_0_loc_load') ('agg_result_num_2_loc_load') ('agg_result_num_5_loc_load') [78]  (0.476 ns)
	'phi' operation ('agg_result_num_7') with incoming values : ('agg_result_num_0_loc_load') ('agg_result_num_2_loc_load') ('agg_result_num_5_loc_load') [78]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
