set RTL_LIST [list \
    a25_core.v \
    a25_alu.v \
    a25_register_bank.v \
    a25_dcache.v \
    a25_config_defines.v \
    a25_barrel_shift.v \
    a25_write_back.v \
    a25_decode.v \
    a25_multiply.v \
    a25_fetch.v \
    a25_wishbone.v \
    a25_decompile.v \
    a25_icache.v \
    a25_mem.v \
    a25_coprocessor.v \
    a25_execute.v \
    generic_sram_line_en.v \
    generic_sram_byte_en.v \
    generic_iobuf.v \
    afifo.v \
    test_module.v \
    wb_ddr3_bridge.v \
    main_mem.v \
    wishbone_arbiter.v \
    ddr3_afifo.v \
    uart.v \
    boot_mem_wrapper.v \
    boot_mem.v \
    system.v \
    interrupt_controller.v \
    clocks_resets.v \
    system_config_defines.v \
    timer_module.v \
    eth_txcounters.v \
    eth_outputcontrol.v \
    eth_shiftreg.v \
    eth_miim.v \
    timescale.v \
    eth_defines.v \
    eth_spram_256x32.v \
    eth_fifo.v \
    eth_maccontrol.v \
    eth_txethmac.v \
    eth_cop.v \
    eth_rxcounters.v \
    eth_clockgen.v \
    eth_registers.v \
    eth_rxethmac.v \
    eth_rxaddrcheck.v \
    eth_transmitcontrol.v \
    eth_rxstatem.v \
    eth_crc.v \
    eth_receivecontrol.v \
    eth_register.v \
    eth_macstatus.v \
    eth_random.v \
    eth_top.v \
    eth_wishbone.v \
    eth_txstatem.v \
]
