reg_half.v,verilog,xil_defaultlib,../../../../lab8.srcs/sources_1/ip/reg_half/sim/reg_half.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
