This repository is my design for an ALU, CPU, RAM controller and register file along with the test-benches for every one of the designs to verify the proper functionallity of each one.
I have multiple tests in some to try and exams every edge case.
