Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Rosswell/Documents/Verilog/Counter/Top_Level_tb_isim_beh.exe" -prj "C:/Users/Rosswell/Documents/Verilog/Counter/Top_Level_tb_beh.prj" "work.Top_Level_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/pixel_controller.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/pixel_clk.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/hexto7segment.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/ad_mux.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/../../../Desktop/Counter/dflop.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/PED.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/disp_controller.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/debounce.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/counter.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/AISO.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/Top_Level.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/Verilog/Counter/Top_Level_tb.v" into library work
Analyzing Verilog file "C:/Xilinx_ISE_Design_Suite/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module dflop
Compiling module AISO
Compiling module debounce
Compiling module PED
Compiling module counter
Compiling module pixel_clk
Compiling module pixel_controller
Compiling module ad_mux
Compiling module hextosegment
Compiling module disp_controller
Compiling module Top_Level
Compiling module Top_Level_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/Rosswell/Documents/Verilog/Counter/Top_Level_tb_isim_beh.exe
Fuse Memory Usage: 27192 KB
Fuse CPU Usage: 546 ms
