// Seed: 1284007566
module module_0;
  specify
    if (id_1) (negedge id_2 => (id_3 +: id_2 - 1)) = (1'h0, 1 * id_2 - 1);
  endspecify module_2();
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output wor id_2,
    output supply0 id_3,
    output tri id_4,
    output tri id_5,
    input wand id_6,
    input wand id_7
);
  assign id_5 = id_1;
  module_0();
endmodule
module module_2 ();
  assign id_1 = 1;
  wire id_2;
  id_3(
      .id_0((id_2) == id_1)
  );
endmodule
