Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  6 16:56:29 2023
| Host         : DESKTOP-TIAKM48 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab6_Top_control_sets_placed.rpt
| Design       : Lab6_Top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   185 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           17 |
| Yes          | No                    | No                     |             252 |           92 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|       Clock Signal      |                       Enable Signal                      |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  clocks/slowclk/clk_out | pix_address_A/sixteen_Vert/counter_B/CE0                 |                                                |                1 |              2 |
|  clocks/slowclk/clk_out | pix_address_A/sixteen_Hor/counter_B/ff_counter_D_13      |                                                |                1 |              2 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/bottom_left/counter_A/CE0           |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_D/CE0_0                   |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_B/ship_counter/counter_C/ff_counter_D_2 |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_B/ship_counter/counter_A/ff_counter_C_2 |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_B/ship_counter/counter_B/ff_counter_B_1 |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | pix_address_A/sixteen_Vert/counter_A/CE0_0               |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/Top_left/counter_C/CE0              |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/score_counter/counter_A/CE0_0                |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_D/ship_counter/counter_B/CE0            |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_D/ship_counter/counter_C/CE0            |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_E/ship_counter/counter_B/CE0            |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_A/ship_counter/counter_B/CE0            |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/bottom_left/counter_A/CE0_1         |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_A/ship_counter/counter_C/CE0            |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/bottom_left/counter_D/CE0           |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/bottom_left/counter_B/CE0           |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/bottom_left/counter_C/CE0           |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/Top_left/counter_A/CE0              |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/Top_left/counter_C/CE0_0            |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/player_a/Top_left/counter_B/CE0              |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_C/ship_counter/counter_C/CE0            |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_C/ship_counter/counter_B/CE0            |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | clocks/slowclk/XLXI_38/I_36_31_n_0                       |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_D/CE0                     |                                                |                3 |              4 |
|  clocks/slowclk/clk_out | clocks/slowclk/XLXI_40/CEO                               |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | clocks/slowclk/XLXI_45/CEO                               |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | pix_address_A/sixteen_Hor/counter_A/ff_counter_B_2       |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | pix_address_A/sixteen_Hor/counter_B/CE0_0                |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | pix_address_A/sixteen_Hor/counter_B/CE0                  |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | clocks/slowclk/XLXI_39/CEO                               |                                                |                3 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_E/ship_counter/counter_C/CE0            |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_E/CE0                     |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_E/CE0_0                   |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_A/CE0_0                   |                                                |                1 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_A/CE0                     |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_C/CE0                     |                                                |                2 |              4 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_C/CE0_0                   |                                                |                1 |              4 |
|  clocks/slowclk/clk_out |                                                          | rgb_still_a/Big_state_machine_A/reset_time_big |                2 |              8 |
|  clocks/slowclk/clk_out |                                                          | rgb_still_a/ship_state_machine_E/reset_time_E  |                3 |              8 |
|  clocks/slowclk/clk_out |                                                          | rgb_still_a/ship_state_machine_A/reset_time_A  |                3 |              8 |
|  clocks/slowclk/clk_out |                                                          | rgb_still_a/ship_state_machine_B/reset_time_B  |                4 |              8 |
|  clocks/slowclk/clk_out |                                                          | rgb_still_a/ship_state_machine_C/reset_time_C  |                3 |              8 |
|  clocks/slowclk/clk_out |                                                          | rgb_still_a/ship_state_machine_D/reset_time_D  |                2 |              8 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_B/reload_B                |                                                |                7 |             20 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_E/reload_E                |                                                |                6 |             20 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_C/reload_C                |                                                |                4 |             20 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_D/reload_D                |                                                |                7 |             20 |
|  clocks/slowclk/clk_out | rgb_still_a/ship_state_machine_A/reload_A                |                                                |                6 |             20 |
|  clocks/slowclk/clk_out |                                                          |                                                |               53 |            115 |
+-------------------------+----------------------------------------------------------+------------------------------------------------+------------------+----------------+


