

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_46_2'
================================================================
* Date:           Mon Aug 12 18:54:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.356 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      333|      333|  1.665 us|  1.665 us|  333|  333|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_2  |      331|      331|        22|         10|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     19|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     172|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     172|    159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_142_p2  |         +|   0|  0|  12|          11|           6|
    |or_ln47_fu_115_p2   |        or|   0|  0|   5|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|          17|          13|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   11|         22|
    |ap_sig_allocacmp_nrm_load_2       |   9|          2|   32|         64|
    |i_2_fu_52                         |   9|          2|   11|         22|
    |nrm_fu_48                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 140|         29|   92|        193|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_199                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_fu_52                         |  11|   0|   11|          0|
    |i_reg_179                         |  11|   0|   11|          0|
    |mul_i_reg_205                     |  32|   0|   32|          0|
    |nrm_2_reg_215                     |  32|   0|   32|          0|
    |nrm_fu_48                         |  32|   0|   32|          0|
    |or_ln47_reg_189                   |   5|   0|    5|          0|
    |tmp_reg_185                       |   1|   0|    1|          0|
    |tmp_reg_185_pp0_iter1_reg         |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 172|   0|  172|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_opcode  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|zext_ln52_4          |   in|    5|     ap_none|                    zext_ln52_4|        scalar|
|a_s_address0         |  out|   10|   ap_memory|                            a_s|         array|
|a_s_ce0              |  out|    1|   ap_memory|                            a_s|         array|
|a_s_q0               |   in|   32|   ap_memory|                            a_s|         array|
|nrm_3_out            |  out|   32|      ap_vld|                      nrm_3_out|       pointer|
|nrm_3_out_ap_vld     |  out|    1|      ap_vld|                      nrm_3_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

