
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.069003                       # Number of seconds simulated
sim_ticks                                 69002733000                       # Number of ticks simulated
final_tick                                69002733000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 223828                       # Simulator instruction rate (inst/s)
host_op_rate                                   384995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              323787448                       # Simulator tick rate (ticks/s)
host_mem_usage                                 687112                       # Number of bytes of host memory used
host_seconds                                   213.11                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            73472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4159680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4233152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        73472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          73472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        33344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            33344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64995                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                66143                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            521                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 521                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1064769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            60282830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               61347599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1064769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1064769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           483227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                483227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           483227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1064769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           60282830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              61830826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        66143                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         521                       # Number of write requests accepted
system.mem_ctrl.readBursts                     132286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4229120                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     4032                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    28832                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4233152                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 33344                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                     126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              16500                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              16540                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              16520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              16502                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              16464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              16578                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              16542                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              16514                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                120                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                149                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                116                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                114                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                112                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    69002713500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                 132286                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                  1042                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65785                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    65797                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      277                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      266                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      50                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      54                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      54                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      55                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      56                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      56                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      57                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      57                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      55                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      55                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      55                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      56                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      56                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      55                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      56                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        13925                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     305.768330                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    243.797279                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    170.502040                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             26      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         2200     15.80%     15.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1797     12.90%     28.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255         1701     12.22%     41.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           97      0.70%     41.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383         2363     16.97%     58.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447          888      6.38%     65.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511          757      5.44%     70.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575         4096     29.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         13925                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           54                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2447.148148                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      26.969617                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   16708.223900                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-4095            52     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-8191            1      1.85%     98.15% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::118784-122879            1      1.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             54                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           54                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.685185                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.657340                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.987164                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                36     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                17     31.48%     98.15% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             54                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    2431295828                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               5404895828                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   991200000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18396.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40896.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         61.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      61.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.45                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.44                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.28                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    118410                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      725                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.60                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 77.79                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1035082.11                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.51                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              42361972.884000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              14921628.960000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             227006685.696000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy            1389406.872000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          133982644.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          144075333.906000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          9078263.409600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     166553161.252800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     1594865.341440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      283612859.587680                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            1024576822.229520                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              14.848351                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           65216127500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      54214500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      627142500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   50271589500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    781772156                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     3105206000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  14162808344                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      82                       # Number of BP lookups
system.cpu.branchPred.condPredicted                82                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                32                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26909322                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334874                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2850                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116849                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18313228                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        138005466                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      13324707                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.893182                       # CPI: cycles per instruction
system.cpu.ipc                               0.345640                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50852257     61.98%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               23853209     29.07%     91.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7334237      8.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 82046706                       # Class of committed instruction
system.cpu.tickCycles                       126524429                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        11481037                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1278339                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2039.116528                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32896708                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1280387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.692785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1054351000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2039.116528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1755                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35520367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35520367                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26836654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26836654                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6060054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6060054                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32896708                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32896708                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32896708                       # number of overall hits
system.cpu.dcache.overall_hits::total        32896708                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        68705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68705                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1274567                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1274567                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1343272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1343272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1343272                       # number of overall misses
system.cpu.dcache.overall_misses::total       1343272                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1060722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1060722500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  25799338500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25799338500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  26860061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26860061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  26860061000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26860061000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26905359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26905359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34239980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34239980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34239980                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34239980                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.173774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.173774                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039231                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039231                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039231                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15438.796303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15438.796303                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20241.649517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20241.649517                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19995.995599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19995.995599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19995.995599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19995.995599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1274875                       # number of writebacks
system.cpu.dcache.writebacks::total           1274875                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        62866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62866                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        62885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        62885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62885                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        68686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        68686                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1211701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1211701                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1280387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1280387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1280387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1280387                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    989957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    989957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19541301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19541301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20531258000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20531258000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20531258000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20531258000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037395                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037395                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037395                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037395                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14412.791544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14412.791544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16127.164210                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16127.164210                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16035.197171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16035.197171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16035.197171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16035.197171                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               448                       # number of replacements
system.cpu.icache.tags.tagsinuse           703.725915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18311987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14767.731452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   703.725915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.687232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.687232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          566                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18314468                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18314468                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     18311987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18311987                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18311987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18311987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18311987                       # number of overall hits
system.cpu.icache.overall_hits::total        18311987                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1241                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1241                       # number of overall misses
system.cpu.icache.overall_misses::total          1241                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    115601500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115601500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    115601500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115601500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    115601500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115601500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18313228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18313228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18313228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18313228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18313228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18313228                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 93151.893634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93151.893634                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 93151.893634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93151.893634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 93151.893634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93151.893634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1241                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    114361500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114361500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    114361500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114361500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    114361500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114361500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 92152.699436                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92152.699436                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 92152.699436                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92152.699436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 92152.699436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92152.699436                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2560415                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1278789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              331                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               69926                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1275396                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6066                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1211701                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1211701                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          69927                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2929                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3839113                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3842042                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        79360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    163536768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                163616128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2675                       # Total snoops (count)
system.l2bus.snoopTraffic                       33344                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1284303                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000262                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016197                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1283966     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      337      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1284303                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           2555082500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1860000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1920580500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2675                       # number of replacements
system.l2cache.tags.tagsinuse            55367.949483                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2494201                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                66143                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.709221                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   618.890568                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 54749.058915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009444                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.835404                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.844848                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63468                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63128                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.968445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20549431                       # Number of tag accesses
system.l2cache.tags.data_accesses            20549431                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1274875                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1274875                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1148636                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1148636                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           92                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        66756                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        66848                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               92                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1215392                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1215484                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              92                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1215392                       # number of overall hits
system.l2cache.overall_hits::total            1215484                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63065                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63065                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1149                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1930                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3079                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1149                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64995                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             66144                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1149                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64995                       # number of overall misses
system.l2cache.overall_misses::total            66144                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   5663069000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   5663069000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    111532500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    185188500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    296721000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    111532500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5848257500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5959790000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    111532500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5848257500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5959790000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1274875                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1274875                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1211701                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1211701                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1241                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        68686                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        69927                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1241                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1280387                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1281628                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1241                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1280387                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1281628                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.052047                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.052047                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.925866                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.028099                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.044032                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.925866                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050762                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051609                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.925866                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050762                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051609                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 89797.336082                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 89797.336082                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 97069.190601                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 95952.590674                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96369.275739                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 97069.190601                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 89980.113855                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 90103.259555                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 97069.190601                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 89980.113855                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 90103.259555                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             521                       # number of writebacks
system.l2cache.writebacks::total                  521                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           66                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           66                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63065                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63065                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1149                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1930                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3079                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1149                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64995                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        66144                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1149                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64995                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        66144                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5032419000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   5032419000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    100052500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    165888500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    265941000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    100052500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   5198307500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5298360000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    100052500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   5198307500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5298360000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.052047                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.052047                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.925866                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.028099                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.044032                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.925866                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050762                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051609                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.925866                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050762                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051609                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79797.336082                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79797.336082                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87077.893821                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85952.590674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86372.523547                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87077.893821                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 79980.113855                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80103.410740                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87077.893821                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 79980.113855                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80103.410740                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  69002733000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          521                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1888                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63065                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3078                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       134695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       134695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4266496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4266496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4266496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66143                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35318000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          165750836                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
