{"sha": "3924c9be0b45d920c140d56a7850b5a88b3eee5e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzkyNGM5YmUwYjQ1ZDkyMGMxNDBkNTZhNzg1MGI1YTg4YjNlZWU1ZQ==", "commit": {"author": {"name": "Georg-Johann Lay", "email": "avr@gjlay.de", "date": "2018-02-07T09:59:52Z"}, "committer": {"name": "Denis Chertykov", "email": "denisc@gcc.gnu.org", "date": "2018-02-07T09:59:52Z"}, "message": "re PR target/84209 ([avr] Don't split SP in split2)\n\n\tPR target/84209\n\t* config/avr/avr.h (GENERAL_REGNO_P, GENERAL_REG_P): New macros.\n\t* config/avr/avr.md: Only post-reload split REG-REG moves if\n\teither register is REGERAL_REG_P.\n\nFrom-SVN: r257440", "tree": {"sha": "eb39d2d25373089f569d598eb19f0f0873de6e6d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/eb39d2d25373089f569d598eb19f0f0873de6e6d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3924c9be0b45d920c140d56a7850b5a88b3eee5e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3924c9be0b45d920c140d56a7850b5a88b3eee5e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3924c9be0b45d920c140d56a7850b5a88b3eee5e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3924c9be0b45d920c140d56a7850b5a88b3eee5e/comments", "author": null, "committer": null, "parents": [{"sha": "07a6816e61d35c8b1a9e89e2699d47807f72e668", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/07a6816e61d35c8b1a9e89e2699d47807f72e668", "html_url": "https://github.com/Rust-GCC/gccrs/commit/07a6816e61d35c8b1a9e89e2699d47807f72e668"}], "stats": {"total": 12, "additions": 12, "deletions": 0}, "files": [{"sha": "7bcda10e22cb6909386a6379180f03be9c9e926c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3924c9be0b45d920c140d56a7850b5a88b3eee5e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3924c9be0b45d920c140d56a7850b5a88b3eee5e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3924c9be0b45d920c140d56a7850b5a88b3eee5e", "patch": "@@ -1,3 +1,10 @@\n+2018-02-07  Georg-Johann Lay  <avr@gjlay.de>\n+\n+\tPR target/84209\n+\t* config/avr/avr.h (GENERAL_REGNO_P, GENERAL_REG_P): New macros.\n+\t* config/avr/avr.md: Only post-reload split REG-REG moves if\n+\teither register is REGERAL_REG_P.\n+\n 2018-02-07  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR tree-optimization/84235"}, {"sha": "cf8e0bfd972c2ea18aef8266e0525d359d401ccc", "filename": "gcc/config/avr/avr.h", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3924c9be0b45d920c140d56a7850b5a88b3eee5e/gcc%2Fconfig%2Favr%2Favr.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3924c9be0b45d920c140d56a7850b5a88b3eee5e/gcc%2Fconfig%2Favr%2Favr.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Favr%2Favr.h?ref=3924c9be0b45d920c140d56a7850b5a88b3eee5e", "patch": "@@ -153,6 +153,9 @@ FIXME: DRIVER_SELF_SPECS has changed.\n \n #define FIRST_PSEUDO_REGISTER 36\n \n+#define GENERAL_REGNO_P(N)\tIN_RANGE (N, 2, 31)\n+#define GENERAL_REG_P(X)\t(REG_P (X) && GENERAL_REGNO_P (REGNO (X)))\n+\n #define FIXED_REGISTERS {\\\n   1,1,/* r0 r1 */\\\n   0,0,/* r2 r3 */\\"}, {"sha": "e619e695418c0ccfde8c737896a6ce61d39303f0", "filename": "gcc/config/avr/avr.md", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3924c9be0b45d920c140d56a7850b5a88b3eee5e/gcc%2Fconfig%2Favr%2Favr.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3924c9be0b45d920c140d56a7850b5a88b3eee5e/gcc%2Fconfig%2Favr%2Favr.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Favr%2Favr.md?ref=3924c9be0b45d920c140d56a7850b5a88b3eee5e", "patch": "@@ -3368,6 +3368,8 @@\n         (match_operand:HI 1 \"reg_or_0_operand\"))]\n   \"optimize\n    && reload_completed\n+   && GENERAL_REG_P (operands[0])\n+   && (operands[1] == const0_rtx || GENERAL_REG_P (operands[1]))\n    && (!AVR_HAVE_MOVW\n        || const0_rtx == operands[1])\"\n   [(set (match_dup 2) (match_dup 3))"}]}