// Seed: 398780313
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  initial begin
    id_2 = id_6 <-> id_8 == id_5[1];
    id_7 = 1;
  end
  type_8(
      id_4, 1, 1, 1, 1'b0
  );
endmodule
