// Seed: 1994964959
module module_0 (
    input  wand  id_0,
    output tri0  id_1,
    output wand  id_2,
    output tri1  id_3,
    output tri1  id_4,
    output tri0  id_5,
    input  wand  id_6,
    output uwire id_7,
    output wire  id_8,
    input  uwire id_9,
    input  wand  id_10
);
  assign id_8 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wire id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    input wand id_8,
    input wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    input logic id_12,
    output uwire id_13,
    output wand id_14,
    output logic id_15,
    input tri0 id_16,
    input wor id_17
);
  always_ff @(posedge 1'b0 or 1) id_15 <= id_12;
  `define pp_19 (  pp_20  )  0
  wire id_21;
  module_0(
      id_0, id_2, id_2, id_4, id_4, id_14, id_17, id_14, id_2, id_3, id_9
  ); id_22(
      id_17, id_8
  );
  wire id_23;
  assign `pp_19 = 1;
  wire id_24;
endmodule
