{"vcs1":{"timestamp_begin":1681691751.779211163, "rt":0.81, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1681691752.621698451, "rt":0.89, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681691753.536428839, "rt":0.70, "ut":0.06, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691751.477720805}
{"VCS_COMP_START_TIME": 1681691751.477720805}
{"VCS_COMP_END_TIME": 1681691754.819660399}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339964}}
{"stitch_vcselab": {"peak_mem": 222604}}
