SJTU Computer Organizaion Lab
============================================
This is a repo for MIPS CPU written in Verilog HDL and a simulation of MIPS CPU in C++.

# File Structure
- MIPS_verilog
    - lab_source
        - lab1
        - lab2
        - lab3
        - lab4
        - lab5: implementation of MIPS single cycle CPU in Verilog
        - lab5_board
        - lab6: implementation of MIPS pipeline CPU, which solves control hazard
        - lab6_board
    - lab_report
        - six Chinese report for organization lab
- MIPS_Cpp
    - MIPS_simulator: MIPS simulator implemented in VC++
    - MIPS_cpp_report.pdf: report for the MIPS simulator
    
# License
MIT license.