<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(14,8-14,18) (VHDL-1012) analyzing entity async_fifo
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(30,14-30,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd(19,8-19,16) (VHDL-1012) analyzing entity calc_ber
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd(31,14-31,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd(57,8-57,17) (VHDL-1012) analyzing entity dec_8b10b
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd(67,14-67,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd(26,8-26,20) (VHDL-1012) analyzing entity deserializer
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd(37,14-37,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd(25,8-25,13) (VHDL-1012) analyzing entity ft601
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd(56,14-56,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(21,8-21,17) (VHDL-1012) analyzing entity prng_recv
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(42,14-42,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(26,8-26,11) (VHDL-1012) analyzing entity top
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(58,14-58,21) (VHDL-1010) analyzing architecture rtl_top
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(14,8-14,13) (VHDL-1012) analyzing entity ddrx1
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(26,14-26,23) (VHDL-1010) analyzing architecture structure
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd(26,8-26,11) (VHDL-1067) elaborating top(rtl_top)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd(26,8-26,20) (VHDL-1067) elaborating deserializer_uniq_0(rtl)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(14,8-14,13) (VHDL-1067) elaborating ddrx1_uniq_0(Structure)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(69,5-71,22) (VHDL-1399) going to verilog side to elaborate module IDDRXE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1566,8-1566,14) (VERI-1018) compiling module IDDRXE_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1566,1-1571,10) (VERI-9000) elaborating module 'IDDRXE_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(69,5-71,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(73,5-74,64) (VHDL-1399) going to verilog side to elaborate module DLLDELC
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681,8-1681,15) (VERI-1018) compiling module DLLDELC_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681,1-1687,10) (VERI-9000) elaborating module 'DLLDELC_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(73,5-74,64) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(76,5-80,57) (VHDL-1399) going to verilog side to elaborate module DQSDLLC
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656,8-1656,15) (VERI-1018) compiling module DQSDLLC_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656,1-1666,10) (VERI-9000) elaborating module 'DQSDLLC_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(76,5-80,57) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(82,5-84,51) (VHDL-1399) going to verilog side to elaborate module DELAYE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,8-1668,14) (VERI-1018) compiling module DELAYE_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(82,5-84,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(86,5-87,39) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(86,5-87,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(89,5-90,50) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_2'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd(89,5-90,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd(57,8-57,17) (VHDL-1067) elaborating dec_8b10b_uniq_0(behavioral)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd(21,8-21,17) (VHDL-1067) elaborating prng_recv_uniq_0(rtl)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd(19,8-19,16) (VHDL-1067) elaborating calc_ber_uniq_0(rtl)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(14,8-14,18) (VHDL-1067) elaborating async_fifo_uniq_0(Structure)
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(83,5-103,27) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(83,5-103,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(105,5-106,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(105,5-106,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(108,5-109,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(108,5-109,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(111,5-131,45) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd(111,5-131,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd(25,8-25,13) (VHDL-1067) elaborating ft601_uniq_0(rtl)
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1566,1-1571,10) (VERI-9000) elaborating module 'IDDRXE_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681,1-1687,10) (VERI-9000) elaborating module 'DLLDELC_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656,1-1666,10) (VERI-9000) elaborating module 'DQSDLLC_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_2'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>