#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 10 12:13:09 2017
# Process ID: 6172
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7492 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\GrandTheftAuto\mjpeg\jpeg\jpeg.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 767.496 ; gain = 123.434
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:11 . Memory (MB): peak = 1122.535 ; gain = 325.352
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1126.598 ; gain = 2.160
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ready_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:28]
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
ERROR: [VRFC 10-426] cannot find port Clk on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:29]
ERROR: [VRFC 10-426] cannot find port reset_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:31]
ERROR: [VRFC 10-426] cannot find port error_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:33]
ERROR: [VRFC 10-426] cannot find port red_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:35]
ERROR: [VRFC 10-426] cannot find port green_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:36]
ERROR: [VRFC 10-426] cannot find port blue_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:37]
ERROR: [VRFC 10-426] cannot find port width_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:38]
ERROR: [VRFC 10-426] cannot find port height_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:39]
ERROR: [VRFC 10-426] cannot find port datavalid_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:41]
ERROR: [VRFC 10-426] cannot find port datavalid_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:42]
ERROR: [VRFC 10-426] cannot find port ready_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:43]
ERROR: [VRFC 10-426] cannot find port ready_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:44]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port context_o [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.570 ; gain = 9.973
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:02:04 ; elapsed = 00:01:52 . Memory (MB): peak = 1168.680 ; gain = 371.496
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Mar 10 12:47:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.316 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1533.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ready_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:28]
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
ERROR: [VRFC 10-426] cannot find port Clk on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:29]
ERROR: [VRFC 10-426] cannot find port reset_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:31]
ERROR: [VRFC 10-426] cannot find port error_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:33]
ERROR: [VRFC 10-426] cannot find port red_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:35]
ERROR: [VRFC 10-426] cannot find port green_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:36]
ERROR: [VRFC 10-426] cannot find port blue_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:37]
ERROR: [VRFC 10-426] cannot find port width_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:38]
ERROR: [VRFC 10-426] cannot find port height_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:39]
ERROR: [VRFC 10-426] cannot find port datavalid_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:41]
ERROR: [VRFC 10-426] cannot find port datavalid_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:42]
ERROR: [VRFC 10-426] cannot find port ready_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:43]
ERROR: [VRFC 10-426] cannot find port ready_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:44]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port context_o [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1533.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1533.316 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 1533.316 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1533.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ready_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:28]
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
ERROR: [VRFC 10-426] cannot find port Clk on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:29]
ERROR: [VRFC 10-426] cannot find port reset_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:31]
ERROR: [VRFC 10-426] cannot find port error_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:33]
ERROR: [VRFC 10-426] cannot find port red_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:35]
ERROR: [VRFC 10-426] cannot find port green_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:36]
ERROR: [VRFC 10-426] cannot find port blue_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:37]
ERROR: [VRFC 10-426] cannot find port width_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:38]
ERROR: [VRFC 10-426] cannot find port height_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:39]
ERROR: [VRFC 10-426] cannot find port datavalid_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:41]
ERROR: [VRFC 10-426] cannot find port datavalid_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:42]
ERROR: [VRFC 10-426] cannot find port ready_i on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:43]
ERROR: [VRFC 10-426] cannot find port ready_o on this module [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:44]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port context_o [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1533.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1533.316 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_2]
launch_runs synth_2 -jobs 2
[Fri Mar 10 13:35:25 2017] Launched synth_2...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.984 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
Finished Parsing XDC File [c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'edge_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1676.352 ; gain = 141.367
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module bindec
INFO: [VRFC 10-311] analyzing module bindec__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module compare__1
INFO: [VRFC 10-311] analyzing module compare__2
INFO: [VRFC 10-311] analyzing module compare__3
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1676.352 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.jpeg_YCbCr2RGB
Compiling module xil_defaultlib.jpeg_check_FF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.jpeg_checkff_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.jpeg_dequant_multiplier_mult_gen...
Compiling module xil_defaultlib.jpeg_dequant_multiplier
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_...
Compiling module xil_defaultlib.jpeg_qt_sr
Compiling module xil_defaultlib.jpeg_qt_sr_HD7
Compiling module xil_defaultlib.jpeg_qt_sr_HD5
Compiling module xil_defaultlib.jpeg_qt_sr_HD9
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.jpeg_dequantize
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.jpeg_dezigzag
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.jpeg_header
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.jpeg_ht_nr_of_symbols
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_...
Compiling module xil_defaultlib.jpeg_ht_tables
Compiling module xil_defaultlib.jpeg_huffman_input_sr
Compiling module xil_defaultlib.jpeg_huffman
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_idct_core_12
Compiling module xil_defaultlib.jpeg_idct
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.jpeg_input_fifo
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD11
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD13
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer
Compiling module xil_defaultlib.jpeg_upsampling
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.bindec__1
Compiling module xil_defaultlib.bindec
Compiling module xil_defaultlib.blk_mem_gen_mux__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.compare__1
Compiling module xil_defaultlib.compare__2
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare__3
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_1_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_1
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 13:58:16 2017...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:04:26 . Memory (MB): peak = 1676.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '266' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 0002 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 0004 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 800b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 0006 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 0008 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8013 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 000a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 000c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 801b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 000e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 0010 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8023 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 0012 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 0014 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 802b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 0016 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 0018 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8033 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 001a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 001c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 803b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 001e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 0020 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8043 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 0022 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 0024 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 804b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 0026 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 0028 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 8053 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 002a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 002c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 805b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 002e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 0030 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 8063 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 0032 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 0034 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 806b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 0036 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 0038 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 8073 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 003a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 003c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 807b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 003e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 0040 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8083 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8107 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8107 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 0042 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 810f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 810f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 0044 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 808b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 8117 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 8117 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 0046 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 811f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 811f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 0048 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8093 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8127 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8127 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 004a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 812f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 812f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 004c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 809b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 8137 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 8137 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 004e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 813f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 813f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 0050 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 80a3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 8147 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 8147 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 0052 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 814f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 814f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 0054 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 80ab (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 8157 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 8157 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 0056 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 815f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 815f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 0058 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 80b3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 8167 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 8167 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 005a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 816f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 816f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 005c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 80bb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 8177 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 8177 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 005e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 817f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 817f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 0060 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 80c3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 8187 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 8187 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 0062 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 818f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 818f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 0064 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 80cb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 8197 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 8197 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 0066 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 819f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 819f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 0068 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 80d3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 81a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 81a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 006a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 81af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 81af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 006c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 80db (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 81b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 81b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 006e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 81bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 81bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 0070 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 80e3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 81c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 81c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 0072 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 81cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 81cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 0074 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 80eb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 81d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 81d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 0076 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 81df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 81df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 0078 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 80f3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 81e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 81e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 007a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 81ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 81ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 007c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 80fb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 81f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 81f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 007e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 81ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 81ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:43 ; elapsed = 00:02:09 . Memory (MB): peak = 1693.934 ; gain = 5.625
xsim: Time (s): cpu = 00:00:51 ; elapsed = 00:02:25 . Memory (MB): peak = 1693.934 ; gain = 17.582
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:01:40 ; elapsed = 00:07:48 . Memory (MB): peak = 1693.934 ; gain = 158.949
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000 ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 0002 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 0004 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 800b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 0006 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 0008 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8013 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 000a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 000c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 801b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 000e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 0010 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8023 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 0012 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 0014 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 802b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 0016 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 0018 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8033 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 001a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 001c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 803b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 001e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 0020 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8043 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 0022 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 0024 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 804b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 0026 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 0028 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 8053 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 002a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 002c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 805b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 002e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 0030 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 8063 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 0032 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 0034 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 806b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 0036 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 0038 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 8073 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 003a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 003c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 807b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 003e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 0040 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8083 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8107 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8107 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 0042 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 810f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 810f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 0044 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 808b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 8117 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 8117 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 0046 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 811f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 811f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 0048 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8093 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8127 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8127 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 004a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 812f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 812f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 004c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 809b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 8137 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 8137 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 004e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 813f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 813f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 0050 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 80a3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 8147 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 8147 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 0052 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 814f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 814f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 0054 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 80ab (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 8157 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 8157 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 0056 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 815f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 815f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 0058 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 80b3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 8167 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 8167 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 005a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 816f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 816f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 005c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 80bb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 8177 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 8177 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 005e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 817f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 817f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 0060 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 80c3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 8187 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 8187 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 0062 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 818f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 818f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 0064 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 80cb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 8197 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 8197 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 0066 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 819f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 819f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 0068 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 80d3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 81a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 81a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 006a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 81af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 81af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 006c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 80db (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 81b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 81b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 006e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 81bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 81bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 0070 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 80e3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 81c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 81c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 0072 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 81cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 81cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 0074 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 80eb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 81d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 81d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 0076 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 81df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 81df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 0078 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 80f3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 81e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 81e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 007a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 81ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 81ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 007c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 80fb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 81f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 81f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 007e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 81ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 81ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:53 ; elapsed = 00:02:51 . Memory (MB): peak = 1718.344 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1718.344 ; gain = 0.000
run 50000 ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15450.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 0002 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15460.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 0004 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 800b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15470.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 0006 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 800f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15480.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 0008 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8013 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15490.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 000a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 8017 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15500.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 000c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 801b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15510.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 000e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15520.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 0010 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8023 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15530.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 0012 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 8027 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15540.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 0014 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 802b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15550.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 0016 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 802f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15560.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 0018 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8033 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15570.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 001a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 8037 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15580.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 001c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 803b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15590.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 001e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 803f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 15600.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 0020 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8043 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 0022 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 8047 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22450.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 0024 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 804b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22460.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 0026 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 804f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22470.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 0028 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 8053 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22480.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 002a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 8057 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22490.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 002c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 805b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22500.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 002e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 805f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22510.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 0030 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 8063 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22520.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 0032 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 8067 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22530.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 0034 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 806b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22540.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 0036 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 806f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22550.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 0038 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 8073 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22560.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 003a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 8077 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22570.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 003c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 807b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22580.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 003e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 807f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 22590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 0040 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8083 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8107 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29430.000 ns.
A read was performed on address 8107 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 0042 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 8087 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 810f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29440.000 ns.
A read was performed on address 810f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 0044 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 808b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 8117 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29450.000 ns.
A read was performed on address 8117 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 0046 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 808f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 811f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29460.000 ns.
A read was performed on address 811f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 0048 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8093 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8127 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29470.000 ns.
A read was performed on address 8127 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 004a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 8097 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 812f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29480.000 ns.
A read was performed on address 812f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 004c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 809b (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 8137 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29490.000 ns.
A read was performed on address 8137 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 004e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 809f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 813f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29500.000 ns.
A read was performed on address 813f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 0050 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 80a3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 8147 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29510.000 ns.
A read was performed on address 8147 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 0052 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 80a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 814f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29520.000 ns.
A read was performed on address 814f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 0054 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 80ab (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 8157 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29530.000 ns.
A read was performed on address 8157 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 0056 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 80af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 815f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29540.000 ns.
A read was performed on address 815f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 0058 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 80b3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 8167 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29550.000 ns.
A read was performed on address 8167 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 005a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 80b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 816f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29560.000 ns.
A read was performed on address 816f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 005c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 80bb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 8177 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29570.000 ns.
A read was performed on address 8177 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 005e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 817f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 29580.000 ns.
A read was performed on address 817f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 0060 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 80c3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 8187 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36440.000 ns.
A read was performed on address 8187 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 0062 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 80c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 818f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36450.000 ns.
A read was performed on address 818f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 0064 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 80cb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 8197 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36460.000 ns.
A read was performed on address 8197 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 0066 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 80cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 819f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36470.000 ns.
A read was performed on address 819f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 0068 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 80d3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 81a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36480.000 ns.
A read was performed on address 81a7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 006a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 80d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 81af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36490.000 ns.
A read was performed on address 81af (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 006c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 80db (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 81b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36500.000 ns.
A read was performed on address 81b7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 006e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 80df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 81bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36510.000 ns.
A read was performed on address 81bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 0070 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 80e3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 81c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36520.000 ns.
A read was performed on address 81c7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 0072 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 80e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 81cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36530.000 ns.
A read was performed on address 81cf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 0074 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 80eb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 81d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36540.000 ns.
A read was performed on address 81d7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 0076 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 80ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 81df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36550.000 ns.
A read was performed on address 81df (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 0078 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 80f3 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 81e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36560.000 ns.
A read was performed on address 81e7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 007a (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 80f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 81ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36570.000 ns.
A read was performed on address 81ef (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 007c (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 80fb (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 81f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36580.000 ns.
A read was performed on address 81f7 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 007e (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 81ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 36590.000 ns.
A read was performed on address 81ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:01:11 ; elapsed = 00:03:40 . Memory (MB): peak = 1718.344 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 2
[Fri Mar 10 14:44:36 2017] Launched synth_2...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1726.707 ; gain = 0.000
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1727.305 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1727.305 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module bindec
INFO: [VRFC 10-311] analyzing module bindec__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module compare__1
INFO: [VRFC 10-311] analyzing module compare__2
INFO: [VRFC 10-311] analyzing module compare__3
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1727.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.jpeg_YCbCr2RGB
Compiling module xil_defaultlib.jpeg_check_FF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.jpeg_checkff_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.jpeg_dequant_multiplier_mult_gen...
Compiling module xil_defaultlib.jpeg_dequant_multiplier
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_...
Compiling module xil_defaultlib.jpeg_qt_sr
Compiling module xil_defaultlib.jpeg_qt_sr_HD7
Compiling module xil_defaultlib.jpeg_qt_sr_HD5
Compiling module xil_defaultlib.jpeg_qt_sr_HD9
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.jpeg_dequantize
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.jpeg_dezigzag
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.jpeg_header
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.jpeg_ht_nr_of_symbols
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_...
Compiling module xil_defaultlib.jpeg_ht_tables
Compiling module xil_defaultlib.jpeg_huffman_input_sr
Compiling module xil_defaultlib.jpeg_huffman
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_idct_core_12
Compiling module xil_defaultlib.jpeg_idct
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.jpeg_input_fifo
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD11
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD13
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer
Compiling module xil_defaultlib.jpeg_upsampling
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.bindec__1
Compiling module xil_defaultlib.bindec
Compiling module xil_defaultlib.blk_mem_gen_mux__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.compare__1
Compiling module xil_defaultlib.compare__2
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare__3
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_1_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_1
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 16:02:04 2017...
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:10:12 . Memory (MB): peak = 1727.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '612' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 1727.305 ; gain = 0.000
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:02:19 . Memory (MB): peak = 1727.305 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:01:02 ; elapsed = 00:13:13 . Memory (MB): peak = 1727.305 ; gain = 0.000
run 50000 ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1727.305 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 2
[Fri Mar 10 18:05:01 2017] Launched synth_2...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1740.922 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 2
[Fri Mar 10 18:12:28 2017] Launched synth_2...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1740.922 ; gain = 0.000
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1742.289 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1742.289 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module bindec
INFO: [VRFC 10-311] analyzing module bindec__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module compare__1
INFO: [VRFC 10-311] analyzing module compare__2
INFO: [VRFC 10-311] analyzing module compare__3
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1742.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.jpeg_YCbCr2RGB
Compiling module xil_defaultlib.jpeg_check_FF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.jpeg_checkff_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.jpeg_dequant_multiplier_mult_gen...
Compiling module xil_defaultlib.jpeg_dequant_multiplier
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_...
Compiling module xil_defaultlib.jpeg_qt_sr
Compiling module xil_defaultlib.jpeg_qt_sr_HD7
Compiling module xil_defaultlib.jpeg_qt_sr_HD5
Compiling module xil_defaultlib.jpeg_qt_sr_HD9
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.jpeg_dequantize
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.jpeg_dezigzag
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.jpeg_header
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.jpeg_ht_nr_of_symbols
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_...
Compiling module xil_defaultlib.jpeg_ht_tables
Compiling module xil_defaultlib.jpeg_huffman_input_sr
Compiling module xil_defaultlib.jpeg_huffman
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_idct_core_12
Compiling module xil_defaultlib.jpeg_idct
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.jpeg_input_fifo
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD11
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD13
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer
Compiling module xil_defaultlib.jpeg_upsampling
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.bindec__1
Compiling module xil_defaultlib.bindec
Compiling module xil_defaultlib.blk_mem_gen_mux__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.compare__1
Compiling module xil_defaultlib.compare__2
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare__3
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_1_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_1
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 19:34:41 2017...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:05:21 . Memory (MB): peak = 1742.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '321' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1742.289 ; gain = 0.000
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:02:18 . Memory (MB): peak = 1742.289 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:08:20 . Memory (MB): peak = 1742.289 ; gain = 0.000
run 50000 ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:31 ; elapsed = 00:01:52 . Memory (MB): peak = 1742.289 ; gain = 0.000
run 100000 ns
run: Time (s): cpu = 00:00:23 ; elapsed = 00:03:37 . Memory (MB): peak = 1742.289 ; gain = 0.000
run 100000 ns
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:03:12 . Memory (MB): peak = 1742.289 ; gain = 0.000
run 100000 ns
run: Time (s): cpu = 00:00:34 ; elapsed = 00:02:44 . Memory (MB): peak = 1742.289 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {321000} -objects [get_filesets sim_1]
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg}
reset_run synth_2
launch_runs synth_2 -jobs 2
[Fri Mar 10 20:28:32 2017] Launched synth_2...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1776.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1776.418 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module bindec
INFO: [VRFC 10-311] analyzing module bindec__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module compare__1
INFO: [VRFC 10-311] analyzing module compare__2
INFO: [VRFC 10-311] analyzing module compare__3
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.jpeg_YCbCr2RGB
Compiling module xil_defaultlib.jpeg_check_FF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.jpeg_checkff_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.jpeg_dequant_multiplier_mult_gen...
Compiling module xil_defaultlib.jpeg_dequant_multiplier
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_...
Compiling module xil_defaultlib.jpeg_qt_sr
Compiling module xil_defaultlib.jpeg_qt_sr_HD7
Compiling module xil_defaultlib.jpeg_qt_sr_HD5
Compiling module xil_defaultlib.jpeg_qt_sr_HD9
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.jpeg_dequantize
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.jpeg_dezigzag
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.jpeg_header
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.jpeg_ht_nr_of_symbols
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_...
Compiling module xil_defaultlib.jpeg_ht_tables
Compiling module xil_defaultlib.jpeg_huffman_input_sr
Compiling module xil_defaultlib.jpeg_huffman
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_idct_core_12
Compiling module xil_defaultlib.jpeg_idct
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.jpeg_input_fifo
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD11
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD13
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer
Compiling module xil_defaultlib.jpeg_upsampling
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.bindec__1
Compiling module xil_defaultlib.bindec
Compiling module xil_defaultlib.blk_mem_gen_mux__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.compare__1
Compiling module xil_defaultlib.compare__2
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare__3
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_1_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_1
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 21:37:37 2017...
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:05:24 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '325' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 321000
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:03:04 ; elapsed = 00:11:11 . Memory (MB): peak = 1776.418 ; gain = 0.000
xsim: Time (s): cpu = 00:03:10 ; elapsed = 00:11:54 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 321000
launch_simulation: Time (s): cpu = 00:03:30 ; elapsed = 00:18:13 . Memory (MB): peak = 1776.418 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 2
[Fri Mar 10 22:04:48 2017] Launched synth_2...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1776.418 ; gain = 0.000
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1776.418 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_2'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v"
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj jpeg_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables
INFO: [VRFC 10-311] analyzing module jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD11
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_HD13
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD12
INFO: [VRFC 10-311] analyzing module jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module image_processor
INFO: [VRFC 10-311] analyzing module jpeg
INFO: [VRFC 10-311] analyzing module jpeg_YCbCr2RGB
INFO: [VRFC 10-311] analyzing module jpeg_check_FF
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo
INFO: [VRFC 10-311] analyzing module jpeg_dequant_multiplier
INFO: [VRFC 10-311] analyzing module jpeg_dequantize
INFO: [VRFC 10-311] analyzing module jpeg_dezigzag
INFO: [VRFC 10-311] analyzing module jpeg_header
INFO: [VRFC 10-311] analyzing module jpeg_ht_nr_of_symbols
INFO: [VRFC 10-311] analyzing module jpeg_huffman
INFO: [VRFC 10-311] analyzing module jpeg_huffman_input_sr
INFO: [VRFC 10-311] analyzing module jpeg_idct
INFO: [VRFC 10-311] analyzing module jpeg_idct_core_12
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD5
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD7
INFO: [VRFC 10-311] analyzing module jpeg_qt_sr_HD9
INFO: [VRFC 10-311] analyzing module jpeg_upsampling
INFO: [VRFC 10-311] analyzing module bindec
INFO: [VRFC 10-311] analyzing module bindec__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized1
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module compare__1
INFO: [VRFC 10-311] analyzing module compare__2
INFO: [VRFC 10-311] analyzing module compare__3
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-311] analyzing module jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processor
WARNING: [VRFC 10-1195] overwriting previous definition of module image_processor [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-1195] overwriting previous definition of module edge_detector [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/edge_detector.v:23]
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '27' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.jpeg_YCbCr2RGB
Compiling module xil_defaultlib.jpeg_check_FF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.jpeg_checkff_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.jpeg_dequant_multiplier_mult_gen...
Compiling module xil_defaultlib.jpeg_dequant_multiplier
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_...
Compiling module xil_defaultlib.jpeg_qt_sr
Compiling module xil_defaultlib.jpeg_qt_sr_HD7
Compiling module xil_defaultlib.jpeg_qt_sr_HD5
Compiling module xil_defaultlib.jpeg_qt_sr_HD9
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.jpeg_dequantize
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.jpeg_dezigzag
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.jpeg_header
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.jpeg_ht_nr_of_symbols
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_...
Compiling module xil_defaultlib.jpeg_ht_tables
Compiling module xil_defaultlib.jpeg_huffman_input_sr
Compiling module xil_defaultlib.jpeg_huffman
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_idct_core_12
Compiling module xil_defaultlib.jpeg_idct
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.jpeg_input_fifo
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD11
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD13
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer
Compiling module xil_defaultlib.jpeg_upsampling
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.bindec__1
Compiling module xil_defaultlib.bindec
Compiling module xil_defaultlib.blk_mem_gen_mux__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.compare__1
Compiling module xil_defaultlib.compare__2
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare__3
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_1_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_1
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 10 23:19:04 2017...
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:04:51 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '292' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 321000
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 25570.000 ns.
A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 90750.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address 0800 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[1].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address 9003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[2].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : jpeg_testbench.jpeg_decoder.jpeg_buffer.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[4].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram.genblk1.INT_RAMB_TDP.chk_for_col_msg at simulation time 246110.000 ns.
A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
run: Time (s): cpu = 00:02:42 ; elapsed = 00:11:37 . Memory (MB): peak = 1776.418 ; gain = 0.000
xsim: Time (s): cpu = 00:02:47 ; elapsed = 00:11:51 . Memory (MB): peak = 1776.418 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 321000
launch_simulation: Time (s): cpu = 00:03:07 ; elapsed = 00:17:47 . Memory (MB): peak = 1776.418 ; gain = 0.000
