lbl_80352770:
/* 80352770 00000000  7C 08 02 A6 */	mflr r0
/* 80352774 00000004  3C 80 80 3D */	lis r4, LIT_266@ha
/* 80352778 00000008  90 01 00 04 */	stw r0, 4(r1)
/* 8035277C 0000000C  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80352780 00000010  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80352784 00000014  3B E4 1C F8 */	addi r31, r4, LIT_266@l
/* 80352788 00000018  93 C1 00 10 */	stw r30, 0x10(r1)
/* 8035278C 0000001C  3B C3 00 00 */	addi r30, r3, 0
lbl_80352790:
/* 80352790 00000000  4B FF FC B1 */	bl DSPCheckMailFromDSP
/* 80352794 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80352798 00000008  41 82 FF F8 */	beq lbl_80352790
/* 8035279C 0000000C  4B FF FC B5 */	bl DSPReadMailFromDSP
/* 803527A0 00000010  90 61 00 0C */	stw r3, 0xc(r1)
/* 803527A4 00000014  3C 60 80 F4 */	lis r3, 0x80F4 /* 80F3A001@ha */
/* 803527A8 00000018  38 63 A0 01 */	addi r3, r3, 0xA001 /* 80F3A001@l */
/* 803527AC 0000001C  4B FF FC BD */	bl DSPSendMailToDSP
lbl_803527B0:
/* 803527B0 00000000  4B FF FC 81 */	bl DSPCheckMailToDSP
/* 803527B4 00000004  28 03 00 00 */	cmplwi r3, 0
/* 803527B8 00000008  40 82 FF F8 */	bne lbl_803527B0
/* 803527BC 0000000C  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 803527C0 00000010  4B FF FC A9 */	bl DSPSendMailToDSP
lbl_803527C4:
/* 803527C4 00000000  4B FF FC 6D */	bl DSPCheckMailToDSP
/* 803527C8 00000004  28 03 00 00 */	cmplwi r3, 0
/* 803527CC 00000008  40 82 FF F8 */	bne lbl_803527C4
/* 803527D0 0000000C  3C 60 80 F4 */	lis r3, 0x80F4 /* 80F3C002@ha */
/* 803527D4 00000010  38 63 C0 02 */	addi r3, r3, 0xC002 /* 80F3C002@l */
/* 803527D8 00000014  4B FF FC 91 */	bl DSPSendMailToDSP
lbl_803527DC:
/* 803527DC 00000000  4B FF FC 55 */	bl DSPCheckMailToDSP
/* 803527E0 00000004  28 03 00 00 */	cmplwi r3, 0
/* 803527E4 00000008  40 82 FF F8 */	bne lbl_803527DC
/* 803527E8 0000000C  80 1E 00 14 */	lwz r0, 0x14(r30)
/* 803527EC 00000010  54 03 04 3E */	clrlwi r3, r0, 0x10
/* 803527F0 00000014  4B FF FC 79 */	bl DSPSendMailToDSP
lbl_803527F4:
/* 803527F4 00000000  4B FF FC 3D */	bl DSPCheckMailToDSP
/* 803527F8 00000004  28 03 00 00 */	cmplwi r3, 0
/* 803527FC 00000008  40 82 FF F8 */	bne lbl_803527F4
/* 80352800 0000000C  3C 60 80 F4 */	lis r3, 0x80F4 /* 80F3A002@ha */
/* 80352804 00000010  38 63 A0 02 */	addi r3, r3, 0xA002 /* 80F3A002@l */
/* 80352808 00000014  4B FF FC 61 */	bl DSPSendMailToDSP
lbl_8035280C:
/* 8035280C 00000000  4B FF FC 25 */	bl DSPCheckMailToDSP
/* 80352810 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80352814 00000008  40 82 FF F8 */	bne lbl_8035280C
/* 80352818 0000000C  80 7E 00 10 */	lwz r3, 0x10(r30)
/* 8035281C 00000010  4B FF FC 4D */	bl DSPSendMailToDSP
lbl_80352820:
/* 80352820 00000000  4B FF FC 11 */	bl DSPCheckMailToDSP
/* 80352824 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80352828 00000008  40 82 FF F8 */	bne lbl_80352820
/* 8035282C 0000000C  3C 60 80 F4 */	lis r3, 0x80F4 /* 80F3B002@ha */
/* 80352830 00000010  38 63 B0 02 */	addi r3, r3, 0xB002 /* 80F3B002@l */
/* 80352834 00000014  4B FF FC 35 */	bl DSPSendMailToDSP
lbl_80352838:
/* 80352838 00000000  4B FF FB F9 */	bl DSPCheckMailToDSP
/* 8035283C 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80352840 00000008  40 82 FF F8 */	bne lbl_80352838
/* 80352844 0000000C  38 60 00 00 */	li r3, 0
/* 80352848 00000010  4B FF FC 21 */	bl DSPSendMailToDSP
lbl_8035284C:
/* 8035284C 00000000  4B FF FB E5 */	bl DSPCheckMailToDSP
/* 80352850 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80352854 00000008  40 82 FF F8 */	bne lbl_8035284C
/* 80352858 0000000C  3C 60 80 F4 */	lis r3, 0x80F4 /* 80F3D001@ha */
/* 8035285C 00000010  38 63 D0 01 */	addi r3, r3, 0xD001 /* 80F3D001@l */
/* 80352860 00000014  4B FF FC 09 */	bl DSPSendMailToDSP
lbl_80352864:
/* 80352864 00000000  4B FF FB CD */	bl DSPCheckMailToDSP
/* 80352868 00000004  28 03 00 00 */	cmplwi r3, 0
/* 8035286C 00000008  40 82 FF F8 */	bne lbl_80352864
/* 80352870 0000000C  A0 7E 00 24 */	lhz r3, 0x24(r30)
/* 80352874 00000010  4B FF FB F5 */	bl DSPSendMailToDSP
lbl_80352878:
/* 80352878 00000000  4B FF FB B9 */	bl DSPCheckMailToDSP
/* 8035287C 00000004  28 03 00 00 */	cmplwi r3, 0
/* 80352880 00000008  40 82 FF F8 */	bne lbl_80352878
/* 80352884 0000000C  38 7F 00 00 */	addi r3, r31, 0
/* 80352888 00000010  4C C6 31 82 */	crclr 6
/* 8035288C 00000014  38 9E 00 00 */	addi r4, r30, 0
/* 80352890 00000018  4B FF FC F1 */	bl __DSP_debug_printf
/* 80352894 0000001C  80 9E 00 0C */	lwz r4, 0xc(r30)
/* 80352898 00000020  38 7F 00 20 */	addi r3, r31, 0x20
/* 8035289C 00000024  4C C6 31 82 */	crclr 6
/* 803528A0 00000028  4B FF FC E1 */	bl __DSP_debug_printf
/* 803528A4 0000002C  80 9E 00 14 */	lwz r4, 0x14(r30)
/* 803528A8 00000030  38 7F 00 50 */	addi r3, r31, 0x50
/* 803528AC 00000034  4C C6 31 82 */	crclr 6
/* 803528B0 00000038  4B FF FC D1 */	bl __DSP_debug_printf
/* 803528B4 0000003C  80 9E 00 10 */	lwz r4, 0x10(r30)
/* 803528B8 00000040  38 7F 00 80 */	addi r3, r31, 0x80
/* 803528BC 00000044  4C C6 31 82 */	crclr 6
/* 803528C0 00000048  4B FF FC C1 */	bl __DSP_debug_printf
/* 803528C4 0000004C  80 9E 00 1C */	lwz r4, 0x1c(r30)
/* 803528C8 00000050  38 7F 00 B0 */	addi r3, r31, 0xb0
/* 803528CC 00000054  4C C6 31 82 */	crclr 6
/* 803528D0 00000058  4B FF FC B1 */	bl __DSP_debug_printf
/* 803528D4 0000005C  A0 9E 00 24 */	lhz r4, 0x24(r30)
/* 803528D8 00000060  38 7F 00 E0 */	addi r3, r31, 0xe0
/* 803528DC 00000064  4C C6 31 82 */	crclr 6
/* 803528E0 00000068  4B FF FC A1 */	bl __DSP_debug_printf
/* 803528E4 0000006C  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 803528E8 00000070  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 803528EC 00000074  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 803528F0 00000078  38 21 00 18 */	addi r1, r1, 0x18
/* 803528F4 0000007C  7C 08 03 A6 */	mtlr r0
/* 803528F8 00000080  4E 80 00 20 */	blr 
