Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/Lab2_Struct_test_isim_beh.exe -prj C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/Lab2_Struct_test_beh.prj work.Lab2_Struct_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/mux_21_4bit.v" into library work
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/inverter.v" into library work
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/mux_41_4bit.v" into library work
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/inverter4bit.v" into library work
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/fulladd4bit.v" into library work
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/Lab2_Struct.v" into library work
Analyzing Verilog file "C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/Lab2_Struct_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module inverter
Compiling module inverter4bit
Compiling module fulladd4bit
Compiling module mux_21_4bit
Compiling module mux_41_4bit
Compiling module Lab2_Struct
Compiling module Lab2_Struct_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/Bo/Dropbox/School/Spring 2018/CDA 4203L Computer System Design Lab/Lab 2 - Behavioral and Structural Verilog/Problem 2/Lab2_Struct_test_isim_beh.exe
Fuse Memory Usage: 27472 KB
Fuse CPU Usage: 233 ms
