

================================================================
== Vivado HLS Report for 'DLU'
================================================================
* Date:           Mon Feb 24 15:02:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_SampleGn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.149|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    0|  33150|  2 ~ 130 |          -|          -| 0 ~ 255 |    no    |
        | + Loop 1.1      |    0|    128|         2|          -|          -|  0 ~ 64 |    no    |
        |- Loop 2         |  224|    224|        14|          -|          -|       16|    no    |
        | + Loop 2.1      |   12|     12|         3|          -|          -|        4|    no    |
        |- Loop 3         |    ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 3.1      |    ?|      ?| 4 ~ 3064 |          -|          -|        ?|    no    |
        |  ++ Loop 3.1.1  |    0|   2550|        10|          -|          -| 0 ~ 255 |    no    |
        |  ++ Loop 3.1.2  |    0|    510|         2|          -|          -| 0 ~ 255 |    no    |
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 25 2 29 
2 --> 3 
3 --> 8 4 
4 --> 5 7 3 
5 --> 6 
6 --> 4 
7 --> 6 
8 --> 9 
9 --> 24 10 
10 --> 11 9 
11 --> 12 21 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 11 
21 --> 23 22 
22 --> 21 
23 --> 10 
24 --> 29 
25 --> 26 
26 --> 27 29 
27 --> 28 26 
28 --> 27 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !322"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !326"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !330"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !334"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !338"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !342"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !346"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !350"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !354"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !358"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !362"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !366"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !370"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !374"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %loop_r), !map !378"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !384"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @DLU_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLS_SampleGn/core.cpp:19]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLS_SampleGn/core.cpp:20]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %loop_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLS_SampleGn/core.cpp:21]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLS_SampleGn/core.cpp:22]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:31]   --->   Operation 51 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0" [HLS_SampleGn/core.cpp:31]   --->   Operation 52 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp eq i32 %tmp_data_V_4, 0" [HLS_SampleGn/core.cpp:40]   --->   Operation 53 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%w1_load = load i8* @w1, align 1" [HLS_SampleGn/core.cpp:46]   --->   Operation 54 'load' 'w1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %w1_load to i9" [HLS_SampleGn/core.cpp:48]   --->   Operation 55 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%h1_load = load i8* @h1, align 1" [HLS_SampleGn/core.cpp:48]   --->   Operation 56 'load' 'h1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %h1_load to i9" [HLS_SampleGn/core.cpp:40]   --->   Operation 57 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %1, label %4" [HLS_SampleGn/core.cpp:40]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp eq i32 %tmp_data_V_4, 1" [HLS_SampleGn/core.cpp:60]   --->   Operation 59 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln40)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.81ns)   --->   "br i1 %icmp_ln60, label %5, label %._crit_edge" [HLS_SampleGn/core.cpp:60]   --->   Operation 60 'br' <Predicate = (!icmp_ln40)> <Delay = 1.81>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty_48 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:62]   --->   Operation 61 'read' 'empty_48' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_48, 0" [HLS_SampleGn/core.cpp:62]   --->   Operation 62 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_7, i32 24, i32 31)" [HLS_SampleGn/core.cpp:63]   --->   Operation 63 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln681 = zext i8 %p_Result_3 to i9" [HLS_SampleGn/core.cpp:63]   --->   Operation 64 'zext' 'zext_ln681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_7, i32 16, i32 23)" [HLS_SampleGn/core.cpp:64]   --->   Operation 65 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln681_2 = zext i8 %p_Result_4 to i9" [HLS_SampleGn/core.cpp:64]   --->   Operation 66 'zext' 'zext_ln681_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_7, i32 8, i32 15)" [HLS_SampleGn/core.cpp:65]   --->   Operation 67 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i8 %p_Result_5 to i32" [HLS_SampleGn/core.cpp:65]   --->   Operation 68 'zext' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %.loopexit" [HLS_SampleGn/core.cpp:67]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ 0, %5 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 70 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %i2_0 to i8" [HLS_SampleGn/core.cpp:67]   --->   Operation 71 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.36ns)   --->   "%icmp_ln67 = icmp eq i5 %i2_0, -16" [HLS_SampleGn/core.cpp:67]   --->   Operation 72 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 73 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.78ns)   --->   "%i = add i5 %i2_0, 1" [HLS_SampleGn/core.cpp:67]   --->   Operation 74 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %12, label %.preheader383.preheader" [HLS_SampleGn/core.cpp:67]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln69 = icmp ult i8 %zext_ln67, %p_Result_3" [HLS_SampleGn/core.cpp:69]   --->   Operation 76 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln67)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i5 %i2_0 to i4" [HLS_SampleGn/core.cpp:76]   --->   Operation 77 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader383" [HLS_SampleGn/core.cpp:68]   --->   Operation 78 'br' <Predicate = (!icmp_ln67)> <Delay = 1.76>
ST_3 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln87 = add i9 %zext_ln48, 1" [HLS_SampleGn/core.cpp:87]   --->   Operation 79 'add' 'add_ln87' <Predicate = (icmp_ln67)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i9 %add_ln87 to i10" [HLS_SampleGn/core.cpp:87]   --->   Operation 80 'zext' 'zext_ln87' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i8 %p_Result_3 to i10" [HLS_SampleGn/core.cpp:87]   --->   Operation 81 'zext' 'zext_ln87_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%sub_ln87 = sub i10 %zext_ln87, %zext_ln87_1" [HLS_SampleGn/core.cpp:87]   --->   Operation 82 'sub' 'sub_ln87' <Predicate = (icmp_ln67)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln88 = add i9 %zext_ln40, 1" [HLS_SampleGn/core.cpp:88]   --->   Operation 83 'add' 'add_ln88' <Predicate = (icmp_ln67)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %add_ln88 to i10" [HLS_SampleGn/core.cpp:88]   --->   Operation 84 'zext' 'zext_ln88' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i8 %p_Result_4 to i10" [HLS_SampleGn/core.cpp:88]   --->   Operation 85 'zext' 'zext_ln88_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.82ns)   --->   "%sub_ln88 = sub i10 %zext_ln88, %zext_ln88_1" [HLS_SampleGn/core.cpp:88]   --->   Operation 86 'sub' 'sub_ln88' <Predicate = (icmp_ln67)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i10 %sub_ln88 to i16" [HLS_SampleGn/core.cpp:88]   --->   Operation 87 'sext' 'sext_ln88' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i26 @_ssdm_op_BitConcatenate.i26.i10.i16(i10 %sub_ln87, i16 %sext_ln88)" [HLS_SampleGn/core.cpp:88]   --->   Operation 88 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_11 = sext i26 %tmp_1 to i32" [HLS_SampleGn/core.cpp:88]   --->   Operation 89 'sext' 'p_Result_11' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %p_Result_11, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:90]   --->   Operation 90 'write' <Predicate = (icmp_ln67)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 91 [1/1] (1.91ns)   --->   "%sub_ln92 = sub i9 %zext_ln40, %zext_ln681_2" [HLS_SampleGn/core.cpp:92]   --->   Operation 91 'sub' 'sub_ln92' <Predicate = (icmp_ln67)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.91ns)   --->   "%sub_ln93 = sub i9 %zext_ln48, %zext_ln681" [HLS_SampleGn/core.cpp:93]   --->   Operation 92 'sub' 'sub_ln93' <Predicate = (icmp_ln67)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%j3_0 = phi i5 [ %j_2, %11 ], [ 0, %.preheader383.preheader ]"   --->   Operation 93 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %j3_0 to i8" [HLS_SampleGn/core.cpp:68]   --->   Operation 94 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j3_0, i32 4)" [HLS_SampleGn/core.cpp:68]   --->   Operation 95 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 96 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.loopexit.loopexit, label %6" [HLS_SampleGn/core.cpp:68]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.55ns)   --->   "%icmp_ln69_1 = icmp ult i8 %zext_ln68, %p_Result_4" [HLS_SampleGn/core.cpp:69]   --->   Operation 98 'icmp' 'icmp_ln69_1' <Predicate = (!tmp_4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln69 = and i1 %icmp_ln69, %icmp_ln69_1" [HLS_SampleGn/core.cpp:69]   --->   Operation 99 'and' 'and_ln69' <Predicate = (!tmp_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %and_ln69, label %9, label %7" [HLS_SampleGn/core.cpp:69]   --->   Operation 100 'br' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %j3_0 to i64" [HLS_SampleGn/core.cpp:70]   --->   Operation 101 'zext' 'zext_ln70' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%filter_0_addr_1 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 102 'getelementptr' 'filter_0_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%filter_1_addr_1 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 103 'getelementptr' 'filter_1_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%filter_2_addr_1 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 104 'getelementptr' 'filter_2_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%filter_3_addr_1 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 105 'getelementptr' 'filter_3_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%filter_4_addr_1 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 106 'getelementptr' 'filter_4_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%filter_5_addr_1 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 107 'getelementptr' 'filter_5_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%filter_6_addr_1 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 108 'getelementptr' 'filter_6_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%filter_7_addr_1 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 109 'getelementptr' 'filter_7_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%filter_8_addr_1 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 110 'getelementptr' 'filter_8_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%filter_9_addr_1 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 111 'getelementptr' 'filter_9_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%filter_10_addr_1 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 112 'getelementptr' 'filter_10_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%filter_11_addr_1 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 113 'getelementptr' 'filter_11_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%filter_12_addr_1 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 114 'getelementptr' 'filter_12_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%filter_13_addr_1 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 115 'getelementptr' 'filter_13_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%filter_14_addr_1 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 116 'getelementptr' 'filter_14_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%filter_15_addr_1 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln70" [HLS_SampleGn/core.cpp:70]   --->   Operation 117 'getelementptr' 'filter_15_addr_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i5 %j3_0 to i4" [HLS_SampleGn/core.cpp:68]   --->   Operation 118 'trunc' 'trunc_ln68_1' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln71 = or i4 %trunc_ln68_1, 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 119 'or' 'or_ln71' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %or_ln71 to i64" [HLS_SampleGn/core.cpp:71]   --->   Operation 120 'zext' 'zext_ln71' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%filter_0_addr_3 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 121 'getelementptr' 'filter_0_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%filter_1_addr_3 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 122 'getelementptr' 'filter_1_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%filter_2_addr_3 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 123 'getelementptr' 'filter_2_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%filter_3_addr_3 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 124 'getelementptr' 'filter_3_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%filter_4_addr_3 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 125 'getelementptr' 'filter_4_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%filter_5_addr_3 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 126 'getelementptr' 'filter_5_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%filter_6_addr_3 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 127 'getelementptr' 'filter_6_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%filter_7_addr_3 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 128 'getelementptr' 'filter_7_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%filter_8_addr_3 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 129 'getelementptr' 'filter_8_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%filter_9_addr_3 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 130 'getelementptr' 'filter_9_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%filter_10_addr_3 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 131 'getelementptr' 'filter_10_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%filter_11_addr_3 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 132 'getelementptr' 'filter_11_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%filter_12_addr_3 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 133 'getelementptr' 'filter_12_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%filter_13_addr_3 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 134 'getelementptr' 'filter_13_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%filter_14_addr_3 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 135 'getelementptr' 'filter_14_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%filter_15_addr_3 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln71" [HLS_SampleGn/core.cpp:71]   --->   Operation 136 'getelementptr' 'filter_15_addr_3' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln72 = or i4 %trunc_ln68_1, 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 137 'or' 'or_ln72' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %or_ln72 to i64" [HLS_SampleGn/core.cpp:72]   --->   Operation 138 'zext' 'zext_ln72' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%filter_0_addr_6 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 139 'getelementptr' 'filter_0_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%filter_1_addr_6 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 140 'getelementptr' 'filter_1_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%filter_2_addr_6 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 141 'getelementptr' 'filter_2_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%filter_3_addr_6 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 142 'getelementptr' 'filter_3_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%filter_4_addr_6 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 143 'getelementptr' 'filter_4_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%filter_5_addr_6 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 144 'getelementptr' 'filter_5_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%filter_6_addr_6 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 145 'getelementptr' 'filter_6_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%filter_7_addr_6 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 146 'getelementptr' 'filter_7_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%filter_8_addr_6 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 147 'getelementptr' 'filter_8_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%filter_9_addr_6 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 148 'getelementptr' 'filter_9_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%filter_10_addr_6 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 149 'getelementptr' 'filter_10_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%filter_11_addr_6 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 150 'getelementptr' 'filter_11_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%filter_12_addr_6 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 151 'getelementptr' 'filter_12_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%filter_13_addr_6 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 152 'getelementptr' 'filter_13_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%filter_14_addr_6 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 153 'getelementptr' 'filter_14_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%filter_15_addr_6 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln72" [HLS_SampleGn/core.cpp:72]   --->   Operation 154 'getelementptr' 'filter_15_addr_6' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln73 = or i4 %trunc_ln68_1, 3" [HLS_SampleGn/core.cpp:73]   --->   Operation 155 'or' 'or_ln73' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %or_ln73 to i64" [HLS_SampleGn/core.cpp:73]   --->   Operation 156 'zext' 'zext_ln73' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%filter_0_addr_8 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 157 'getelementptr' 'filter_0_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%filter_1_addr_8 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 158 'getelementptr' 'filter_1_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%filter_2_addr_8 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 159 'getelementptr' 'filter_2_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%filter_3_addr_8 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 160 'getelementptr' 'filter_3_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%filter_4_addr_8 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 161 'getelementptr' 'filter_4_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%filter_5_addr_8 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 162 'getelementptr' 'filter_5_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%filter_6_addr_8 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 163 'getelementptr' 'filter_6_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%filter_7_addr_8 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 164 'getelementptr' 'filter_7_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%filter_8_addr_8 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 165 'getelementptr' 'filter_8_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%filter_9_addr_8 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 166 'getelementptr' 'filter_9_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%filter_10_addr_8 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 167 'getelementptr' 'filter_10_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%filter_11_addr_8 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 168 'getelementptr' 'filter_11_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%filter_12_addr_8 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 169 'getelementptr' 'filter_12_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%filter_13_addr_8 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 170 'getelementptr' 'filter_13_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%filter_14_addr_8 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 171 'getelementptr' 'filter_14_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%filter_15_addr_8 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln73" [HLS_SampleGn/core.cpp:73]   --->   Operation 172 'getelementptr' 'filter_15_addr_8' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln76, label %branch127 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
    i4 7, label %branch119
    i4 -8, label %branch120
    i4 -7, label %branch121
    i4 -6, label %branch122
    i4 -5, label %branch123
    i4 -4, label %branch124
    i4 -3, label %branch125
    i4 -2, label %branch126
  ]" [HLS_SampleGn/core.cpp:70]   --->   Operation 173 'switch' <Predicate = (!tmp_4 & !and_ln69)> <Delay = 1.42>
ST_4 : Operation 174 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_14_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 174 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_14_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 175 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 176 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_13_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 176 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_13_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 177 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 178 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_12_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 178 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 179 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_12_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 179 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 180 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_11_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 180 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_11_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 181 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 182 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_10_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 182 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 183 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_10_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 183 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 184 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_9_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 184 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 185 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_9_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 185 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 186 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_8_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 186 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 187 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_8_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 187 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 188 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_7_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 188 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 189 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_7_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 189 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 190 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_6_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 190 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 191 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_6_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 191 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 192 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_5_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 192 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 193 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_5_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 193 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 194 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_4_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 194 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 195 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_4_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 195 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 196 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_3_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 196 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 197 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_3_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 197 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 198 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_2_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 198 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 199 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_2_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 199 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 200 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_1_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 200 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 201 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_1_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 201 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 202 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_0_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 202 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 203 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_0_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 203 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 204 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_15_addr_1, align 4" [HLS_SampleGn/core.cpp:70]   --->   Operation 204 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 205 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_15_addr_3, align 1" [HLS_SampleGn/core.cpp:71]   --->   Operation 205 'store' <Predicate = (!tmp_4 & !and_ln69 & trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%empty_51 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:75]   --->   Operation 206 'read' 'empty_51' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_51, 0" [HLS_SampleGn/core.cpp:75]   --->   Operation 207 'extractvalue' 'tmp_data_V_8' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = trunc i32 %tmp_data_V_8 to i8" [HLS_SampleGn/core.cpp:76]   --->   Operation 208 'trunc' 'trunc_ln681_1' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %j3_0 to i64" [HLS_SampleGn/core.cpp:76]   --->   Operation 209 'zext' 'zext_ln76' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%filter_0_addr = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 210 'getelementptr' 'filter_0_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%filter_1_addr = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 211 'getelementptr' 'filter_1_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%filter_2_addr = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 212 'getelementptr' 'filter_2_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%filter_3_addr = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 213 'getelementptr' 'filter_3_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%filter_4_addr = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 214 'getelementptr' 'filter_4_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%filter_5_addr = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 215 'getelementptr' 'filter_5_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%filter_6_addr = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 216 'getelementptr' 'filter_6_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%filter_7_addr = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 217 'getelementptr' 'filter_7_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%filter_8_addr = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 218 'getelementptr' 'filter_8_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%filter_9_addr = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 219 'getelementptr' 'filter_9_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%filter_10_addr = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 220 'getelementptr' 'filter_10_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%filter_11_addr = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 221 'getelementptr' 'filter_11_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%filter_12_addr = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 222 'getelementptr' 'filter_12_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%filter_13_addr = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 223 'getelementptr' 'filter_13_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%filter_14_addr = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 224 'getelementptr' 'filter_14_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%filter_15_addr = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln76" [HLS_SampleGn/core.cpp:76]   --->   Operation 225 'getelementptr' 'filter_15_addr' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_8, i32 8, i32 15)" [HLS_SampleGn/core.cpp:77]   --->   Operation 226 'partselect' 'p_Result_6' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i5 %j3_0 to i4" [HLS_SampleGn/core.cpp:68]   --->   Operation 227 'trunc' 'trunc_ln68' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln77 = or i4 %trunc_ln68, 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 228 'or' 'or_ln77' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %or_ln77 to i64" [HLS_SampleGn/core.cpp:77]   --->   Operation 229 'zext' 'zext_ln77' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%filter_0_addr_2 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 230 'getelementptr' 'filter_0_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%filter_1_addr_2 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 231 'getelementptr' 'filter_1_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%filter_2_addr_2 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 232 'getelementptr' 'filter_2_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%filter_3_addr_2 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 233 'getelementptr' 'filter_3_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%filter_4_addr_2 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 234 'getelementptr' 'filter_4_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%filter_5_addr_2 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 235 'getelementptr' 'filter_5_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%filter_6_addr_2 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 236 'getelementptr' 'filter_6_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%filter_7_addr_2 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 237 'getelementptr' 'filter_7_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%filter_8_addr_2 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 238 'getelementptr' 'filter_8_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%filter_9_addr_2 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 239 'getelementptr' 'filter_9_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%filter_10_addr_2 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 240 'getelementptr' 'filter_10_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%filter_11_addr_2 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 241 'getelementptr' 'filter_11_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%filter_12_addr_2 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 242 'getelementptr' 'filter_12_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%filter_13_addr_2 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 243 'getelementptr' 'filter_13_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%filter_14_addr_2 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 244 'getelementptr' 'filter_14_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%filter_15_addr_2 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln77" [HLS_SampleGn/core.cpp:77]   --->   Operation 245 'getelementptr' 'filter_15_addr_2' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_8, i32 16, i32 23)" [HLS_SampleGn/core.cpp:78]   --->   Operation 246 'partselect' 'p_Result_9' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln78 = or i4 %trunc_ln68, 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 247 'or' 'or_ln78' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i4 %or_ln78 to i64" [HLS_SampleGn/core.cpp:78]   --->   Operation 248 'zext' 'zext_ln78' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%filter_0_addr_5 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 249 'getelementptr' 'filter_0_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%filter_1_addr_5 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 250 'getelementptr' 'filter_1_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%filter_2_addr_5 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 251 'getelementptr' 'filter_2_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%filter_3_addr_5 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 252 'getelementptr' 'filter_3_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%filter_4_addr_5 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 253 'getelementptr' 'filter_4_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%filter_5_addr_5 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 254 'getelementptr' 'filter_5_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%filter_6_addr_5 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 255 'getelementptr' 'filter_6_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%filter_7_addr_5 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 256 'getelementptr' 'filter_7_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%filter_8_addr_5 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 257 'getelementptr' 'filter_8_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%filter_9_addr_5 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 258 'getelementptr' 'filter_9_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%filter_10_addr_5 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 259 'getelementptr' 'filter_10_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%filter_11_addr_5 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 260 'getelementptr' 'filter_11_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%filter_12_addr_5 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 261 'getelementptr' 'filter_12_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%filter_13_addr_5 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 262 'getelementptr' 'filter_13_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%filter_14_addr_5 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 263 'getelementptr' 'filter_14_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%filter_15_addr_5 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln78" [HLS_SampleGn/core.cpp:78]   --->   Operation 264 'getelementptr' 'filter_15_addr_5' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_8, i32 24, i32 31)" [HLS_SampleGn/core.cpp:79]   --->   Operation 265 'partselect' 'p_Result_10' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln79 = or i4 %trunc_ln68, 3" [HLS_SampleGn/core.cpp:79]   --->   Operation 266 'or' 'or_ln79' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %or_ln79 to i64" [HLS_SampleGn/core.cpp:79]   --->   Operation 267 'zext' 'zext_ln79' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%filter_0_addr_7 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 268 'getelementptr' 'filter_0_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%filter_1_addr_7 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 269 'getelementptr' 'filter_1_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%filter_2_addr_7 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 270 'getelementptr' 'filter_2_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%filter_3_addr_7 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 271 'getelementptr' 'filter_3_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%filter_4_addr_7 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 272 'getelementptr' 'filter_4_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%filter_5_addr_7 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 273 'getelementptr' 'filter_5_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%filter_6_addr_7 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 274 'getelementptr' 'filter_6_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%filter_7_addr_7 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 275 'getelementptr' 'filter_7_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%filter_8_addr_7 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 276 'getelementptr' 'filter_8_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%filter_9_addr_7 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 277 'getelementptr' 'filter_9_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%filter_10_addr_7 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 278 'getelementptr' 'filter_10_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%filter_11_addr_7 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 279 'getelementptr' 'filter_11_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%filter_12_addr_7 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 280 'getelementptr' 'filter_12_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%filter_13_addr_7 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 281 'getelementptr' 'filter_13_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%filter_14_addr_7 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 282 'getelementptr' 'filter_14_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%filter_15_addr_7 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln79" [HLS_SampleGn/core.cpp:79]   --->   Operation 283 'getelementptr' 'filter_15_addr_7' <Predicate = (!tmp_4 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln76, label %branch63 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]" [HLS_SampleGn/core.cpp:76]   --->   Operation 284 'switch' <Predicate = (!tmp_4 & and_ln69)> <Delay = 1.42>
ST_4 : Operation 285 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_14_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 285 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 286 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_14_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 286 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 287 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_13_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 287 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 288 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_13_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 288 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 289 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_12_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 289 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 290 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_12_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 290 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 291 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_11_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 291 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 292 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_11_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 292 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 293 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_10_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 293 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 294 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_10_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 294 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 295 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_9_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 295 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 296 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_9_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 296 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 297 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_8_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 297 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 298 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_8_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 298 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 299 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_7_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 299 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 300 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_7_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 300 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 301 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_6_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 301 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 302 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_6_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 302 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 303 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_5_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 303 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 304 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_5_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 304 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 305 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_4_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 305 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 306 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_4_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 306 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 307 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_3_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 307 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 308 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_3_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 308 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 309 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_2_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 309 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 310 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_2_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 310 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 311 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_1_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 311 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 312 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_1_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 312 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 313 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_0_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 313 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 314 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_0_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 314 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 315 [1/1] (2.32ns)   --->   "store i8 %trunc_ln681_1, i8* %filter_15_addr, align 4" [HLS_SampleGn/core.cpp:76]   --->   Operation 315 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 316 [1/1] (2.32ns)   --->   "store i8 %p_Result_6, i8* %filter_15_addr_2, align 1" [HLS_SampleGn/core.cpp:77]   --->   Operation 316 'store' <Predicate = (!tmp_4 & and_ln69 & trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 317 'br' <Predicate = (tmp_4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 318 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_14_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 318 'store' <Predicate = (trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 319 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_14_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 319 'store' <Predicate = (trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 320 'br' <Predicate = (trunc_ln76 == 14)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_13_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 321 'store' <Predicate = (trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 322 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_13_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 322 'store' <Predicate = (trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 323 'br' <Predicate = (trunc_ln76 == 13)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_12_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 324 'store' <Predicate = (trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 325 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_12_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 325 'store' <Predicate = (trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 326 'br' <Predicate = (trunc_ln76 == 12)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_11_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 327 'store' <Predicate = (trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 328 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_11_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 328 'store' <Predicate = (trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 329 'br' <Predicate = (trunc_ln76 == 11)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_10_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 330 'store' <Predicate = (trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 331 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_10_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 331 'store' <Predicate = (trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 332 'br' <Predicate = (trunc_ln76 == 10)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_9_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 333 'store' <Predicate = (trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 334 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_9_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 334 'store' <Predicate = (trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 335 'br' <Predicate = (trunc_ln76 == 9)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_8_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 336 'store' <Predicate = (trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 337 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_8_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 337 'store' <Predicate = (trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 338 'br' <Predicate = (trunc_ln76 == 8)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_7_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 339 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 340 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_7_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 340 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 341 'br' <Predicate = (trunc_ln76 == 7)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_6_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 342 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 343 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_6_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 343 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 344 'br' <Predicate = (trunc_ln76 == 6)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_5_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 345 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 346 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_5_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 346 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 347 'br' <Predicate = (trunc_ln76 == 5)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_4_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 348 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 349 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_4_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 349 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 350 'br' <Predicate = (trunc_ln76 == 4)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_3_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 351 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 352 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_3_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 352 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 353 'br' <Predicate = (trunc_ln76 == 3)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_2_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 354 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 355 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_2_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 355 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 356 'br' <Predicate = (trunc_ln76 == 2)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_1_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 357 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 358 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_1_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 358 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 359 'br' <Predicate = (trunc_ln76 == 1)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_0_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 360 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 361 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_0_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 361 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 362 'br' <Predicate = (trunc_ln76 == 0)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_15_addr_6, align 2" [HLS_SampleGn/core.cpp:72]   --->   Operation 363 'store' <Predicate = (trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 364 [1/1] (2.32ns)   --->   "store i8 0, i8* %filter_15_addr_8, align 1" [HLS_SampleGn/core.cpp:73]   --->   Operation 364 'store' <Predicate = (trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 365 'br' <Predicate = (trunc_ln76 == 15)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.78>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "br label %11" [HLS_SampleGn/core.cpp:74]   --->   Operation 366 'br' <Predicate = (!and_ln69)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 367 'br' <Predicate = (and_ln69)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j3_0, 4" [HLS_SampleGn/core.cpp:68]   --->   Operation 368 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "br label %.preheader383" [HLS_SampleGn/core.cpp:68]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 370 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_14_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 370 'store' <Predicate = (trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 371 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_14_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 371 'store' <Predicate = (trunc_ln76 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 372 'br' <Predicate = (trunc_ln76 == 14)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_13_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 373 'store' <Predicate = (trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 374 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_13_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 374 'store' <Predicate = (trunc_ln76 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 375 'br' <Predicate = (trunc_ln76 == 13)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_12_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 376 'store' <Predicate = (trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 377 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_12_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 377 'store' <Predicate = (trunc_ln76 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 378 'br' <Predicate = (trunc_ln76 == 12)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_11_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 379 'store' <Predicate = (trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 380 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_11_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 380 'store' <Predicate = (trunc_ln76 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 381 'br' <Predicate = (trunc_ln76 == 11)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_10_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 382 'store' <Predicate = (trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 383 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_10_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 383 'store' <Predicate = (trunc_ln76 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 384 'br' <Predicate = (trunc_ln76 == 10)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_9_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 385 'store' <Predicate = (trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 386 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_9_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 386 'store' <Predicate = (trunc_ln76 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 387 'br' <Predicate = (trunc_ln76 == 9)> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_8_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 388 'store' <Predicate = (trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 389 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_8_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 389 'store' <Predicate = (trunc_ln76 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 390 'br' <Predicate = (trunc_ln76 == 8)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_7_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 391 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 392 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_7_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 392 'store' <Predicate = (trunc_ln76 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 393 'br' <Predicate = (trunc_ln76 == 7)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_6_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 394 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 395 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_6_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 395 'store' <Predicate = (trunc_ln76 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 396 'br' <Predicate = (trunc_ln76 == 6)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_5_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 397 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 398 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_5_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 398 'store' <Predicate = (trunc_ln76 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 399 'br' <Predicate = (trunc_ln76 == 5)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_4_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 400 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 401 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_4_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 401 'store' <Predicate = (trunc_ln76 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 402 'br' <Predicate = (trunc_ln76 == 4)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_3_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 403 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 404 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_3_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 404 'store' <Predicate = (trunc_ln76 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 405 'br' <Predicate = (trunc_ln76 == 3)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_2_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 406 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 407 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_2_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 407 'store' <Predicate = (trunc_ln76 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 408 'br' <Predicate = (trunc_ln76 == 2)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_1_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 409 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 410 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_1_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 410 'store' <Predicate = (trunc_ln76 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 411 'br' <Predicate = (trunc_ln76 == 1)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_0_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 412 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 413 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_0_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 413 'store' <Predicate = (trunc_ln76 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 414 'br' <Predicate = (trunc_ln76 == 0)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (2.32ns)   --->   "store i8 %p_Result_9, i8* %filter_15_addr_5, align 2" [HLS_SampleGn/core.cpp:78]   --->   Operation 415 'store' <Predicate = (trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 416 [1/1] (2.32ns)   --->   "store i8 %p_Result_10, i8* %filter_15_addr_7, align 1" [HLS_SampleGn/core.cpp:79]   --->   Operation 416 'store' <Predicate = (trunc_ln76 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 417 'br' <Predicate = (trunc_ln76 == 15)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 418 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %p_Result_11, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:90]   --->   Operation 418 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i9 %sub_ln92 to i32" [HLS_SampleGn/core.cpp:92]   --->   Operation 419 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i9 %sub_ln93 to i32" [HLS_SampleGn/core.cpp:93]   --->   Operation 420 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (1.76ns)   --->   "br label %13" [HLS_SampleGn/core.cpp:92]   --->   Operation 421 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 4> <Delay = 4.23>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%r_0 = phi i32 [ 0, %12 ], [ %r, %19 ]"   --->   Operation 422 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%c_0 = phi i32 [ undef, %12 ], [ %c_1, %19 ]" [HLS_SampleGn/core.cpp:93]   --->   Operation 423 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (2.47ns)   --->   "%icmp_ln92 = icmp sgt i32 %r_0, %sext_ln92" [HLS_SampleGn/core.cpp:92]   --->   Operation 424 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %20, label %.preheader382.preheader" [HLS_SampleGn/core.cpp:92]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %r_0 to i7" [HLS_SampleGn/core.cpp:118]   --->   Operation 426 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln118_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln118, i6 0)" [HLS_SampleGn/core.cpp:118]   --->   Operation 427 'bitconcatenate' 'sext_ln118_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i32 %r_0 to i9" [HLS_SampleGn/core.cpp:118]   --->   Operation 428 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln118_4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln118_1, i4 0)" [HLS_SampleGn/core.cpp:118]   --->   Operation 429 'bitconcatenate' 'sext_ln118_4_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (1.67ns)   --->   "%sub_ln118 = sub i13 %sext_ln118_cast, %sext_ln118_4_cast" [HLS_SampleGn/core.cpp:118]   --->   Operation 430 'sub' 'sub_ln118' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (2.55ns)   --->   "%add_ln119 = add nsw i32 1, %r_0" [HLS_SampleGn/core.cpp:119]   --->   Operation 431 'add' 'add_ln119' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %add_ln119 to i7" [HLS_SampleGn/core.cpp:119]   --->   Operation 432 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln119_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln119, i6 0)" [HLS_SampleGn/core.cpp:119]   --->   Operation 433 'bitconcatenate' 'sext_ln119_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i32 %add_ln119 to i9" [HLS_SampleGn/core.cpp:119]   --->   Operation 434 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln119_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln119_1, i4 0)" [HLS_SampleGn/core.cpp:119]   --->   Operation 435 'bitconcatenate' 'sext_ln119_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (1.67ns)   --->   "%sub_ln119 = sub i13 %sext_ln119_cast, %sext_ln119_3_cast" [HLS_SampleGn/core.cpp:119]   --->   Operation 436 'sub' 'sub_ln119' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (2.55ns)   --->   "%add_ln120 = add nsw i32 2, %r_0" [HLS_SampleGn/core.cpp:120]   --->   Operation 437 'add' 'add_ln120' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %add_ln120 to i7" [HLS_SampleGn/core.cpp:120]   --->   Operation 438 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln120_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln120, i6 0)" [HLS_SampleGn/core.cpp:120]   --->   Operation 439 'bitconcatenate' 'sext_ln120_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i32 %add_ln120 to i9" [HLS_SampleGn/core.cpp:120]   --->   Operation 440 'trunc' 'trunc_ln120_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln120_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln120_1, i4 0)" [HLS_SampleGn/core.cpp:120]   --->   Operation 441 'bitconcatenate' 'sext_ln120_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (1.67ns)   --->   "%sub_ln120 = sub i13 %sext_ln120_cast, %sext_ln120_3_cast" [HLS_SampleGn/core.cpp:120]   --->   Operation 442 'sub' 'sub_ln120' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [1/1] (2.55ns)   --->   "%add_ln121 = add nsw i32 3, %r_0" [HLS_SampleGn/core.cpp:121]   --->   Operation 443 'add' 'add_ln121' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %add_ln121 to i7" [HLS_SampleGn/core.cpp:121]   --->   Operation 444 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln121_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln121, i6 0)" [HLS_SampleGn/core.cpp:121]   --->   Operation 445 'bitconcatenate' 'sext_ln121_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %add_ln121 to i9" [HLS_SampleGn/core.cpp:121]   --->   Operation 446 'trunc' 'trunc_ln121_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln121_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln121_1, i4 0)" [HLS_SampleGn/core.cpp:121]   --->   Operation 447 'bitconcatenate' 'sext_ln121_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 448 [1/1] (1.67ns)   --->   "%sub_ln121 = sub i13 %sext_ln121_cast, %sext_ln121_3_cast" [HLS_SampleGn/core.cpp:121]   --->   Operation 448 'sub' 'sub_ln121' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (2.55ns)   --->   "%add_ln122 = add nsw i32 4, %r_0" [HLS_SampleGn/core.cpp:122]   --->   Operation 449 'add' 'add_ln122' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %add_ln122 to i7" [HLS_SampleGn/core.cpp:122]   --->   Operation 450 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln122_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln122, i6 0)" [HLS_SampleGn/core.cpp:122]   --->   Operation 451 'bitconcatenate' 'sext_ln122_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i32 %add_ln122 to i9" [HLS_SampleGn/core.cpp:122]   --->   Operation 452 'trunc' 'trunc_ln122_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln122_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln122_1, i4 0)" [HLS_SampleGn/core.cpp:122]   --->   Operation 453 'bitconcatenate' 'sext_ln122_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (1.67ns)   --->   "%sub_ln122 = sub i13 %sext_ln122_cast, %sext_ln122_3_cast" [HLS_SampleGn/core.cpp:122]   --->   Operation 454 'sub' 'sub_ln122' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 455 [1/1] (2.55ns)   --->   "%add_ln123 = add nsw i32 5, %r_0" [HLS_SampleGn/core.cpp:123]   --->   Operation 455 'add' 'add_ln123' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %add_ln123 to i7" [HLS_SampleGn/core.cpp:123]   --->   Operation 456 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln123_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln123, i6 0)" [HLS_SampleGn/core.cpp:123]   --->   Operation 457 'bitconcatenate' 'sext_ln123_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i32 %add_ln123 to i9" [HLS_SampleGn/core.cpp:123]   --->   Operation 458 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln123_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln123_1, i4 0)" [HLS_SampleGn/core.cpp:123]   --->   Operation 459 'bitconcatenate' 'sext_ln123_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (1.67ns)   --->   "%sub_ln123 = sub i13 %sext_ln123_cast, %sext_ln123_3_cast" [HLS_SampleGn/core.cpp:123]   --->   Operation 460 'sub' 'sub_ln123' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (2.55ns)   --->   "%add_ln124 = add nsw i32 6, %r_0" [HLS_SampleGn/core.cpp:124]   --->   Operation 461 'add' 'add_ln124' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %add_ln124 to i7" [HLS_SampleGn/core.cpp:124]   --->   Operation 462 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln124_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln124, i6 0)" [HLS_SampleGn/core.cpp:124]   --->   Operation 463 'bitconcatenate' 'sext_ln124_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i32 %add_ln124 to i9" [HLS_SampleGn/core.cpp:124]   --->   Operation 464 'trunc' 'trunc_ln124_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln124_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln124_1, i4 0)" [HLS_SampleGn/core.cpp:124]   --->   Operation 465 'bitconcatenate' 'sext_ln124_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (1.67ns)   --->   "%sub_ln124 = sub i13 %sext_ln124_cast, %sext_ln124_3_cast" [HLS_SampleGn/core.cpp:124]   --->   Operation 466 'sub' 'sub_ln124' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (2.55ns)   --->   "%add_ln125 = add nsw i32 7, %r_0" [HLS_SampleGn/core.cpp:125]   --->   Operation 467 'add' 'add_ln125' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %add_ln125 to i7" [HLS_SampleGn/core.cpp:125]   --->   Operation 468 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln125_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln125, i6 0)" [HLS_SampleGn/core.cpp:125]   --->   Operation 469 'bitconcatenate' 'sext_ln125_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i32 %add_ln125 to i9" [HLS_SampleGn/core.cpp:125]   --->   Operation 470 'trunc' 'trunc_ln125_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln125_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln125_1, i4 0)" [HLS_SampleGn/core.cpp:125]   --->   Operation 471 'bitconcatenate' 'sext_ln125_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (1.67ns)   --->   "%sub_ln125 = sub i13 %sext_ln125_cast, %sext_ln125_3_cast" [HLS_SampleGn/core.cpp:125]   --->   Operation 472 'sub' 'sub_ln125' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 473 [1/1] (2.55ns)   --->   "%add_ln126 = add nsw i32 8, %r_0" [HLS_SampleGn/core.cpp:126]   --->   Operation 473 'add' 'add_ln126' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %add_ln126 to i7" [HLS_SampleGn/core.cpp:126]   --->   Operation 474 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln126_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln126, i6 0)" [HLS_SampleGn/core.cpp:126]   --->   Operation 475 'bitconcatenate' 'sext_ln126_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = trunc i32 %add_ln126 to i9" [HLS_SampleGn/core.cpp:126]   --->   Operation 476 'trunc' 'trunc_ln126_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln126_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln126_1, i4 0)" [HLS_SampleGn/core.cpp:126]   --->   Operation 477 'bitconcatenate' 'sext_ln126_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (1.67ns)   --->   "%sub_ln126 = sub i13 %sext_ln126_cast, %sext_ln126_3_cast" [HLS_SampleGn/core.cpp:126]   --->   Operation 478 'sub' 'sub_ln126' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (2.55ns)   --->   "%add_ln127 = add nsw i32 9, %r_0" [HLS_SampleGn/core.cpp:127]   --->   Operation 479 'add' 'add_ln127' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %add_ln127 to i7" [HLS_SampleGn/core.cpp:127]   --->   Operation 480 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln127_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln127, i6 0)" [HLS_SampleGn/core.cpp:127]   --->   Operation 481 'bitconcatenate' 'sext_ln127_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i32 %add_ln127 to i9" [HLS_SampleGn/core.cpp:127]   --->   Operation 482 'trunc' 'trunc_ln127_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln127_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln127_1, i4 0)" [HLS_SampleGn/core.cpp:127]   --->   Operation 483 'bitconcatenate' 'sext_ln127_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (1.67ns)   --->   "%sub_ln127 = sub i13 %sext_ln127_cast, %sext_ln127_3_cast" [HLS_SampleGn/core.cpp:127]   --->   Operation 484 'sub' 'sub_ln127' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 485 [1/1] (2.55ns)   --->   "%add_ln128 = add nsw i32 10, %r_0" [HLS_SampleGn/core.cpp:128]   --->   Operation 485 'add' 'add_ln128' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %add_ln128 to i7" [HLS_SampleGn/core.cpp:128]   --->   Operation 486 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln128_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln128, i6 0)" [HLS_SampleGn/core.cpp:128]   --->   Operation 487 'bitconcatenate' 'sext_ln128_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = trunc i32 %add_ln128 to i9" [HLS_SampleGn/core.cpp:128]   --->   Operation 488 'trunc' 'trunc_ln128_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln128_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln128_1, i4 0)" [HLS_SampleGn/core.cpp:128]   --->   Operation 489 'bitconcatenate' 'sext_ln128_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (1.67ns)   --->   "%sub_ln128 = sub i13 %sext_ln128_cast, %sext_ln128_3_cast" [HLS_SampleGn/core.cpp:128]   --->   Operation 490 'sub' 'sub_ln128' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/1] (2.55ns)   --->   "%add_ln129 = add nsw i32 11, %r_0" [HLS_SampleGn/core.cpp:129]   --->   Operation 491 'add' 'add_ln129' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %add_ln129 to i7" [HLS_SampleGn/core.cpp:129]   --->   Operation 492 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln129_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln129, i6 0)" [HLS_SampleGn/core.cpp:129]   --->   Operation 493 'bitconcatenate' 'sext_ln129_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i32 %add_ln129 to i9" [HLS_SampleGn/core.cpp:129]   --->   Operation 494 'trunc' 'trunc_ln129_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln129_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln129_1, i4 0)" [HLS_SampleGn/core.cpp:129]   --->   Operation 495 'bitconcatenate' 'sext_ln129_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 496 [1/1] (1.67ns)   --->   "%sub_ln129 = sub i13 %sext_ln129_cast, %sext_ln129_3_cast" [HLS_SampleGn/core.cpp:129]   --->   Operation 496 'sub' 'sub_ln129' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (2.55ns)   --->   "%add_ln130 = add nsw i32 12, %r_0" [HLS_SampleGn/core.cpp:130]   --->   Operation 497 'add' 'add_ln130' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %add_ln130 to i7" [HLS_SampleGn/core.cpp:130]   --->   Operation 498 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln130_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln130, i6 0)" [HLS_SampleGn/core.cpp:130]   --->   Operation 499 'bitconcatenate' 'sext_ln130_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %add_ln130 to i9" [HLS_SampleGn/core.cpp:130]   --->   Operation 500 'trunc' 'trunc_ln130_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln130_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln130_1, i4 0)" [HLS_SampleGn/core.cpp:130]   --->   Operation 501 'bitconcatenate' 'sext_ln130_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (1.67ns)   --->   "%sub_ln130 = sub i13 %sext_ln130_cast, %sext_ln130_3_cast" [HLS_SampleGn/core.cpp:130]   --->   Operation 502 'sub' 'sub_ln130' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 503 [1/1] (2.55ns)   --->   "%add_ln131 = add nsw i32 13, %r_0" [HLS_SampleGn/core.cpp:131]   --->   Operation 503 'add' 'add_ln131' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i32 %add_ln131 to i7" [HLS_SampleGn/core.cpp:131]   --->   Operation 504 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln131_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln131, i6 0)" [HLS_SampleGn/core.cpp:131]   --->   Operation 505 'bitconcatenate' 'sext_ln131_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i32 %add_ln131 to i9" [HLS_SampleGn/core.cpp:131]   --->   Operation 506 'trunc' 'trunc_ln131_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln131_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln131_1, i4 0)" [HLS_SampleGn/core.cpp:131]   --->   Operation 507 'bitconcatenate' 'sext_ln131_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 508 [1/1] (1.67ns)   --->   "%sub_ln131 = sub i13 %sext_ln131_cast, %sext_ln131_3_cast" [HLS_SampleGn/core.cpp:131]   --->   Operation 508 'sub' 'sub_ln131' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 509 [1/1] (2.55ns)   --->   "%add_ln132 = add nsw i32 14, %r_0" [HLS_SampleGn/core.cpp:132]   --->   Operation 509 'add' 'add_ln132' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %add_ln132 to i7" [HLS_SampleGn/core.cpp:132]   --->   Operation 510 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln132_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln132, i6 0)" [HLS_SampleGn/core.cpp:132]   --->   Operation 511 'bitconcatenate' 'sext_ln132_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln132_1 = trunc i32 %add_ln132 to i9" [HLS_SampleGn/core.cpp:132]   --->   Operation 512 'trunc' 'trunc_ln132_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln132_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln132_1, i4 0)" [HLS_SampleGn/core.cpp:132]   --->   Operation 513 'bitconcatenate' 'sext_ln132_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (1.67ns)   --->   "%sub_ln132 = sub i13 %sext_ln132_cast, %sext_ln132_3_cast" [HLS_SampleGn/core.cpp:132]   --->   Operation 514 'sub' 'sub_ln132' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 515 [1/1] (2.55ns)   --->   "%add_ln133 = add nsw i32 15, %r_0" [HLS_SampleGn/core.cpp:133]   --->   Operation 515 'add' 'add_ln133' <Predicate = (!icmp_ln92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %add_ln133 to i7" [HLS_SampleGn/core.cpp:133]   --->   Operation 516 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln133_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln133, i6 0)" [HLS_SampleGn/core.cpp:133]   --->   Operation 517 'bitconcatenate' 'sext_ln133_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i32 %add_ln133 to i9" [HLS_SampleGn/core.cpp:133]   --->   Operation 518 'trunc' 'trunc_ln133_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln133_3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln133_1, i4 0)" [HLS_SampleGn/core.cpp:133]   --->   Operation 519 'bitconcatenate' 'sext_ln133_3_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 520 [1/1] (1.67ns)   --->   "%sub_ln133 = sub i13 %sext_ln133_cast, %sext_ln133_3_cast" [HLS_SampleGn/core.cpp:133]   --->   Operation 520 'sub' 'sub_ln133' <Predicate = (!icmp_ln92)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 521 [1/1] (1.76ns)   --->   "br label %.preheader382" [HLS_SampleGn/core.cpp:93]   --->   Operation 521 'br' <Predicate = (!icmp_ln92)> <Delay = 1.76>
ST_9 : Operation 522 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 0, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:146]   --->   Operation 522 'write' <Predicate = (icmp_ln92)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 5> <Delay = 2.55>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%c_1 = phi i32 [ %c, %18 ], [ 0, %.preheader382.preheader ]"   --->   Operation 523 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp sgt i32 %c_1, %sext_ln93" [HLS_SampleGn/core.cpp:93]   --->   Operation 524 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %19, label %14" [HLS_SampleGn/core.cpp:93]   --->   Operation 525 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_0, align 16" [HLS_SampleGn/core.cpp:95]   --->   Operation 526 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 527 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_1, align 4" [HLS_SampleGn/core.cpp:96]   --->   Operation 527 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 528 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_2, align 8" [HLS_SampleGn/core.cpp:97]   --->   Operation 528 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 529 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_3, align 4" [HLS_SampleGn/core.cpp:98]   --->   Operation 529 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 530 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_4, align 16" [HLS_SampleGn/core.cpp:99]   --->   Operation 530 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 531 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_5, align 4" [HLS_SampleGn/core.cpp:100]   --->   Operation 531 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 532 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_6, align 8" [HLS_SampleGn/core.cpp:101]   --->   Operation 532 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 533 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_7, align 4" [HLS_SampleGn/core.cpp:102]   --->   Operation 533 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 534 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_8, align 16" [HLS_SampleGn/core.cpp:103]   --->   Operation 534 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 535 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_9, align 4" [HLS_SampleGn/core.cpp:104]   --->   Operation 535 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 536 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_10, align 8" [HLS_SampleGn/core.cpp:105]   --->   Operation 536 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 537 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_11, align 4" [HLS_SampleGn/core.cpp:106]   --->   Operation 537 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 538 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_12, align 16" [HLS_SampleGn/core.cpp:107]   --->   Operation 538 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 539 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_13, align 4" [HLS_SampleGn/core.cpp:108]   --->   Operation 539 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 540 [1/1] (1.76ns)   --->   "store i32 0, i32* @out_14, align 8" [HLS_SampleGn/core.cpp:109]   --->   Operation 540 'store' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 541 [1/1] (1.76ns)   --->   "br label %15" [HLS_SampleGn/core.cpp:111]   --->   Operation 541 'br' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_10 : Operation 542 [1/1] (2.55ns)   --->   "%r = add nsw i32 %p_Result_2, %r_0" [HLS_SampleGn/core.cpp:92]   --->   Operation 542 'add' 'r' <Predicate = (icmp_ln93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "br label %13" [HLS_SampleGn/core.cpp:92]   --->   Operation 543 'br' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 6.61>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%out_15_load = phi i32 [ 0, %14 ], [ %add_ln133_1, %16 ]" [HLS_SampleGn/core.cpp:133]   --->   Operation 544 'phi' 'out_15_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%j5_0 = phi i8 [ 0, %14 ], [ %j, %16 ]"   --->   Operation 545 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (0.00ns)   --->   "store i32 %out_15_load, i32* @out_15, align 4" [HLS_SampleGn/core.cpp:133]   --->   Operation 546 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 547 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (1.55ns)   --->   "%icmp_ln111 = icmp eq i8 %j5_0, %p_Result_3" [HLS_SampleGn/core.cpp:111]   --->   Operation 548 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 549 [1/1] (1.91ns)   --->   "%j = add i8 %j5_0, 1" [HLS_SampleGn/core.cpp:111]   --->   Operation 549 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 550 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %.preheader.preheader, label %16" [HLS_SampleGn/core.cpp:111]   --->   Operation 550 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i32 %c_1 to i13" [HLS_SampleGn/core.cpp:118]   --->   Operation 551 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i8 %j5_0 to i13" [HLS_SampleGn/core.cpp:118]   --->   Operation 552 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (1.67ns)   --->   "%add_ln118 = add i13 %zext_ln118_2, %trunc_ln118_2" [HLS_SampleGn/core.cpp:118]   --->   Operation 553 'add' 'add_ln118' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 554 [1/1] (1.67ns)   --->   "%add_ln118_2 = add i13 %sub_ln118, %add_ln118" [HLS_SampleGn/core.cpp:118]   --->   Operation 554 'add' 'add_ln118_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i13 %add_ln118_2 to i64" [HLS_SampleGn/core.cpp:118]   --->   Operation 555 'sext' 'sext_ln118' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln118" [HLS_SampleGn/core.cpp:118]   --->   Operation 556 'getelementptr' 'data_addr_4' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (1.67ns)   --->   "%add_ln119_2 = add i13 %sub_ln119, %add_ln118" [HLS_SampleGn/core.cpp:119]   --->   Operation 557 'add' 'add_ln119_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i13 %add_ln119_2 to i64" [HLS_SampleGn/core.cpp:119]   --->   Operation 558 'sext' 'sext_ln119' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln119" [HLS_SampleGn/core.cpp:119]   --->   Operation 559 'getelementptr' 'data_addr_5' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 560 [1/1] (1.67ns)   --->   "%add_ln120_2 = add i13 %sub_ln120, %add_ln118" [HLS_SampleGn/core.cpp:120]   --->   Operation 560 'add' 'add_ln120_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 561 [1/1] (1.67ns)   --->   "%add_ln121_2 = add i13 %sub_ln121, %add_ln118" [HLS_SampleGn/core.cpp:121]   --->   Operation 561 'add' 'add_ln121_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 562 [1/1] (1.67ns)   --->   "%add_ln122_2 = add i13 %sub_ln122, %add_ln118" [HLS_SampleGn/core.cpp:122]   --->   Operation 562 'add' 'add_ln122_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 563 [1/1] (1.67ns)   --->   "%add_ln123_2 = add i13 %sub_ln123, %add_ln118" [HLS_SampleGn/core.cpp:123]   --->   Operation 563 'add' 'add_ln123_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 564 [1/1] (1.67ns)   --->   "%add_ln124_2 = add i13 %sub_ln124, %add_ln118" [HLS_SampleGn/core.cpp:124]   --->   Operation 564 'add' 'add_ln124_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 565 [1/1] (1.67ns)   --->   "%add_ln125_2 = add i13 %sub_ln125, %add_ln118" [HLS_SampleGn/core.cpp:125]   --->   Operation 565 'add' 'add_ln125_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 566 [1/1] (1.67ns)   --->   "%add_ln126_2 = add i13 %sub_ln126, %add_ln118" [HLS_SampleGn/core.cpp:126]   --->   Operation 566 'add' 'add_ln126_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 567 [1/1] (1.67ns)   --->   "%add_ln127_2 = add i13 %sub_ln127, %add_ln118" [HLS_SampleGn/core.cpp:127]   --->   Operation 567 'add' 'add_ln127_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 568 [1/1] (1.67ns)   --->   "%add_ln128_2 = add i13 %sub_ln128, %add_ln118" [HLS_SampleGn/core.cpp:128]   --->   Operation 568 'add' 'add_ln128_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 569 [1/1] (1.67ns)   --->   "%add_ln129_2 = add i13 %sub_ln129, %add_ln118" [HLS_SampleGn/core.cpp:129]   --->   Operation 569 'add' 'add_ln129_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 570 [1/1] (1.67ns)   --->   "%add_ln130_2 = add i13 %sub_ln130, %add_ln118" [HLS_SampleGn/core.cpp:130]   --->   Operation 570 'add' 'add_ln130_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 571 [1/1] (1.67ns)   --->   "%add_ln131_2 = add i13 %sub_ln131, %add_ln118" [HLS_SampleGn/core.cpp:131]   --->   Operation 571 'add' 'add_ln131_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 572 [1/1] (1.67ns)   --->   "%add_ln132_2 = add i13 %sub_ln132, %add_ln118" [HLS_SampleGn/core.cpp:132]   --->   Operation 572 'add' 'add_ln132_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 573 [1/1] (1.67ns)   --->   "%add_ln133_2 = add i13 %sub_ln133, %add_ln118" [HLS_SampleGn/core.cpp:133]   --->   Operation 573 'add' 'add_ln133_2' <Predicate = (!icmp_ln111)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 574 [2/2] (3.25ns)   --->   "%data_load = load i8* %data_addr_4, align 1" [HLS_SampleGn/core.cpp:118]   --->   Operation 574 'load' 'data_load' <Predicate = (!icmp_ln111)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_11 : Operation 575 [2/2] (3.25ns)   --->   "%data_load_1 = load i8* %data_addr_5, align 1" [HLS_SampleGn/core.cpp:119]   --->   Operation 575 'load' 'data_load_1' <Predicate = (!icmp_ln111)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_11 : Operation 576 [1/1] (0.00ns)   --->   "%out_0_load_1 = load i32* @out_0, align 4" [aesl_mux_load.16i32P.i4:1->HLS_SampleGn/core.cpp:136]   --->   Operation 576 'load' 'out_0_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%out_1_load_1 = load i32* @out_1, align 4" [aesl_mux_load.16i32P.i4:3->HLS_SampleGn/core.cpp:136]   --->   Operation 577 'load' 'out_1_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%out_2_load_1 = load i32* @out_2, align 4" [aesl_mux_load.16i32P.i4:5->HLS_SampleGn/core.cpp:136]   --->   Operation 578 'load' 'out_2_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 579 [1/1] (0.00ns)   --->   "%out_3_load_1 = load i32* @out_3, align 4" [aesl_mux_load.16i32P.i4:7->HLS_SampleGn/core.cpp:136]   --->   Operation 579 'load' 'out_3_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%out_4_load_1 = load i32* @out_4, align 4" [aesl_mux_load.16i32P.i4:9->HLS_SampleGn/core.cpp:136]   --->   Operation 580 'load' 'out_4_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (0.00ns)   --->   "%out_5_load_1 = load i32* @out_5, align 4" [aesl_mux_load.16i32P.i4:11->HLS_SampleGn/core.cpp:136]   --->   Operation 581 'load' 'out_5_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 582 [1/1] (0.00ns)   --->   "%out_6_load_1 = load i32* @out_6, align 4" [aesl_mux_load.16i32P.i4:13->HLS_SampleGn/core.cpp:136]   --->   Operation 582 'load' 'out_6_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 583 [1/1] (0.00ns)   --->   "%out_7_load_1 = load i32* @out_7, align 4" [aesl_mux_load.16i32P.i4:15->HLS_SampleGn/core.cpp:136]   --->   Operation 583 'load' 'out_7_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (0.00ns)   --->   "%out_8_load_1 = load i32* @out_8, align 4" [aesl_mux_load.16i32P.i4:17->HLS_SampleGn/core.cpp:136]   --->   Operation 584 'load' 'out_8_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%out_9_load_1 = load i32* @out_9, align 4" [aesl_mux_load.16i32P.i4:19->HLS_SampleGn/core.cpp:136]   --->   Operation 585 'load' 'out_9_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%out_10_load_1 = load i32* @out_10, align 4" [aesl_mux_load.16i32P.i4:21->HLS_SampleGn/core.cpp:136]   --->   Operation 586 'load' 'out_10_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 587 [1/1] (0.00ns)   --->   "%out_11_load_1 = load i32* @out_11, align 4" [aesl_mux_load.16i32P.i4:23->HLS_SampleGn/core.cpp:136]   --->   Operation 587 'load' 'out_11_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 588 [1/1] (0.00ns)   --->   "%out_12_load_1 = load i32* @out_12, align 4" [aesl_mux_load.16i32P.i4:25->HLS_SampleGn/core.cpp:136]   --->   Operation 588 'load' 'out_12_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 589 [1/1] (0.00ns)   --->   "%out_13_load_1 = load i32* @out_13, align 4" [aesl_mux_load.16i32P.i4:27->HLS_SampleGn/core.cpp:136]   --->   Operation 589 'load' 'out_13_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 590 [1/1] (0.00ns)   --->   "%out_14_load_1 = load i32* @out_14, align 4" [aesl_mux_load.16i32P.i4:29->HLS_SampleGn/core.cpp:136]   --->   Operation 590 'load' 'out_14_load_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 591 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 591 'br' <Predicate = (icmp_ln111)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i13 %add_ln120_2 to i64" [HLS_SampleGn/core.cpp:120]   --->   Operation 592 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln120" [HLS_SampleGn/core.cpp:120]   --->   Operation 593 'getelementptr' 'data_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i13 %add_ln121_2 to i64" [HLS_SampleGn/core.cpp:121]   --->   Operation 594 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln121" [HLS_SampleGn/core.cpp:121]   --->   Operation 595 'getelementptr' 'data_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 596 [1/2] (3.25ns)   --->   "%data_load = load i8* %data_addr_4, align 1" [HLS_SampleGn/core.cpp:118]   --->   Operation 596 'load' 'data_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 597 [1/2] (3.25ns)   --->   "%data_load_1 = load i8* %data_addr_5, align 1" [HLS_SampleGn/core.cpp:119]   --->   Operation 597 'load' 'data_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 598 [2/2] (3.25ns)   --->   "%data_load_2 = load i8* %data_addr_6, align 1" [HLS_SampleGn/core.cpp:120]   --->   Operation 598 'load' 'data_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_12 : Operation 599 [2/2] (3.25ns)   --->   "%data_load_3 = load i8* %data_addr_7, align 1" [HLS_SampleGn/core.cpp:121]   --->   Operation 599 'load' 'data_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i13 %add_ln122_2 to i64" [HLS_SampleGn/core.cpp:122]   --->   Operation 600 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 601 [1/1] (0.00ns)   --->   "%data_addr_8 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln122" [HLS_SampleGn/core.cpp:122]   --->   Operation 601 'getelementptr' 'data_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i13 %add_ln123_2 to i64" [HLS_SampleGn/core.cpp:123]   --->   Operation 602 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%data_addr_9 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln123" [HLS_SampleGn/core.cpp:123]   --->   Operation 603 'getelementptr' 'data_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 604 [1/2] (3.25ns)   --->   "%data_load_2 = load i8* %data_addr_6, align 1" [HLS_SampleGn/core.cpp:120]   --->   Operation 604 'load' 'data_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_13 : Operation 605 [1/2] (3.25ns)   --->   "%data_load_3 = load i8* %data_addr_7, align 1" [HLS_SampleGn/core.cpp:121]   --->   Operation 605 'load' 'data_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_13 : Operation 606 [2/2] (3.25ns)   --->   "%data_load_4 = load i8* %data_addr_8, align 1" [HLS_SampleGn/core.cpp:122]   --->   Operation 606 'load' 'data_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_13 : Operation 607 [2/2] (3.25ns)   --->   "%data_load_5 = load i8* %data_addr_9, align 1" [HLS_SampleGn/core.cpp:123]   --->   Operation 607 'load' 'data_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i13 %add_ln124_2 to i64" [HLS_SampleGn/core.cpp:124]   --->   Operation 608 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%data_addr_10 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln124" [HLS_SampleGn/core.cpp:124]   --->   Operation 609 'getelementptr' 'data_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i13 %add_ln125_2 to i64" [HLS_SampleGn/core.cpp:125]   --->   Operation 610 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 611 [1/1] (0.00ns)   --->   "%data_addr_11 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln125" [HLS_SampleGn/core.cpp:125]   --->   Operation 611 'getelementptr' 'data_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %j5_0 to i64" [HLS_SampleGn/core.cpp:118]   --->   Operation 612 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%filter_0_addr_4 = getelementptr [16 x i8]* @filter_0, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:118]   --->   Operation 613 'getelementptr' 'filter_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 614 [2/2] (2.32ns)   --->   "%filter_0_load = load i8* %filter_0_addr_4, align 1" [HLS_SampleGn/core.cpp:118]   --->   Operation 614 'load' 'filter_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 615 [1/1] (0.00ns)   --->   "%filter_1_addr_4 = getelementptr [16 x i8]* @filter_1, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:119]   --->   Operation 615 'getelementptr' 'filter_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 616 [2/2] (2.32ns)   --->   "%filter_1_load = load i8* %filter_1_addr_4, align 1" [HLS_SampleGn/core.cpp:119]   --->   Operation 616 'load' 'filter_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%filter_2_addr_4 = getelementptr [16 x i8]* @filter_2, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:120]   --->   Operation 617 'getelementptr' 'filter_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 618 [2/2] (2.32ns)   --->   "%filter_2_load = load i8* %filter_2_addr_4, align 1" [HLS_SampleGn/core.cpp:120]   --->   Operation 618 'load' 'filter_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%filter_3_addr_4 = getelementptr [16 x i8]* @filter_3, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:121]   --->   Operation 619 'getelementptr' 'filter_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 620 [2/2] (2.32ns)   --->   "%filter_3_load = load i8* %filter_3_addr_4, align 1" [HLS_SampleGn/core.cpp:121]   --->   Operation 620 'load' 'filter_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 621 [1/2] (3.25ns)   --->   "%data_load_4 = load i8* %data_addr_8, align 1" [HLS_SampleGn/core.cpp:122]   --->   Operation 621 'load' 'data_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 622 [1/1] (0.00ns)   --->   "%filter_4_addr_4 = getelementptr [16 x i8]* @filter_4, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:122]   --->   Operation 622 'getelementptr' 'filter_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 623 [2/2] (2.32ns)   --->   "%filter_4_load = load i8* %filter_4_addr_4, align 1" [HLS_SampleGn/core.cpp:122]   --->   Operation 623 'load' 'filter_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 624 [1/2] (3.25ns)   --->   "%data_load_5 = load i8* %data_addr_9, align 1" [HLS_SampleGn/core.cpp:123]   --->   Operation 624 'load' 'data_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%filter_5_addr_4 = getelementptr [16 x i8]* @filter_5, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:123]   --->   Operation 625 'getelementptr' 'filter_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 626 [2/2] (2.32ns)   --->   "%filter_5_load = load i8* %filter_5_addr_4, align 1" [HLS_SampleGn/core.cpp:123]   --->   Operation 626 'load' 'filter_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 627 [2/2] (3.25ns)   --->   "%data_load_6 = load i8* %data_addr_10, align 1" [HLS_SampleGn/core.cpp:124]   --->   Operation 627 'load' 'data_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 628 [1/1] (0.00ns)   --->   "%filter_6_addr_4 = getelementptr [16 x i8]* @filter_6, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:124]   --->   Operation 628 'getelementptr' 'filter_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 629 [2/2] (2.32ns)   --->   "%filter_6_load = load i8* %filter_6_addr_4, align 1" [HLS_SampleGn/core.cpp:124]   --->   Operation 629 'load' 'filter_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 630 [2/2] (3.25ns)   --->   "%data_load_7 = load i8* %data_addr_11, align 1" [HLS_SampleGn/core.cpp:125]   --->   Operation 630 'load' 'data_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_14 : Operation 631 [1/1] (0.00ns)   --->   "%filter_7_addr_4 = getelementptr [16 x i8]* @filter_7, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:125]   --->   Operation 631 'getelementptr' 'filter_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 632 [2/2] (2.32ns)   --->   "%filter_7_load = load i8* %filter_7_addr_4, align 1" [HLS_SampleGn/core.cpp:125]   --->   Operation 632 'load' 'filter_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 15 <SV = 10> <Delay = 3.25>
ST_15 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i13 %add_ln126_2 to i64" [HLS_SampleGn/core.cpp:126]   --->   Operation 633 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.00ns)   --->   "%data_addr_12 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln126" [HLS_SampleGn/core.cpp:126]   --->   Operation 634 'getelementptr' 'data_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i13 %add_ln127_2 to i64" [HLS_SampleGn/core.cpp:127]   --->   Operation 635 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%data_addr_13 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln127" [HLS_SampleGn/core.cpp:127]   --->   Operation 636 'getelementptr' 'data_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 637 [1/2] (2.32ns)   --->   "%filter_0_load = load i8* %filter_0_addr_4, align 1" [HLS_SampleGn/core.cpp:118]   --->   Operation 637 'load' 'filter_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 638 [1/2] (2.32ns)   --->   "%filter_1_load = load i8* %filter_1_addr_4, align 1" [HLS_SampleGn/core.cpp:119]   --->   Operation 638 'load' 'filter_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 639 [1/2] (2.32ns)   --->   "%filter_2_load = load i8* %filter_2_addr_4, align 1" [HLS_SampleGn/core.cpp:120]   --->   Operation 639 'load' 'filter_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 640 [1/2] (2.32ns)   --->   "%filter_3_load = load i8* %filter_3_addr_4, align 1" [HLS_SampleGn/core.cpp:121]   --->   Operation 640 'load' 'filter_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 641 [1/2] (2.32ns)   --->   "%filter_4_load = load i8* %filter_4_addr_4, align 1" [HLS_SampleGn/core.cpp:122]   --->   Operation 641 'load' 'filter_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 642 [1/2] (2.32ns)   --->   "%filter_5_load = load i8* %filter_5_addr_4, align 1" [HLS_SampleGn/core.cpp:123]   --->   Operation 642 'load' 'filter_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 643 [1/2] (3.25ns)   --->   "%data_load_6 = load i8* %data_addr_10, align 1" [HLS_SampleGn/core.cpp:124]   --->   Operation 643 'load' 'data_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 644 [1/2] (2.32ns)   --->   "%filter_6_load = load i8* %filter_6_addr_4, align 1" [HLS_SampleGn/core.cpp:124]   --->   Operation 644 'load' 'filter_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 645 [1/2] (3.25ns)   --->   "%data_load_7 = load i8* %data_addr_11, align 1" [HLS_SampleGn/core.cpp:125]   --->   Operation 645 'load' 'data_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 646 [1/2] (2.32ns)   --->   "%filter_7_load = load i8* %filter_7_addr_4, align 1" [HLS_SampleGn/core.cpp:125]   --->   Operation 646 'load' 'filter_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 647 [2/2] (3.25ns)   --->   "%data_load_8 = load i8* %data_addr_12, align 1" [HLS_SampleGn/core.cpp:126]   --->   Operation 647 'load' 'data_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%filter_8_addr_4 = getelementptr [16 x i8]* @filter_8, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:126]   --->   Operation 648 'getelementptr' 'filter_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 649 [2/2] (2.32ns)   --->   "%filter_8_load = load i8* %filter_8_addr_4, align 1" [HLS_SampleGn/core.cpp:126]   --->   Operation 649 'load' 'filter_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 650 [2/2] (3.25ns)   --->   "%data_load_9 = load i8* %data_addr_13, align 1" [HLS_SampleGn/core.cpp:127]   --->   Operation 650 'load' 'data_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%filter_9_addr_4 = getelementptr [16 x i8]* @filter_9, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:127]   --->   Operation 651 'getelementptr' 'filter_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 652 [2/2] (2.32ns)   --->   "%filter_9_load = load i8* %filter_9_addr_4, align 1" [HLS_SampleGn/core.cpp:127]   --->   Operation 652 'load' 'filter_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%filter_10_addr_4 = getelementptr [16 x i8]* @filter_10, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:128]   --->   Operation 653 'getelementptr' 'filter_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 654 [2/2] (2.32ns)   --->   "%filter_10_load = load i8* %filter_10_addr_4, align 1" [HLS_SampleGn/core.cpp:128]   --->   Operation 654 'load' 'filter_10_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%filter_11_addr_4 = getelementptr [16 x i8]* @filter_11, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:129]   --->   Operation 655 'getelementptr' 'filter_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 656 [2/2] (2.32ns)   --->   "%filter_11_load = load i8* %filter_11_addr_4, align 1" [HLS_SampleGn/core.cpp:129]   --->   Operation 656 'load' 'filter_11_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%filter_12_addr_4 = getelementptr [16 x i8]* @filter_12, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:130]   --->   Operation 657 'getelementptr' 'filter_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 658 [2/2] (2.32ns)   --->   "%filter_12_load = load i8* %filter_12_addr_4, align 1" [HLS_SampleGn/core.cpp:130]   --->   Operation 658 'load' 'filter_12_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%filter_13_addr_4 = getelementptr [16 x i8]* @filter_13, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:131]   --->   Operation 659 'getelementptr' 'filter_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 660 [2/2] (2.32ns)   --->   "%filter_13_load = load i8* %filter_13_addr_4, align 1" [HLS_SampleGn/core.cpp:131]   --->   Operation 660 'load' 'filter_13_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%filter_14_addr_4 = getelementptr [16 x i8]* @filter_14, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:132]   --->   Operation 661 'getelementptr' 'filter_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 662 [2/2] (2.32ns)   --->   "%filter_14_load = load i8* %filter_14_addr_4, align 1" [HLS_SampleGn/core.cpp:132]   --->   Operation 662 'load' 'filter_14_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%filter_15_addr_4 = getelementptr [16 x i8]* @filter_15, i64 0, i64 %zext_ln118_1" [HLS_SampleGn/core.cpp:133]   --->   Operation 663 'getelementptr' 'filter_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 664 [2/2] (2.32ns)   --->   "%filter_15_load = load i8* %filter_15_addr_4, align 1" [HLS_SampleGn/core.cpp:133]   --->   Operation 664 'load' 'filter_15_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 16 <SV = 11> <Delay = 8.14>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i13 %add_ln128_2 to i64" [HLS_SampleGn/core.cpp:128]   --->   Operation 665 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (0.00ns)   --->   "%data_addr_14 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln128" [HLS_SampleGn/core.cpp:128]   --->   Operation 666 'getelementptr' 'data_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i13 %add_ln129_2 to i64" [HLS_SampleGn/core.cpp:129]   --->   Operation 667 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "%data_addr_15 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln129" [HLS_SampleGn/core.cpp:129]   --->   Operation 668 'getelementptr' 'data_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %data_load to i16" [HLS_SampleGn/core.cpp:118]   --->   Operation 669 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i8 %filter_0_load to i16" [HLS_SampleGn/core.cpp:118]   --->   Operation 670 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 671 [1/1] (3.36ns) (grouped into DSP with root node add_ln118_1)   --->   "%mul_ln118 = mul i16 %sext_ln118_1, %zext_ln118" [HLS_SampleGn/core.cpp:118]   --->   Operation 671 'mul' 'mul_ln118' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 672 [1/1] (0.00ns) (grouped into DSP with root node add_ln118_1)   --->   "%sext_ln118_2 = sext i16 %mul_ln118 to i32" [HLS_SampleGn/core.cpp:118]   --->   Operation 672 'sext' 'sext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 673 [1/1] (0.00ns)   --->   "%out_0_load = load i32* @out_0, align 16" [HLS_SampleGn/core.cpp:118]   --->   Operation 673 'load' 'out_0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 674 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln118_1 = add nsw i32 %sext_ln118_2, %out_0_load" [HLS_SampleGn/core.cpp:118]   --->   Operation 674 'add' 'add_ln118_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 675 [1/1] (1.76ns)   --->   "store i32 %add_ln118_1, i32* @out_0, align 16" [HLS_SampleGn/core.cpp:118]   --->   Operation 675 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %data_load_1 to i16" [HLS_SampleGn/core.cpp:119]   --->   Operation 676 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i8 %filter_1_load to i16" [HLS_SampleGn/core.cpp:119]   --->   Operation 677 'sext' 'sext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 678 [1/1] (3.36ns) (grouped into DSP with root node add_ln119_1)   --->   "%mul_ln119 = mul i16 %sext_ln119_1, %zext_ln119" [HLS_SampleGn/core.cpp:119]   --->   Operation 678 'mul' 'mul_ln119' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 679 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_1)   --->   "%sext_ln119_2 = sext i16 %mul_ln119 to i32" [HLS_SampleGn/core.cpp:119]   --->   Operation 679 'sext' 'sext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%out_1_load = load i32* @out_1, align 4" [HLS_SampleGn/core.cpp:119]   --->   Operation 680 'load' 'out_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln119_1 = add nsw i32 %sext_ln119_2, %out_1_load" [HLS_SampleGn/core.cpp:119]   --->   Operation 681 'add' 'add_ln119_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 682 [1/1] (1.76ns)   --->   "store i32 %add_ln119_1, i32* @out_1, align 4" [HLS_SampleGn/core.cpp:119]   --->   Operation 682 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i8 %data_load_2 to i16" [HLS_SampleGn/core.cpp:120]   --->   Operation 683 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i8 %filter_2_load to i16" [HLS_SampleGn/core.cpp:120]   --->   Operation 684 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 685 [1/1] (3.36ns) (grouped into DSP with root node add_ln120_1)   --->   "%mul_ln120 = mul i16 %sext_ln120_1, %zext_ln120" [HLS_SampleGn/core.cpp:120]   --->   Operation 685 'mul' 'mul_ln120' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 686 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_1)   --->   "%sext_ln120_2 = sext i16 %mul_ln120 to i32" [HLS_SampleGn/core.cpp:120]   --->   Operation 686 'sext' 'sext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 687 [1/1] (0.00ns)   --->   "%out_2_load = load i32* @out_2, align 8" [HLS_SampleGn/core.cpp:120]   --->   Operation 687 'load' 'out_2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 688 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln120_1 = add nsw i32 %sext_ln120_2, %out_2_load" [HLS_SampleGn/core.cpp:120]   --->   Operation 688 'add' 'add_ln120_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 689 [1/1] (1.76ns)   --->   "store i32 %add_ln120_1, i32* @out_2, align 8" [HLS_SampleGn/core.cpp:120]   --->   Operation 689 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %data_load_3 to i16" [HLS_SampleGn/core.cpp:121]   --->   Operation 690 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i8 %filter_3_load to i16" [HLS_SampleGn/core.cpp:121]   --->   Operation 691 'sext' 'sext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 692 [1/1] (3.36ns) (grouped into DSP with root node add_ln121_1)   --->   "%mul_ln121 = mul i16 %sext_ln121_1, %zext_ln121" [HLS_SampleGn/core.cpp:121]   --->   Operation 692 'mul' 'mul_ln121' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 693 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_1)   --->   "%sext_ln121_2 = sext i16 %mul_ln121 to i32" [HLS_SampleGn/core.cpp:121]   --->   Operation 693 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%out_3_load = load i32* @out_3, align 4" [HLS_SampleGn/core.cpp:121]   --->   Operation 694 'load' 'out_3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln121_1 = add nsw i32 %sext_ln121_2, %out_3_load" [HLS_SampleGn/core.cpp:121]   --->   Operation 695 'add' 'add_ln121_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 696 [1/1] (1.76ns)   --->   "store i32 %add_ln121_1, i32* @out_3, align 4" [HLS_SampleGn/core.cpp:121]   --->   Operation 696 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i8 %data_load_4 to i16" [HLS_SampleGn/core.cpp:122]   --->   Operation 697 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i8 %filter_4_load to i16" [HLS_SampleGn/core.cpp:122]   --->   Operation 698 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (3.36ns) (grouped into DSP with root node add_ln122_1)   --->   "%mul_ln122 = mul i16 %sext_ln122_1, %zext_ln122" [HLS_SampleGn/core.cpp:122]   --->   Operation 699 'mul' 'mul_ln122' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 700 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_1)   --->   "%sext_ln122_2 = sext i16 %mul_ln122 to i32" [HLS_SampleGn/core.cpp:122]   --->   Operation 700 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%out_4_load = load i32* @out_4, align 16" [HLS_SampleGn/core.cpp:122]   --->   Operation 701 'load' 'out_4_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln122_1 = add nsw i32 %sext_ln122_2, %out_4_load" [HLS_SampleGn/core.cpp:122]   --->   Operation 702 'add' 'add_ln122_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 703 [1/1] (1.76ns)   --->   "store i32 %add_ln122_1, i32* @out_4, align 16" [HLS_SampleGn/core.cpp:122]   --->   Operation 703 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %data_load_5 to i16" [HLS_SampleGn/core.cpp:123]   --->   Operation 704 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i8 %filter_5_load to i16" [HLS_SampleGn/core.cpp:123]   --->   Operation 705 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 706 [1/1] (3.36ns) (grouped into DSP with root node add_ln123_1)   --->   "%mul_ln123 = mul i16 %sext_ln123_1, %zext_ln123" [HLS_SampleGn/core.cpp:123]   --->   Operation 706 'mul' 'mul_ln123' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 707 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_1)   --->   "%sext_ln123_2 = sext i16 %mul_ln123 to i32" [HLS_SampleGn/core.cpp:123]   --->   Operation 707 'sext' 'sext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%out_5_load = load i32* @out_5, align 4" [HLS_SampleGn/core.cpp:123]   --->   Operation 708 'load' 'out_5_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 709 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln123_1 = add nsw i32 %sext_ln123_2, %out_5_load" [HLS_SampleGn/core.cpp:123]   --->   Operation 709 'add' 'add_ln123_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 710 [1/1] (1.76ns)   --->   "store i32 %add_ln123_1, i32* @out_5, align 4" [HLS_SampleGn/core.cpp:123]   --->   Operation 710 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %data_load_6 to i16" [HLS_SampleGn/core.cpp:124]   --->   Operation 711 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i8 %filter_6_load to i16" [HLS_SampleGn/core.cpp:124]   --->   Operation 712 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 713 [1/1] (3.36ns) (grouped into DSP with root node add_ln124_1)   --->   "%mul_ln124 = mul i16 %sext_ln124_1, %zext_ln124" [HLS_SampleGn/core.cpp:124]   --->   Operation 713 'mul' 'mul_ln124' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 714 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_1)   --->   "%sext_ln124_2 = sext i16 %mul_ln124 to i32" [HLS_SampleGn/core.cpp:124]   --->   Operation 714 'sext' 'sext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%out_6_load = load i32* @out_6, align 8" [HLS_SampleGn/core.cpp:124]   --->   Operation 715 'load' 'out_6_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 716 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln124_1 = add nsw i32 %sext_ln124_2, %out_6_load" [HLS_SampleGn/core.cpp:124]   --->   Operation 716 'add' 'add_ln124_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 717 [1/1] (1.76ns)   --->   "store i32 %add_ln124_1, i32* @out_6, align 8" [HLS_SampleGn/core.cpp:124]   --->   Operation 717 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %data_load_7 to i16" [HLS_SampleGn/core.cpp:125]   --->   Operation 718 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i8 %filter_7_load to i16" [HLS_SampleGn/core.cpp:125]   --->   Operation 719 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 720 [1/1] (3.36ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i16 %sext_ln125_1, %zext_ln125" [HLS_SampleGn/core.cpp:125]   --->   Operation 720 'mul' 'mul_ln125' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 721 [1/1] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%sext_ln125_2 = sext i16 %mul_ln125 to i32" [HLS_SampleGn/core.cpp:125]   --->   Operation 721 'sext' 'sext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 722 [1/1] (0.00ns)   --->   "%out_7_load = load i32* @out_7, align 4" [HLS_SampleGn/core.cpp:125]   --->   Operation 722 'load' 'out_7_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 723 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln125_1 = add nsw i32 %sext_ln125_2, %out_7_load" [HLS_SampleGn/core.cpp:125]   --->   Operation 723 'add' 'add_ln125_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 724 [1/1] (1.76ns)   --->   "store i32 %add_ln125_1, i32* @out_7, align 4" [HLS_SampleGn/core.cpp:125]   --->   Operation 724 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 725 [1/2] (3.25ns)   --->   "%data_load_8 = load i8* %data_addr_12, align 1" [HLS_SampleGn/core.cpp:126]   --->   Operation 725 'load' 'data_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 726 [1/2] (2.32ns)   --->   "%filter_8_load = load i8* %filter_8_addr_4, align 1" [HLS_SampleGn/core.cpp:126]   --->   Operation 726 'load' 'filter_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 727 [1/2] (3.25ns)   --->   "%data_load_9 = load i8* %data_addr_13, align 1" [HLS_SampleGn/core.cpp:127]   --->   Operation 727 'load' 'data_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 728 [1/2] (2.32ns)   --->   "%filter_9_load = load i8* %filter_9_addr_4, align 1" [HLS_SampleGn/core.cpp:127]   --->   Operation 728 'load' 'filter_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 729 [2/2] (3.25ns)   --->   "%data_load_10 = load i8* %data_addr_14, align 1" [HLS_SampleGn/core.cpp:128]   --->   Operation 729 'load' 'data_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 730 [1/2] (2.32ns)   --->   "%filter_10_load = load i8* %filter_10_addr_4, align 1" [HLS_SampleGn/core.cpp:128]   --->   Operation 730 'load' 'filter_10_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 731 [2/2] (3.25ns)   --->   "%data_load_11 = load i8* %data_addr_15, align 1" [HLS_SampleGn/core.cpp:129]   --->   Operation 731 'load' 'data_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 732 [1/2] (2.32ns)   --->   "%filter_11_load = load i8* %filter_11_addr_4, align 1" [HLS_SampleGn/core.cpp:129]   --->   Operation 732 'load' 'filter_11_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 733 [1/2] (2.32ns)   --->   "%filter_12_load = load i8* %filter_12_addr_4, align 1" [HLS_SampleGn/core.cpp:130]   --->   Operation 733 'load' 'filter_12_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 734 [1/2] (2.32ns)   --->   "%filter_13_load = load i8* %filter_13_addr_4, align 1" [HLS_SampleGn/core.cpp:131]   --->   Operation 734 'load' 'filter_13_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 735 [1/2] (2.32ns)   --->   "%filter_14_load = load i8* %filter_14_addr_4, align 1" [HLS_SampleGn/core.cpp:132]   --->   Operation 735 'load' 'filter_14_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_16 : Operation 736 [1/2] (2.32ns)   --->   "%filter_15_load = load i8* %filter_15_addr_4, align 1" [HLS_SampleGn/core.cpp:133]   --->   Operation 736 'load' 'filter_15_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 17 <SV = 12> <Delay = 8.14>
ST_17 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i13 %add_ln130_2 to i64" [HLS_SampleGn/core.cpp:130]   --->   Operation 737 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 738 [1/1] (0.00ns)   --->   "%data_addr_16 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln130" [HLS_SampleGn/core.cpp:130]   --->   Operation 738 'getelementptr' 'data_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i13 %add_ln131_2 to i64" [HLS_SampleGn/core.cpp:131]   --->   Operation 739 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 740 [1/1] (0.00ns)   --->   "%data_addr_17 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln131" [HLS_SampleGn/core.cpp:131]   --->   Operation 740 'getelementptr' 'data_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i8 %data_load_8 to i16" [HLS_SampleGn/core.cpp:126]   --->   Operation 741 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i8 %filter_8_load to i16" [HLS_SampleGn/core.cpp:126]   --->   Operation 742 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 743 [1/1] (3.36ns) (grouped into DSP with root node add_ln126_1)   --->   "%mul_ln126 = mul i16 %sext_ln126_1, %zext_ln126" [HLS_SampleGn/core.cpp:126]   --->   Operation 743 'mul' 'mul_ln126' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 744 [1/1] (0.00ns) (grouped into DSP with root node add_ln126_1)   --->   "%sext_ln126_2 = sext i16 %mul_ln126 to i32" [HLS_SampleGn/core.cpp:126]   --->   Operation 744 'sext' 'sext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 745 [1/1] (0.00ns)   --->   "%out_8_load = load i32* @out_8, align 16" [HLS_SampleGn/core.cpp:126]   --->   Operation 745 'load' 'out_8_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 746 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln126_1 = add nsw i32 %sext_ln126_2, %out_8_load" [HLS_SampleGn/core.cpp:126]   --->   Operation 746 'add' 'add_ln126_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 747 [1/1] (1.76ns)   --->   "store i32 %add_ln126_1, i32* @out_8, align 16" [HLS_SampleGn/core.cpp:126]   --->   Operation 747 'store' <Predicate = true> <Delay = 1.76>
ST_17 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i8 %data_load_9 to i16" [HLS_SampleGn/core.cpp:127]   --->   Operation 748 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i8 %filter_9_load to i16" [HLS_SampleGn/core.cpp:127]   --->   Operation 749 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 750 [1/1] (3.36ns) (grouped into DSP with root node add_ln127_1)   --->   "%mul_ln127 = mul i16 %sext_ln127_1, %zext_ln127" [HLS_SampleGn/core.cpp:127]   --->   Operation 750 'mul' 'mul_ln127' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 751 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_1)   --->   "%sext_ln127_2 = sext i16 %mul_ln127 to i32" [HLS_SampleGn/core.cpp:127]   --->   Operation 751 'sext' 'sext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 752 [1/1] (0.00ns)   --->   "%out_9_load = load i32* @out_9, align 4" [HLS_SampleGn/core.cpp:127]   --->   Operation 752 'load' 'out_9_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 753 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln127_1 = add nsw i32 %sext_ln127_2, %out_9_load" [HLS_SampleGn/core.cpp:127]   --->   Operation 753 'add' 'add_ln127_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 754 [1/1] (1.76ns)   --->   "store i32 %add_ln127_1, i32* @out_9, align 4" [HLS_SampleGn/core.cpp:127]   --->   Operation 754 'store' <Predicate = true> <Delay = 1.76>
ST_17 : Operation 755 [1/2] (3.25ns)   --->   "%data_load_10 = load i8* %data_addr_14, align 1" [HLS_SampleGn/core.cpp:128]   --->   Operation 755 'load' 'data_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_17 : Operation 756 [1/2] (3.25ns)   --->   "%data_load_11 = load i8* %data_addr_15, align 1" [HLS_SampleGn/core.cpp:129]   --->   Operation 756 'load' 'data_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_17 : Operation 757 [2/2] (3.25ns)   --->   "%data_load_12 = load i8* %data_addr_16, align 1" [HLS_SampleGn/core.cpp:130]   --->   Operation 757 'load' 'data_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_17 : Operation 758 [2/2] (3.25ns)   --->   "%data_load_13 = load i8* %data_addr_17, align 1" [HLS_SampleGn/core.cpp:131]   --->   Operation 758 'load' 'data_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 18 <SV = 13> <Delay = 8.14>
ST_18 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i13 %add_ln132_2 to i64" [HLS_SampleGn/core.cpp:132]   --->   Operation 759 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 760 [1/1] (0.00ns)   --->   "%data_addr_18 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln132" [HLS_SampleGn/core.cpp:132]   --->   Operation 760 'getelementptr' 'data_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i13 %add_ln133_2 to i64" [HLS_SampleGn/core.cpp:133]   --->   Operation 761 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 762 [1/1] (0.00ns)   --->   "%data_addr_19 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln133" [HLS_SampleGn/core.cpp:133]   --->   Operation 762 'getelementptr' 'data_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i8 %data_load_10 to i16" [HLS_SampleGn/core.cpp:128]   --->   Operation 763 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i8 %filter_10_load to i16" [HLS_SampleGn/core.cpp:128]   --->   Operation 764 'sext' 'sext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 765 [1/1] (3.36ns) (grouped into DSP with root node add_ln128_1)   --->   "%mul_ln128 = mul i16 %sext_ln128_1, %zext_ln128" [HLS_SampleGn/core.cpp:128]   --->   Operation 765 'mul' 'mul_ln128' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 766 [1/1] (0.00ns) (grouped into DSP with root node add_ln128_1)   --->   "%sext_ln128_2 = sext i16 %mul_ln128 to i32" [HLS_SampleGn/core.cpp:128]   --->   Operation 766 'sext' 'sext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 767 [1/1] (0.00ns)   --->   "%out_10_load = load i32* @out_10, align 8" [HLS_SampleGn/core.cpp:128]   --->   Operation 767 'load' 'out_10_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 768 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln128_1 = add nsw i32 %sext_ln128_2, %out_10_load" [HLS_SampleGn/core.cpp:128]   --->   Operation 768 'add' 'add_ln128_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 769 [1/1] (1.76ns)   --->   "store i32 %add_ln128_1, i32* @out_10, align 8" [HLS_SampleGn/core.cpp:128]   --->   Operation 769 'store' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %data_load_11 to i16" [HLS_SampleGn/core.cpp:129]   --->   Operation 770 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln129_1 = sext i8 %filter_11_load to i16" [HLS_SampleGn/core.cpp:129]   --->   Operation 771 'sext' 'sext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 772 [1/1] (3.36ns) (grouped into DSP with root node add_ln129_1)   --->   "%mul_ln129 = mul i16 %sext_ln129_1, %zext_ln129" [HLS_SampleGn/core.cpp:129]   --->   Operation 772 'mul' 'mul_ln129' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 773 [1/1] (0.00ns) (grouped into DSP with root node add_ln129_1)   --->   "%sext_ln129_2 = sext i16 %mul_ln129 to i32" [HLS_SampleGn/core.cpp:129]   --->   Operation 773 'sext' 'sext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 774 [1/1] (0.00ns)   --->   "%out_11_load = load i32* @out_11, align 4" [HLS_SampleGn/core.cpp:129]   --->   Operation 774 'load' 'out_11_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 775 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln129_1 = add nsw i32 %sext_ln129_2, %out_11_load" [HLS_SampleGn/core.cpp:129]   --->   Operation 775 'add' 'add_ln129_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 776 [1/1] (1.76ns)   --->   "store i32 %add_ln129_1, i32* @out_11, align 4" [HLS_SampleGn/core.cpp:129]   --->   Operation 776 'store' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 777 [1/2] (3.25ns)   --->   "%data_load_12 = load i8* %data_addr_16, align 1" [HLS_SampleGn/core.cpp:130]   --->   Operation 777 'load' 'data_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_18 : Operation 778 [1/2] (3.25ns)   --->   "%data_load_13 = load i8* %data_addr_17, align 1" [HLS_SampleGn/core.cpp:131]   --->   Operation 778 'load' 'data_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_18 : Operation 779 [2/2] (3.25ns)   --->   "%data_load_14 = load i8* %data_addr_18, align 1" [HLS_SampleGn/core.cpp:132]   --->   Operation 779 'load' 'data_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_18 : Operation 780 [2/2] (3.25ns)   --->   "%data_load_15 = load i8* %data_addr_19, align 1" [HLS_SampleGn/core.cpp:133]   --->   Operation 780 'load' 'data_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 19 <SV = 14> <Delay = 8.14>
ST_19 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i8 %data_load_12 to i16" [HLS_SampleGn/core.cpp:130]   --->   Operation 781 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln130_1 = sext i8 %filter_12_load to i16" [HLS_SampleGn/core.cpp:130]   --->   Operation 782 'sext' 'sext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 783 [1/1] (3.36ns) (grouped into DSP with root node add_ln130_1)   --->   "%mul_ln130 = mul i16 %sext_ln130_1, %zext_ln130" [HLS_SampleGn/core.cpp:130]   --->   Operation 783 'mul' 'mul_ln130' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 784 [1/1] (0.00ns) (grouped into DSP with root node add_ln130_1)   --->   "%sext_ln130_2 = sext i16 %mul_ln130 to i32" [HLS_SampleGn/core.cpp:130]   --->   Operation 784 'sext' 'sext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 785 [1/1] (0.00ns)   --->   "%out_12_load = load i32* @out_12, align 16" [HLS_SampleGn/core.cpp:130]   --->   Operation 785 'load' 'out_12_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 786 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln130_1 = add nsw i32 %sext_ln130_2, %out_12_load" [HLS_SampleGn/core.cpp:130]   --->   Operation 786 'add' 'add_ln130_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 787 [1/1] (1.76ns)   --->   "store i32 %add_ln130_1, i32* @out_12, align 16" [HLS_SampleGn/core.cpp:130]   --->   Operation 787 'store' <Predicate = true> <Delay = 1.76>
ST_19 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %data_load_13 to i16" [HLS_SampleGn/core.cpp:131]   --->   Operation 788 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i8 %filter_13_load to i16" [HLS_SampleGn/core.cpp:131]   --->   Operation 789 'sext' 'sext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 790 [1/1] (3.36ns) (grouped into DSP with root node add_ln131_1)   --->   "%mul_ln131 = mul i16 %sext_ln131_1, %zext_ln131" [HLS_SampleGn/core.cpp:131]   --->   Operation 790 'mul' 'mul_ln131' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 791 [1/1] (0.00ns) (grouped into DSP with root node add_ln131_1)   --->   "%sext_ln131_2 = sext i16 %mul_ln131 to i32" [HLS_SampleGn/core.cpp:131]   --->   Operation 791 'sext' 'sext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 792 [1/1] (0.00ns)   --->   "%out_13_load = load i32* @out_13, align 4" [HLS_SampleGn/core.cpp:131]   --->   Operation 792 'load' 'out_13_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 793 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln131_1 = add nsw i32 %sext_ln131_2, %out_13_load" [HLS_SampleGn/core.cpp:131]   --->   Operation 793 'add' 'add_ln131_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 794 [1/1] (1.76ns)   --->   "store i32 %add_ln131_1, i32* @out_13, align 4" [HLS_SampleGn/core.cpp:131]   --->   Operation 794 'store' <Predicate = true> <Delay = 1.76>
ST_19 : Operation 795 [1/2] (3.25ns)   --->   "%data_load_14 = load i8* %data_addr_18, align 1" [HLS_SampleGn/core.cpp:132]   --->   Operation 795 'load' 'data_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_19 : Operation 796 [1/2] (3.25ns)   --->   "%data_load_15 = load i8* %data_addr_19, align 1" [HLS_SampleGn/core.cpp:133]   --->   Operation 796 'load' 'data_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>

State 20 <SV = 15> <Delay = 8.14>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %data_load_14 to i16" [HLS_SampleGn/core.cpp:132]   --->   Operation 797 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i8 %filter_14_load to i16" [HLS_SampleGn/core.cpp:132]   --->   Operation 798 'sext' 'sext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (3.36ns) (grouped into DSP with root node add_ln132_1)   --->   "%mul_ln132 = mul i16 %sext_ln132_1, %zext_ln132" [HLS_SampleGn/core.cpp:132]   --->   Operation 799 'mul' 'mul_ln132' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 800 [1/1] (0.00ns) (grouped into DSP with root node add_ln132_1)   --->   "%sext_ln132_2 = sext i16 %mul_ln132 to i32" [HLS_SampleGn/core.cpp:132]   --->   Operation 800 'sext' 'sext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (0.00ns)   --->   "%out_14_load = load i32* @out_14, align 8" [HLS_SampleGn/core.cpp:132]   --->   Operation 801 'load' 'out_14_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 802 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln132_1 = add nsw i32 %sext_ln132_2, %out_14_load" [HLS_SampleGn/core.cpp:132]   --->   Operation 802 'add' 'add_ln132_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 803 [1/1] (1.76ns)   --->   "store i32 %add_ln132_1, i32* @out_14, align 8" [HLS_SampleGn/core.cpp:132]   --->   Operation 803 'store' <Predicate = true> <Delay = 1.76>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %data_load_15 to i16" [HLS_SampleGn/core.cpp:133]   --->   Operation 804 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i8 %filter_15_load to i16" [HLS_SampleGn/core.cpp:133]   --->   Operation 805 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (3.36ns) (grouped into DSP with root node add_ln133_1)   --->   "%mul_ln133 = mul i16 %sext_ln133_1, %zext_ln133" [HLS_SampleGn/core.cpp:133]   --->   Operation 806 'mul' 'mul_ln133' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 807 [1/1] (0.00ns) (grouped into DSP with root node add_ln133_1)   --->   "%sext_ln133_2 = sext i16 %mul_ln133 to i32" [HLS_SampleGn/core.cpp:133]   --->   Operation 807 'sext' 'sext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 808 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln133_1 = add nsw i32 %sext_ln133_2, %out_15_load" [HLS_SampleGn/core.cpp:133]   --->   Operation 808 'add' 'add_ln133_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "br label %15" [HLS_SampleGn/core.cpp:111]   --->   Operation 809 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 7> <Delay = 2.55>
ST_21 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = phi i32 [ %col, %aesl_mux_load.16i32P.i4.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 810 'phi' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 811 [1/1] (0.00ns)   --->   "%i6_0 = phi i8 [ %i_1, %aesl_mux_load.16i32P.i4.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 811 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 812 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 812 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 813 [1/1] (1.55ns)   --->   "%icmp_ln135 = icmp eq i8 %i6_0, %p_Result_4" [HLS_SampleGn/core.cpp:135]   --->   Operation 813 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 814 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i6_0, 1" [HLS_SampleGn/core.cpp:135]   --->   Operation 814 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 815 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %18, label %17" [HLS_SampleGn/core.cpp:135]   --->   Operation 815 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i8 %i6_0 to i4" [HLS_SampleGn/core.cpp:136]   --->   Operation 816 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_21 : Operation 817 [1/1] (2.19ns)   --->   "switch i4 %trunc_ln136, label %case15.i [
    i4 0, label %aesl_mux_load.16i32P.i4.exit
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
    i4 -6, label %case10.i
    i4 -5, label %case11.i
    i4 -4, label %case12.i
    i4 -3, label %case13.i
    i4 -2, label %case14.i
  ]" [aesl_mux_load.16i32P.i4:33->HLS_SampleGn/core.cpp:136]   --->   Operation 817 'switch' <Predicate = (!icmp_ln135)> <Delay = 2.19>
ST_21 : Operation 818 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 818 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 14)> <Delay = 2.19>
ST_21 : Operation 819 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 819 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 13)> <Delay = 2.19>
ST_21 : Operation 820 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 820 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 12)> <Delay = 2.19>
ST_21 : Operation 821 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 821 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 11)> <Delay = 2.19>
ST_21 : Operation 822 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 822 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 10)> <Delay = 2.19>
ST_21 : Operation 823 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 823 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 9)> <Delay = 2.19>
ST_21 : Operation 824 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 824 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 8)> <Delay = 2.19>
ST_21 : Operation 825 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 825 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 7)> <Delay = 2.19>
ST_21 : Operation 826 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 826 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 6)> <Delay = 2.19>
ST_21 : Operation 827 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 827 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 5)> <Delay = 2.19>
ST_21 : Operation 828 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 828 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 4)> <Delay = 2.19>
ST_21 : Operation 829 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 829 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 3)> <Delay = 2.19>
ST_21 : Operation 830 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 830 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 2)> <Delay = 2.19>
ST_21 : Operation 831 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 831 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 1)> <Delay = 2.19>
ST_21 : Operation 832 [1/1] (2.19ns)   --->   "br label %aesl_mux_load.16i32P.i4.exit" [aesl_mux_load.16i32P.i4:32->HLS_SampleGn/core.cpp:136]   --->   Operation 832 'br' <Predicate = (!icmp_ln135 & trunc_ln136 == 15)> <Delay = 2.19>
ST_21 : Operation 833 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_3, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:140]   --->   Operation 833 'write' <Predicate = (icmp_ln135)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 834 [1/1] (2.55ns)   --->   "%c = add nsw i32 %p_Result_2, %c_1" [HLS_SampleGn/core.cpp:93]   --->   Operation 834 'add' 'c' <Predicate = (icmp_ln135)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 2.55>
ST_22 : Operation 835 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i32 [ %out_1_load_1, %case1.i ], [ %out_2_load_1, %case2.i ], [ %out_3_load_1, %case3.i ], [ %out_4_load_1, %case4.i ], [ %out_5_load_1, %case5.i ], [ %out_6_load_1, %case6.i ], [ %out_7_load_1, %case7.i ], [ %out_8_load_1, %case8.i ], [ %out_9_load_1, %case9.i ], [ %out_10_load_1, %case10.i ], [ %out_11_load_1, %case11.i ], [ %out_12_load_1, %case12.i ], [ %out_13_load_1, %case13.i ], [ %out_14_load_1, %case14.i ], [ %out_15_load, %case15.i ], [ %out_0_load_1, %17 ]" [aesl_mux_load.16i32P.i4:3->HLS_SampleGn/core.cpp:136]   --->   Operation 835 'phi' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 836 [1/1] (2.55ns)   --->   "%col = add nsw i32 %UnifiedRetVal_i, %tmp_data_V_3" [HLS_SampleGn/core.cpp:136]   --->   Operation 836 'add' 'col' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 837 [1/1] (0.00ns)   --->   "br label %.preheader" [HLS_SampleGn/core.cpp:135]   --->   Operation 837 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 0.00>
ST_23 : Operation 838 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_3, i4 -1, i4 -1, i2 0, i1 false, i5 0, i6 0)" [HLS_SampleGn/core.cpp:140]   --->   Operation 838 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 839 [1/1] (0.00ns)   --->   "br label %.preheader382" [HLS_SampleGn/core.cpp:93]   --->   Operation 839 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 5> <Delay = 2.55>
ST_24 : Operation 840 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 0, i4 -1, i4 -1, i2 0, i1 true, i5 0, i6 0)" [HLS_SampleGn/core.cpp:146]   --->   Operation 840 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln147)   --->   "%shl_ln147 = shl i32 %r_0, 16" [HLS_SampleGn/core.cpp:147]   --->   Operation 841 'shl' 'shl_ln147' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 842 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln147 = add nsw i32 %shl_ln147, %c_0" [HLS_SampleGn/core.cpp:147]   --->   Operation 842 'add' 'add_ln147' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 843 [1/1] (1.81ns)   --->   "br label %._crit_edge" [HLS_SampleGn/core.cpp:147]   --->   Operation 843 'br' <Predicate = true> <Delay = 1.81>

State 25 <SV = 1> <Delay = 1.91>
ST_25 : Operation 844 [1/1] (0.00ns)   --->   "%empty_43 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:41]   --->   Operation 844 'read' 'empty_43' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_43, 0" [HLS_SampleGn/core.cpp:41]   --->   Operation 845 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 846 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_5, i32 24, i32 31)" [HLS_SampleGn/core.cpp:42]   --->   Operation 846 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 847 [1/1] (0.00ns)   --->   "store i8 %p_Result_s, i8* @w1, align 1" [HLS_SampleGn/core.cpp:42]   --->   Operation 847 'store' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 848 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_5, i32 16, i32 23)" [HLS_SampleGn/core.cpp:43]   --->   Operation 848 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln681_1 = zext i8 %p_Result_1 to i9" [HLS_SampleGn/core.cpp:43]   --->   Operation 849 'zext' 'zext_ln681_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 850 [1/1] (0.00ns)   --->   "store i8 %p_Result_1, i8* @h1, align 1" [HLS_SampleGn/core.cpp:43]   --->   Operation 850 'store' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 851 [1/1] (1.91ns)   --->   "%add_ln46 = add i9 %zext_ln681_1, 3" [HLS_SampleGn/core.cpp:46]   --->   Operation 851 'add' 'add_ln46' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 852 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %add_ln46, i32 2, i32 8)" [HLS_SampleGn/core.cpp:48]   --->   Operation 852 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 853 [1/1] (1.76ns)   --->   "br label %.loopexit70" [HLS_SampleGn/core.cpp:46]   --->   Operation 853 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 2> <Delay = 1.91>
ST_26 : Operation 854 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %1 ], [ %add_ln46_1, %.loopexit70.loopexit ]" [HLS_SampleGn/core.cpp:46]   --->   Operation 854 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 855 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 855 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 856 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp eq i8 %i_0, %p_Result_s" [HLS_SampleGn/core.cpp:46]   --->   Operation 856 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 857 [1/1] (1.91ns)   --->   "%add_ln46_1 = add i8 %i_0, 1" [HLS_SampleGn/core.cpp:46]   --->   Operation 857 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 858 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %3, label %.preheader384.preheader" [HLS_SampleGn/core.cpp:46]   --->   Operation 858 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i8 %i_0 to i7" [HLS_SampleGn/core.cpp:50]   --->   Operation 859 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln50_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln50, i6 0)" [HLS_SampleGn/core.cpp:50]   --->   Operation 860 'bitconcatenate' 'zext_ln50_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_0, i4 0)" [HLS_SampleGn/core.cpp:50]   --->   Operation 861 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i12 %tmp_3 to i13" [HLS_SampleGn/core.cpp:50]   --->   Operation 862 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 863 [1/1] (1.67ns)   --->   "%sub_ln50 = sub i13 %zext_ln50_cast, %zext_ln50" [HLS_SampleGn/core.cpp:50]   --->   Operation 863 'sub' 'sub_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp, i2 0)" [HLS_SampleGn/core.cpp:48]   --->   Operation 864 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i9 %tmp_2 to i32" [HLS_SampleGn/core.cpp:48]   --->   Operation 865 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 866 [1/1] (1.76ns)   --->   "br label %.preheader384" [HLS_SampleGn/core.cpp:48]   --->   Operation 866 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_26 : Operation 867 [1/1] (0.00ns)   --->   "%or_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i7.i7.i2(i8 %p_Result_s, i7 0, i7 %tmp, i2 0)" [HLS_SampleGn/core.cpp:59]   --->   Operation 867 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i24 %or_ln to i32" [HLS_SampleGn/core.cpp:59]   --->   Operation 868 'zext' 'zext_ln59' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_26 : Operation 869 [1/1] (1.81ns)   --->   "br label %._crit_edge" [HLS_SampleGn/core.cpp:59]   --->   Operation 869 'br' <Predicate = (icmp_ln46)> <Delay = 1.81>

State 27 <SV = 3> <Delay = 4.93>
ST_27 : Operation 870 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %add_ln48, %2 ], [ 0, %.preheader384.preheader ]" [HLS_SampleGn/core.cpp:48]   --->   Operation 870 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 871 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp eq i32 %j_1, %zext_ln48_1" [HLS_SampleGn/core.cpp:48]   --->   Operation 871 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 872 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 64, i64 0)"   --->   Operation 872 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 873 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.loopexit70.loopexit, label %2" [HLS_SampleGn/core.cpp:48]   --->   Operation 873 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 874 [1/1] (0.00ns)   --->   "%empty_46 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [HLS_SampleGn/core.cpp:49]   --->   Operation 874 'read' 'empty_46' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_46, 0" [HLS_SampleGn/core.cpp:49]   --->   Operation 875 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i32 %tmp_data_V_6 to i8" [HLS_SampleGn/core.cpp:50]   --->   Operation 876 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i32 %j_1 to i13" [HLS_SampleGn/core.cpp:50]   --->   Operation 877 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 878 [1/1] (1.67ns)   --->   "%add_ln50 = add i13 %sub_ln50, %trunc_ln50_1" [HLS_SampleGn/core.cpp:50]   --->   Operation 878 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i13 %add_ln50 to i64" [HLS_SampleGn/core.cpp:50]   --->   Operation 879 'sext' 'sext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 880 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln50" [HLS_SampleGn/core.cpp:50]   --->   Operation 880 'getelementptr' 'data_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 881 [1/1] (3.25ns)   --->   "store i8 %trunc_ln681, i8* %data_addr, align 4" [HLS_SampleGn/core.cpp:50]   --->   Operation 881 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_27 : Operation 882 [1/1] (0.00ns)   --->   "%p_Result_s_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_6, i32 8, i32 15)" [HLS_SampleGn/core.cpp:51]   --->   Operation 882 'partselect' 'p_Result_s_47' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%trunc_ln51 = trunc i32 %j_1 to i13" [HLS_SampleGn/core.cpp:51]   --->   Operation 883 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%or_ln51 = or i13 %trunc_ln51, 1" [HLS_SampleGn/core.cpp:51]   --->   Operation 884 'or' 'or_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 885 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln51 = add i13 %sub_ln50, %or_ln51" [HLS_SampleGn/core.cpp:51]   --->   Operation 885 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i13 %add_ln51 to i64" [HLS_SampleGn/core.cpp:51]   --->   Operation 886 'sext' 'sext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 887 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln51" [HLS_SampleGn/core.cpp:51]   --->   Operation 887 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 888 [1/1] (3.25ns)   --->   "store i8 %p_Result_s_47, i8* %data_addr_1, align 1" [HLS_SampleGn/core.cpp:51]   --->   Operation 888 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_27 : Operation 889 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_6, i32 16, i32 23)" [HLS_SampleGn/core.cpp:52]   --->   Operation 889 'partselect' 'p_Result_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln52 = trunc i32 %j_1 to i13" [HLS_SampleGn/core.cpp:52]   --->   Operation 890 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i13 %trunc_ln52, 2" [HLS_SampleGn/core.cpp:52]   --->   Operation 891 'or' 'or_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 892 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln52 = add i13 %sub_ln50, %or_ln52" [HLS_SampleGn/core.cpp:52]   --->   Operation 892 'add' 'add_ln52' <Predicate = (!icmp_ln48)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 893 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_6, i32 24, i32 31)" [HLS_SampleGn/core.cpp:53]   --->   Operation 893 'partselect' 'p_Result_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%trunc_ln53 = trunc i32 %j_1 to i13" [HLS_SampleGn/core.cpp:53]   --->   Operation 894 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%or_ln53 = or i13 %trunc_ln53, 3" [HLS_SampleGn/core.cpp:53]   --->   Operation 895 'or' 'or_ln53' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_27 : Operation 896 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln53 = add i13 %sub_ln50, %or_ln53" [HLS_SampleGn/core.cpp:53]   --->   Operation 896 'add' 'add_ln53' <Predicate = (!icmp_ln48)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 897 [1/1] (2.55ns)   --->   "%add_ln48 = add nsw i32 4, %j_1" [HLS_SampleGn/core.cpp:48]   --->   Operation 897 'add' 'add_ln48' <Predicate = (!icmp_ln48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 898 [1/1] (0.00ns)   --->   "br label %.loopexit70"   --->   Operation 898 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 28 <SV = 4> <Delay = 3.25>
ST_28 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i13 %add_ln52 to i64" [HLS_SampleGn/core.cpp:52]   --->   Operation 899 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 900 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln52" [HLS_SampleGn/core.cpp:52]   --->   Operation 900 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 901 [1/1] (3.25ns)   --->   "store i8 %p_Result_7, i8* %data_addr_2, align 2" [HLS_SampleGn/core.cpp:52]   --->   Operation 901 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_28 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i13 %add_ln53 to i64" [HLS_SampleGn/core.cpp:53]   --->   Operation 902 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 903 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr [2304 x i8]* @data, i64 0, i64 %sext_ln53" [HLS_SampleGn/core.cpp:53]   --->   Operation 903 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 904 [1/1] (3.25ns)   --->   "store i8 %p_Result_8, i8* %data_addr_3, align 1" [HLS_SampleGn/core.cpp:53]   --->   Operation 904 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2304> <RAM>
ST_28 : Operation 905 [1/1] (0.00ns)   --->   "br label %.preheader384" [HLS_SampleGn/core.cpp:48]   --->   Operation 905 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 6> <Delay = 0.00>
ST_29 : Operation 906 [1/1] (0.00ns)   --->   "%p_0293 = phi i32 [ %zext_ln59, %3 ], [ %add_ln147, %20 ], [ -1431655766, %4 ]" [HLS_SampleGn/core.cpp:59]   --->   Operation 906 'phi' 'p_0293' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 907 [1/1] (0.00ns)   --->   "ret i32 %p_0293" [HLS_SampleGn/core.cpp:152]   --->   Operation 907 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.29ns
The critical path consists of the following:
	axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:31) [72]  (0 ns)
	'icmp' operation ('icmp_ln60', HLS_SampleGn/core.cpp:60) [81]  (2.47 ns)
	multiplexor before 'phi' operation ('p_0293', HLS_SampleGn/core.cpp:59) with incoming values : ('add_ln147', HLS_SampleGn/core.cpp:147) ('zext_ln59', HLS_SampleGn/core.cpp:59) [973]  (1.81 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', HLS_SampleGn/core.cpp:67) [94]  (1.77 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'add' operation ('add_ln87', HLS_SampleGn/core.cpp:87) [470]  (1.92 ns)
	'sub' operation ('sub_ln87', HLS_SampleGn/core.cpp:87) [473]  (1.82 ns)

 <State 4>: 2.53ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', HLS_SampleGn/core.cpp:68) [105]  (0 ns)
	'icmp' operation ('icmp_ln69_1', HLS_SampleGn/core.cpp:69) [111]  (1.55 ns)
	'and' operation ('and_ln69', HLS_SampleGn/core.cpp:69) [112]  (0.978 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln72', HLS_SampleGn/core.cpp:72) of constant 0 on array 'filter_14' [191]  (2.32 ns)

 <State 6>: 1.78ns
The critical path consists of the following:
	'add' operation ('j', HLS_SampleGn/core.cpp:68) [465]  (1.78 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln78', HLS_SampleGn/core.cpp:78) of variable 'p_Result_9', HLS_SampleGn/core.cpp:78 on array 'filter_14' [369]  (2.32 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', HLS_SampleGn/core.cpp:92) [488]  (1.77 ns)

 <State 9>: 4.23ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', HLS_SampleGn/core.cpp:92) [488]  (0 ns)
	'add' operation ('add_ln119', HLS_SampleGn/core.cpp:119) [498]  (2.55 ns)
	'sub' operation ('sub_ln119', HLS_SampleGn/core.cpp:119) [503]  (1.68 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'add' operation ('r', HLS_SampleGn/core.cpp:92) [896]  (2.55 ns)

 <State 11>: 6.61ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', HLS_SampleGn/core.cpp:111) [612]  (0 ns)
	'add' operation ('add_ln118', HLS_SampleGn/core.cpp:118) [621]  (1.68 ns)
	'add' operation ('add_ln118_2', HLS_SampleGn/core.cpp:118) [622]  (1.68 ns)
	'getelementptr' operation ('data_addr_4', HLS_SampleGn/core.cpp:118) [624]  (0 ns)
	'load' operation ('data_load', HLS_SampleGn/core.cpp:118) on array 'data' [670]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_6', HLS_SampleGn/core.cpp:120) [630]  (0 ns)
	'load' operation ('data_load_2', HLS_SampleGn/core.cpp:120) on array 'data' [691]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_8', HLS_SampleGn/core.cpp:122) [636]  (0 ns)
	'load' operation ('data_load_4', HLS_SampleGn/core.cpp:122) on array 'data' [711]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_10', HLS_SampleGn/core.cpp:124) [642]  (0 ns)
	'load' operation ('data_load_6', HLS_SampleGn/core.cpp:124) on array 'data' [731]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_12', HLS_SampleGn/core.cpp:126) [648]  (0 ns)
	'load' operation ('data_load_8', HLS_SampleGn/core.cpp:126) on array 'data' [751]  (3.25 ns)

 <State 16>: 8.15ns
The critical path consists of the following:
	'mul' operation of DSP[679] ('mul_ln118', HLS_SampleGn/core.cpp:118) [676]  (3.36 ns)
	'add' operation of DSP[679] ('add_ln118_1', HLS_SampleGn/core.cpp:118) [679]  (3.02 ns)
	'store' operation ('store_ln118', HLS_SampleGn/core.cpp:118) of variable 'add_ln118_1', HLS_SampleGn/core.cpp:118 on global variable 'out_0' [680]  (1.77 ns)

 <State 17>: 8.15ns
The critical path consists of the following:
	'mul' operation of DSP[759] ('mul_ln126', HLS_SampleGn/core.cpp:126) [756]  (3.36 ns)
	'add' operation of DSP[759] ('add_ln126_1', HLS_SampleGn/core.cpp:126) [759]  (3.02 ns)
	'store' operation ('store_ln126', HLS_SampleGn/core.cpp:126) of variable 'add_ln126_1', HLS_SampleGn/core.cpp:126 on global variable 'out_8' [760]  (1.77 ns)

 <State 18>: 8.15ns
The critical path consists of the following:
	'mul' operation of DSP[779] ('mul_ln128', HLS_SampleGn/core.cpp:128) [776]  (3.36 ns)
	'add' operation of DSP[779] ('add_ln128_1', HLS_SampleGn/core.cpp:128) [779]  (3.02 ns)
	'store' operation ('store_ln128', HLS_SampleGn/core.cpp:128) of variable 'add_ln128_1', HLS_SampleGn/core.cpp:128 on global variable 'out_10' [780]  (1.77 ns)

 <State 19>: 8.15ns
The critical path consists of the following:
	'mul' operation of DSP[799] ('mul_ln130', HLS_SampleGn/core.cpp:130) [796]  (3.36 ns)
	'add' operation of DSP[799] ('add_ln130_1', HLS_SampleGn/core.cpp:130) [799]  (3.02 ns)
	'store' operation ('store_ln130', HLS_SampleGn/core.cpp:130) of variable 'add_ln130_1', HLS_SampleGn/core.cpp:130 on global variable 'out_12' [800]  (1.77 ns)

 <State 20>: 8.15ns
The critical path consists of the following:
	'mul' operation of DSP[819] ('mul_ln132', HLS_SampleGn/core.cpp:132) [816]  (3.36 ns)
	'add' operation of DSP[819] ('add_ln132_1', HLS_SampleGn/core.cpp:132) [819]  (3.02 ns)
	'store' operation ('store_ln132', HLS_SampleGn/core.cpp:132) of variable 'add_ln132_1', HLS_SampleGn/core.cpp:132 on global variable 'out_14' [820]  (1.77 ns)

 <State 21>: 2.55ns
The critical path consists of the following:
	'add' operation ('c', HLS_SampleGn/core.cpp:93) [893]  (2.55 ns)

 <State 22>: 2.55ns
The critical path consists of the following:
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16i32P.i4:3->HLS_SampleGn/core.cpp:136) with incoming values : ('add_ln133_1', HLS_SampleGn/core.cpp:133) ('out_0_load_1', aesl_mux_load.16i32P.i4:1->HLS_SampleGn/core.cpp:136) ('out_1_load_1', aesl_mux_load.16i32P.i4:3->HLS_SampleGn/core.cpp:136) ('out_2_load_1', aesl_mux_load.16i32P.i4:5->HLS_SampleGn/core.cpp:136) ('out_3_load_1', aesl_mux_load.16i32P.i4:7->HLS_SampleGn/core.cpp:136) ('out_4_load_1', aesl_mux_load.16i32P.i4:9->HLS_SampleGn/core.cpp:136) ('out_5_load_1', aesl_mux_load.16i32P.i4:11->HLS_SampleGn/core.cpp:136) ('out_6_load_1', aesl_mux_load.16i32P.i4:13->HLS_SampleGn/core.cpp:136) ('out_7_load_1', aesl_mux_load.16i32P.i4:15->HLS_SampleGn/core.cpp:136) ('out_8_load_1', aesl_mux_load.16i32P.i4:17->HLS_SampleGn/core.cpp:136) ('out_9_load_1', aesl_mux_load.16i32P.i4:19->HLS_SampleGn/core.cpp:136) ('out_10_load_1', aesl_mux_load.16i32P.i4:21->HLS_SampleGn/core.cpp:136) ('out_11_load_1', aesl_mux_load.16i32P.i4:23->HLS_SampleGn/core.cpp:136) ('out_12_load_1', aesl_mux_load.16i32P.i4:25->HLS_SampleGn/core.cpp:136) ('out_13_load_1', aesl_mux_load.16i32P.i4:27->HLS_SampleGn/core.cpp:136) ('out_14_load_1', aesl_mux_load.16i32P.i4:29->HLS_SampleGn/core.cpp:136) [888]  (0 ns)
	'add' operation ('col', HLS_SampleGn/core.cpp:136) [889]  (2.55 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 2.55ns
The critical path consists of the following:
	'shl' operation ('shl_ln147', HLS_SampleGn/core.cpp:147) [900]  (0 ns)
	'add' operation ('add_ln147', HLS_SampleGn/core.cpp:147) [901]  (2.55 ns)

 <State 25>: 1.92ns
The critical path consists of the following:
	axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:41) [904]  (0 ns)
	'add' operation ('add_ln46', HLS_SampleGn/core.cpp:46) [911]  (1.92 ns)

 <State 26>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i_0', HLS_SampleGn/core.cpp:46) with incoming values : ('add_ln46_1', HLS_SampleGn/core.cpp:46) [915]  (0 ns)
	'add' operation ('add_ln46_1', HLS_SampleGn/core.cpp:46) [918]  (1.92 ns)

 <State 27>: 4.93ns
The critical path consists of the following:
	'phi' operation ('j_1', HLS_SampleGn/core.cpp:48) with incoming values : ('add_ln48', HLS_SampleGn/core.cpp:48) [930]  (0 ns)
	'add' operation ('add_ln50', HLS_SampleGn/core.cpp:50) [939]  (1.68 ns)
	'getelementptr' operation ('data_addr', HLS_SampleGn/core.cpp:50) [941]  (0 ns)
	'store' operation ('store_ln50', HLS_SampleGn/core.cpp:50) of variable 'trunc_ln681', HLS_SampleGn/core.cpp:50 on array 'data' [942]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_2', HLS_SampleGn/core.cpp:52) [955]  (0 ns)
	'store' operation ('store_ln52', HLS_SampleGn/core.cpp:52) of variable 'p_Result_7', HLS_SampleGn/core.cpp:52 on array 'data' [956]  (3.25 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
