
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001674  080079bc  080079bc  000179bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009030  08009030  00020130  2**0
                  CONTENTS
  4 .ARM          00000000  08009030  08009030  00020130  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009030  08009030  00020130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009030  08009030  00019030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009034  08009034  00019034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000130  20000000  08009038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c0  20000130  08009168  00020130  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200008f0  08009168  000208f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d25  00000000  00000000  00020159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000385e  00000000  00000000  00035e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  000396e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  0003ac88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b11a  00000000  00000000  0003c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001beea  00000000  00000000  000571ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095c17  00000000  00000000  000730a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00108cbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006294  00000000  00000000  00108d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000130 	.word	0x20000130
 8000128:	00000000 	.word	0x00000000
 800012c:	080079a4 	.word	0x080079a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000134 	.word	0x20000134
 8000148:	080079a4 	.word	0x080079a4

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	4a06      	ldr	r2, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	8811      	ldrh	r1, [r2, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f003 fe59 	bl	8003e2e <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	2000014c 	.word	0x2000014c
 8000188:	20000150 	.word	0x20000150
 800018c:	20000154 	.word	0x20000154

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f005 f927 	bl	80053f8 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0b      	ldr	r2, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f003 fe3a 	bl	8003e2e <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a07      	ldr	r2, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	8811      	ldrh	r1, [r2, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4618      	mov	r0, r3
 80001c6:	f003 fe32 	bl	8003e2e <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	2000014c 	.word	0x2000014c
 80001d8:	20000150 	.word	0x20000150
 80001dc:	20000154 	.word	0x20000154

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 ff5b 	bl	80030d8 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f002 f84c 	bl	80022c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f003 f909 	bl	8003454 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f002 f83c 	bl	80022c4 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000158 	.word	0x20000158
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f003 fc1c 	bl	8003af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80002d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002dc:	4811      	ldr	r0, [pc, #68]	; (8000324 <lecturaTeclas+0x50>)
 80002de:	f003 fd8f 	bl	8003e00 <HAL_GPIO_ReadPin>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	4b10      	ldr	r3, [pc, #64]	; (8000328 <lecturaTeclas+0x54>)
 80002e8:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80002ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002ee:	480d      	ldr	r0, [pc, #52]	; (8000324 <lecturaTeclas+0x50>)
 80002f0:	f003 fd86 	bl	8003e00 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b0b      	ldr	r3, [pc, #44]	; (8000328 <lecturaTeclas+0x54>)
 80002fa:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 80002fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000300:	4808      	ldr	r0, [pc, #32]	; (8000324 <lecturaTeclas+0x50>)
 8000302:	f003 fd7d 	bl	8003e00 <HAL_GPIO_ReadPin>
 8000306:	4603      	mov	r3, r0
 8000308:	461a      	mov	r2, r3
 800030a:	4b07      	ldr	r3, [pc, #28]	; (8000328 <lecturaTeclas+0x54>)
 800030c:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800030e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000312:	4804      	ldr	r0, [pc, #16]	; (8000324 <lecturaTeclas+0x50>)
 8000314:	f003 fd74 	bl	8003e00 <HAL_GPIO_ReadPin>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	4b02      	ldr	r3, [pc, #8]	; (8000328 <lecturaTeclas+0x54>)
 800031e:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40010c00 	.word	0x40010c00
 8000328:	20000000 	.word	0x20000000

0800032c <update_teclas>:

void update_teclas (void){
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <update_teclas+0x2c>)
 8000332:	781a      	ldrb	r2, [r3, #0]
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <update_teclas+0x30>)
 8000336:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <update_teclas+0x2c>)
 800033a:	785a      	ldrb	r2, [r3, #1]
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <update_teclas+0x30>)
 800033e:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 8000340:	4b05      	ldr	r3, [pc, #20]	; (8000358 <update_teclas+0x2c>)
 8000342:	789a      	ldrb	r2, [r3, #2]
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <update_teclas+0x30>)
 8000346:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 8000348:	4b03      	ldr	r3, [pc, #12]	; (8000358 <update_teclas+0x2c>)
 800034a:	78da      	ldrb	r2, [r3, #3]
 800034c:	4b03      	ldr	r3, [pc, #12]	; (800035c <update_teclas+0x30>)
 800034e:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	20000000 	.word	0x20000000
 800035c:	20000004 	.word	0x20000004

08000360 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <getStatBoton+0x40>)
 800036e:	5cd3      	ldrb	r3, [r2, r3]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d008      	beq.n	8000386 <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	4a0b      	ldr	r2, [pc, #44]	; (80003a4 <getStatBoton+0x44>)
 8000378:	5cd3      	ldrb	r3, [r2, r3]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <getStatBoton+0x22>
			return HIGH_L;
 800037e:	2301      	movs	r3, #1
 8000380:	e009      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return RISE;
 8000382:	2303      	movs	r3, #3
 8000384:	e007      	b.n	8000396 <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <getStatBoton+0x44>)
 800038a:	5cd3      	ldrb	r3, [r2, r3]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <getStatBoton+0x34>
			return FALL;
 8000390:	2302      	movs	r3, #2
 8000392:	e000      	b.n	8000396 <getStatBoton+0x36>
		}else{
			return LOW_L;
 8000394:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 8000396:	4618      	mov	r0, r3
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr
 80003a0:	20000000 	.word	0x20000000
 80003a4:	20000004 	.word	0x20000004

080003a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b088      	sub	sp, #32
 80003ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ae:	f107 0310 	add.w	r3, r7, #16
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]
 80003b8:	609a      	str	r2, [r3, #8]
 80003ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003bc:	4b3d      	ldr	r3, [pc, #244]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a3c      	ldr	r2, [pc, #240]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003c2:	f043 0310 	orr.w	r3, r3, #16
 80003c6:	6193      	str	r3, [r2, #24]
 80003c8:	4b3a      	ldr	r3, [pc, #232]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	f003 0310 	and.w	r3, r3, #16
 80003d0:	60fb      	str	r3, [r7, #12]
 80003d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003d4:	4b37      	ldr	r3, [pc, #220]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	4a36      	ldr	r2, [pc, #216]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003da:	f043 0320 	orr.w	r3, r3, #32
 80003de:	6193      	str	r3, [r2, #24]
 80003e0:	4b34      	ldr	r3, [pc, #208]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f003 0320 	and.w	r3, r3, #32
 80003e8:	60bb      	str	r3, [r7, #8]
 80003ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ec:	4b31      	ldr	r3, [pc, #196]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	4a30      	ldr	r2, [pc, #192]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003f2:	f043 0304 	orr.w	r3, r3, #4
 80003f6:	6193      	str	r3, [r2, #24]
 80003f8:	4b2e      	ldr	r3, [pc, #184]	; (80004b4 <MX_GPIO_Init+0x10c>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f003 0304 	and.w	r3, r3, #4
 8000400:	607b      	str	r3, [r7, #4]
 8000402:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000404:	4b2b      	ldr	r3, [pc, #172]	; (80004b4 <MX_GPIO_Init+0x10c>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a2a      	ldr	r2, [pc, #168]	; (80004b4 <MX_GPIO_Init+0x10c>)
 800040a:	f043 0308 	orr.w	r3, r3, #8
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b28      	ldr	r3, [pc, #160]	; (80004b4 <MX_GPIO_Init+0x10c>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0308 	and.w	r3, r3, #8
 8000418:	603b      	str	r3, [r7, #0]
 800041a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800041c:	2200      	movs	r2, #0
 800041e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000422:	4825      	ldr	r0, [pc, #148]	; (80004b8 <MX_GPIO_Init+0x110>)
 8000424:	f003 fd03 	bl	8003e2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	2103      	movs	r1, #3
 800042c:	4823      	ldr	r0, [pc, #140]	; (80004bc <MX_GPIO_Init+0x114>)
 800042e:	f003 fcfe 	bl	8003e2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	2101      	movs	r1, #1
 8000436:	4822      	ldr	r0, [pc, #136]	; (80004c0 <MX_GPIO_Init+0x118>)
 8000438:	f003 fcf9 	bl	8003e2e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800043c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000442:	2301      	movs	r3, #1
 8000444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000446:	2300      	movs	r3, #0
 8000448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044a:	2302      	movs	r3, #2
 800044c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800044e:	f107 0310 	add.w	r3, r7, #16
 8000452:	4619      	mov	r1, r3
 8000454:	4818      	ldr	r0, [pc, #96]	; (80004b8 <MX_GPIO_Init+0x110>)
 8000456:	f003 fb4f 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 800045a:	2303      	movs	r3, #3
 800045c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045e:	2301      	movs	r3, #1
 8000460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000462:	2300      	movs	r3, #0
 8000464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000466:	2302      	movs	r3, #2
 8000468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046a:	f107 0310 	add.w	r3, r7, #16
 800046e:	4619      	mov	r1, r3
 8000470:	4812      	ldr	r0, [pc, #72]	; (80004bc <MX_GPIO_Init+0x114>)
 8000472:	f003 fb41 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 8000476:	2301      	movs	r3, #1
 8000478:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047a:	2301      	movs	r3, #1
 800047c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047e:	2300      	movs	r3, #0
 8000480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000482:	2302      	movs	r3, #2
 8000484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	4619      	mov	r1, r3
 800048c:	480c      	ldr	r0, [pc, #48]	; (80004c0 <MX_GPIO_Init+0x118>)
 800048e:	f003 fb33 	bl	8003af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 8000492:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800049c:	2301      	movs	r3, #1
 800049e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	4806      	ldr	r0, [pc, #24]	; (80004c0 <MX_GPIO_Init+0x118>)
 80004a8:	f003 fb26 	bl	8003af8 <HAL_GPIO_Init>

}
 80004ac:	bf00      	nop
 80004ae:	3720      	adds	r7, #32
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	40021000 	.word	0x40021000
 80004b8:	40011000 	.word	0x40011000
 80004bc:	40010800 	.word	0x40010800
 80004c0:	40010c00 	.word	0x40010c00

080004c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80004c8:	4b12      	ldr	r3, [pc, #72]	; (8000514 <MX_I2C1_Init+0x50>)
 80004ca:	4a13      	ldr	r2, [pc, #76]	; (8000518 <MX_I2C1_Init+0x54>)
 80004cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ce:	4b11      	ldr	r3, [pc, #68]	; (8000514 <MX_I2C1_Init+0x50>)
 80004d0:	4a12      	ldr	r2, [pc, #72]	; (800051c <MX_I2C1_Init+0x58>)
 80004d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004d4:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <MX_I2C1_Init+0x50>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004da:	4b0e      	ldr	r3, [pc, #56]	; (8000514 <MX_I2C1_Init+0x50>)
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004e0:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <MX_I2C1_Init+0x50>)
 80004e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80004e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e8:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <MX_I2C1_Init+0x50>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <MX_I2C1_Init+0x50>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <MX_I2C1_Init+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004fa:	4b06      	ldr	r3, [pc, #24]	; (8000514 <MX_I2C1_Init+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000500:	4804      	ldr	r0, [pc, #16]	; (8000514 <MX_I2C1_Init+0x50>)
 8000502:	f003 fcad 	bl	8003e60 <HAL_I2C_Init>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800050c:	f001 feda 	bl	80022c4 <Error_Handler>
  }

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	2000018c 	.word	0x2000018c
 8000518:	40005400 	.word	0x40005400
 800051c:	000186a0 	.word	0x000186a0

08000520 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b088      	sub	sp, #32
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4a15      	ldr	r2, [pc, #84]	; (8000590 <HAL_I2C_MspInit+0x70>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d123      	bne.n	8000588 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000540:	4b14      	ldr	r3, [pc, #80]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a13      	ldr	r2, [pc, #76]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000546:	f043 0308 	orr.w	r3, r3, #8
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b11      	ldr	r3, [pc, #68]	; (8000594 <HAL_I2C_MspInit+0x74>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0308 	and.w	r3, r3, #8
 8000554:	60fb      	str	r3, [r7, #12]
 8000556:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000558:	23c0      	movs	r3, #192	; 0xc0
 800055a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800055c:	2312      	movs	r3, #18
 800055e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000560:	2303      	movs	r3, #3
 8000562:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	4619      	mov	r1, r3
 800056a:	480b      	ldr	r0, [pc, #44]	; (8000598 <HAL_I2C_MspInit+0x78>)
 800056c:	f003 fac4 	bl	8003af8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000572:	69db      	ldr	r3, [r3, #28]
 8000574:	4a07      	ldr	r2, [pc, #28]	; (8000594 <HAL_I2C_MspInit+0x74>)
 8000576:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800057a:	61d3      	str	r3, [r2, #28]
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_I2C_MspInit+0x74>)
 800057e:	69db      	ldr	r3, [r3, #28]
 8000580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000588:	bf00      	nop
 800058a:	3720      	adds	r7, #32
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40005400 	.word	0x40005400
 8000594:	40021000 	.word	0x40021000
 8000598:	40010c00 	.word	0x40010c00

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b5b0      	push	{r4, r5, r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f002 fd14 	bl	8002fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f98a 	bl	80008bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f7ff fefe 	bl	80003a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005ac:	f7ff ff8a 	bl	80004c4 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005b0:	f001 ff0a 	bl	80023c8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005b4:	f002 fc66 	bl	8002e84 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80005b8:	f7ff fe12 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80005bc:	f002 fb88 	bl	8002cd0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005c0:	f002 fbd2 	bl	8002d68 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80005c4:	2201      	movs	r2, #1
 80005c6:	49a7      	ldr	r1, [pc, #668]	; (8000864 <main+0x2c8>)
 80005c8:	48a7      	ldr	r0, [pc, #668]	; (8000868 <main+0x2cc>)
 80005ca:	f7ff fdbf 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80005ce:	4ba7      	ldr	r3, [pc, #668]	; (800086c <main+0x2d0>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 80005d4:	49a6      	ldr	r1, [pc, #664]	; (8000870 <main+0x2d4>)
 80005d6:	f04f 0200 	mov.w	r2, #0
 80005da:	f04f 0300 	mov.w	r3, #0
 80005de:	e9c1 2300 	strd	r2, r3, [r1]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 80005e2:	48a4      	ldr	r0, [pc, #656]	; (8000874 <main+0x2d8>)
 80005e4:	f002 fe50 	bl	8003288 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 80005e8:	48a2      	ldr	r0, [pc, #648]	; (8000874 <main+0x2d8>)
 80005ea:	f002 ff27 	bl	800343c <HAL_ADC_GetValue>
 80005ee:	4603      	mov	r3, r0
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	4ba1      	ldr	r3, [pc, #644]	; (8000878 <main+0x2dc>)
 80005f4:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 80005f6:	4ba0      	ldr	r3, [pc, #640]	; (8000878 <main+0x2dc>)
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	4618      	mov	r0, r3
 80005fc:	f006 fa4a 	bl	8006a94 <srand>
  HAL_ADC_Stop(&hadc1);
 8000600:	489c      	ldr	r0, [pc, #624]	; (8000874 <main+0x2d8>)
 8000602:	f002 feef 	bl	80033e4 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000606:	2200      	movs	r2, #0
 8000608:	2101      	movs	r1, #1
 800060a:	489c      	ldr	r0, [pc, #624]	; (800087c <main+0x2e0>)
 800060c:	f003 fc0f 	bl	8003e2e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8000610:	2201      	movs	r2, #1
 8000612:	2102      	movs	r1, #2
 8000614:	4899      	ldr	r0, [pc, #612]	; (800087c <main+0x2e0>)
 8000616:	f003 fc0a 	bl	8003e2e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000620:	4897      	ldr	r0, [pc, #604]	; (8000880 <main+0x2e4>)
 8000622:	f003 fc04 	bl	8003e2e <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 8000626:	4897      	ldr	r0, [pc, #604]	; (8000884 <main+0x2e8>)
 8000628:	f005 f918 	bl	800585c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 800062c:	4896      	ldr	r0, [pc, #600]	; (8000888 <main+0x2ec>)
 800062e:	f005 f915 	bl	800585c <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8000632:	2201      	movs	r2, #1
 8000634:	4995      	ldr	r1, [pc, #596]	; (800088c <main+0x2f0>)
 8000636:	4896      	ldr	r0, [pc, #600]	; (8000890 <main+0x2f4>)
 8000638:	f005 fd07 	bl	800604a <HAL_UART_Receive_IT>

  start_menu();
 800063c:	f001 fe48 	bl	80022d0 <start_menu>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 8000640:	f7ff fe74 	bl	800032c <update_teclas>
	  check_menu();
 8000644:	f001 fe54 	bl	80022f0 <check_menu>

	  if (flag_tim3 != 0){
 8000648:	4b92      	ldr	r3, [pc, #584]	; (8000894 <main+0x2f8>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d033      	beq.n	80006b8 <main+0x11c>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 8000650:	4b91      	ldr	r3, [pc, #580]	; (8000898 <main+0x2fc>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d006      	beq.n	8000666 <main+0xca>
			  antiRebote--;
 8000658:	4b8f      	ldr	r3, [pc, #572]	; (8000898 <main+0x2fc>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	3b01      	subs	r3, #1
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b8d      	ldr	r3, [pc, #564]	; (8000898 <main+0x2fc>)
 8000662:	701a      	strb	r2, [r3, #0]
 8000664:	e004      	b.n	8000670 <main+0xd4>
		  }else{
			  lecturaTeclas();
 8000666:	f7ff fe35 	bl	80002d4 <lecturaTeclas>

			  antiRebote = 1;
 800066a:	4b8b      	ldr	r3, [pc, #556]	; (8000898 <main+0x2fc>)
 800066c:	2201      	movs	r2, #1
 800066e:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 8000670:	4b8a      	ldr	r3, [pc, #552]	; (800089c <main+0x300>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d00b      	beq.n	8000690 <main+0xf4>

			  entradaJoystick = (char)rxChar;
 8000678:	4b84      	ldr	r3, [pc, #528]	; (800088c <main+0x2f0>)
 800067a:	781a      	ldrb	r2, [r3, #0]
 800067c:	4b88      	ldr	r3, [pc, #544]	; (80008a0 <main+0x304>)
 800067e:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8000680:	2201      	movs	r2, #1
 8000682:	4982      	ldr	r1, [pc, #520]	; (800088c <main+0x2f0>)
 8000684:	4882      	ldr	r0, [pc, #520]	; (8000890 <main+0x2f4>)
 8000686:	f005 fce0 	bl	800604a <HAL_UART_Receive_IT>
			  flag_uart = 0;
 800068a:	4b84      	ldr	r3, [pc, #528]	; (800089c <main+0x300>)
 800068c:	2200      	movs	r2, #0
 800068e:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  if (periodo_blockOut != 0){
 8000690:	4b84      	ldr	r3, [pc, #528]	; (80008a4 <main+0x308>)
 8000692:	881b      	ldrh	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d006      	beq.n	80006a6 <main+0x10a>
			  periodo_blockOut--;
 8000698:	4b82      	ldr	r3, [pc, #520]	; (80008a4 <main+0x308>)
 800069a:	881b      	ldrh	r3, [r3, #0]
 800069c:	3b01      	subs	r3, #1
 800069e:	b29a      	uxth	r2, r3
 80006a0:	4b80      	ldr	r3, [pc, #512]	; (80008a4 <main+0x308>)
 80006a2:	801a      	strh	r2, [r3, #0]
 80006a4:	e005      	b.n	80006b2 <main+0x116>
		  }else{
			  periodo_blockOut = 0;
 80006a6:	4b7f      	ldr	r3, [pc, #508]	; (80008a4 <main+0x308>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	801a      	strh	r2, [r3, #0]
			  flag_timeoutCaer = 1;
 80006ac:	4b7e      	ldr	r3, [pc, #504]	; (80008a8 <main+0x30c>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	701a      	strb	r2, [r3, #0]
		  } //end if periodo_blockout

		  flag_tim3 = 0;
 80006b2:	4b78      	ldr	r3, [pc, #480]	; (8000894 <main+0x2f8>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 80006b8:	4b6d      	ldr	r3, [pc, #436]	; (8000870 <main+0x2d4>)
 80006ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006be:	1c54      	adds	r4, r2, #1
 80006c0:	f143 0500 	adc.w	r5, r3, #0
 80006c4:	4b6a      	ldr	r3, [pc, #424]	; (8000870 <main+0x2d4>)
 80006c6:	e9c3 4500 	strd	r4, r5, [r3]

	  if (getStatBoton(IN_UP) == FALL){ //UP
 80006ca:	2000      	movs	r0, #0
 80006cc:	f7ff fe48 	bl	8000360 <getStatBoton>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b02      	cmp	r3, #2
 80006d4:	d13a      	bne.n	800074c <main+0x1b0>
		  clearCube();
 80006d6:	f001 fda1 	bl	800221c <clearCube>
		  loading = 1;
 80006da:	4b64      	ldr	r3, [pc, #400]	; (800086c <main+0x2d0>)
 80006dc:	2201      	movs	r2, #1
 80006de:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 80006e0:	4b72      	ldr	r3, [pc, #456]	; (80008ac <main+0x310>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 80006e6:	4b72      	ldr	r3, [pc, #456]	; (80008b0 <main+0x314>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	3301      	adds	r3, #1
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	4b70      	ldr	r3, [pc, #448]	; (80008b0 <main+0x314>)
 80006f0:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 80006f2:	4b6f      	ldr	r3, [pc, #444]	; (80008b0 <main+0x314>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b09      	cmp	r3, #9
 80006f8:	d102      	bne.n	8000700 <main+0x164>
			  currentEffect = 0;
 80006fa:	4b6d      	ldr	r3, [pc, #436]	; (80008b0 <main+0x314>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000700:	4b5b      	ldr	r3, [pc, #364]	; (8000870 <main+0x2d4>)
 8000702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000706:	4613      	mov	r3, r2
 8000708:	4618      	mov	r0, r3
 800070a:	f006 f9c3 	bl	8006a94 <srand>
		  randomTimer = 0;
 800070e:	4958      	ldr	r1, [pc, #352]	; (8000870 <main+0x2d4>)
 8000710:	f04f 0200 	mov.w	r2, #0
 8000714:	f04f 0300 	mov.w	r3, #0
 8000718:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 800071c:	2201      	movs	r2, #1
 800071e:	2101      	movs	r1, #1
 8000720:	4856      	ldr	r0, [pc, #344]	; (800087c <main+0x2e0>)
 8000722:	f003 fb84 	bl	8003e2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8000726:	2200      	movs	r2, #0
 8000728:	2102      	movs	r1, #2
 800072a:	4854      	ldr	r0, [pc, #336]	; (800087c <main+0x2e0>)
 800072c:	f003 fb7f 	bl	8003e2e <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8000730:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000734:	f002 fcac 	bl	8003090 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000738:	2200      	movs	r2, #0
 800073a:	2101      	movs	r1, #1
 800073c:	484f      	ldr	r0, [pc, #316]	; (800087c <main+0x2e0>)
 800073e:	f003 fb76 	bl	8003e2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8000742:	2201      	movs	r2, #1
 8000744:	2102      	movs	r1, #2
 8000746:	484d      	ldr	r0, [pc, #308]	; (800087c <main+0x2e0>)
 8000748:	f003 fb71 	bl	8003e2e <HAL_GPIO_WritePin>
	  } //end if getStatBoton...

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 800074c:	2001      	movs	r0, #1
 800074e:	f7ff fe07 	bl	8000360 <getStatBoton>
 8000752:	4603      	mov	r3, r0
 8000754:	2b02      	cmp	r3, #2
 8000756:	d141      	bne.n	80007dc <main+0x240>
		  clearCube();
 8000758:	f001 fd60 	bl	800221c <clearCube>
		  loading = 1;
 800075c:	4b43      	ldr	r3, [pc, #268]	; (800086c <main+0x2d0>)
 800075e:	2201      	movs	r2, #1
 8000760:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000762:	4b52      	ldr	r3, [pc, #328]	; (80008ac <main+0x310>)
 8000764:	2200      	movs	r2, #0
 8000766:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 8000768:	4b51      	ldr	r3, [pc, #324]	; (80008b0 <main+0x314>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	3b01      	subs	r3, #1
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b4f      	ldr	r3, [pc, #316]	; (80008b0 <main+0x314>)
 8000772:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 8000774:	4b4e      	ldr	r3, [pc, #312]	; (80008b0 <main+0x314>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d006      	beq.n	800078a <main+0x1ee>
			  currentEffect--;
 800077c:	4b4c      	ldr	r3, [pc, #304]	; (80008b0 <main+0x314>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	3b01      	subs	r3, #1
 8000782:	b2da      	uxtb	r2, r3
 8000784:	4b4a      	ldr	r3, [pc, #296]	; (80008b0 <main+0x314>)
 8000786:	701a      	strb	r2, [r3, #0]
 8000788:	e002      	b.n	8000790 <main+0x1f4>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 800078a:	4b49      	ldr	r3, [pc, #292]	; (80008b0 <main+0x314>)
 800078c:	2208      	movs	r2, #8
 800078e:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000790:	4b37      	ldr	r3, [pc, #220]	; (8000870 <main+0x2d4>)
 8000792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000796:	4613      	mov	r3, r2
 8000798:	4618      	mov	r0, r3
 800079a:	f006 f97b 	bl	8006a94 <srand>
		  randomTimer = 0;
 800079e:	4934      	ldr	r1, [pc, #208]	; (8000870 <main+0x2d4>)
 80007a0:	f04f 0200 	mov.w	r2, #0
 80007a4:	f04f 0300 	mov.w	r3, #0
 80007a8:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 80007ac:	2201      	movs	r2, #1
 80007ae:	2101      	movs	r1, #1
 80007b0:	4832      	ldr	r0, [pc, #200]	; (800087c <main+0x2e0>)
 80007b2:	f003 fb3c 	bl	8003e2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 80007b6:	2200      	movs	r2, #0
 80007b8:	2102      	movs	r1, #2
 80007ba:	4830      	ldr	r0, [pc, #192]	; (800087c <main+0x2e0>)
 80007bc:	f003 fb37 	bl	8003e2e <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80007c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007c4:	f002 fc64 	bl	8003090 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80007c8:	2200      	movs	r2, #0
 80007ca:	2101      	movs	r1, #1
 80007cc:	482b      	ldr	r0, [pc, #172]	; (800087c <main+0x2e0>)
 80007ce:	f003 fb2e 	bl	8003e2e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80007d2:	2201      	movs	r2, #1
 80007d4:	2102      	movs	r1, #2
 80007d6:	4829      	ldr	r0, [pc, #164]	; (800087c <main+0x2e0>)
 80007d8:	f003 fb29 	bl	8003e2e <HAL_GPIO_WritePin>
	  } //end if getStatBoton...


	  switch (currentEffect) {
 80007dc:	4b34      	ldr	r3, [pc, #208]	; (80008b0 <main+0x314>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b08      	cmp	r3, #8
 80007e2:	d832      	bhi.n	800084a <main+0x2ae>
 80007e4:	a201      	add	r2, pc, #4	; (adr r2, 80007ec <main+0x250>)
 80007e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ea:	bf00      	nop
 80007ec:	08000811 	.word	0x08000811
 80007f0:	08000817 	.word	0x08000817
 80007f4:	0800081d 	.word	0x0800081d
 80007f8:	08000823 	.word	0x08000823
 80007fc:	08000829 	.word	0x08000829
 8000800:	0800082f 	.word	0x0800082f
 8000804:	08000835 	.word	0x08000835
 8000808:	0800083b 	.word	0x0800083b
 800080c:	08000845 	.word	0x08000845
		  case RAIN: rain(); break;
 8000810:	f000 f8ee 	bl	80009f0 <rain>
 8000814:	e01b      	b.n	800084e <main+0x2b2>
		  case PLANE_BOING: planeBoing(); break;
 8000816:	f000 f947 	bl	8000aa8 <planeBoing>
 800081a:	e018      	b.n	800084e <main+0x2b2>
		  case SEND_VOXELS: sendVoxels(); break;
 800081c:	f000 fa08 	bl	8000c30 <sendVoxels>
 8000820:	e015      	b.n	800084e <main+0x2b2>
		  case WOOP_WOOP: woopWoop(); break;
 8000822:	f000 fae3 	bl	8000dec <woopWoop>
 8000826:	e012      	b.n	800084e <main+0x2b2>
		  case CUBE_JUMP: cubeJump(); break;
 8000828:	f001 f85e 	bl	80018e8 <cubeJump>
 800082c:	e00f      	b.n	800084e <main+0x2b2>
		  case FIREWORKS: fireWork(); break;
 800082e:	f000 fc95 	bl	800115c <fireWork>
 8000832:	e00c      	b.n	800084e <main+0x2b2>
		  case GLOW: glow(); break;
 8000834:	f000 fb3e 	bl	8000eb4 <glow>
 8000838:	e009      	b.n	800084e <main+0x2b2>
		  case TEXT: text("0123456789", 10); break;
 800083a:	210a      	movs	r1, #10
 800083c:	481d      	ldr	r0, [pc, #116]	; (80008b4 <main+0x318>)
 800083e:	f000 fc1b 	bl	8001078 <text>
 8000842:	e004      	b.n	800084e <main+0x2b2>
		  case LIT: lit(); break;
 8000844:	f001 f822 	bl	800188c <lit>
 8000848:	e001      	b.n	800084e <main+0x2b2>
		  default: cubeJump();
 800084a:	f001 f84d 	bl	80018e8 <cubeJump>
	  } //end switch currentEffect

//	  drawCube(0, 0, 0, 8);
//	  fireWork();

	  if (flag_nextLevel != 0){
 800084e:	4b1a      	ldr	r3, [pc, #104]	; (80008b8 <main+0x31c>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	f43f aef4 	beq.w	8000640 <main+0xa4>
		  renderCube();
 8000858:	f000 f88c 	bl	8000974 <renderCube>
		  flag_nextLevel = 0;
 800085c:	4b16      	ldr	r3, [pc, #88]	; (80008b8 <main+0x31c>)
 800085e:	2200      	movs	r2, #0
 8000860:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 8000862:	e6ed      	b.n	8000640 <main+0xa4>
 8000864:	40010c00 	.word	0x40010c00
 8000868:	200003a4 	.word	0x200003a4
 800086c:	2000023a 	.word	0x2000023a
 8000870:	20000230 	.word	0x20000230
 8000874:	20000158 	.word	0x20000158
 8000878:	20000238 	.word	0x20000238
 800087c:	40010800 	.word	0x40010800
 8000880:	40011000 	.word	0x40011000
 8000884:	20000808 	.word	0x20000808
 8000888:	20000850 	.word	0x20000850
 800088c:	2000023c 	.word	0x2000023c
 8000890:	20000898 	.word	0x20000898
 8000894:	2000023b 	.word	0x2000023b
 8000898:	20000069 	.word	0x20000069
 800089c:	2000023d 	.word	0x2000023d
 80008a0:	20000189 	.word	0x20000189
 80008a4:	2000006a 	.word	0x2000006a
 80008a8:	20000188 	.word	0x20000188
 80008ac:	2000022c 	.word	0x2000022c
 80008b0:	20000068 	.word	0x20000068
 80008b4:	080079bc 	.word	0x080079bc
 80008b8:	2000022a 	.word	0x2000022a

080008bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b094      	sub	sp, #80	; 0x50
 80008c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008c6:	2228      	movs	r2, #40	; 0x28
 80008c8:	2100      	movs	r1, #0
 80008ca:	4618      	mov	r0, r3
 80008cc:	f005 fffe 	bl	80068cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
 80008dc:	60da      	str	r2, [r3, #12]
 80008de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ec:	2301      	movs	r3, #1
 80008ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008fa:	2301      	movs	r3, #1
 80008fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fe:	2302      	movs	r3, #2
 8000900:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000902:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000906:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000908:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800090c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000912:	4618      	mov	r0, r3
 8000914:	f004 f81c 	bl	8004950 <HAL_RCC_OscConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800091e:	f001 fcd1 	bl	80022c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000922:	230f      	movs	r3, #15
 8000924:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000926:	2302      	movs	r3, #2
 8000928:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800092e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000932:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	2102      	movs	r1, #2
 800093e:	4618      	mov	r0, r3
 8000940:	f004 fa88 	bl	8004e54 <HAL_RCC_ClockConfig>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800094a:	f001 fcbb 	bl	80022c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800094e:	2302      	movs	r3, #2
 8000950:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000952:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000956:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	4618      	mov	r0, r3
 800095c:	f004 fc12 	bl	8005184 <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000966:	f001 fcad 	bl	80022c4 <Error_Handler>
  }
}
 800096a:	bf00      	nop
 800096c:	3750      	adds	r7, #80	; 0x50
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
	...

08000974 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 800097a:	4b1a      	ldr	r3, [pc, #104]	; (80009e4 <renderCube+0x70>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	461a      	mov	r2, r3
 8000980:	2301      	movs	r3, #1
 8000982:	4093      	lsls	r3, r2
 8000984:	b2da      	uxtb	r2, r3
 8000986:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <renderCube+0x74>)
 8000988:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 800098a:	2300      	movs	r3, #0
 800098c:	71fb      	strb	r3, [r7, #7]
 800098e:	e00f      	b.n	80009b0 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8000990:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <renderCube+0x70>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4619      	mov	r1, r3
 8000996:	79fa      	ldrb	r2, [r7, #7]
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	3301      	adds	r3, #1
 800099c:	4813      	ldr	r0, [pc, #76]	; (80009ec <renderCube+0x78>)
 800099e:	00c9      	lsls	r1, r1, #3
 80009a0:	4401      	add	r1, r0
 80009a2:	440a      	add	r2, r1
 80009a4:	7811      	ldrb	r1, [r2, #0]
 80009a6:	4a10      	ldr	r2, [pc, #64]	; (80009e8 <renderCube+0x74>)
 80009a8:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	3301      	adds	r3, #1
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	2b07      	cmp	r3, #7
 80009b4:	d9ec      	bls.n	8000990 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 80009b6:	2109      	movs	r1, #9
 80009b8:	480b      	ldr	r0, [pc, #44]	; (80009e8 <renderCube+0x74>)
 80009ba:	f7ff fbe9 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <renderCube+0x70>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	3301      	adds	r3, #1
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b07      	ldr	r3, [pc, #28]	; (80009e4 <renderCube+0x70>)
 80009c8:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 80009ca:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <renderCube+0x70>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b08      	cmp	r3, #8
 80009d0:	d102      	bne.n	80009d8 <renderCube+0x64>
		cube_level = 0;
 80009d2:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <renderCube+0x70>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80009d8:	bf00      	nop

} //end renderCube()
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000229 	.word	0x20000229
 80009e8:	20000220 	.word	0x20000220
 80009ec:	200001e0 	.word	0x200001e0

080009f0 <rain>:

void rain (void) {
 80009f0:	b590      	push	{r4, r7, lr}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80009f6:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <rain+0xac>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d004      	beq.n	8000a08 <rain+0x18>
    clearCube();
 80009fe:	f001 fc0d 	bl	800221c <clearCube>
    loading = 0;
 8000a02:	4b26      	ldr	r3, [pc, #152]	; (8000a9c <rain+0xac>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8000a08:	4b25      	ldr	r3, [pc, #148]	; (8000aa0 <rain+0xb0>)
 8000a0a:	881b      	ldrh	r3, [r3, #0]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	4b23      	ldr	r3, [pc, #140]	; (8000aa0 <rain+0xb0>)
 8000a12:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 8000a14:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <rain+0xb0>)
 8000a16:	881b      	ldrh	r3, [r3, #0]
 8000a18:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d939      	bls.n	8000a94 <rain+0xa4>
    timer = 0;
 8000a20:	4b1f      	ldr	r3, [pc, #124]	; (8000aa0 <rain+0xb0>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 8000a26:	2005      	movs	r0, #5
 8000a28:	f001 f9dc 	bl	8001de4 <shift>
    uint8_t numDrops = rand() % 5;
 8000a2c:	f006 f860 	bl	8006af0 <rand>
 8000a30:	4602      	mov	r2, r0
 8000a32:	4b1c      	ldr	r3, [pc, #112]	; (8000aa4 <rain+0xb4>)
 8000a34:	fb83 1302 	smull	r1, r3, r3, r2
 8000a38:	1059      	asrs	r1, r3, #1
 8000a3a:	17d3      	asrs	r3, r2, #31
 8000a3c:	1ac9      	subs	r1, r1, r3
 8000a3e:	460b      	mov	r3, r1
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	440b      	add	r3, r1
 8000a44:	1ad1      	subs	r1, r2, r3
 8000a46:	460b      	mov	r3, r1
 8000a48:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	71fb      	strb	r3, [r7, #7]
 8000a4e:	e01d      	b.n	8000a8c <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8000a50:	f006 f84e 	bl	8006af0 <rand>
 8000a54:	4603      	mov	r3, r0
 8000a56:	425a      	negs	r2, r3
 8000a58:	f003 0307 	and.w	r3, r3, #7
 8000a5c:	f002 0207 	and.w	r2, r2, #7
 8000a60:	bf58      	it	pl
 8000a62:	4253      	negpl	r3, r2
 8000a64:	b2dc      	uxtb	r4, r3
 8000a66:	f006 f843 	bl	8006af0 <rand>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	425a      	negs	r2, r3
 8000a6e:	f003 0307 	and.w	r3, r3, #7
 8000a72:	f002 0207 	and.w	r2, r2, #7
 8000a76:	bf58      	it	pl
 8000a78:	4253      	negpl	r3, r2
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	2107      	movs	r1, #7
 8000a80:	4620      	mov	r0, r4
 8000a82:	f001 f8e7 	bl	8001c54 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	71fb      	strb	r3, [r7, #7]
 8000a8c:	79fa      	ldrb	r2, [r7, #7]
 8000a8e:	79bb      	ldrb	r3, [r7, #6]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d3dd      	bcc.n	8000a50 <rain+0x60>
    }
  }
} //end rain()
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd90      	pop	{r4, r7, pc}
 8000a9c:	2000023a 	.word	0x2000023a
 8000aa0:	2000022c 	.word	0x2000022c
 8000aa4:	66666667 	.word	0x66666667

08000aa8 <planeBoing>:

void planeBoing (void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
  if (loading) {
 8000aae:	4b5a      	ldr	r3, [pc, #360]	; (8000c18 <planeBoing+0x170>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d05a      	beq.n	8000b6c <planeBoing+0xc4>
    clearCube();
 8000ab6:	f001 fbb1 	bl	800221c <clearCube>
    uint8_t axis = rand() % 3;
 8000aba:	f006 f819 	bl	8006af0 <rand>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	4b56      	ldr	r3, [pc, #344]	; (8000c1c <planeBoing+0x174>)
 8000ac2:	fb83 3102 	smull	r3, r1, r3, r2
 8000ac6:	17d3      	asrs	r3, r2, #31
 8000ac8:	1ac9      	subs	r1, r1, r3
 8000aca:	460b      	mov	r3, r1
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	440b      	add	r3, r1
 8000ad0:	1ad1      	subs	r1, r2, r3
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8000ad6:	f006 f80b 	bl	8006af0 <rand>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	bfb8      	it	lt
 8000ae4:	425b      	neglt	r3, r3
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	461a      	mov	r2, r3
 8000aea:	00d2      	lsls	r2, r2, #3
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	4b4b      	ldr	r3, [pc, #300]	; (8000c20 <planeBoing+0x178>)
 8000af2:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8000af4:	4b4a      	ldr	r3, [pc, #296]	; (8000c20 <planeBoing+0x178>)
 8000af6:	781a      	ldrb	r2, [r3, #0]
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	4611      	mov	r1, r2
 8000afc:	4618      	mov	r0, r3
 8000afe:	f001 f935 	bl	8001d6c <setPlane>
    if (axis == XAXIS) {
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d10b      	bne.n	8000b20 <planeBoing+0x78>
      if (planePosition == 0) {
 8000b08:	4b45      	ldr	r3, [pc, #276]	; (8000c20 <planeBoing+0x178>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d103      	bne.n	8000b18 <planeBoing+0x70>
        planeDirection = POS_X;
 8000b10:	4b44      	ldr	r3, [pc, #272]	; (8000c24 <planeBoing+0x17c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
 8000b16:	e020      	b.n	8000b5a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8000b18:	4b42      	ldr	r3, [pc, #264]	; (8000c24 <planeBoing+0x17c>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	701a      	strb	r2, [r3, #0]
 8000b1e:	e01c      	b.n	8000b5a <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d10b      	bne.n	8000b3e <planeBoing+0x96>
      if (planePosition == 0) {
 8000b26:	4b3e      	ldr	r3, [pc, #248]	; (8000c20 <planeBoing+0x178>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d103      	bne.n	8000b36 <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000b2e:	4b3d      	ldr	r3, [pc, #244]	; (8000c24 <planeBoing+0x17c>)
 8000b30:	2204      	movs	r2, #4
 8000b32:	701a      	strb	r2, [r3, #0]
 8000b34:	e011      	b.n	8000b5a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000b36:	4b3b      	ldr	r3, [pc, #236]	; (8000c24 <planeBoing+0x17c>)
 8000b38:	2205      	movs	r2, #5
 8000b3a:	701a      	strb	r2, [r3, #0]
 8000b3c:	e00d      	b.n	8000b5a <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d10a      	bne.n	8000b5a <planeBoing+0xb2>
      if (planePosition == 0) {
 8000b44:	4b36      	ldr	r3, [pc, #216]	; (8000c20 <planeBoing+0x178>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d103      	bne.n	8000b54 <planeBoing+0xac>
        planeDirection = POS_Z;
 8000b4c:	4b35      	ldr	r3, [pc, #212]	; (8000c24 <planeBoing+0x17c>)
 8000b4e:	2202      	movs	r2, #2
 8000b50:	701a      	strb	r2, [r3, #0]
 8000b52:	e002      	b.n	8000b5a <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000b54:	4b33      	ldr	r3, [pc, #204]	; (8000c24 <planeBoing+0x17c>)
 8000b56:	2203      	movs	r2, #3
 8000b58:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000b5a:	4b33      	ldr	r3, [pc, #204]	; (8000c28 <planeBoing+0x180>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000b60:	4b32      	ldr	r3, [pc, #200]	; (8000c2c <planeBoing+0x184>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000b66:	4b2c      	ldr	r3, [pc, #176]	; (8000c18 <planeBoing+0x170>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000b6c:	4b2e      	ldr	r3, [pc, #184]	; (8000c28 <planeBoing+0x180>)
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	3301      	adds	r3, #1
 8000b72:	b29a      	uxth	r2, r3
 8000b74:	4b2c      	ldr	r3, [pc, #176]	; (8000c28 <planeBoing+0x180>)
 8000b76:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000b78:	4b2b      	ldr	r3, [pc, #172]	; (8000c28 <planeBoing+0x180>)
 8000b7a:	881b      	ldrh	r3, [r3, #0]
 8000b7c:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d945      	bls.n	8000c10 <planeBoing+0x168>
    timer = 0;
 8000b84:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <planeBoing+0x180>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000b8a:	4b26      	ldr	r3, [pc, #152]	; (8000c24 <planeBoing+0x17c>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f001 f928 	bl	8001de4 <shift>
    if (planeDirection % 2 == 0) {
 8000b94:	4b23      	ldr	r3, [pc, #140]	; (8000c24 <planeBoing+0x17c>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d11b      	bne.n	8000bda <planeBoing+0x132>
      planePosition++;
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	; (8000c20 <planeBoing+0x178>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4b1d      	ldr	r3, [pc, #116]	; (8000c20 <planeBoing+0x178>)
 8000bac:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000bae:	4b1c      	ldr	r3, [pc, #112]	; (8000c20 <planeBoing+0x178>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b07      	cmp	r3, #7
 8000bb4:	d12c      	bne.n	8000c10 <planeBoing+0x168>
        if (looped != 0) {
 8000bb6:	4b1d      	ldr	r3, [pc, #116]	; (8000c2c <planeBoing+0x184>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d003      	beq.n	8000bc6 <planeBoing+0x11e>
          loading = 1;
 8000bbe:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <planeBoing+0x170>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000bc4:	e024      	b.n	8000c10 <planeBoing+0x168>
          planeDirection++;
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <planeBoing+0x17c>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <planeBoing+0x17c>)
 8000bd0:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000bd2:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <planeBoing+0x184>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bd8:	e01a      	b.n	8000c10 <planeBoing+0x168>
      planePosition--;
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <planeBoing+0x178>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <planeBoing+0x178>)
 8000be4:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <planeBoing+0x178>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d110      	bne.n	8000c10 <planeBoing+0x168>
        if (looped != 0) {
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <planeBoing+0x184>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d003      	beq.n	8000bfe <planeBoing+0x156>
          loading = 1;
 8000bf6:	4b08      	ldr	r3, [pc, #32]	; (8000c18 <planeBoing+0x170>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000bfc:	e008      	b.n	8000c10 <planeBoing+0x168>
          planeDirection--;
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <planeBoing+0x17c>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	4b07      	ldr	r3, [pc, #28]	; (8000c24 <planeBoing+0x17c>)
 8000c08:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <planeBoing+0x184>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	2000023a 	.word	0x2000023a
 8000c1c:	55555556 	.word	0x55555556
 8000c20:	2000023e 	.word	0x2000023e
 8000c24:	2000023f 	.word	0x2000023f
 8000c28:	2000022c 	.word	0x2000022c
 8000c2c:	20000240 	.word	0x20000240

08000c30 <sendVoxels>:

void sendVoxels() {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000c36:	4b66      	ldr	r3, [pc, #408]	; (8000dd0 <sendVoxels+0x1a0>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d028      	beq.n	8000c90 <sendVoxels+0x60>
    clearCube();
 8000c3e:	f001 faed 	bl	800221c <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000c42:	2300      	movs	r3, #0
 8000c44:	71fb      	strb	r3, [r7, #7]
 8000c46:	e01d      	b.n	8000c84 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000c48:	2300      	movs	r3, #0
 8000c4a:	71bb      	strb	r3, [r7, #6]
 8000c4c:	e014      	b.n	8000c78 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000c4e:	f005 ff4f 	bl	8006af0 <rand>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	bfb8      	it	lt
 8000c5c:	425b      	neglt	r3, r3
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	461a      	mov	r2, r3
 8000c62:	00d2      	lsls	r2, r2, #3
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	b2d9      	uxtb	r1, r3
 8000c68:	79ba      	ldrb	r2, [r7, #6]
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f000 fff1 	bl	8001c54 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000c72:	79bb      	ldrb	r3, [r7, #6]
 8000c74:	3301      	adds	r3, #1
 8000c76:	71bb      	strb	r3, [r7, #6]
 8000c78:	79bb      	ldrb	r3, [r7, #6]
 8000c7a:	2b07      	cmp	r3, #7
 8000c7c:	d9e7      	bls.n	8000c4e <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	3301      	adds	r3, #1
 8000c82:	71fb      	strb	r3, [r7, #7]
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2b07      	cmp	r3, #7
 8000c88:	d9de      	bls.n	8000c48 <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000c8a:	4b51      	ldr	r3, [pc, #324]	; (8000dd0 <sendVoxels+0x1a0>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000c90:	4b50      	ldr	r3, [pc, #320]	; (8000dd4 <sendVoxels+0x1a4>)
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	3301      	adds	r3, #1
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	4b4e      	ldr	r3, [pc, #312]	; (8000dd4 <sendVoxels+0x1a4>)
 8000c9a:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000c9c:	4b4d      	ldr	r3, [pc, #308]	; (8000dd4 <sendVoxels+0x1a4>)
 8000c9e:	881b      	ldrh	r3, [r3, #0]
 8000ca0:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	f240 808f 	bls.w	8000dc8 <sendVoxels+0x198>
    timer = 0;
 8000caa:	4b4a      	ldr	r3, [pc, #296]	; (8000dd4 <sendVoxels+0x1a4>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000cb0:	4b49      	ldr	r3, [pc, #292]	; (8000dd8 <sendVoxels+0x1a8>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d140      	bne.n	8000d3a <sendVoxels+0x10a>
      selX = rand() % 8;
 8000cb8:	f005 ff1a 	bl	8006af0 <rand>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	425a      	negs	r2, r3
 8000cc0:	f003 0307 	and.w	r3, r3, #7
 8000cc4:	f002 0207 	and.w	r2, r2, #7
 8000cc8:	bf58      	it	pl
 8000cca:	4253      	negpl	r3, r2
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4b43      	ldr	r3, [pc, #268]	; (8000ddc <sendVoxels+0x1ac>)
 8000cd0:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000cd2:	f005 ff0d 	bl	8006af0 <rand>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	425a      	negs	r2, r3
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	f002 0207 	and.w	r2, r2, #7
 8000ce2:	bf58      	it	pl
 8000ce4:	4253      	negpl	r3, r2
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	4b3d      	ldr	r3, [pc, #244]	; (8000de0 <sendVoxels+0x1b0>)
 8000cea:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000cec:	4b3b      	ldr	r3, [pc, #236]	; (8000ddc <sendVoxels+0x1ac>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	4a3b      	ldr	r2, [pc, #236]	; (8000de0 <sendVoxels+0x1b0>)
 8000cf2:	7812      	ldrb	r2, [r2, #0]
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f001 f80c 	bl	8001d14 <getVoxel>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d006      	beq.n	8000d10 <sendVoxels+0xe0>
        selY = 0;
 8000d02:	4b38      	ldr	r3, [pc, #224]	; (8000de4 <sendVoxels+0x1b4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000d08:	4b37      	ldr	r3, [pc, #220]	; (8000de8 <sendVoxels+0x1b8>)
 8000d0a:	2204      	movs	r2, #4
 8000d0c:	701a      	strb	r2, [r3, #0]
 8000d0e:	e010      	b.n	8000d32 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000d10:	4b32      	ldr	r3, [pc, #200]	; (8000ddc <sendVoxels+0x1ac>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4a32      	ldr	r2, [pc, #200]	; (8000de0 <sendVoxels+0x1b0>)
 8000d16:	7812      	ldrb	r2, [r2, #0]
 8000d18:	2107      	movs	r1, #7
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f000 fffa 	bl	8001d14 <getVoxel>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d005      	beq.n	8000d32 <sendVoxels+0x102>
        selY = 7;
 8000d26:	4b2f      	ldr	r3, [pc, #188]	; (8000de4 <sendVoxels+0x1b4>)
 8000d28:	2207      	movs	r2, #7
 8000d2a:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000d2c:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <sendVoxels+0x1b8>)
 8000d2e:	2205      	movs	r2, #5
 8000d30:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000d32:	4b29      	ldr	r3, [pc, #164]	; (8000dd8 <sendVoxels+0x1a8>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000d38:	e046      	b.n	8000dc8 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000d3a:	4b2b      	ldr	r3, [pc, #172]	; (8000de8 <sendVoxels+0x1b8>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	d121      	bne.n	8000d86 <sendVoxels+0x156>
        selY++;
 8000d42:	4b28      	ldr	r3, [pc, #160]	; (8000de4 <sendVoxels+0x1b4>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	b2da      	uxtb	r2, r3
 8000d4a:	4b26      	ldr	r3, [pc, #152]	; (8000de4 <sendVoxels+0x1b4>)
 8000d4c:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d4e:	4b23      	ldr	r3, [pc, #140]	; (8000ddc <sendVoxels+0x1ac>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4a24      	ldr	r2, [pc, #144]	; (8000de4 <sendVoxels+0x1b4>)
 8000d54:	7811      	ldrb	r1, [r2, #0]
 8000d56:	4a22      	ldr	r2, [pc, #136]	; (8000de0 <sendVoxels+0x1b0>)
 8000d58:	7812      	ldrb	r2, [r2, #0]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 ff7a 	bl	8001c54 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000d60:	4b1e      	ldr	r3, [pc, #120]	; (8000ddc <sendVoxels+0x1ac>)
 8000d62:	7818      	ldrb	r0, [r3, #0]
 8000d64:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <sendVoxels+0x1b4>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4a1c      	ldr	r2, [pc, #112]	; (8000de0 <sendVoxels+0x1b0>)
 8000d6e:	7812      	ldrb	r2, [r2, #0]
 8000d70:	4619      	mov	r1, r3
 8000d72:	f000 ff9f 	bl	8001cb4 <clearVoxel>
        if (selY == 7) {
 8000d76:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <sendVoxels+0x1b4>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b07      	cmp	r3, #7
 8000d7c:	d124      	bne.n	8000dc8 <sendVoxels+0x198>
          sending = 0;
 8000d7e:	4b16      	ldr	r3, [pc, #88]	; (8000dd8 <sendVoxels+0x1a8>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000d84:	e020      	b.n	8000dc8 <sendVoxels+0x198>
        selY--;
 8000d86:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <sendVoxels+0x1b4>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <sendVoxels+0x1b4>)
 8000d90:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000d92:	4b12      	ldr	r3, [pc, #72]	; (8000ddc <sendVoxels+0x1ac>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	4a13      	ldr	r2, [pc, #76]	; (8000de4 <sendVoxels+0x1b4>)
 8000d98:	7811      	ldrb	r1, [r2, #0]
 8000d9a:	4a11      	ldr	r2, [pc, #68]	; (8000de0 <sendVoxels+0x1b0>)
 8000d9c:	7812      	ldrb	r2, [r2, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 ff58 	bl	8001c54 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000da4:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <sendVoxels+0x1ac>)
 8000da6:	7818      	ldrb	r0, [r3, #0]
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <sendVoxels+0x1b4>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	3301      	adds	r3, #1
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	4a0b      	ldr	r2, [pc, #44]	; (8000de0 <sendVoxels+0x1b0>)
 8000db2:	7812      	ldrb	r2, [r2, #0]
 8000db4:	4619      	mov	r1, r3
 8000db6:	f000 ff7d 	bl	8001cb4 <clearVoxel>
        if (selY == 0) {
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <sendVoxels+0x1b4>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d102      	bne.n	8000dc8 <sendVoxels+0x198>
          sending = 0;
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <sendVoxels+0x1a8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	2000023a 	.word	0x2000023a
 8000dd4:	2000022c 	.word	0x2000022c
 8000dd8:	20000245 	.word	0x20000245
 8000ddc:	20000241 	.word	0x20000241
 8000de0:	20000243 	.word	0x20000243
 8000de4:	20000242 	.word	0x20000242
 8000de8:	20000244 	.word	0x20000244

08000dec <woopWoop>:

void woopWoop() {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  if (loading) {
 8000df0:	4b2c      	ldr	r3, [pc, #176]	; (8000ea4 <woopWoop+0xb8>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d00a      	beq.n	8000e0e <woopWoop+0x22>
    clearCube();
 8000df8:	f001 fa10 	bl	800221c <clearCube>
    cubeSize = 2;
 8000dfc:	4b2a      	ldr	r3, [pc, #168]	; (8000ea8 <woopWoop+0xbc>)
 8000dfe:	2202      	movs	r2, #2
 8000e00:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000e02:	4b2a      	ldr	r3, [pc, #168]	; (8000eac <woopWoop+0xc0>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000e08:	4b26      	ldr	r3, [pc, #152]	; (8000ea4 <woopWoop+0xb8>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000e0e:	4b28      	ldr	r3, [pc, #160]	; (8000eb0 <woopWoop+0xc4>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	3301      	adds	r3, #1
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	4b26      	ldr	r3, [pc, #152]	; (8000eb0 <woopWoop+0xc4>)
 8000e18:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000e1a:	4b25      	ldr	r3, [pc, #148]	; (8000eb0 <woopWoop+0xc4>)
 8000e1c:	881b      	ldrh	r3, [r3, #0]
 8000e1e:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d93c      	bls.n	8000ea0 <woopWoop+0xb4>
    timer = 0;
 8000e26:	4b22      	ldr	r3, [pc, #136]	; (8000eb0 <woopWoop+0xc4>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000e2c:	4b1f      	ldr	r3, [pc, #124]	; (8000eac <woopWoop+0xc0>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00d      	beq.n	8000e50 <woopWoop+0x64>
      cubeSize += 2;
 8000e34:	4b1c      	ldr	r3, [pc, #112]	; (8000ea8 <woopWoop+0xbc>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	3302      	adds	r3, #2
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ea8 <woopWoop+0xbc>)
 8000e3e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000e40:	4b19      	ldr	r3, [pc, #100]	; (8000ea8 <woopWoop+0xbc>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b08      	cmp	r3, #8
 8000e46:	d110      	bne.n	8000e6a <woopWoop+0x7e>
        cubeExpanding = 0;
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <woopWoop+0xc0>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	e00c      	b.n	8000e6a <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000e50:	4b15      	ldr	r3, [pc, #84]	; (8000ea8 <woopWoop+0xbc>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	3b02      	subs	r3, #2
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <woopWoop+0xbc>)
 8000e5a:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <woopWoop+0xbc>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d102      	bne.n	8000e6a <woopWoop+0x7e>
        cubeExpanding = 1;
 8000e64:	4b11      	ldr	r3, [pc, #68]	; (8000eac <woopWoop+0xc0>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000e6a:	f001 f9d7 	bl	800221c <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <woopWoop+0xbc>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	085b      	lsrs	r3, r3, #1
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	f1c3 0304 	rsb	r3, r3, #4
 8000e7a:	b2d8      	uxtb	r0, r3
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <woopWoop+0xbc>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	085b      	lsrs	r3, r3, #1
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	f1c3 0304 	rsb	r3, r3, #4
 8000e88:	b2d9      	uxtb	r1, r3
 8000e8a:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <woopWoop+0xbc>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	085b      	lsrs	r3, r3, #1
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	f1c3 0304 	rsb	r3, r3, #4
 8000e96:	b2da      	uxtb	r2, r3
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <woopWoop+0xbc>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	f001 f8d0 	bl	8002040 <drawCube>
  }
} //end woopWoop()
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	2000023a 	.word	0x2000023a
 8000ea8:	20000246 	.word	0x20000246
 8000eac:	2000006c 	.word	0x2000006c
 8000eb0:	2000022c 	.word	0x2000022c

08000eb4 <glow>:

void glow() {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  if (loading) {
 8000eb8:	4b68      	ldr	r3, [pc, #416]	; (800105c <glow+0x1a8>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d00a      	beq.n	8000ed6 <glow+0x22>
    clearCube();
 8000ec0:	f001 f9ac 	bl	800221c <clearCube>
    glowCount = 0;
 8000ec4:	4b66      	ldr	r3, [pc, #408]	; (8001060 <glow+0x1ac>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000eca:	4b66      	ldr	r3, [pc, #408]	; (8001064 <glow+0x1b0>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000ed0:	4b62      	ldr	r3, [pc, #392]	; (800105c <glow+0x1a8>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000ed6:	4b64      	ldr	r3, [pc, #400]	; (8001068 <glow+0x1b4>)
 8000ed8:	881b      	ldrh	r3, [r3, #0]
 8000eda:	3301      	adds	r3, #1
 8000edc:	b29a      	uxth	r2, r3
 8000ede:	4b62      	ldr	r3, [pc, #392]	; (8001068 <glow+0x1b4>)
 8000ee0:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000ee2:	4b61      	ldr	r3, [pc, #388]	; (8001068 <glow+0x1b4>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000eea:	4293      	cmp	r3, r2
 8000eec:	f240 80b4 	bls.w	8001058 <glow+0x1a4>
    timer = 0;
 8000ef0:	4b5d      	ldr	r3, [pc, #372]	; (8001068 <glow+0x1b4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000ef6:	4b5b      	ldr	r3, [pc, #364]	; (8001064 <glow+0x1b0>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d05c      	beq.n	8000fb8 <glow+0x104>
      if (glowCount < 448) {
 8000efe:	4b58      	ldr	r3, [pc, #352]	; (8001060 <glow+0x1ac>)
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000f06:	d242      	bcs.n	8000f8e <glow+0xda>
        do {
        	selX = rand() % 8;
 8000f08:	f005 fdf2 	bl	8006af0 <rand>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	425a      	negs	r2, r3
 8000f10:	f003 0307 	and.w	r3, r3, #7
 8000f14:	f002 0207 	and.w	r2, r2, #7
 8000f18:	bf58      	it	pl
 8000f1a:	4253      	negpl	r3, r2
 8000f1c:	b2da      	uxtb	r2, r3
 8000f1e:	4b53      	ldr	r3, [pc, #332]	; (800106c <glow+0x1b8>)
 8000f20:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000f22:	f005 fde5 	bl	8006af0 <rand>
 8000f26:	4603      	mov	r3, r0
 8000f28:	425a      	negs	r2, r3
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	f002 0207 	and.w	r2, r2, #7
 8000f32:	bf58      	it	pl
 8000f34:	4253      	negpl	r3, r2
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	4b4d      	ldr	r3, [pc, #308]	; (8001070 <glow+0x1bc>)
 8000f3a:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000f3c:	f005 fdd8 	bl	8006af0 <rand>
 8000f40:	4603      	mov	r3, r0
 8000f42:	425a      	negs	r2, r3
 8000f44:	f003 0307 	and.w	r3, r3, #7
 8000f48:	f002 0207 	and.w	r2, r2, #7
 8000f4c:	bf58      	it	pl
 8000f4e:	4253      	negpl	r3, r2
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b48      	ldr	r3, [pc, #288]	; (8001074 <glow+0x1c0>)
 8000f54:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000f56:	4b45      	ldr	r3, [pc, #276]	; (800106c <glow+0x1b8>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	4a45      	ldr	r2, [pc, #276]	; (8001070 <glow+0x1bc>)
 8000f5c:	7811      	ldrb	r1, [r2, #0]
 8000f5e:	4a45      	ldr	r2, [pc, #276]	; (8001074 <glow+0x1c0>)
 8000f60:	7812      	ldrb	r2, [r2, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fed6 	bl	8001d14 <getVoxel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1cc      	bne.n	8000f08 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000f6e:	4b3f      	ldr	r3, [pc, #252]	; (800106c <glow+0x1b8>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	4a3f      	ldr	r2, [pc, #252]	; (8001070 <glow+0x1bc>)
 8000f74:	7811      	ldrb	r1, [r2, #0]
 8000f76:	4a3f      	ldr	r2, [pc, #252]	; (8001074 <glow+0x1c0>)
 8000f78:	7812      	ldrb	r2, [r2, #0]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 fe6a 	bl	8001c54 <setVoxel>
        glowCount++;
 8000f80:	4b37      	ldr	r3, [pc, #220]	; (8001060 <glow+0x1ac>)
 8000f82:	881b      	ldrh	r3, [r3, #0]
 8000f84:	3301      	adds	r3, #1
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	4b35      	ldr	r3, [pc, #212]	; (8001060 <glow+0x1ac>)
 8000f8a:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000f8c:	e064      	b.n	8001058 <glow+0x1a4>
      } else if (glowCount < 512) {
 8000f8e:	4b34      	ldr	r3, [pc, #208]	; (8001060 <glow+0x1ac>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f96:	d208      	bcs.n	8000faa <glow+0xf6>
        lightCube();
 8000f98:	f001 f91a 	bl	80021d0 <lightCube>
        glowCount++;
 8000f9c:	4b30      	ldr	r3, [pc, #192]	; (8001060 <glow+0x1ac>)
 8000f9e:	881b      	ldrh	r3, [r3, #0]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	4b2e      	ldr	r3, [pc, #184]	; (8001060 <glow+0x1ac>)
 8000fa6:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000fa8:	e056      	b.n	8001058 <glow+0x1a4>
        glowing = 0;
 8000faa:	4b2e      	ldr	r3, [pc, #184]	; (8001064 <glow+0x1b0>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000fb0:	4b2b      	ldr	r3, [pc, #172]	; (8001060 <glow+0x1ac>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000fb6:	e04f      	b.n	8001058 <glow+0x1a4>
      if (glowCount < 448) {
 8000fb8:	4b29      	ldr	r3, [pc, #164]	; (8001060 <glow+0x1ac>)
 8000fba:	881b      	ldrh	r3, [r3, #0]
 8000fbc:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000fc0:	d242      	bcs.n	8001048 <glow+0x194>
          selX = rand() % 8;
 8000fc2:	f005 fd95 	bl	8006af0 <rand>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	425a      	negs	r2, r3
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	f002 0207 	and.w	r2, r2, #7
 8000fd2:	bf58      	it	pl
 8000fd4:	4253      	negpl	r3, r2
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	4b24      	ldr	r3, [pc, #144]	; (800106c <glow+0x1b8>)
 8000fda:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000fdc:	f005 fd88 	bl	8006af0 <rand>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	425a      	negs	r2, r3
 8000fe4:	f003 0307 	and.w	r3, r3, #7
 8000fe8:	f002 0207 	and.w	r2, r2, #7
 8000fec:	bf58      	it	pl
 8000fee:	4253      	negpl	r3, r2
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <glow+0x1bc>)
 8000ff4:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000ff6:	f005 fd7b 	bl	8006af0 <rand>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	425a      	negs	r2, r3
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	f002 0207 	and.w	r2, r2, #7
 8001006:	bf58      	it	pl
 8001008:	4253      	negpl	r3, r2
 800100a:	b2da      	uxtb	r2, r3
 800100c:	4b19      	ldr	r3, [pc, #100]	; (8001074 <glow+0x1c0>)
 800100e:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8001010:	4b16      	ldr	r3, [pc, #88]	; (800106c <glow+0x1b8>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4a16      	ldr	r2, [pc, #88]	; (8001070 <glow+0x1bc>)
 8001016:	7811      	ldrb	r1, [r2, #0]
 8001018:	4a16      	ldr	r2, [pc, #88]	; (8001074 <glow+0x1c0>)
 800101a:	7812      	ldrb	r2, [r2, #0]
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fe79 	bl	8001d14 <getVoxel>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0cc      	beq.n	8000fc2 <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8001028:	4b10      	ldr	r3, [pc, #64]	; (800106c <glow+0x1b8>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	4a10      	ldr	r2, [pc, #64]	; (8001070 <glow+0x1bc>)
 800102e:	7811      	ldrb	r1, [r2, #0]
 8001030:	4a10      	ldr	r2, [pc, #64]	; (8001074 <glow+0x1c0>)
 8001032:	7812      	ldrb	r2, [r2, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fe3d 	bl	8001cb4 <clearVoxel>
        glowCount++;
 800103a:	4b09      	ldr	r3, [pc, #36]	; (8001060 <glow+0x1ac>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	3301      	adds	r3, #1
 8001040:	b29a      	uxth	r2, r3
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <glow+0x1ac>)
 8001044:	801a      	strh	r2, [r3, #0]
} //end glow()
 8001046:	e007      	b.n	8001058 <glow+0x1a4>
        clearCube();
 8001048:	f001 f8e8 	bl	800221c <clearCube>
        glowing = 1;
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <glow+0x1b0>)
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8001052:	4b03      	ldr	r3, [pc, #12]	; (8001060 <glow+0x1ac>)
 8001054:	2200      	movs	r2, #0
 8001056:	801a      	strh	r2, [r3, #0]
} //end glow()
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	2000023a 	.word	0x2000023a
 8001060:	2000024c 	.word	0x2000024c
 8001064:	2000024a 	.word	0x2000024a
 8001068:	2000022c 	.word	0x2000022c
 800106c:	20000241 	.word	0x20000241
 8001070:	20000242 	.word	0x20000242
 8001074:	20000243 	.word	0x20000243

08001078 <text>:

void text(char string[], uint8_t len) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 8001084:	4b2f      	ldr	r3, [pc, #188]	; (8001144 <text+0xcc>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d00a      	beq.n	80010a2 <text+0x2a>
    clearCube();
 800108c:	f001 f8c6 	bl	800221c <clearCube>
    charPosition = -1;
 8001090:	4b2d      	ldr	r3, [pc, #180]	; (8001148 <text+0xd0>)
 8001092:	22ff      	movs	r2, #255	; 0xff
 8001094:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 8001096:	4b2d      	ldr	r3, [pc, #180]	; (800114c <text+0xd4>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
    loading = 0;
 800109c:	4b29      	ldr	r3, [pc, #164]	; (8001144 <text+0xcc>)
 800109e:	2200      	movs	r2, #0
 80010a0:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	; (8001150 <text+0xd8>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	4b29      	ldr	r3, [pc, #164]	; (8001150 <text+0xd8>)
 80010ac:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 80010ae:	4b28      	ldr	r3, [pc, #160]	; (8001150 <text+0xd8>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d93f      	bls.n	800113a <text+0xc2>
    timer = 0;
 80010ba:	4b25      	ldr	r3, [pc, #148]	; (8001150 <text+0xd8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 80010c0:	2003      	movs	r0, #3
 80010c2:	f000 fe8f 	bl	8001de4 <shift>
    charPosition++;
 80010c6:	4b20      	ldr	r3, [pc, #128]	; (8001148 <text+0xd0>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	3301      	adds	r3, #1
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <text+0xd0>)
 80010d0:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <text+0xd0>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b07      	cmp	r3, #7
 80010d8:	d110      	bne.n	80010fc <text+0x84>
      charCounter++;
 80010da:	4b1c      	ldr	r3, [pc, #112]	; (800114c <text+0xd4>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	3301      	adds	r3, #1
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	4b1a      	ldr	r3, [pc, #104]	; (800114c <text+0xd4>)
 80010e4:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 80010e6:	4b19      	ldr	r3, [pc, #100]	; (800114c <text+0xd4>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	78fa      	ldrb	r2, [r7, #3]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d802      	bhi.n	80010f6 <text+0x7e>
        charCounter = 0;
 80010f0:	4b16      	ldr	r3, [pc, #88]	; (800114c <text+0xd4>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <text+0xd0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <text+0xd0>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d11a      	bne.n	800113a <text+0xc2>
      for (uint8_t i = 0; i < 8; i++) {
 8001104:	2300      	movs	r3, #0
 8001106:	73fb      	strb	r3, [r7, #15]
 8001108:	e014      	b.n	8001134 <text+0xbc>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 800110a:	4b10      	ldr	r3, [pc, #64]	; (800114c <text+0xd4>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	461a      	mov	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4413      	add	r3, r2
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800111a:	7bfa      	ldrb	r2, [r7, #15]
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	480d      	ldr	r0, [pc, #52]	; (8001154 <text+0xdc>)
 8001120:	00c9      	lsls	r1, r1, #3
 8001122:	4401      	add	r1, r0
 8001124:	440a      	add	r2, r1
 8001126:	7811      	ldrb	r1, [r2, #0]
 8001128:	4a0b      	ldr	r2, [pc, #44]	; (8001158 <text+0xe0>)
 800112a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	3301      	adds	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b07      	cmp	r3, #7
 8001138:	d9e7      	bls.n	800110a <text+0x92>
      }
    }
  }
} //end text()
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	2000023a 	.word	0x2000023a
 8001148:	2000024f 	.word	0x2000024f
 800114c:	2000024e 	.word	0x2000024e
 8001150:	2000022c 	.word	0x2000022c
 8001154:	20000018 	.word	0x20000018
 8001158:	200001e0 	.word	0x200001e0

0800115c <fireWork>:

void fireWork (void){
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0

	if (loading != 0) {
 8001162:	4b80      	ldr	r3, [pc, #512]	; (8001364 <fireWork+0x208>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d004      	beq.n	8001174 <fireWork+0x18>
	    clearCube();
 800116a:	f001 f857 	bl	800221c <clearCube>
	    loading = 0;
 800116e:	4b7d      	ldr	r3, [pc, #500]	; (8001364 <fireWork+0x208>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8001174:	4b7c      	ldr	r3, [pc, #496]	; (8001368 <fireWork+0x20c>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	b29a      	uxth	r2, r3
 800117c:	4b7a      	ldr	r3, [pc, #488]	; (8001368 <fireWork+0x20c>)
 800117e:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 8001180:	4b79      	ldr	r3, [pc, #484]	; (8001368 <fireWork+0x20c>)
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 8001188:	4293      	cmp	r3, r2
 800118a:	f240 836a 	bls.w	8001862 <fireWork+0x706>

		timer = 0;
 800118e:	4b76      	ldr	r3, [pc, #472]	; (8001368 <fireWork+0x20c>)
 8001190:	2200      	movs	r2, #0
 8001192:	801a      	strh	r2, [r3, #0]
		clearCube();
 8001194:	f001 f842 	bl	800221c <clearCube>

		switch (statusFireWork){
 8001198:	4b74      	ldr	r3, [pc, #464]	; (800136c <fireWork+0x210>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b03      	cmp	r3, #3
 800119e:	f200 8362 	bhi.w	8001866 <fireWork+0x70a>
 80011a2:	a201      	add	r2, pc, #4	; (adr r2, 80011a8 <fireWork+0x4c>)
 80011a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a8:	080011b9 	.word	0x080011b9
 80011ac:	08001215 	.word	0x08001215
 80011b0:	08001353 	.word	0x08001353
 80011b4:	08001669 	.word	0x08001669
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 80011b8:	f005 fc9a 	bl	8006af0 <rand>
 80011bc:	4603      	mov	r3, r0
 80011be:	425a      	negs	r2, r3
 80011c0:	f003 0303 	and.w	r3, r3, #3
 80011c4:	f002 0203 	and.w	r2, r2, #3
 80011c8:	bf58      	it	pl
 80011ca:	4253      	negpl	r3, r2
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	3302      	adds	r3, #2
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b67      	ldr	r3, [pc, #412]	; (8001370 <fireWork+0x214>)
 80011d4:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 80011d6:	f005 fc8b 	bl	8006af0 <rand>
 80011da:	4603      	mov	r3, r0
 80011dc:	425a      	negs	r2, r3
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	f002 0203 	and.w	r2, r2, #3
 80011e6:	bf58      	it	pl
 80011e8:	4253      	negpl	r3, r2
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	3302      	adds	r3, #2
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	4b60      	ldr	r3, [pc, #384]	; (8001374 <fireWork+0x218>)
 80011f2:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 80011f4:	4b60      	ldr	r3, [pc, #384]	; (8001378 <fireWork+0x21c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 80011fa:	4b5d      	ldr	r3, [pc, #372]	; (8001370 <fireWork+0x214>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	4a5e      	ldr	r2, [pc, #376]	; (8001378 <fireWork+0x21c>)
 8001200:	7811      	ldrb	r1, [r2, #0]
 8001202:	4a5c      	ldr	r2, [pc, #368]	; (8001374 <fireWork+0x218>)
 8001204:	7812      	ldrb	r2, [r2, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 fd24 	bl	8001c54 <setVoxel>
				statusFireWork = RISING_ROCKET;
 800120c:	4b57      	ldr	r3, [pc, #348]	; (800136c <fireWork+0x210>)
 800120e:	2201      	movs	r2, #1
 8001210:	701a      	strb	r2, [r3, #0]
			break;
 8001212:	e32d      	b.n	8001870 <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 8001214:	4b58      	ldr	r3, [pc, #352]	; (8001378 <fireWork+0x21c>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b56      	ldr	r3, [pc, #344]	; (8001378 <fireWork+0x21c>)
 800121e:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 8001220:	4b55      	ldr	r3, [pc, #340]	; (8001378 <fireWork+0x21c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b04      	cmp	r3, #4
 8001226:	f240 808a 	bls.w	800133e <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 800122a:	4b50      	ldr	r3, [pc, #320]	; (800136c <fireWork+0x210>)
 800122c:	2202      	movs	r2, #2
 800122e:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 8001230:	4b52      	ldr	r3, [pc, #328]	; (800137c <fireWork+0x220>)
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 8001236:	4b52      	ldr	r3, [pc, #328]	; (8001380 <fireWork+0x224>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 800123c:	f005 fc58 	bl	8006af0 <rand>
 8001240:	4602      	mov	r2, r0
 8001242:	4b50      	ldr	r3, [pc, #320]	; (8001384 <fireWork+0x228>)
 8001244:	fb83 1302 	smull	r1, r3, r3, r2
 8001248:	1099      	asrs	r1, r3, #2
 800124a:	17d3      	asrs	r3, r2, #31
 800124c:	1ac9      	subs	r1, r1, r3
 800124e:	460b      	mov	r3, r1
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	440b      	add	r3, r1
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	1ad1      	subs	r1, r2, r3
 8001258:	b2cb      	uxtb	r3, r1
 800125a:	331e      	adds	r3, #30
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4b4a      	ldr	r3, [pc, #296]	; (8001388 <fireWork+0x22c>)
 8001260:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 8001262:	2300      	movs	r3, #0
 8001264:	71fb      	strb	r3, [r7, #7]
 8001266:	e065      	b.n	8001334 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 8001268:	4b41      	ldr	r3, [pc, #260]	; (8001370 <fireWork+0x214>)
 800126a:	781a      	ldrb	r2, [r3, #0]
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	b251      	sxtb	r1, r2
 8001270:	4a46      	ldr	r2, [pc, #280]	; (800138c <fireWork+0x230>)
 8001272:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 8001276:	4b3f      	ldr	r3, [pc, #252]	; (8001374 <fireWork+0x218>)
 8001278:	781a      	ldrb	r2, [r3, #0]
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	b251      	sxtb	r1, r2
 800127e:	4a43      	ldr	r2, [pc, #268]	; (800138c <fireWork+0x230>)
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4413      	add	r3, r2
 8001284:	460a      	mov	r2, r1
 8001286:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 8001288:	4b3b      	ldr	r3, [pc, #236]	; (8001378 <fireWork+0x21c>)
 800128a:	781a      	ldrb	r2, [r3, #0]
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	b251      	sxtb	r1, r2
 8001290:	4a3e      	ldr	r2, [pc, #248]	; (800138c <fireWork+0x230>)
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	4413      	add	r3, r2
 8001296:	460a      	mov	r2, r1
 8001298:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 800129a:	f005 fc29 	bl	8006af0 <rand>
 800129e:	4602      	mov	r2, r0
 80012a0:	4b38      	ldr	r3, [pc, #224]	; (8001384 <fireWork+0x228>)
 80012a2:	fb83 1302 	smull	r1, r3, r3, r2
 80012a6:	1059      	asrs	r1, r3, #1
 80012a8:	17d3      	asrs	r3, r2, #31
 80012aa:	1ac9      	subs	r1, r1, r3
 80012ac:	460b      	mov	r3, r1
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	440b      	add	r3, r1
 80012b2:	1ad1      	subs	r1, r2, r3
 80012b4:	b2cb      	uxtb	r3, r1
 80012b6:	3b02      	subs	r3, #2
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	b251      	sxtb	r1, r2
 80012be:	4a33      	ldr	r2, [pc, #204]	; (800138c <fireWork+0x230>)
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	4413      	add	r3, r2
 80012c4:	460a      	mov	r2, r1
 80012c6:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 80012c8:	f005 fc12 	bl	8006af0 <rand>
 80012cc:	4602      	mov	r2, r0
 80012ce:	4b2d      	ldr	r3, [pc, #180]	; (8001384 <fireWork+0x228>)
 80012d0:	fb83 1302 	smull	r1, r3, r3, r2
 80012d4:	1059      	asrs	r1, r3, #1
 80012d6:	17d3      	asrs	r3, r2, #31
 80012d8:	1ac9      	subs	r1, r1, r3
 80012da:	460b      	mov	r3, r1
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	440b      	add	r3, r1
 80012e0:	1ad1      	subs	r1, r2, r3
 80012e2:	b2cb      	uxtb	r3, r1
 80012e4:	3b02      	subs	r3, #2
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	b251      	sxtb	r1, r2
 80012ec:	4a27      	ldr	r2, [pc, #156]	; (800138c <fireWork+0x230>)
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	4413      	add	r3, r2
 80012f2:	460a      	mov	r2, r1
 80012f4:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 80012f6:	f005 fbfb 	bl	8006af0 <rand>
 80012fa:	4602      	mov	r2, r0
 80012fc:	4b24      	ldr	r3, [pc, #144]	; (8001390 <fireWork+0x234>)
 80012fe:	fb83 3102 	smull	r3, r1, r3, r2
 8001302:	17d3      	asrs	r3, r2, #31
 8001304:	1ac9      	subs	r1, r1, r3
 8001306:	460b      	mov	r3, r1
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	440b      	add	r3, r1
 800130c:	1ad1      	subs	r1, r2, r3
 800130e:	b2cb      	uxtb	r3, r1
 8001310:	3b01      	subs	r3, #1
 8001312:	b2da      	uxtb	r2, r3
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	b251      	sxtb	r1, r2
 8001318:	4a1c      	ldr	r2, [pc, #112]	; (800138c <fireWork+0x230>)
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	4413      	add	r3, r2
 800131e:	460a      	mov	r2, r1
 8001320:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4a19      	ldr	r2, [pc, #100]	; (800138c <fireWork+0x230>)
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	4413      	add	r3, r2
 800132a:	2200      	movs	r2, #0
 800132c:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	3301      	adds	r3, #1
 8001332:	71fb      	strb	r3, [r7, #7]
 8001334:	4b14      	ldr	r3, [pc, #80]	; (8001388 <fireWork+0x22c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	79fa      	ldrb	r2, [r7, #7]
 800133a:	429a      	cmp	r2, r3
 800133c:	d394      	bcc.n	8001268 <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 800133e:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <fireWork+0x214>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	4a0d      	ldr	r2, [pc, #52]	; (8001378 <fireWork+0x21c>)
 8001344:	7811      	ldrb	r1, [r2, #0]
 8001346:	4a0b      	ldr	r2, [pc, #44]	; (8001374 <fireWork+0x218>)
 8001348:	7812      	ldrb	r2, [r2, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f000 fc82 	bl	8001c54 <setVoxel>
			break;
 8001350:	e28e      	b.n	8001870 <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 8001352:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <fireWork+0x224>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	3301      	adds	r3, #1
 8001358:	b2da      	uxtb	r2, r3
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <fireWork+0x224>)
 800135c:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 800135e:	2300      	movs	r3, #0
 8001360:	71bb      	strb	r3, [r7, #6]
 8001362:	e172      	b.n	800164a <fireWork+0x4ee>
 8001364:	2000023a 	.word	0x2000023a
 8001368:	2000022c 	.word	0x2000022c
 800136c:	20000250 	.word	0x20000250
 8001370:	20000251 	.word	0x20000251
 8001374:	20000252 	.word	0x20000252
 8001378:	20000253 	.word	0x20000253
 800137c:	20000398 	.word	0x20000398
 8001380:	2000006d 	.word	0x2000006d
 8001384:	66666667 	.word	0x66666667
 8001388:	20000254 	.word	0x20000254
 800138c:	20000258 	.word	0x20000258
 8001390:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8001394:	79bb      	ldrb	r3, [r7, #6]
 8001396:	4aa2      	ldr	r2, [pc, #648]	; (8001620 <fireWork+0x4c4>)
 8001398:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	79bb      	ldrb	r3, [r7, #6]
 80013a0:	499f      	ldr	r1, [pc, #636]	; (8001620 <fireWork+0x4c4>)
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	440b      	add	r3, r1
 80013a6:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	4413      	add	r3, r2
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	79bb      	ldrb	r3, [r7, #6]
 80013b2:	b251      	sxtb	r1, r2
 80013b4:	4a9a      	ldr	r2, [pc, #616]	; (8001620 <fireWork+0x4c4>)
 80013b6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	4a98      	ldr	r2, [pc, #608]	; (8001620 <fireWork+0x4c4>)
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	4413      	add	r3, r2
 80013c2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	4995      	ldr	r1, [pc, #596]	; (8001620 <fireWork+0x4c4>)
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	440b      	add	r3, r1
 80013d0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	4413      	add	r3, r2
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	79bb      	ldrb	r3, [r7, #6]
 80013dc:	b251      	sxtb	r1, r2
 80013de:	4a90      	ldr	r2, [pc, #576]	; (8001620 <fireWork+0x4c4>)
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	4413      	add	r3, r2
 80013e4:	460a      	mov	r2, r1
 80013e6:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	4a8d      	ldr	r2, [pc, #564]	; (8001620 <fireWork+0x4c4>)
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4413      	add	r3, r2
 80013f0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	79bb      	ldrb	r3, [r7, #6]
 80013f8:	4989      	ldr	r1, [pc, #548]	; (8001620 <fireWork+0x4c4>)
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	440b      	add	r3, r1
 80013fe:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001402:	b2db      	uxtb	r3, r3
 8001404:	4413      	add	r3, r2
 8001406:	b2da      	uxtb	r2, r3
 8001408:	79bb      	ldrb	r3, [r7, #6]
 800140a:	b251      	sxtb	r1, r2
 800140c:	4a84      	ldr	r2, [pc, #528]	; (8001620 <fireWork+0x4c4>)
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	4413      	add	r3, r2
 8001412:	460a      	mov	r2, r1
 8001414:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 8001416:	79bb      	ldrb	r3, [r7, #6]
 8001418:	4a81      	ldr	r2, [pc, #516]	; (8001620 <fireWork+0x4c4>)
 800141a:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800141e:	461a      	mov	r2, r3
 8001420:	4b80      	ldr	r3, [pc, #512]	; (8001624 <fireWork+0x4c8>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4b80      	ldr	r3, [pc, #512]	; (8001628 <fireWork+0x4cc>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	1acb      	subs	r3, r1, r3
 800142c:	429a      	cmp	r2, r3
 800142e:	da0a      	bge.n	8001446 <fireWork+0x2ea>
 8001430:	4b7c      	ldr	r3, [pc, #496]	; (8001624 <fireWork+0x4c8>)
 8001432:	781a      	ldrb	r2, [r3, #0]
 8001434:	4b7c      	ldr	r3, [pc, #496]	; (8001628 <fireWork+0x4cc>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	b2da      	uxtb	r2, r3
 800143c:	79bb      	ldrb	r3, [r7, #6]
 800143e:	b251      	sxtb	r1, r2
 8001440:	4a77      	ldr	r2, [pc, #476]	; (8001620 <fireWork+0x4c4>)
 8001442:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 8001446:	79bb      	ldrb	r3, [r7, #6]
 8001448:	4a75      	ldr	r2, [pc, #468]	; (8001620 <fireWork+0x4c4>)
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4413      	add	r3, r2
 800144e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001452:	461a      	mov	r2, r3
 8001454:	4b75      	ldr	r3, [pc, #468]	; (800162c <fireWork+0x4d0>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	4619      	mov	r1, r3
 800145a:	4b73      	ldr	r3, [pc, #460]	; (8001628 <fireWork+0x4cc>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	1acb      	subs	r3, r1, r3
 8001460:	429a      	cmp	r2, r3
 8001462:	da0c      	bge.n	800147e <fireWork+0x322>
 8001464:	4b71      	ldr	r3, [pc, #452]	; (800162c <fireWork+0x4d0>)
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	4b6f      	ldr	r3, [pc, #444]	; (8001628 <fireWork+0x4cc>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	b2da      	uxtb	r2, r3
 8001470:	79bb      	ldrb	r3, [r7, #6]
 8001472:	b251      	sxtb	r1, r2
 8001474:	4a6a      	ldr	r2, [pc, #424]	; (8001620 <fireWork+0x4c4>)
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	4413      	add	r3, r2
 800147a:	460a      	mov	r2, r1
 800147c:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 800147e:	79bb      	ldrb	r3, [r7, #6]
 8001480:	4a67      	ldr	r2, [pc, #412]	; (8001620 <fireWork+0x4c4>)
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	4413      	add	r3, r2
 8001486:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800148a:	461a      	mov	r2, r3
 800148c:	4b68      	ldr	r3, [pc, #416]	; (8001630 <fireWork+0x4d4>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	4b65      	ldr	r3, [pc, #404]	; (8001628 <fireWork+0x4cc>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	1acb      	subs	r3, r1, r3
 8001498:	429a      	cmp	r2, r3
 800149a:	da0c      	bge.n	80014b6 <fireWork+0x35a>
 800149c:	4b64      	ldr	r3, [pc, #400]	; (8001630 <fireWork+0x4d4>)
 800149e:	781a      	ldrb	r2, [r3, #0]
 80014a0:	4b61      	ldr	r3, [pc, #388]	; (8001628 <fireWork+0x4cc>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	79bb      	ldrb	r3, [r7, #6]
 80014aa:	b251      	sxtb	r1, r2
 80014ac:	4a5c      	ldr	r2, [pc, #368]	; (8001620 <fireWork+0x4c4>)
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	4413      	add	r3, r2
 80014b2:	460a      	mov	r2, r1
 80014b4:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 80014b6:	79bb      	ldrb	r3, [r7, #6]
 80014b8:	4a59      	ldr	r2, [pc, #356]	; (8001620 <fireWork+0x4c4>)
 80014ba:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80014be:	461a      	mov	r2, r3
 80014c0:	4b58      	ldr	r3, [pc, #352]	; (8001624 <fireWork+0x4c8>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	4b58      	ldr	r3, [pc, #352]	; (8001628 <fireWork+0x4cc>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	440b      	add	r3, r1
 80014cc:	429a      	cmp	r2, r3
 80014ce:	dd0a      	ble.n	80014e6 <fireWork+0x38a>
 80014d0:	4b54      	ldr	r3, [pc, #336]	; (8001624 <fireWork+0x4c8>)
 80014d2:	781a      	ldrb	r2, [r3, #0]
 80014d4:	4b54      	ldr	r3, [pc, #336]	; (8001628 <fireWork+0x4cc>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4413      	add	r3, r2
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	79bb      	ldrb	r3, [r7, #6]
 80014de:	b251      	sxtb	r1, r2
 80014e0:	4a4f      	ldr	r2, [pc, #316]	; (8001620 <fireWork+0x4c4>)
 80014e2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80014e6:	79bb      	ldrb	r3, [r7, #6]
 80014e8:	4a4d      	ldr	r2, [pc, #308]	; (8001620 <fireWork+0x4c4>)
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	4413      	add	r3, r2
 80014ee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80014f2:	461a      	mov	r2, r3
 80014f4:	4b4d      	ldr	r3, [pc, #308]	; (800162c <fireWork+0x4d0>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	4b4b      	ldr	r3, [pc, #300]	; (8001628 <fireWork+0x4cc>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	440b      	add	r3, r1
 8001500:	429a      	cmp	r2, r3
 8001502:	dd0c      	ble.n	800151e <fireWork+0x3c2>
 8001504:	4b49      	ldr	r3, [pc, #292]	; (800162c <fireWork+0x4d0>)
 8001506:	781a      	ldrb	r2, [r3, #0]
 8001508:	4b47      	ldr	r3, [pc, #284]	; (8001628 <fireWork+0x4cc>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4413      	add	r3, r2
 800150e:	b2da      	uxtb	r2, r3
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	b251      	sxtb	r1, r2
 8001514:	4a42      	ldr	r2, [pc, #264]	; (8001620 <fireWork+0x4c4>)
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	4413      	add	r3, r2
 800151a:	460a      	mov	r2, r1
 800151c:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 800151e:	79bb      	ldrb	r3, [r7, #6]
 8001520:	4a3f      	ldr	r2, [pc, #252]	; (8001620 <fireWork+0x4c4>)
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	4413      	add	r3, r2
 8001526:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800152a:	461a      	mov	r2, r3
 800152c:	4b40      	ldr	r3, [pc, #256]	; (8001630 <fireWork+0x4d4>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	4619      	mov	r1, r3
 8001532:	4b3d      	ldr	r3, [pc, #244]	; (8001628 <fireWork+0x4cc>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	440b      	add	r3, r1
 8001538:	429a      	cmp	r2, r3
 800153a:	dd0c      	ble.n	8001556 <fireWork+0x3fa>
 800153c:	4b3c      	ldr	r3, [pc, #240]	; (8001630 <fireWork+0x4d4>)
 800153e:	781a      	ldrb	r2, [r3, #0]
 8001540:	4b39      	ldr	r3, [pc, #228]	; (8001628 <fireWork+0x4cc>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4413      	add	r3, r2
 8001546:	b2da      	uxtb	r2, r3
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	b251      	sxtb	r1, r2
 800154c:	4a34      	ldr	r2, [pc, #208]	; (8001620 <fireWork+0x4c4>)
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4413      	add	r3, r2
 8001552:	460a      	mov	r2, r1
 8001554:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 8001556:	f005 facb 	bl	8006af0 <rand>
 800155a:	4602      	mov	r2, r0
 800155c:	4b35      	ldr	r3, [pc, #212]	; (8001634 <fireWork+0x4d8>)
 800155e:	fb83 1302 	smull	r1, r3, r3, r2
 8001562:	1059      	asrs	r1, r3, #1
 8001564:	17d3      	asrs	r3, r2, #31
 8001566:	1ac9      	subs	r1, r1, r3
 8001568:	460b      	mov	r3, r1
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	440b      	add	r3, r1
 800156e:	1ad1      	subs	r1, r2, r3
 8001570:	b2cb      	uxtb	r3, r1
 8001572:	3b02      	subs	r3, #2
 8001574:	b2da      	uxtb	r2, r3
 8001576:	79bb      	ldrb	r3, [r7, #6]
 8001578:	b251      	sxtb	r1, r2
 800157a:	4a29      	ldr	r2, [pc, #164]	; (8001620 <fireWork+0x4c4>)
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	4413      	add	r3, r2
 8001580:	460a      	mov	r2, r1
 8001582:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8001584:	f005 fab4 	bl	8006af0 <rand>
 8001588:	4602      	mov	r2, r0
 800158a:	4b2a      	ldr	r3, [pc, #168]	; (8001634 <fireWork+0x4d8>)
 800158c:	fb83 1302 	smull	r1, r3, r3, r2
 8001590:	1059      	asrs	r1, r3, #1
 8001592:	17d3      	asrs	r3, r2, #31
 8001594:	1ac9      	subs	r1, r1, r3
 8001596:	460b      	mov	r3, r1
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	440b      	add	r3, r1
 800159c:	1ad1      	subs	r1, r2, r3
 800159e:	b2cb      	uxtb	r3, r1
 80015a0:	3b02      	subs	r3, #2
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	79bb      	ldrb	r3, [r7, #6]
 80015a6:	b251      	sxtb	r1, r2
 80015a8:	4a1d      	ldr	r2, [pc, #116]	; (8001620 <fireWork+0x4c4>)
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	4413      	add	r3, r2
 80015ae:	460a      	mov	r2, r1
 80015b0:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 80015b2:	f005 fa9d 	bl	8006af0 <rand>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	bfb8      	it	lt
 80015c0:	425b      	neglt	r3, r3
 80015c2:	461a      	mov	r2, r3
 80015c4:	79bb      	ldrb	r3, [r7, #6]
 80015c6:	b251      	sxtb	r1, r2
 80015c8:	4a15      	ldr	r2, [pc, #84]	; (8001620 <fireWork+0x4c4>)
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	4413      	add	r3, r2
 80015ce:	460a      	mov	r2, r1
 80015d0:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 80015d2:	79bb      	ldrb	r3, [r7, #6]
 80015d4:	4a12      	ldr	r2, [pc, #72]	; (8001620 <fireWork+0x4c4>)
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	4413      	add	r3, r2
 80015da:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	db2a      	blt.n	8001638 <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 80015e2:	79bb      	ldrb	r3, [r7, #6]
 80015e4:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <fireWork+0x4c4>)
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4413      	add	r3, r2
 80015ea:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015ee:	2b07      	cmp	r3, #7
 80015f0:	dc28      	bgt.n	8001644 <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80015f2:	79bb      	ldrb	r3, [r7, #6]
 80015f4:	4a0a      	ldr	r2, [pc, #40]	; (8001620 <fireWork+0x4c4>)
 80015f6:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80015fa:	b2d8      	uxtb	r0, r3
 80015fc:	79bb      	ldrb	r3, [r7, #6]
 80015fe:	4a08      	ldr	r2, [pc, #32]	; (8001620 <fireWork+0x4c4>)
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	4413      	add	r3, r2
 8001604:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001608:	b2d9      	uxtb	r1, r3
 800160a:	79bb      	ldrb	r3, [r7, #6]
 800160c:	4a04      	ldr	r2, [pc, #16]	; (8001620 <fireWork+0x4c4>)
 800160e:	00db      	lsls	r3, r3, #3
 8001610:	4413      	add	r3, r2
 8001612:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	461a      	mov	r2, r3
 800161a:	f000 fb1b 	bl	8001c54 <setVoxel>
 800161e:	e011      	b.n	8001644 <fireWork+0x4e8>
 8001620:	20000258 	.word	0x20000258
 8001624:	20000251 	.word	0x20000251
 8001628:	2000006d 	.word	0x2000006d
 800162c:	20000252 	.word	0x20000252
 8001630:	20000253 	.word	0x20000253
 8001634:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 8001638:	4b8f      	ldr	r3, [pc, #572]	; (8001878 <fireWork+0x71c>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	3301      	adds	r3, #1
 800163e:	b2da      	uxtb	r2, r3
 8001640:	4b8d      	ldr	r3, [pc, #564]	; (8001878 <fireWork+0x71c>)
 8001642:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001644:	79bb      	ldrb	r3, [r7, #6]
 8001646:	3301      	adds	r3, #1
 8001648:	71bb      	strb	r3, [r7, #6]
 800164a:	4b8c      	ldr	r3, [pc, #560]	; (800187c <fireWork+0x720>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	79ba      	ldrb	r2, [r7, #6]
 8001650:	429a      	cmp	r2, r3
 8001652:	f4ff ae9f 	bcc.w	8001394 <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 8001656:	4b8a      	ldr	r3, [pc, #552]	; (8001880 <fireWork+0x724>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b03      	cmp	r3, #3
 800165c:	f040 8105 	bne.w	800186a <fireWork+0x70e>
					statusFireWork = FALLING;
 8001660:	4b88      	ldr	r3, [pc, #544]	; (8001884 <fireWork+0x728>)
 8001662:	2203      	movs	r2, #3
 8001664:	701a      	strb	r2, [r3, #0]
				}

			break;
 8001666:	e100      	b.n	800186a <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001668:	2300      	movs	r3, #0
 800166a:	717b      	strb	r3, [r7, #5]
 800166c:	e0e9      	b.n	8001842 <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 800166e:	797b      	ldrb	r3, [r7, #5]
 8001670:	4a85      	ldr	r2, [pc, #532]	; (8001888 <fireWork+0x72c>)
 8001672:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	797b      	ldrb	r3, [r7, #5]
 800167a:	4983      	ldr	r1, [pc, #524]	; (8001888 <fireWork+0x72c>)
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	440b      	add	r3, r1
 8001680:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	4413      	add	r3, r2
 8001688:	b2da      	uxtb	r2, r3
 800168a:	797b      	ldrb	r3, [r7, #5]
 800168c:	b251      	sxtb	r1, r2
 800168e:	4a7e      	ldr	r2, [pc, #504]	; (8001888 <fireWork+0x72c>)
 8001690:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8001694:	797b      	ldrb	r3, [r7, #5]
 8001696:	4a7c      	ldr	r2, [pc, #496]	; (8001888 <fireWork+0x72c>)
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	4413      	add	r3, r2
 800169c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80016a0:	b2da      	uxtb	r2, r3
 80016a2:	797b      	ldrb	r3, [r7, #5]
 80016a4:	4978      	ldr	r1, [pc, #480]	; (8001888 <fireWork+0x72c>)
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	440b      	add	r3, r1
 80016aa:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	4413      	add	r3, r2
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	797b      	ldrb	r3, [r7, #5]
 80016b6:	b251      	sxtb	r1, r2
 80016b8:	4a73      	ldr	r2, [pc, #460]	; (8001888 <fireWork+0x72c>)
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	4413      	add	r3, r2
 80016be:	460a      	mov	r2, r1
 80016c0:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80016c2:	797b      	ldrb	r3, [r7, #5]
 80016c4:	4a70      	ldr	r2, [pc, #448]	; (8001888 <fireWork+0x72c>)
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	4413      	add	r3, r2
 80016ca:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	797b      	ldrb	r3, [r7, #5]
 80016d2:	496d      	ldr	r1, [pc, #436]	; (8001888 <fireWork+0x72c>)
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	440b      	add	r3, r1
 80016d8:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	4413      	add	r3, r2
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	797b      	ldrb	r3, [r7, #5]
 80016e4:	b251      	sxtb	r1, r2
 80016e6:	4a68      	ldr	r2, [pc, #416]	; (8001888 <fireWork+0x72c>)
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	4413      	add	r3, r2
 80016ec:	460a      	mov	r2, r1
 80016ee:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 80016f0:	797b      	ldrb	r3, [r7, #5]
 80016f2:	4a65      	ldr	r2, [pc, #404]	; (8001888 <fireWork+0x72c>)
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	4413      	add	r3, r2
 80016f8:	2200      	movs	r2, #0
 80016fa:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 80016fc:	797b      	ldrb	r3, [r7, #5]
 80016fe:	4a62      	ldr	r2, [pc, #392]	; (8001888 <fireWork+0x72c>)
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4413      	add	r3, r2
 8001704:	2200      	movs	r2, #0
 8001706:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 8001708:	797b      	ldrb	r3, [r7, #5]
 800170a:	4a5f      	ldr	r2, [pc, #380]	; (8001888 <fireWork+0x72c>)
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	4413      	add	r3, r2
 8001710:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001714:	2b00      	cmp	r3, #0
 8001716:	db0e      	blt.n	8001736 <fireWork+0x5da>
 8001718:	797a      	ldrb	r2, [r7, #5]
 800171a:	495b      	ldr	r1, [pc, #364]	; (8001888 <fireWork+0x72c>)
 800171c:	00d3      	lsls	r3, r2, #3
 800171e:	440b      	add	r3, r1
 8001720:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	3b01      	subs	r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	b258      	sxtb	r0, r3
 800172c:	4956      	ldr	r1, [pc, #344]	; (8001888 <fireWork+0x72c>)
 800172e:	00d3      	lsls	r3, r2, #3
 8001730:	440b      	add	r3, r1
 8001732:	4602      	mov	r2, r0
 8001734:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 8001736:	797b      	ldrb	r3, [r7, #5]
 8001738:	4a53      	ldr	r2, [pc, #332]	; (8001888 <fireWork+0x72c>)
 800173a:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800173e:	2b00      	cmp	r3, #0
 8001740:	da04      	bge.n	800174c <fireWork+0x5f0>
 8001742:	797b      	ldrb	r3, [r7, #5]
 8001744:	4a50      	ldr	r2, [pc, #320]	; (8001888 <fireWork+0x72c>)
 8001746:	2100      	movs	r1, #0
 8001748:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 800174c:	797b      	ldrb	r3, [r7, #5]
 800174e:	4a4e      	ldr	r2, [pc, #312]	; (8001888 <fireWork+0x72c>)
 8001750:	00db      	lsls	r3, r3, #3
 8001752:	4413      	add	r3, r2
 8001754:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001758:	2b00      	cmp	r3, #0
 800175a:	da05      	bge.n	8001768 <fireWork+0x60c>
 800175c:	797b      	ldrb	r3, [r7, #5]
 800175e:	4a4a      	ldr	r2, [pc, #296]	; (8001888 <fireWork+0x72c>)
 8001760:	00db      	lsls	r3, r3, #3
 8001762:	4413      	add	r3, r2
 8001764:	2200      	movs	r2, #0
 8001766:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 8001768:	797b      	ldrb	r3, [r7, #5]
 800176a:	4a47      	ldr	r2, [pc, #284]	; (8001888 <fireWork+0x72c>)
 800176c:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001770:	2b07      	cmp	r3, #7
 8001772:	dd04      	ble.n	800177e <fireWork+0x622>
 8001774:	797b      	ldrb	r3, [r7, #5]
 8001776:	4a44      	ldr	r2, [pc, #272]	; (8001888 <fireWork+0x72c>)
 8001778:	2107      	movs	r1, #7
 800177a:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 800177e:	797b      	ldrb	r3, [r7, #5]
 8001780:	4a41      	ldr	r2, [pc, #260]	; (8001888 <fireWork+0x72c>)
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	4413      	add	r3, r2
 8001786:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800178a:	2b07      	cmp	r3, #7
 800178c:	dd05      	ble.n	800179a <fireWork+0x63e>
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	4a3d      	ldr	r2, [pc, #244]	; (8001888 <fireWork+0x72c>)
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	4413      	add	r3, r2
 8001796:	2207      	movs	r2, #7
 8001798:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 800179a:	797b      	ldrb	r3, [r7, #5]
 800179c:	4a3a      	ldr	r2, [pc, #232]	; (8001888 <fireWork+0x72c>)
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4413      	add	r3, r2
 80017a2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	db1e      	blt.n	80017e8 <fireWork+0x68c>
						if(particle[i].partZ < 8)
 80017aa:	797b      	ldrb	r3, [r7, #5]
 80017ac:	4a36      	ldr	r2, [pc, #216]	; (8001888 <fireWork+0x72c>)
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	4413      	add	r3, r2
 80017b2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017b6:	2b07      	cmp	r3, #7
 80017b8:	dc40      	bgt.n	800183c <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80017ba:	797b      	ldrb	r3, [r7, #5]
 80017bc:	4a32      	ldr	r2, [pc, #200]	; (8001888 <fireWork+0x72c>)
 80017be:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80017c2:	b2d8      	uxtb	r0, r3
 80017c4:	797b      	ldrb	r3, [r7, #5]
 80017c6:	4a30      	ldr	r2, [pc, #192]	; (8001888 <fireWork+0x72c>)
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	4413      	add	r3, r2
 80017cc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80017d0:	b2d9      	uxtb	r1, r3
 80017d2:	797b      	ldrb	r3, [r7, #5]
 80017d4:	4a2c      	ldr	r2, [pc, #176]	; (8001888 <fireWork+0x72c>)
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	4413      	add	r3, r2
 80017da:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	461a      	mov	r2, r3
 80017e2:	f000 fa37 	bl	8001c54 <setVoxel>
 80017e6:	e029      	b.n	800183c <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 80017e8:	797b      	ldrb	r3, [r7, #5]
 80017ea:	4a27      	ldr	r2, [pc, #156]	; (8001888 <fireWork+0x72c>)
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	4413      	add	r3, r2
 80017f0:	79db      	ldrb	r3, [r3, #7]
 80017f2:	2b05      	cmp	r3, #5
 80017f4:	d81c      	bhi.n	8001830 <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 80017f6:	797b      	ldrb	r3, [r7, #5]
 80017f8:	4a23      	ldr	r2, [pc, #140]	; (8001888 <fireWork+0x72c>)
 80017fa:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80017fe:	b2d8      	uxtb	r0, r3
 8001800:	797b      	ldrb	r3, [r7, #5]
 8001802:	4a21      	ldr	r2, [pc, #132]	; (8001888 <fireWork+0x72c>)
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	4413      	add	r3, r2
 8001808:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	2100      	movs	r1, #0
 8001812:	f000 fa1f 	bl	8001c54 <setVoxel>
							particle[i].resting++;
 8001816:	797a      	ldrb	r2, [r7, #5]
 8001818:	491b      	ldr	r1, [pc, #108]	; (8001888 <fireWork+0x72c>)
 800181a:	00d3      	lsls	r3, r2, #3
 800181c:	440b      	add	r3, r1
 800181e:	79db      	ldrb	r3, [r3, #7]
 8001820:	3301      	adds	r3, #1
 8001822:	b2d8      	uxtb	r0, r3
 8001824:	4918      	ldr	r1, [pc, #96]	; (8001888 <fireWork+0x72c>)
 8001826:	00d3      	lsls	r3, r2, #3
 8001828:	440b      	add	r3, r1
 800182a:	4602      	mov	r2, r0
 800182c:	71da      	strb	r2, [r3, #7]
 800182e:	e005      	b.n	800183c <fireWork+0x6e0>
						}else{
							deadParticles++;
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <fireWork+0x71c>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	3301      	adds	r3, #1
 8001836:	b2da      	uxtb	r2, r3
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <fireWork+0x71c>)
 800183a:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 800183c:	797b      	ldrb	r3, [r7, #5]
 800183e:	3301      	adds	r3, #1
 8001840:	717b      	strb	r3, [r7, #5]
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <fireWork+0x720>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	797a      	ldrb	r2, [r7, #5]
 8001848:	429a      	cmp	r2, r3
 800184a:	f4ff af10 	bcc.w	800166e <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <fireWork+0x71c>)
 8001850:	781a      	ldrb	r2, [r3, #0]
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <fireWork+0x720>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d309      	bcc.n	800186e <fireWork+0x712>
					statusFireWork = NEW_FW;
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <fireWork+0x728>)
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
			break;
 8001860:	e005      	b.n	800186e <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 8001862:	bf00      	nop
 8001864:	e004      	b.n	8001870 <fireWork+0x714>
			break;
 8001866:	bf00      	nop
 8001868:	e002      	b.n	8001870 <fireWork+0x714>
			break;
 800186a:	bf00      	nop
 800186c:	e000      	b.n	8001870 <fireWork+0x714>
			break;
 800186e:	bf00      	nop
} //end fireWork ()
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000398 	.word	0x20000398
 800187c:	20000254 	.word	0x20000254
 8001880:	2000006d 	.word	0x2000006d
 8001884:	20000250 	.word	0x20000250
 8001888:	20000258 	.word	0x20000258

0800188c <lit>:

void lit() {
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
  if (loading) {
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <lit+0x54>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d01e      	beq.n	80018d8 <lit+0x4c>
    clearCube();
 800189a:	f000 fcbf 	bl	800221c <clearCube>
    for(uint8_t i=0; i<8; i++) {
 800189e:	2300      	movs	r3, #0
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	e013      	b.n	80018cc <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 80018a4:	2300      	movs	r3, #0
 80018a6:	71bb      	strb	r3, [r7, #6]
 80018a8:	e00a      	b.n	80018c0 <lit+0x34>
        cube[i][j] = 0xFF;
 80018aa:	79fa      	ldrb	r2, [r7, #7]
 80018ac:	79bb      	ldrb	r3, [r7, #6]
 80018ae:	490d      	ldr	r1, [pc, #52]	; (80018e4 <lit+0x58>)
 80018b0:	00d2      	lsls	r2, r2, #3
 80018b2:	440a      	add	r2, r1
 80018b4:	4413      	add	r3, r2
 80018b6:	22ff      	movs	r2, #255	; 0xff
 80018b8:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 80018ba:	79bb      	ldrb	r3, [r7, #6]
 80018bc:	3301      	adds	r3, #1
 80018be:	71bb      	strb	r3, [r7, #6]
 80018c0:	79bb      	ldrb	r3, [r7, #6]
 80018c2:	2b07      	cmp	r3, #7
 80018c4:	d9f1      	bls.n	80018aa <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	3301      	adds	r3, #1
 80018ca:	71fb      	strb	r3, [r7, #7]
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	2b07      	cmp	r3, #7
 80018d0:	d9e8      	bls.n	80018a4 <lit+0x18>
      }
    }
    loading = 0;
 80018d2:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <lit+0x54>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	2000023a 	.word	0x2000023a
 80018e4:	200001e0 	.word	0x200001e0

080018e8 <cubeJump>:

void cubeJump() {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  if (loading) {
 80018ec:	4b83      	ldr	r3, [pc, #524]	; (8001afc <cubeJump+0x214>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d037      	beq.n	8001964 <cubeJump+0x7c>
    clearCube();
 80018f4:	f000 fc92 	bl	800221c <clearCube>
    xPos = (rand() % 2) * 7;
 80018f8:	f005 f8fa 	bl	8006af0 <rand>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	bfb8      	it	lt
 8001906:	425b      	neglt	r3, r3
 8001908:	b2db      	uxtb	r3, r3
 800190a:	461a      	mov	r2, r3
 800190c:	00d2      	lsls	r2, r2, #3
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4b7b      	ldr	r3, [pc, #492]	; (8001b00 <cubeJump+0x218>)
 8001914:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 8001916:	f005 f8eb 	bl	8006af0 <rand>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	bfb8      	it	lt
 8001924:	425b      	neglt	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	461a      	mov	r2, r3
 800192a:	00d2      	lsls	r2, r2, #3
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b74      	ldr	r3, [pc, #464]	; (8001b04 <cubeJump+0x21c>)
 8001932:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8001934:	f005 f8dc 	bl	8006af0 <rand>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	bfb8      	it	lt
 8001942:	425b      	neglt	r3, r3
 8001944:	b2db      	uxtb	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	00d2      	lsls	r2, r2, #3
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	b2da      	uxtb	r2, r3
 800194e:	4b6e      	ldr	r3, [pc, #440]	; (8001b08 <cubeJump+0x220>)
 8001950:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8001952:	4b6e      	ldr	r3, [pc, #440]	; (8001b0c <cubeJump+0x224>)
 8001954:	2208      	movs	r2, #8
 8001956:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 8001958:	4b6d      	ldr	r3, [pc, #436]	; (8001b10 <cubeJump+0x228>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]
    loading = 0;
 800195e:	4b67      	ldr	r3, [pc, #412]	; (8001afc <cubeJump+0x214>)
 8001960:	2200      	movs	r2, #0
 8001962:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8001964:	4b6b      	ldr	r3, [pc, #428]	; (8001b14 <cubeJump+0x22c>)
 8001966:	881b      	ldrh	r3, [r3, #0]
 8001968:	3301      	adds	r3, #1
 800196a:	b29a      	uxth	r2, r3
 800196c:	4b69      	ldr	r3, [pc, #420]	; (8001b14 <cubeJump+0x22c>)
 800196e:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8001970:	4b68      	ldr	r3, [pc, #416]	; (8001b14 <cubeJump+0x22c>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	b21b      	sxth	r3, r3
 8001976:	2b00      	cmp	r3, #0
 8001978:	f280 815f 	bge.w	8001c3a <cubeJump+0x352>
    timer = 0;
 800197c:	4b65      	ldr	r3, [pc, #404]	; (8001b14 <cubeJump+0x22c>)
 800197e:	2200      	movs	r2, #0
 8001980:	801a      	strh	r2, [r3, #0]
    clearCube();
 8001982:	f000 fc4b 	bl	800221c <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 8001986:	4b5e      	ldr	r3, [pc, #376]	; (8001b00 <cubeJump+0x218>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d112      	bne.n	80019b4 <cubeJump+0xcc>
 800198e:	4b5d      	ldr	r3, [pc, #372]	; (8001b04 <cubeJump+0x21c>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d10e      	bne.n	80019b4 <cubeJump+0xcc>
 8001996:	4b5c      	ldr	r3, [pc, #368]	; (8001b08 <cubeJump+0x220>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10a      	bne.n	80019b4 <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 800199e:	4b58      	ldr	r3, [pc, #352]	; (8001b00 <cubeJump+0x218>)
 80019a0:	7818      	ldrb	r0, [r3, #0]
 80019a2:	4b58      	ldr	r3, [pc, #352]	; (8001b04 <cubeJump+0x21c>)
 80019a4:	7819      	ldrb	r1, [r3, #0]
 80019a6:	4b58      	ldr	r3, [pc, #352]	; (8001b08 <cubeJump+0x220>)
 80019a8:	781a      	ldrb	r2, [r3, #0]
 80019aa:	4b58      	ldr	r3, [pc, #352]	; (8001b0c <cubeJump+0x224>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	f000 fb47 	bl	8002040 <drawCube>
 80019b2:	e0f6      	b.n	8001ba2 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 80019b4:	4b52      	ldr	r3, [pc, #328]	; (8001b00 <cubeJump+0x218>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b07      	cmp	r3, #7
 80019ba:	d124      	bne.n	8001a06 <cubeJump+0x11e>
 80019bc:	4b51      	ldr	r3, [pc, #324]	; (8001b04 <cubeJump+0x21c>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b07      	cmp	r3, #7
 80019c2:	d120      	bne.n	8001a06 <cubeJump+0x11e>
 80019c4:	4b50      	ldr	r3, [pc, #320]	; (8001b08 <cubeJump+0x220>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b07      	cmp	r3, #7
 80019ca:	d11c      	bne.n	8001a06 <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80019cc:	4b4c      	ldr	r3, [pc, #304]	; (8001b00 <cubeJump+0x218>)
 80019ce:	781a      	ldrb	r2, [r3, #0]
 80019d0:	4b4e      	ldr	r3, [pc, #312]	; (8001b0c <cubeJump+0x224>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	3301      	adds	r3, #1
 80019da:	b2d8      	uxtb	r0, r3
 80019dc:	4b49      	ldr	r3, [pc, #292]	; (8001b04 <cubeJump+0x21c>)
 80019de:	781a      	ldrb	r2, [r3, #0]
 80019e0:	4b4a      	ldr	r3, [pc, #296]	; (8001b0c <cubeJump+0x224>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2d9      	uxtb	r1, r3
 80019ec:	4b46      	ldr	r3, [pc, #280]	; (8001b08 <cubeJump+0x220>)
 80019ee:	781a      	ldrb	r2, [r3, #0]
 80019f0:	4b46      	ldr	r3, [pc, #280]	; (8001b0c <cubeJump+0x224>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	3301      	adds	r3, #1
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	4b43      	ldr	r3, [pc, #268]	; (8001b0c <cubeJump+0x224>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	f000 fb1e 	bl	8002040 <drawCube>
 8001a04:	e0cd      	b.n	8001ba2 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 8001a06:	4b3e      	ldr	r3, [pc, #248]	; (8001b00 <cubeJump+0x218>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b07      	cmp	r3, #7
 8001a0c:	d118      	bne.n	8001a40 <cubeJump+0x158>
 8001a0e:	4b3d      	ldr	r3, [pc, #244]	; (8001b04 <cubeJump+0x21c>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d114      	bne.n	8001a40 <cubeJump+0x158>
 8001a16:	4b3c      	ldr	r3, [pc, #240]	; (8001b08 <cubeJump+0x220>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d110      	bne.n	8001a40 <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 8001a1e:	4b38      	ldr	r3, [pc, #224]	; (8001b00 <cubeJump+0x218>)
 8001a20:	781a      	ldrb	r2, [r3, #0]
 8001a22:	4b3a      	ldr	r3, [pc, #232]	; (8001b0c <cubeJump+0x224>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	b2d8      	uxtb	r0, r3
 8001a2e:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <cubeJump+0x21c>)
 8001a30:	7819      	ldrb	r1, [r3, #0]
 8001a32:	4b35      	ldr	r3, [pc, #212]	; (8001b08 <cubeJump+0x220>)
 8001a34:	781a      	ldrb	r2, [r3, #0]
 8001a36:	4b35      	ldr	r3, [pc, #212]	; (8001b0c <cubeJump+0x224>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	f000 fb01 	bl	8002040 <drawCube>
 8001a3e:	e0b0      	b.n	8001ba2 <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 8001a40:	4b2f      	ldr	r3, [pc, #188]	; (8001b00 <cubeJump+0x218>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d118      	bne.n	8001a7a <cubeJump+0x192>
 8001a48:	4b2e      	ldr	r3, [pc, #184]	; (8001b04 <cubeJump+0x21c>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b07      	cmp	r3, #7
 8001a4e:	d114      	bne.n	8001a7a <cubeJump+0x192>
 8001a50:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <cubeJump+0x220>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d110      	bne.n	8001a7a <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 8001a58:	4b29      	ldr	r3, [pc, #164]	; (8001b00 <cubeJump+0x218>)
 8001a5a:	7818      	ldrb	r0, [r3, #0]
 8001a5c:	4b29      	ldr	r3, [pc, #164]	; (8001b04 <cubeJump+0x21c>)
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	4b2a      	ldr	r3, [pc, #168]	; (8001b0c <cubeJump+0x224>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	3301      	adds	r3, #1
 8001a6a:	b2d9      	uxtb	r1, r3
 8001a6c:	4b26      	ldr	r3, [pc, #152]	; (8001b08 <cubeJump+0x220>)
 8001a6e:	781a      	ldrb	r2, [r3, #0]
 8001a70:	4b26      	ldr	r3, [pc, #152]	; (8001b0c <cubeJump+0x224>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	f000 fae4 	bl	8002040 <drawCube>
 8001a78:	e093      	b.n	8001ba2 <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001a7a:	4b21      	ldr	r3, [pc, #132]	; (8001b00 <cubeJump+0x218>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d118      	bne.n	8001ab4 <cubeJump+0x1cc>
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <cubeJump+0x21c>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d114      	bne.n	8001ab4 <cubeJump+0x1cc>
 8001a8a:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <cubeJump+0x220>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b07      	cmp	r3, #7
 8001a90:	d110      	bne.n	8001ab4 <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8001a92:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <cubeJump+0x218>)
 8001a94:	7818      	ldrb	r0, [r3, #0]
 8001a96:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <cubeJump+0x21c>)
 8001a98:	7819      	ldrb	r1, [r3, #0]
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <cubeJump+0x220>)
 8001a9c:	781a      	ldrb	r2, [r3, #0]
 8001a9e:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <cubeJump+0x224>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <cubeJump+0x224>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	f000 fac7 	bl	8002040 <drawCube>
 8001ab2:	e076      	b.n	8001ba2 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <cubeJump+0x218>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b07      	cmp	r3, #7
 8001aba:	d12d      	bne.n	8001b18 <cubeJump+0x230>
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <cubeJump+0x21c>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b07      	cmp	r3, #7
 8001ac2:	d129      	bne.n	8001b18 <cubeJump+0x230>
 8001ac4:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <cubeJump+0x220>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d125      	bne.n	8001b18 <cubeJump+0x230>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <cubeJump+0x218>)
 8001ace:	781a      	ldrb	r2, [r3, #0]
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <cubeJump+0x224>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	3301      	adds	r3, #1
 8001ada:	b2d8      	uxtb	r0, r3
 8001adc:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <cubeJump+0x21c>)
 8001ade:	781a      	ldrb	r2, [r3, #0]
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <cubeJump+0x224>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	3301      	adds	r3, #1
 8001aea:	b2d9      	uxtb	r1, r3
 8001aec:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <cubeJump+0x220>)
 8001aee:	781a      	ldrb	r2, [r3, #0]
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <cubeJump+0x224>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	f000 faa4 	bl	8002040 <drawCube>
 8001af8:	e053      	b.n	8001ba2 <cubeJump+0x2ba>
 8001afa:	bf00      	nop
 8001afc:	2000023a 	.word	0x2000023a
 8001b00:	20000247 	.word	0x20000247
 8001b04:	20000248 	.word	0x20000248
 8001b08:	20000249 	.word	0x20000249
 8001b0c:	20000246 	.word	0x20000246
 8001b10:	2000006c 	.word	0x2000006c
 8001b14:	2000022c 	.word	0x2000022c
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8001b18:	4b49      	ldr	r3, [pc, #292]	; (8001c40 <cubeJump+0x358>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d11e      	bne.n	8001b5e <cubeJump+0x276>
 8001b20:	4b48      	ldr	r3, [pc, #288]	; (8001c44 <cubeJump+0x35c>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b07      	cmp	r3, #7
 8001b26:	d11a      	bne.n	8001b5e <cubeJump+0x276>
 8001b28:	4b47      	ldr	r3, [pc, #284]	; (8001c48 <cubeJump+0x360>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b07      	cmp	r3, #7
 8001b2e:	d116      	bne.n	8001b5e <cubeJump+0x276>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8001b30:	4b43      	ldr	r3, [pc, #268]	; (8001c40 <cubeJump+0x358>)
 8001b32:	7818      	ldrb	r0, [r3, #0]
 8001b34:	4b43      	ldr	r3, [pc, #268]	; (8001c44 <cubeJump+0x35c>)
 8001b36:	781a      	ldrb	r2, [r3, #0]
 8001b38:	4b44      	ldr	r3, [pc, #272]	; (8001c4c <cubeJump+0x364>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	3301      	adds	r3, #1
 8001b42:	b2d9      	uxtb	r1, r3
 8001b44:	4b40      	ldr	r3, [pc, #256]	; (8001c48 <cubeJump+0x360>)
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	4b40      	ldr	r3, [pc, #256]	; (8001c4c <cubeJump+0x364>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	3301      	adds	r3, #1
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	4b3d      	ldr	r3, [pc, #244]	; (8001c4c <cubeJump+0x364>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	f000 fa72 	bl	8002040 <drawCube>
 8001b5c:	e021      	b.n	8001ba2 <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001b5e:	4b38      	ldr	r3, [pc, #224]	; (8001c40 <cubeJump+0x358>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b07      	cmp	r3, #7
 8001b64:	d11d      	bne.n	8001ba2 <cubeJump+0x2ba>
 8001b66:	4b37      	ldr	r3, [pc, #220]	; (8001c44 <cubeJump+0x35c>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d119      	bne.n	8001ba2 <cubeJump+0x2ba>
 8001b6e:	4b36      	ldr	r3, [pc, #216]	; (8001c48 <cubeJump+0x360>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b07      	cmp	r3, #7
 8001b74:	d115      	bne.n	8001ba2 <cubeJump+0x2ba>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8001b76:	4b32      	ldr	r3, [pc, #200]	; (8001c40 <cubeJump+0x358>)
 8001b78:	781a      	ldrb	r2, [r3, #0]
 8001b7a:	4b34      	ldr	r3, [pc, #208]	; (8001c4c <cubeJump+0x364>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	3301      	adds	r3, #1
 8001b84:	b2d8      	uxtb	r0, r3
 8001b86:	4b2f      	ldr	r3, [pc, #188]	; (8001c44 <cubeJump+0x35c>)
 8001b88:	7819      	ldrb	r1, [r3, #0]
 8001b8a:	4b2f      	ldr	r3, [pc, #188]	; (8001c48 <cubeJump+0x360>)
 8001b8c:	781a      	ldrb	r2, [r3, #0]
 8001b8e:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <cubeJump+0x364>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	3301      	adds	r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4b2c      	ldr	r3, [pc, #176]	; (8001c4c <cubeJump+0x364>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	f000 fa4f 	bl	8002040 <drawCube>
    }
    if (cubeExpanding) {
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	; (8001c50 <cubeJump+0x368>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d03a      	beq.n	8001c20 <cubeJump+0x338>
      cubeSize++;
 8001baa:	4b28      	ldr	r3, [pc, #160]	; (8001c4c <cubeJump+0x364>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	4b26      	ldr	r3, [pc, #152]	; (8001c4c <cubeJump+0x364>)
 8001bb4:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8001bb6:	4b25      	ldr	r3, [pc, #148]	; (8001c4c <cubeJump+0x364>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	2b08      	cmp	r3, #8
 8001bbc:	d13d      	bne.n	8001c3a <cubeJump+0x352>
        cubeExpanding = 0;
 8001bbe:	4b24      	ldr	r3, [pc, #144]	; (8001c50 <cubeJump+0x368>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8001bc4:	f004 ff94 	bl	8006af0 <rand>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	bfb8      	it	lt
 8001bd2:	425b      	neglt	r3, r3
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	00d2      	lsls	r2, r2, #3
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4b18      	ldr	r3, [pc, #96]	; (8001c40 <cubeJump+0x358>)
 8001be0:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001be2:	f004 ff85 	bl	8006af0 <rand>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	bfb8      	it	lt
 8001bf0:	425b      	neglt	r3, r3
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	00d2      	lsls	r2, r2, #3
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <cubeJump+0x35c>)
 8001bfe:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8001c00:	f004 ff76 	bl	8006af0 <rand>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	bfb8      	it	lt
 8001c0e:	425b      	neglt	r3, r3
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	461a      	mov	r2, r3
 8001c14:	00d2      	lsls	r2, r2, #3
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <cubeJump+0x360>)
 8001c1c:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8001c1e:	e00c      	b.n	8001c3a <cubeJump+0x352>
      cubeSize--;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <cubeJump+0x364>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	3b01      	subs	r3, #1
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <cubeJump+0x364>)
 8001c2a:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <cubeJump+0x364>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d102      	bne.n	8001c3a <cubeJump+0x352>
        cubeExpanding = 1;
 8001c34:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <cubeJump+0x368>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000247 	.word	0x20000247
 8001c44:	20000248 	.word	0x20000248
 8001c48:	20000249 	.word	0x20000249
 8001c4c:	20000246 	.word	0x20000246
 8001c50:	2000006c 	.word	0x2000006c

08001c54 <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	71bb      	strb	r3, [r7, #6]
 8001c62:	4613      	mov	r3, r2
 8001c64:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8001c66:	79bb      	ldrb	r3, [r7, #6]
 8001c68:	f1c3 0207 	rsb	r2, r3, #7
 8001c6c:	797b      	ldrb	r3, [r7, #5]
 8001c6e:	f1c3 0307 	rsb	r3, r3, #7
 8001c72:	490f      	ldr	r1, [pc, #60]	; (8001cb0 <setVoxel+0x5c>)
 8001c74:	00d2      	lsls	r2, r2, #3
 8001c76:	440a      	add	r2, r1
 8001c78:	4413      	add	r3, r2
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	b25a      	sxtb	r2, r3
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	2101      	movs	r1, #1
 8001c82:	fa01 f303 	lsl.w	r3, r1, r3
 8001c86:	b25b      	sxtb	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b259      	sxtb	r1, r3
 8001c8c:	79bb      	ldrb	r3, [r7, #6]
 8001c8e:	f1c3 0207 	rsb	r2, r3, #7
 8001c92:	797b      	ldrb	r3, [r7, #5]
 8001c94:	f1c3 0307 	rsb	r3, r3, #7
 8001c98:	b2c8      	uxtb	r0, r1
 8001c9a:	4905      	ldr	r1, [pc, #20]	; (8001cb0 <setVoxel+0x5c>)
 8001c9c:	00d2      	lsls	r2, r2, #3
 8001c9e:	440a      	add	r2, r1
 8001ca0:	4413      	add	r3, r2
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	701a      	strb	r2, [r3, #0]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	200001e0 	.word	0x200001e0

08001cb4 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	71bb      	strb	r3, [r7, #6]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	f1c3 0207 	rsb	r2, r3, #7
 8001ccc:	797b      	ldrb	r3, [r7, #5]
 8001cce:	f1c3 0307 	rsb	r3, r3, #7
 8001cd2:	490f      	ldr	r1, [pc, #60]	; (8001d10 <clearVoxel+0x5c>)
 8001cd4:	00d2      	lsls	r2, r2, #3
 8001cd6:	440a      	add	r2, r1
 8001cd8:	4413      	add	r3, r2
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	b25a      	sxtb	r2, r3
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce6:	b25b      	sxtb	r3, r3
 8001ce8:	4053      	eors	r3, r2
 8001cea:	b259      	sxtb	r1, r3
 8001cec:	79bb      	ldrb	r3, [r7, #6]
 8001cee:	f1c3 0207 	rsb	r2, r3, #7
 8001cf2:	797b      	ldrb	r3, [r7, #5]
 8001cf4:	f1c3 0307 	rsb	r3, r3, #7
 8001cf8:	b2c8      	uxtb	r0, r1
 8001cfa:	4905      	ldr	r1, [pc, #20]	; (8001d10 <clearVoxel+0x5c>)
 8001cfc:	00d2      	lsls	r2, r2, #3
 8001cfe:	440a      	add	r2, r1
 8001d00:	4413      	add	r3, r2
 8001d02:	4602      	mov	r2, r0
 8001d04:	701a      	strb	r2, [r3, #0]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	200001e0 	.word	0x200001e0

08001d14 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
 8001d1e:	460b      	mov	r3, r1
 8001d20:	71bb      	strb	r3, [r7, #6]
 8001d22:	4613      	mov	r3, r2
 8001d24:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8001d26:	79bb      	ldrb	r3, [r7, #6]
 8001d28:	f1c3 0207 	rsb	r2, r3, #7
 8001d2c:	797b      	ldrb	r3, [r7, #5]
 8001d2e:	f1c3 0307 	rsb	r3, r3, #7
 8001d32:	490d      	ldr	r1, [pc, #52]	; (8001d68 <getVoxel+0x54>)
 8001d34:	00d2      	lsls	r2, r2, #3
 8001d36:	440a      	add	r2, r1
 8001d38:	4413      	add	r3, r2
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	2201      	movs	r2, #1
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	ea01 0203 	and.w	r2, r1, r3
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d52:	429a      	cmp	r2, r3
 8001d54:	bf0c      	ite	eq
 8001d56:	2301      	moveq	r3, #1
 8001d58:	2300      	movne	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc80      	pop	{r7}
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	200001e0 	.word	0x200001e0

08001d6c <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	460a      	mov	r2, r1
 8001d76:	71fb      	strb	r3, [r7, #7]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	73fb      	strb	r3, [r7, #15]
 8001d80:	e028      	b.n	8001dd4 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001d82:	2300      	movs	r3, #0
 8001d84:	73bb      	strb	r3, [r7, #14]
 8001d86:	e01f      	b.n	8001dc8 <setPlane+0x5c>
      if (axis == XAXIS) {
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d106      	bne.n	8001d9c <setPlane+0x30>
        setVoxel(i, j, k);
 8001d8e:	7bba      	ldrb	r2, [r7, #14]
 8001d90:	7bf9      	ldrb	r1, [r7, #15]
 8001d92:	79bb      	ldrb	r3, [r7, #6]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff5d 	bl	8001c54 <setVoxel>
 8001d9a:	e012      	b.n	8001dc2 <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d106      	bne.n	8001db0 <setPlane+0x44>
        setVoxel(j, i, k);
 8001da2:	7bba      	ldrb	r2, [r7, #14]
 8001da4:	79b9      	ldrb	r1, [r7, #6]
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ff53 	bl	8001c54 <setVoxel>
 8001dae:	e008      	b.n	8001dc2 <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d105      	bne.n	8001dc2 <setPlane+0x56>
        setVoxel(j, k, i);
 8001db6:	79ba      	ldrb	r2, [r7, #6]
 8001db8:	7bb9      	ldrb	r1, [r7, #14]
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff49 	bl	8001c54 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001dc2:	7bbb      	ldrb	r3, [r7, #14]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	73bb      	strb	r3, [r7, #14]
 8001dc8:	7bbb      	ldrb	r3, [r7, #14]
 8001dca:	2b07      	cmp	r3, #7
 8001dcc:	d9dc      	bls.n	8001d88 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	73fb      	strb	r3, [r7, #15]
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	2b07      	cmp	r3, #7
 8001dd8:	d9d3      	bls.n	8001d82 <setPlane+0x16>
      }
    }
  }
}
 8001dda:	bf00      	nop
 8001ddc:	bf00      	nop
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <shift>:

void shift(uint8_t dir) {
 8001de4:	b490      	push	{r4, r7}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b05      	cmp	r3, #5
 8001df2:	f200 811c 	bhi.w	800202e <shift+0x24a>
 8001df6:	a201      	add	r2, pc, #4	; (adr r2, 8001dfc <shift+0x18>)
 8001df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dfc:	08001e15 	.word	0x08001e15
 8001e00:	08001e5d 	.word	0x08001e5d
 8001e04:	08001f69 	.word	0x08001f69
 8001e08:	08001fcd 	.word	0x08001fcd
 8001e0c:	08001ea5 	.word	0x08001ea5
 8001e10:	08001f09 	.word	0x08001f09
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001e14:	2300      	movs	r3, #0
 8001e16:	75fb      	strb	r3, [r7, #23]
 8001e18:	e01c      	b.n	8001e54 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	75bb      	strb	r3, [r7, #22]
 8001e1e:	e013      	b.n	8001e48 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8001e20:	7dfa      	ldrb	r2, [r7, #23]
 8001e22:	7dbb      	ldrb	r3, [r7, #22]
 8001e24:	4985      	ldr	r1, [pc, #532]	; (800203c <shift+0x258>)
 8001e26:	00d2      	lsls	r2, r2, #3
 8001e28:	440a      	add	r2, r1
 8001e2a:	4413      	add	r3, r2
 8001e2c:	7819      	ldrb	r1, [r3, #0]
 8001e2e:	7dfa      	ldrb	r2, [r7, #23]
 8001e30:	7dbb      	ldrb	r3, [r7, #22]
 8001e32:	0049      	lsls	r1, r1, #1
 8001e34:	b2c8      	uxtb	r0, r1
 8001e36:	4981      	ldr	r1, [pc, #516]	; (800203c <shift+0x258>)
 8001e38:	00d2      	lsls	r2, r2, #3
 8001e3a:	440a      	add	r2, r1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	4602      	mov	r2, r0
 8001e40:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8001e42:	7dbb      	ldrb	r3, [r7, #22]
 8001e44:	3301      	adds	r3, #1
 8001e46:	75bb      	strb	r3, [r7, #22]
 8001e48:	7dbb      	ldrb	r3, [r7, #22]
 8001e4a:	2b07      	cmp	r3, #7
 8001e4c:	d9e8      	bls.n	8001e20 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001e4e:	7dfb      	ldrb	r3, [r7, #23]
 8001e50:	3301      	adds	r3, #1
 8001e52:	75fb      	strb	r3, [r7, #23]
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	2b07      	cmp	r3, #7
 8001e58:	d9df      	bls.n	8001e1a <shift+0x36>
			}
		}
	  break;
 8001e5a:	e0e9      	b.n	8002030 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	757b      	strb	r3, [r7, #21]
 8001e60:	e01c      	b.n	8001e9c <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001e62:	2300      	movs	r3, #0
 8001e64:	753b      	strb	r3, [r7, #20]
 8001e66:	e013      	b.n	8001e90 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8001e68:	7d7a      	ldrb	r2, [r7, #21]
 8001e6a:	7d3b      	ldrb	r3, [r7, #20]
 8001e6c:	4973      	ldr	r1, [pc, #460]	; (800203c <shift+0x258>)
 8001e6e:	00d2      	lsls	r2, r2, #3
 8001e70:	440a      	add	r2, r1
 8001e72:	4413      	add	r3, r2
 8001e74:	7819      	ldrb	r1, [r3, #0]
 8001e76:	7d7a      	ldrb	r2, [r7, #21]
 8001e78:	7d3b      	ldrb	r3, [r7, #20]
 8001e7a:	0849      	lsrs	r1, r1, #1
 8001e7c:	b2c8      	uxtb	r0, r1
 8001e7e:	496f      	ldr	r1, [pc, #444]	; (800203c <shift+0x258>)
 8001e80:	00d2      	lsls	r2, r2, #3
 8001e82:	440a      	add	r2, r1
 8001e84:	4413      	add	r3, r2
 8001e86:	4602      	mov	r2, r0
 8001e88:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e8a:	7d3b      	ldrb	r3, [r7, #20]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	753b      	strb	r3, [r7, #20]
 8001e90:	7d3b      	ldrb	r3, [r7, #20]
 8001e92:	2b07      	cmp	r3, #7
 8001e94:	d9e8      	bls.n	8001e68 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8001e96:	7d7b      	ldrb	r3, [r7, #21]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	757b      	strb	r3, [r7, #21]
 8001e9c:	7d7b      	ldrb	r3, [r7, #21]
 8001e9e:	2b07      	cmp	r3, #7
 8001ea0:	d9df      	bls.n	8001e62 <shift+0x7e>
		  }
		}
	  break;
 8001ea2:	e0c5      	b.n	8002030 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	74fb      	strb	r3, [r7, #19]
 8001ea8:	e01b      	b.n	8001ee2 <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8001eaa:	2300      	movs	r3, #0
 8001eac:	74bb      	strb	r3, [r7, #18]
 8001eae:	e012      	b.n	8001ed6 <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001eb0:	7cf8      	ldrb	r0, [r7, #19]
 8001eb2:	7cb9      	ldrb	r1, [r7, #18]
 8001eb4:	7cfb      	ldrb	r3, [r7, #19]
 8001eb6:	1e5a      	subs	r2, r3, #1
 8001eb8:	7cbb      	ldrb	r3, [r7, #18]
 8001eba:	4c60      	ldr	r4, [pc, #384]	; (800203c <shift+0x258>)
 8001ebc:	00c0      	lsls	r0, r0, #3
 8001ebe:	4420      	add	r0, r4
 8001ec0:	4401      	add	r1, r0
 8001ec2:	7808      	ldrb	r0, [r1, #0]
 8001ec4:	495d      	ldr	r1, [pc, #372]	; (800203c <shift+0x258>)
 8001ec6:	00d2      	lsls	r2, r2, #3
 8001ec8:	440a      	add	r2, r1
 8001eca:	4413      	add	r3, r2
 8001ecc:	4602      	mov	r2, r0
 8001ece:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001ed0:	7cbb      	ldrb	r3, [r7, #18]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	74bb      	strb	r3, [r7, #18]
 8001ed6:	7cbb      	ldrb	r3, [r7, #18]
 8001ed8:	2b07      	cmp	r3, #7
 8001eda:	d9e9      	bls.n	8001eb0 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001edc:	7cfb      	ldrb	r3, [r7, #19]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	74fb      	strb	r3, [r7, #19]
 8001ee2:	7cfb      	ldrb	r3, [r7, #19]
 8001ee4:	2b07      	cmp	r3, #7
 8001ee6:	d9e0      	bls.n	8001eaa <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001ee8:	2300      	movs	r3, #0
 8001eea:	747b      	strb	r3, [r7, #17]
 8001eec:	e008      	b.n	8001f00 <shift+0x11c>
		  cube[7][i] = 0;
 8001eee:	7c7b      	ldrb	r3, [r7, #17]
 8001ef0:	4a52      	ldr	r2, [pc, #328]	; (800203c <shift+0x258>)
 8001ef2:	4413      	add	r3, r2
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8001efa:	7c7b      	ldrb	r3, [r7, #17]
 8001efc:	3301      	adds	r3, #1
 8001efe:	747b      	strb	r3, [r7, #17]
 8001f00:	7c7b      	ldrb	r3, [r7, #17]
 8001f02:	2b07      	cmp	r3, #7
 8001f04:	d9f3      	bls.n	8001eee <shift+0x10a>
		}
	  break;
 8001f06:	e093      	b.n	8002030 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8001f08:	2307      	movs	r3, #7
 8001f0a:	743b      	strb	r3, [r7, #16]
 8001f0c:	e01b      	b.n	8001f46 <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8001f0e:	2300      	movs	r3, #0
 8001f10:	73fb      	strb	r3, [r7, #15]
 8001f12:	e012      	b.n	8001f3a <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8001f14:	7c3b      	ldrb	r3, [r7, #16]
 8001f16:	1e58      	subs	r0, r3, #1
 8001f18:	7bf9      	ldrb	r1, [r7, #15]
 8001f1a:	7c3a      	ldrb	r2, [r7, #16]
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	4c47      	ldr	r4, [pc, #284]	; (800203c <shift+0x258>)
 8001f20:	00c0      	lsls	r0, r0, #3
 8001f22:	4420      	add	r0, r4
 8001f24:	4401      	add	r1, r0
 8001f26:	7808      	ldrb	r0, [r1, #0]
 8001f28:	4944      	ldr	r1, [pc, #272]	; (800203c <shift+0x258>)
 8001f2a:	00d2      	lsls	r2, r2, #3
 8001f2c:	440a      	add	r2, r1
 8001f2e:	4413      	add	r3, r2
 8001f30:	4602      	mov	r2, r0
 8001f32:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	3301      	adds	r3, #1
 8001f38:	73fb      	strb	r3, [r7, #15]
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	2b07      	cmp	r3, #7
 8001f3e:	d9e9      	bls.n	8001f14 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8001f40:	7c3b      	ldrb	r3, [r7, #16]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	743b      	strb	r3, [r7, #16]
 8001f46:	7c3b      	ldrb	r3, [r7, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1e0      	bne.n	8001f0e <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	73bb      	strb	r3, [r7, #14]
 8001f50:	e006      	b.n	8001f60 <shift+0x17c>
		  cube[0][i] = 0;
 8001f52:	7bbb      	ldrb	r3, [r7, #14]
 8001f54:	4a39      	ldr	r2, [pc, #228]	; (800203c <shift+0x258>)
 8001f56:	2100      	movs	r1, #0
 8001f58:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8001f5a:	7bbb      	ldrb	r3, [r7, #14]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	73bb      	strb	r3, [r7, #14]
 8001f60:	7bbb      	ldrb	r3, [r7, #14]
 8001f62:	2b07      	cmp	r3, #7
 8001f64:	d9f5      	bls.n	8001f52 <shift+0x16e>
		}
	  break;
 8001f66:	e063      	b.n	8002030 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001f68:	2300      	movs	r3, #0
 8001f6a:	737b      	strb	r3, [r7, #13]
 8001f6c:	e01b      	b.n	8001fa6 <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001f6e:	2301      	movs	r3, #1
 8001f70:	733b      	strb	r3, [r7, #12]
 8001f72:	e012      	b.n	8001f9a <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001f74:	7b78      	ldrb	r0, [r7, #13]
 8001f76:	7b39      	ldrb	r1, [r7, #12]
 8001f78:	7b7a      	ldrb	r2, [r7, #13]
 8001f7a:	7b3b      	ldrb	r3, [r7, #12]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	4c2f      	ldr	r4, [pc, #188]	; (800203c <shift+0x258>)
 8001f80:	00c0      	lsls	r0, r0, #3
 8001f82:	4420      	add	r0, r4
 8001f84:	4401      	add	r1, r0
 8001f86:	7808      	ldrb	r0, [r1, #0]
 8001f88:	492c      	ldr	r1, [pc, #176]	; (800203c <shift+0x258>)
 8001f8a:	00d2      	lsls	r2, r2, #3
 8001f8c:	440a      	add	r2, r1
 8001f8e:	4413      	add	r3, r2
 8001f90:	4602      	mov	r2, r0
 8001f92:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001f94:	7b3b      	ldrb	r3, [r7, #12]
 8001f96:	3301      	adds	r3, #1
 8001f98:	733b      	strb	r3, [r7, #12]
 8001f9a:	7b3b      	ldrb	r3, [r7, #12]
 8001f9c:	2b07      	cmp	r3, #7
 8001f9e:	d9e9      	bls.n	8001f74 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001fa0:	7b7b      	ldrb	r3, [r7, #13]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	737b      	strb	r3, [r7, #13]
 8001fa6:	7b7b      	ldrb	r3, [r7, #13]
 8001fa8:	2b07      	cmp	r3, #7
 8001faa:	d9e0      	bls.n	8001f6e <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001fac:	2300      	movs	r3, #0
 8001fae:	72fb      	strb	r3, [r7, #11]
 8001fb0:	e008      	b.n	8001fc4 <shift+0x1e0>
		  cube[i][7] = 0;
 8001fb2:	7afb      	ldrb	r3, [r7, #11]
 8001fb4:	4a21      	ldr	r2, [pc, #132]	; (800203c <shift+0x258>)
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	4413      	add	r3, r2
 8001fba:	2200      	movs	r2, #0
 8001fbc:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001fbe:	7afb      	ldrb	r3, [r7, #11]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	72fb      	strb	r3, [r7, #11]
 8001fc4:	7afb      	ldrb	r3, [r7, #11]
 8001fc6:	2b07      	cmp	r3, #7
 8001fc8:	d9f3      	bls.n	8001fb2 <shift+0x1ce>
		}
	  break;
 8001fca:	e031      	b.n	8002030 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001fcc:	2300      	movs	r3, #0
 8001fce:	72bb      	strb	r3, [r7, #10]
 8001fd0:	e01b      	b.n	800200a <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001fd2:	2307      	movs	r3, #7
 8001fd4:	727b      	strb	r3, [r7, #9]
 8001fd6:	e012      	b.n	8001ffe <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8001fd8:	7ab8      	ldrb	r0, [r7, #10]
 8001fda:	7a7b      	ldrb	r3, [r7, #9]
 8001fdc:	1e59      	subs	r1, r3, #1
 8001fde:	7aba      	ldrb	r2, [r7, #10]
 8001fe0:	7a7b      	ldrb	r3, [r7, #9]
 8001fe2:	4c16      	ldr	r4, [pc, #88]	; (800203c <shift+0x258>)
 8001fe4:	00c0      	lsls	r0, r0, #3
 8001fe6:	4420      	add	r0, r4
 8001fe8:	4401      	add	r1, r0
 8001fea:	7808      	ldrb	r0, [r1, #0]
 8001fec:	4913      	ldr	r1, [pc, #76]	; (800203c <shift+0x258>)
 8001fee:	00d2      	lsls	r2, r2, #3
 8001ff0:	440a      	add	r2, r1
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8001ff8:	7a7b      	ldrb	r3, [r7, #9]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	727b      	strb	r3, [r7, #9]
 8001ffe:	7a7b      	ldrb	r3, [r7, #9]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d1e9      	bne.n	8001fd8 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8002004:	7abb      	ldrb	r3, [r7, #10]
 8002006:	3301      	adds	r3, #1
 8002008:	72bb      	strb	r3, [r7, #10]
 800200a:	7abb      	ldrb	r3, [r7, #10]
 800200c:	2b07      	cmp	r3, #7
 800200e:	d9e0      	bls.n	8001fd2 <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8002010:	2300      	movs	r3, #0
 8002012:	723b      	strb	r3, [r7, #8]
 8002014:	e007      	b.n	8002026 <shift+0x242>
		  cube[i][0] = 0;
 8002016:	7a3b      	ldrb	r3, [r7, #8]
 8002018:	4a08      	ldr	r2, [pc, #32]	; (800203c <shift+0x258>)
 800201a:	2100      	movs	r1, #0
 800201c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8002020:	7a3b      	ldrb	r3, [r7, #8]
 8002022:	3301      	adds	r3, #1
 8002024:	723b      	strb	r3, [r7, #8]
 8002026:	7a3b      	ldrb	r3, [r7, #8]
 8002028:	2b07      	cmp	r3, #7
 800202a:	d9f4      	bls.n	8002016 <shift+0x232>
		}
	  break;
 800202c:	e000      	b.n	8002030 <shift+0x24c>
	  default:
	  break;
 800202e:	bf00      	nop
  } //end switch dir

} //end shift()
 8002030:	bf00      	nop
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bc90      	pop	{r4, r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	200001e0 	.word	0x200001e0

08002040 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8002040:	b590      	push	{r4, r7, lr}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	4604      	mov	r4, r0
 8002048:	4608      	mov	r0, r1
 800204a:	4611      	mov	r1, r2
 800204c:	461a      	mov	r2, r3
 800204e:	4623      	mov	r3, r4
 8002050:	71fb      	strb	r3, [r7, #7]
 8002052:	4603      	mov	r3, r0
 8002054:	71bb      	strb	r3, [r7, #6]
 8002056:	460b      	mov	r3, r1
 8002058:	717b      	strb	r3, [r7, #5]
 800205a:	4613      	mov	r3, r2
 800205c:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
 8002062:	e0aa      	b.n	80021ba <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8002064:	79ba      	ldrb	r2, [r7, #6]
 8002066:	7bfb      	ldrb	r3, [r7, #15]
 8002068:	4413      	add	r3, r2
 800206a:	b2d9      	uxtb	r1, r3
 800206c:	797a      	ldrb	r2, [r7, #5]
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fdef 	bl	8001c54 <setVoxel>
    setVoxel(x + i, y, z);
 8002076:	79fa      	ldrb	r2, [r7, #7]
 8002078:	7bfb      	ldrb	r3, [r7, #15]
 800207a:	4413      	add	r3, r2
 800207c:	b2db      	uxtb	r3, r3
 800207e:	797a      	ldrb	r2, [r7, #5]
 8002080:	79b9      	ldrb	r1, [r7, #6]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fde6 	bl	8001c54 <setVoxel>
    setVoxel(x, y, z + i);
 8002088:	797a      	ldrb	r2, [r7, #5]
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	4413      	add	r3, r2
 800208e:	b2da      	uxtb	r2, r3
 8002090:	79b9      	ldrb	r1, [r7, #6]
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fddd 	bl	8001c54 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 800209a:	79fa      	ldrb	r2, [r7, #7]
 800209c:	793b      	ldrb	r3, [r7, #4]
 800209e:	4413      	add	r3, r2
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	3b01      	subs	r3, #1
 80020a4:	b2d8      	uxtb	r0, r3
 80020a6:	79ba      	ldrb	r2, [r7, #6]
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	4413      	add	r3, r2
 80020ac:	b2d9      	uxtb	r1, r3
 80020ae:	797a      	ldrb	r2, [r7, #5]
 80020b0:	793b      	ldrb	r3, [r7, #4]
 80020b2:	4413      	add	r3, r2
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	3b01      	subs	r3, #1
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	461a      	mov	r2, r3
 80020bc:	f7ff fdca 	bl	8001c54 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 80020c0:	79fa      	ldrb	r2, [r7, #7]
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	4413      	add	r3, r2
 80020c6:	b2d8      	uxtb	r0, r3
 80020c8:	79ba      	ldrb	r2, [r7, #6]
 80020ca:	793b      	ldrb	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	3b01      	subs	r3, #1
 80020d2:	b2d9      	uxtb	r1, r3
 80020d4:	797a      	ldrb	r2, [r7, #5]
 80020d6:	793b      	ldrb	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	3b01      	subs	r3, #1
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	461a      	mov	r2, r3
 80020e2:	f7ff fdb7 	bl	8001c54 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 80020e6:	79fa      	ldrb	r2, [r7, #7]
 80020e8:	793b      	ldrb	r3, [r7, #4]
 80020ea:	4413      	add	r3, r2
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	3b01      	subs	r3, #1
 80020f0:	b2d8      	uxtb	r0, r3
 80020f2:	79ba      	ldrb	r2, [r7, #6]
 80020f4:	793b      	ldrb	r3, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3b01      	subs	r3, #1
 80020fc:	b2d9      	uxtb	r1, r3
 80020fe:	797a      	ldrb	r2, [r7, #5]
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	4413      	add	r3, r2
 8002104:	b2db      	uxtb	r3, r3
 8002106:	461a      	mov	r2, r3
 8002108:	f7ff fda4 	bl	8001c54 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 800210c:	79fa      	ldrb	r2, [r7, #7]
 800210e:	793b      	ldrb	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	b2db      	uxtb	r3, r3
 8002114:	3b01      	subs	r3, #1
 8002116:	b2d8      	uxtb	r0, r3
 8002118:	79ba      	ldrb	r2, [r7, #6]
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	4413      	add	r3, r2
 800211e:	b2db      	uxtb	r3, r3
 8002120:	797a      	ldrb	r2, [r7, #5]
 8002122:	4619      	mov	r1, r3
 8002124:	f7ff fd96 	bl	8001c54 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 8002128:	79ba      	ldrb	r2, [r7, #6]
 800212a:	7bfb      	ldrb	r3, [r7, #15]
 800212c:	4413      	add	r3, r2
 800212e:	b2d9      	uxtb	r1, r3
 8002130:	797a      	ldrb	r2, [r7, #5]
 8002132:	793b      	ldrb	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	b2db      	uxtb	r3, r3
 8002138:	3b01      	subs	r3, #1
 800213a:	b2da      	uxtb	r2, r3
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fd88 	bl	8001c54 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8002144:	79fa      	ldrb	r2, [r7, #7]
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	4413      	add	r3, r2
 800214a:	b2d8      	uxtb	r0, r3
 800214c:	79ba      	ldrb	r2, [r7, #6]
 800214e:	793b      	ldrb	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	b2db      	uxtb	r3, r3
 8002154:	3b01      	subs	r3, #1
 8002156:	b2db      	uxtb	r3, r3
 8002158:	797a      	ldrb	r2, [r7, #5]
 800215a:	4619      	mov	r1, r3
 800215c:	f7ff fd7a 	bl	8001c54 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8002160:	79fa      	ldrb	r2, [r7, #7]
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	4413      	add	r3, r2
 8002166:	b2d8      	uxtb	r0, r3
 8002168:	797a      	ldrb	r2, [r7, #5]
 800216a:	793b      	ldrb	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	b2db      	uxtb	r3, r3
 8002170:	3b01      	subs	r3, #1
 8002172:	b2da      	uxtb	r2, r3
 8002174:	79bb      	ldrb	r3, [r7, #6]
 8002176:	4619      	mov	r1, r3
 8002178:	f7ff fd6c 	bl	8001c54 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 800217c:	79fa      	ldrb	r2, [r7, #7]
 800217e:	793b      	ldrb	r3, [r7, #4]
 8002180:	4413      	add	r3, r2
 8002182:	b2db      	uxtb	r3, r3
 8002184:	3b01      	subs	r3, #1
 8002186:	b2d8      	uxtb	r0, r3
 8002188:	797a      	ldrb	r2, [r7, #5]
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	4413      	add	r3, r2
 800218e:	b2da      	uxtb	r2, r3
 8002190:	79bb      	ldrb	r3, [r7, #6]
 8002192:	4619      	mov	r1, r3
 8002194:	f7ff fd5e 	bl	8001c54 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8002198:	79ba      	ldrb	r2, [r7, #6]
 800219a:	793b      	ldrb	r3, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	3b01      	subs	r3, #1
 80021a2:	b2d9      	uxtb	r1, r3
 80021a4:	797a      	ldrb	r2, [r7, #5]
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	4413      	add	r3, r2
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fd50 	bl	8001c54 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
 80021b6:	3301      	adds	r3, #1
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	7bfa      	ldrb	r2, [r7, #15]
 80021bc:	793b      	ldrb	r3, [r7, #4]
 80021be:	429a      	cmp	r2, r3
 80021c0:	f4ff af50 	bcc.w	8002064 <drawCube+0x24>
  }
} //end drawCube()
 80021c4:	bf00      	nop
 80021c6:	bf00      	nop
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd90      	pop	{r4, r7, pc}
	...

080021d0 <lightCube>:

void lightCube() {
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80021d6:	2300      	movs	r3, #0
 80021d8:	71fb      	strb	r3, [r7, #7]
 80021da:	e013      	b.n	8002204 <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80021dc:	2300      	movs	r3, #0
 80021de:	71bb      	strb	r3, [r7, #6]
 80021e0:	e00a      	b.n	80021f8 <lightCube+0x28>
      cube[i][j] = 0xFF;
 80021e2:	79fa      	ldrb	r2, [r7, #7]
 80021e4:	79bb      	ldrb	r3, [r7, #6]
 80021e6:	490c      	ldr	r1, [pc, #48]	; (8002218 <lightCube+0x48>)
 80021e8:	00d2      	lsls	r2, r2, #3
 80021ea:	440a      	add	r2, r1
 80021ec:	4413      	add	r3, r2
 80021ee:	22ff      	movs	r2, #255	; 0xff
 80021f0:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80021f2:	79bb      	ldrb	r3, [r7, #6]
 80021f4:	3301      	adds	r3, #1
 80021f6:	71bb      	strb	r3, [r7, #6]
 80021f8:	79bb      	ldrb	r3, [r7, #6]
 80021fa:	2b07      	cmp	r3, #7
 80021fc:	d9f1      	bls.n	80021e2 <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	3301      	adds	r3, #1
 8002202:	71fb      	strb	r3, [r7, #7]
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	2b07      	cmp	r3, #7
 8002208:	d9e8      	bls.n	80021dc <lightCube+0xc>
    }
  }
} //end lightCube()
 800220a:	bf00      	nop
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	200001e0 	.word	0x200001e0

0800221c <clearCube>:

void clearCube(void) {
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 8002222:	2300      	movs	r3, #0
 8002224:	71fb      	strb	r3, [r7, #7]
 8002226:	e013      	b.n	8002250 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8002228:	2300      	movs	r3, #0
 800222a:	71bb      	strb	r3, [r7, #6]
 800222c:	e00a      	b.n	8002244 <clearCube+0x28>
      cube[i][j] = 0;
 800222e:	79fa      	ldrb	r2, [r7, #7]
 8002230:	79bb      	ldrb	r3, [r7, #6]
 8002232:	490c      	ldr	r1, [pc, #48]	; (8002264 <clearCube+0x48>)
 8002234:	00d2      	lsls	r2, r2, #3
 8002236:	440a      	add	r2, r1
 8002238:	4413      	add	r3, r2
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 800223e:	79bb      	ldrb	r3, [r7, #6]
 8002240:	3301      	adds	r3, #1
 8002242:	71bb      	strb	r3, [r7, #6]
 8002244:	79bb      	ldrb	r3, [r7, #6]
 8002246:	2b07      	cmp	r3, #7
 8002248:	d9f1      	bls.n	800222e <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	3301      	adds	r3, #1
 800224e:	71fb      	strb	r3, [r7, #7]
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b07      	cmp	r3, #7
 8002254:	d9e8      	bls.n	8002228 <clearCube+0xc>
    }
  }
} //end clearCube()
 8002256:	bf00      	nop
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	200001e0 	.word	0x200001e0

08002268 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002278:	d102      	bne.n	8002280 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800227c:	2201      	movs	r2, #1
 800227e:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a06      	ldr	r2, [pc, #24]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d102      	bne.n	8002290 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 800228a:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800228c:	2201      	movs	r2, #1
 800228e:	701a      	strb	r2, [r3, #0]
	}
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	2000022a 	.word	0x2000022a
 80022a0:	40000400 	.word	0x40000400
 80022a4:	2000023b 	.word	0x2000023b

080022a8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 80022b0:	4b03      	ldr	r3, [pc, #12]	; (80022c0 <HAL_UART_RxCpltCallback+0x18>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	2000023d 	.word	0x2000023d

080022c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr

080022d0 <start_menu>:
};

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (void){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	//init_pantalla();
	SSD1306_Init();
 80022d4:	f000 f8ee 	bl	80024b4 <SSD1306_Init>
	init_menuPrincipal();
 80022d8:	f000 f81a 	bl	8002310 <init_menuPrincipal>
	menuActual = &menu[MENU_PRINCIPAL];
 80022dc:	4b02      	ldr	r3, [pc, #8]	; (80022e8 <start_menu+0x18>)
 80022de:	4a03      	ldr	r2, [pc, #12]	; (80022ec <start_menu+0x1c>)
 80022e0:	601a      	str	r2, [r3, #0]
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	2000039c 	.word	0x2000039c
 80022ec:	20000080 	.word	0x20000080

080022f0 <check_menu>:

void check_menu (void){
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
	menuActual->accion();
 80022f4:	4b02      	ldr	r3, [pc, #8]	; (8002300 <check_menu+0x10>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	4798      	blx	r3
}
 80022fc:	bf00      	nop
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	2000039c 	.word	0x2000039c

08002304 <init_menuOff>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////
void init_menuOff (void){
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0

}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr

08002310 <init_menuPrincipal>:

void init_menuPrincipal (void){
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0

//	set_pantalla(PANT_init_menuPrincipal);
	SSD1306_Clear();
 8002314:	f000 faf1 	bl	80028fa <SSD1306_Clear>
	SSD1306_GotoXY(0, 0);
 8002318:	2100      	movs	r1, #0
 800231a:	2000      	movs	r0, #0
 800231c:	f000 fa32 	bl	8002784 <SSD1306_GotoXY>
	SSD1306_Puts("MENU PRINCIPAL", &Font_7x10, 1);
 8002320:	2201      	movs	r2, #1
 8002322:	490f      	ldr	r1, [pc, #60]	; (8002360 <init_menuPrincipal+0x50>)
 8002324:	480f      	ldr	r0, [pc, #60]	; (8002364 <init_menuPrincipal+0x54>)
 8002326:	f000 fac3 	bl	80028b0 <SSD1306_Puts>
	SSD1306_GotoXY(14, 15);
 800232a:	210f      	movs	r1, #15
 800232c:	200e      	movs	r0, #14
 800232e:	f000 fa29 	bl	8002784 <SSD1306_GotoXY>
	SSD1306_Puts("Elige efecto", &Font_11x18, 1);
 8002332:	2201      	movs	r2, #1
 8002334:	490c      	ldr	r1, [pc, #48]	; (8002368 <init_menuPrincipal+0x58>)
 8002336:	480d      	ldr	r0, [pc, #52]	; (800236c <init_menuPrincipal+0x5c>)
 8002338:	f000 faba 	bl	80028b0 <SSD1306_Puts>
	SSD1306_GotoXY(14, 22);
 800233c:	2116      	movs	r1, #22
 800233e:	200e      	movs	r0, #14
 8002340:	f000 fa20 	bl	8002784 <SSD1306_GotoXY>
	SSD1306_Puts("Jugar Block Out", &Font_11x18, 1);
 8002344:	2201      	movs	r2, #1
 8002346:	4908      	ldr	r1, [pc, #32]	; (8002368 <init_menuPrincipal+0x58>)
 8002348:	4809      	ldr	r0, [pc, #36]	; (8002370 <init_menuPrincipal+0x60>)
 800234a:	f000 fab1 	bl	80028b0 <SSD1306_Puts>
	menuActual = &menu[MENU_PRINCIPAL];
 800234e:	4b09      	ldr	r3, [pc, #36]	; (8002374 <init_menuPrincipal+0x64>)
 8002350:	4a09      	ldr	r2, [pc, #36]	; (8002378 <init_menuPrincipal+0x68>)
 8002352:	601a      	str	r2, [r3, #0]
	cursor_principal = 0;
 8002354:	4b09      	ldr	r3, [pc, #36]	; (800237c <init_menuPrincipal+0x6c>)
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]

} //end init_menuPrincipal()
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000008 	.word	0x20000008
 8002364:	080079c8 	.word	0x080079c8
 8002368:	20000010 	.word	0x20000010
 800236c:	080079d8 	.word	0x080079d8
 8002370:	080079e8 	.word	0x080079e8
 8002374:	2000039c 	.word	0x2000039c
 8002378:	20000080 	.word	0x20000080
 800237c:	200003a0 	.word	0x200003a0

08002380 <init_eligeEfecto>:

void init_eligeEfecto (void){
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0

} //end init_eligeEfecto()
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <init_menuAdc>:

void init_menuAdc (void){
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0

} //end init_menuAdc()
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <acc_menuOff>:
/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////
void acc_menuOff (void){
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0

} //end acc_menuOff()
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <acc_menuPrincipal>:

void acc_menuPrincipal (void){
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0

} //end acc_menuPrincipal()
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <acc_eligeEfecto>:

void acc_eligeEfecto (void){
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0

} //end acc_eligeEfecto()
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <acc_menuAdc>:

void acc_menuAdc (void){
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

} //end acc_menuAdc()
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80023cc:	4b18      	ldr	r3, [pc, #96]	; (8002430 <MX_SPI1_Init+0x68>)
 80023ce:	4a19      	ldr	r2, [pc, #100]	; (8002434 <MX_SPI1_Init+0x6c>)
 80023d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023d2:	4b17      	ldr	r3, [pc, #92]	; (8002430 <MX_SPI1_Init+0x68>)
 80023d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80023da:	4b15      	ldr	r3, [pc, #84]	; (8002430 <MX_SPI1_Init+0x68>)
 80023dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023e0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023e2:	4b13      	ldr	r3, [pc, #76]	; (8002430 <MX_SPI1_Init+0x68>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023e8:	4b11      	ldr	r3, [pc, #68]	; (8002430 <MX_SPI1_Init+0x68>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023ee:	4b10      	ldr	r3, [pc, #64]	; (8002430 <MX_SPI1_Init+0x68>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <MX_SPI1_Init+0x68>)
 80023f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80023fc:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <MX_SPI1_Init+0x68>)
 80023fe:	2230      	movs	r2, #48	; 0x30
 8002400:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002402:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <MX_SPI1_Init+0x68>)
 8002404:	2200      	movs	r2, #0
 8002406:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002408:	4b09      	ldr	r3, [pc, #36]	; (8002430 <MX_SPI1_Init+0x68>)
 800240a:	2200      	movs	r2, #0
 800240c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800240e:	4b08      	ldr	r3, [pc, #32]	; (8002430 <MX_SPI1_Init+0x68>)
 8002410:	2200      	movs	r2, #0
 8002412:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002414:	4b06      	ldr	r3, [pc, #24]	; (8002430 <MX_SPI1_Init+0x68>)
 8002416:	220a      	movs	r2, #10
 8002418:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800241a:	4805      	ldr	r0, [pc, #20]	; (8002430 <MX_SPI1_Init+0x68>)
 800241c:	f002 ff68 	bl	80052f0 <HAL_SPI_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002426:	f7ff ff4d 	bl	80022c4 <Error_Handler>
  }

}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	200003a4 	.word	0x200003a4
 8002434:	40013000 	.word	0x40013000

08002438 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002440:	f107 0310 	add.w	r3, r7, #16
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a15      	ldr	r2, [pc, #84]	; (80024a8 <HAL_SPI_MspInit+0x70>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d123      	bne.n	80024a0 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002458:	4b14      	ldr	r3, [pc, #80]	; (80024ac <HAL_SPI_MspInit+0x74>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	4a13      	ldr	r2, [pc, #76]	; (80024ac <HAL_SPI_MspInit+0x74>)
 800245e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002462:	6193      	str	r3, [r2, #24]
 8002464:	4b11      	ldr	r3, [pc, #68]	; (80024ac <HAL_SPI_MspInit+0x74>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <HAL_SPI_MspInit+0x74>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a0d      	ldr	r2, [pc, #52]	; (80024ac <HAL_SPI_MspInit+0x74>)
 8002476:	f043 0304 	orr.w	r3, r3, #4
 800247a:	6193      	str	r3, [r2, #24]
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <HAL_SPI_MspInit+0x74>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002488:	23a0      	movs	r3, #160	; 0xa0
 800248a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002490:	2303      	movs	r3, #3
 8002492:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002494:	f107 0310 	add.w	r3, r7, #16
 8002498:	4619      	mov	r1, r3
 800249a:	4805      	ldr	r0, [pc, #20]	; (80024b0 <HAL_SPI_MspInit+0x78>)
 800249c:	f001 fb2c 	bl	8003af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80024a0:	bf00      	nop
 80024a2:	3720      	adds	r7, #32
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40013000 	.word	0x40013000
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40010800 	.word	0x40010800

080024b4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80024ba:	f000 fa27 	bl	800290c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80024be:	f644 6320 	movw	r3, #20000	; 0x4e20
 80024c2:	2201      	movs	r2, #1
 80024c4:	2178      	movs	r1, #120	; 0x78
 80024c6:	485b      	ldr	r0, [pc, #364]	; (8002634 <SSD1306_Init+0x180>)
 80024c8:	f001 ff0c 	bl	80042e4 <HAL_I2C_IsDeviceReady>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	e0a9      	b.n	800262a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80024d6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80024da:	607b      	str	r3, [r7, #4]
	while(p>0)
 80024dc:	e002      	b.n	80024e4 <SSD1306_Init+0x30>
		p--;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3b01      	subs	r3, #1
 80024e2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f9      	bne.n	80024de <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80024ea:	22ae      	movs	r2, #174	; 0xae
 80024ec:	2100      	movs	r1, #0
 80024ee:	2078      	movs	r0, #120	; 0x78
 80024f0:	f000 fa86 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80024f4:	2220      	movs	r2, #32
 80024f6:	2100      	movs	r1, #0
 80024f8:	2078      	movs	r0, #120	; 0x78
 80024fa:	f000 fa81 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80024fe:	2210      	movs	r2, #16
 8002500:	2100      	movs	r1, #0
 8002502:	2078      	movs	r0, #120	; 0x78
 8002504:	f000 fa7c 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002508:	22b0      	movs	r2, #176	; 0xb0
 800250a:	2100      	movs	r1, #0
 800250c:	2078      	movs	r0, #120	; 0x78
 800250e:	f000 fa77 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002512:	22c8      	movs	r2, #200	; 0xc8
 8002514:	2100      	movs	r1, #0
 8002516:	2078      	movs	r0, #120	; 0x78
 8002518:	f000 fa72 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800251c:	2200      	movs	r2, #0
 800251e:	2100      	movs	r1, #0
 8002520:	2078      	movs	r0, #120	; 0x78
 8002522:	f000 fa6d 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002526:	2210      	movs	r2, #16
 8002528:	2100      	movs	r1, #0
 800252a:	2078      	movs	r0, #120	; 0x78
 800252c:	f000 fa68 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002530:	2240      	movs	r2, #64	; 0x40
 8002532:	2100      	movs	r1, #0
 8002534:	2078      	movs	r0, #120	; 0x78
 8002536:	f000 fa63 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800253a:	2281      	movs	r2, #129	; 0x81
 800253c:	2100      	movs	r1, #0
 800253e:	2078      	movs	r0, #120	; 0x78
 8002540:	f000 fa5e 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002544:	22ff      	movs	r2, #255	; 0xff
 8002546:	2100      	movs	r1, #0
 8002548:	2078      	movs	r0, #120	; 0x78
 800254a:	f000 fa59 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800254e:	22a1      	movs	r2, #161	; 0xa1
 8002550:	2100      	movs	r1, #0
 8002552:	2078      	movs	r0, #120	; 0x78
 8002554:	f000 fa54 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002558:	22a6      	movs	r2, #166	; 0xa6
 800255a:	2100      	movs	r1, #0
 800255c:	2078      	movs	r0, #120	; 0x78
 800255e:	f000 fa4f 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002562:	22a8      	movs	r2, #168	; 0xa8
 8002564:	2100      	movs	r1, #0
 8002566:	2078      	movs	r0, #120	; 0x78
 8002568:	f000 fa4a 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800256c:	223f      	movs	r2, #63	; 0x3f
 800256e:	2100      	movs	r1, #0
 8002570:	2078      	movs	r0, #120	; 0x78
 8002572:	f000 fa45 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002576:	22a4      	movs	r2, #164	; 0xa4
 8002578:	2100      	movs	r1, #0
 800257a:	2078      	movs	r0, #120	; 0x78
 800257c:	f000 fa40 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002580:	22d3      	movs	r2, #211	; 0xd3
 8002582:	2100      	movs	r1, #0
 8002584:	2078      	movs	r0, #120	; 0x78
 8002586:	f000 fa3b 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	2078      	movs	r0, #120	; 0x78
 8002590:	f000 fa36 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002594:	22d5      	movs	r2, #213	; 0xd5
 8002596:	2100      	movs	r1, #0
 8002598:	2078      	movs	r0, #120	; 0x78
 800259a:	f000 fa31 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800259e:	22f0      	movs	r2, #240	; 0xf0
 80025a0:	2100      	movs	r1, #0
 80025a2:	2078      	movs	r0, #120	; 0x78
 80025a4:	f000 fa2c 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80025a8:	22d9      	movs	r2, #217	; 0xd9
 80025aa:	2100      	movs	r1, #0
 80025ac:	2078      	movs	r0, #120	; 0x78
 80025ae:	f000 fa27 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80025b2:	2222      	movs	r2, #34	; 0x22
 80025b4:	2100      	movs	r1, #0
 80025b6:	2078      	movs	r0, #120	; 0x78
 80025b8:	f000 fa22 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80025bc:	22da      	movs	r2, #218	; 0xda
 80025be:	2100      	movs	r1, #0
 80025c0:	2078      	movs	r0, #120	; 0x78
 80025c2:	f000 fa1d 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80025c6:	2212      	movs	r2, #18
 80025c8:	2100      	movs	r1, #0
 80025ca:	2078      	movs	r0, #120	; 0x78
 80025cc:	f000 fa18 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80025d0:	22db      	movs	r2, #219	; 0xdb
 80025d2:	2100      	movs	r1, #0
 80025d4:	2078      	movs	r0, #120	; 0x78
 80025d6:	f000 fa13 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80025da:	2220      	movs	r2, #32
 80025dc:	2100      	movs	r1, #0
 80025de:	2078      	movs	r0, #120	; 0x78
 80025e0:	f000 fa0e 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80025e4:	228d      	movs	r2, #141	; 0x8d
 80025e6:	2100      	movs	r1, #0
 80025e8:	2078      	movs	r0, #120	; 0x78
 80025ea:	f000 fa09 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80025ee:	2214      	movs	r2, #20
 80025f0:	2100      	movs	r1, #0
 80025f2:	2078      	movs	r0, #120	; 0x78
 80025f4:	f000 fa04 	bl	8002a00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80025f8:	22af      	movs	r2, #175	; 0xaf
 80025fa:	2100      	movs	r1, #0
 80025fc:	2078      	movs	r0, #120	; 0x78
 80025fe:	f000 f9ff 	bl	8002a00 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002602:	222e      	movs	r2, #46	; 0x2e
 8002604:	2100      	movs	r1, #0
 8002606:	2078      	movs	r0, #120	; 0x78
 8002608:	f000 f9fa 	bl	8002a00 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800260c:	2000      	movs	r0, #0
 800260e:	f000 f843 	bl	8002698 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8002612:	f000 f813 	bl	800263c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8002616:	4b08      	ldr	r3, [pc, #32]	; (8002638 <SSD1306_Init+0x184>)
 8002618:	2200      	movs	r2, #0
 800261a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800261c:	4b06      	ldr	r3, [pc, #24]	; (8002638 <SSD1306_Init+0x184>)
 800261e:	2200      	movs	r2, #0
 8002620:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002622:	4b05      	ldr	r3, [pc, #20]	; (8002638 <SSD1306_Init+0x184>)
 8002624:	2201      	movs	r2, #1
 8002626:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8002628:	2301      	movs	r3, #1
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	2000018c 	.word	0x2000018c
 8002638:	200007fc 	.word	0x200007fc

0800263c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8002642:	2300      	movs	r3, #0
 8002644:	71fb      	strb	r3, [r7, #7]
 8002646:	e01d      	b.n	8002684 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	3b50      	subs	r3, #80	; 0x50
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
 8002650:	2100      	movs	r1, #0
 8002652:	2078      	movs	r0, #120	; 0x78
 8002654:	f000 f9d4 	bl	8002a00 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8002658:	2200      	movs	r2, #0
 800265a:	2100      	movs	r1, #0
 800265c:	2078      	movs	r0, #120	; 0x78
 800265e:	f000 f9cf 	bl	8002a00 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002662:	2210      	movs	r2, #16
 8002664:	2100      	movs	r1, #0
 8002666:	2078      	movs	r0, #120	; 0x78
 8002668:	f000 f9ca 	bl	8002a00 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	01db      	lsls	r3, r3, #7
 8002670:	4a08      	ldr	r2, [pc, #32]	; (8002694 <SSD1306_UpdateScreen+0x58>)
 8002672:	441a      	add	r2, r3
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	2140      	movs	r1, #64	; 0x40
 8002678:	2078      	movs	r0, #120	; 0x78
 800267a:	f000 f95b 	bl	8002934 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	3301      	adds	r3, #1
 8002682:	71fb      	strb	r3, [r7, #7]
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	2b07      	cmp	r3, #7
 8002688:	d9de      	bls.n	8002648 <SSD1306_UpdateScreen+0xc>
	}
}
 800268a:	bf00      	nop
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	200003fc 	.word	0x200003fc

08002698 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <SSD1306_Fill+0x14>
 80026a8:	2300      	movs	r3, #0
 80026aa:	e000      	b.n	80026ae <SSD1306_Fill+0x16>
 80026ac:	23ff      	movs	r3, #255	; 0xff
 80026ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026b2:	4619      	mov	r1, r3
 80026b4:	4803      	ldr	r0, [pc, #12]	; (80026c4 <SSD1306_Fill+0x2c>)
 80026b6:	f004 f909 	bl	80068cc <memset>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200003fc 	.word	0x200003fc

080026c8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	80fb      	strh	r3, [r7, #6]
 80026d2:	460b      	mov	r3, r1
 80026d4:	80bb      	strh	r3, [r7, #4]
 80026d6:	4613      	mov	r3, r2
 80026d8:	70fb      	strb	r3, [r7, #3]
	if (
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	2b7f      	cmp	r3, #127	; 0x7f
 80026de:	d848      	bhi.n	8002772 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80026e0:	88bb      	ldrh	r3, [r7, #4]
 80026e2:	2b3f      	cmp	r3, #63	; 0x3f
 80026e4:	d845      	bhi.n	8002772 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80026e6:	4b25      	ldr	r3, [pc, #148]	; (800277c <SSD1306_DrawPixel+0xb4>)
 80026e8:	791b      	ldrb	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d006      	beq.n	80026fc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	bf0c      	ite	eq
 80026f4:	2301      	moveq	r3, #1
 80026f6:	2300      	movne	r3, #0
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80026fc:	78fb      	ldrb	r3, [r7, #3]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d11a      	bne.n	8002738 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002702:	88fa      	ldrh	r2, [r7, #6]
 8002704:	88bb      	ldrh	r3, [r7, #4]
 8002706:	08db      	lsrs	r3, r3, #3
 8002708:	b298      	uxth	r0, r3
 800270a:	4603      	mov	r3, r0
 800270c:	01db      	lsls	r3, r3, #7
 800270e:	4413      	add	r3, r2
 8002710:	4a1b      	ldr	r2, [pc, #108]	; (8002780 <SSD1306_DrawPixel+0xb8>)
 8002712:	5cd3      	ldrb	r3, [r2, r3]
 8002714:	b25a      	sxtb	r2, r3
 8002716:	88bb      	ldrh	r3, [r7, #4]
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	2101      	movs	r1, #1
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	b25b      	sxtb	r3, r3
 8002724:	4313      	orrs	r3, r2
 8002726:	b259      	sxtb	r1, r3
 8002728:	88fa      	ldrh	r2, [r7, #6]
 800272a:	4603      	mov	r3, r0
 800272c:	01db      	lsls	r3, r3, #7
 800272e:	4413      	add	r3, r2
 8002730:	b2c9      	uxtb	r1, r1
 8002732:	4a13      	ldr	r2, [pc, #76]	; (8002780 <SSD1306_DrawPixel+0xb8>)
 8002734:	54d1      	strb	r1, [r2, r3]
 8002736:	e01d      	b.n	8002774 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002738:	88fa      	ldrh	r2, [r7, #6]
 800273a:	88bb      	ldrh	r3, [r7, #4]
 800273c:	08db      	lsrs	r3, r3, #3
 800273e:	b298      	uxth	r0, r3
 8002740:	4603      	mov	r3, r0
 8002742:	01db      	lsls	r3, r3, #7
 8002744:	4413      	add	r3, r2
 8002746:	4a0e      	ldr	r2, [pc, #56]	; (8002780 <SSD1306_DrawPixel+0xb8>)
 8002748:	5cd3      	ldrb	r3, [r2, r3]
 800274a:	b25a      	sxtb	r2, r3
 800274c:	88bb      	ldrh	r3, [r7, #4]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	2101      	movs	r1, #1
 8002754:	fa01 f303 	lsl.w	r3, r1, r3
 8002758:	b25b      	sxtb	r3, r3
 800275a:	43db      	mvns	r3, r3
 800275c:	b25b      	sxtb	r3, r3
 800275e:	4013      	ands	r3, r2
 8002760:	b259      	sxtb	r1, r3
 8002762:	88fa      	ldrh	r2, [r7, #6]
 8002764:	4603      	mov	r3, r0
 8002766:	01db      	lsls	r3, r3, #7
 8002768:	4413      	add	r3, r2
 800276a:	b2c9      	uxtb	r1, r1
 800276c:	4a04      	ldr	r2, [pc, #16]	; (8002780 <SSD1306_DrawPixel+0xb8>)
 800276e:	54d1      	strb	r1, [r2, r3]
 8002770:	e000      	b.n	8002774 <SSD1306_DrawPixel+0xac>
		return;
 8002772:	bf00      	nop
	}
}
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	200007fc 	.word	0x200007fc
 8002780:	200003fc 	.word	0x200003fc

08002784 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	460a      	mov	r2, r1
 800278e:	80fb      	strh	r3, [r7, #6]
 8002790:	4613      	mov	r3, r2
 8002792:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002794:	4a05      	ldr	r2, [pc, #20]	; (80027ac <SSD1306_GotoXY+0x28>)
 8002796:	88fb      	ldrh	r3, [r7, #6]
 8002798:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800279a:	4a04      	ldr	r2, [pc, #16]	; (80027ac <SSD1306_GotoXY+0x28>)
 800279c:	88bb      	ldrh	r3, [r7, #4]
 800279e:	8053      	strh	r3, [r2, #2]
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	200007fc 	.word	0x200007fc

080027b0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	6039      	str	r1, [r7, #0]
 80027ba:	71fb      	strb	r3, [r7, #7]
 80027bc:	4613      	mov	r3, r2
 80027be:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80027c0:	4b3a      	ldr	r3, [pc, #232]	; (80028ac <SSD1306_Putc+0xfc>)
 80027c2:	881b      	ldrh	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
	if (
 80027cc:	2b7f      	cmp	r3, #127	; 0x7f
 80027ce:	dc07      	bgt.n	80027e0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80027d0:	4b36      	ldr	r3, [pc, #216]	; (80028ac <SSD1306_Putc+0xfc>)
 80027d2:	885b      	ldrh	r3, [r3, #2]
 80027d4:	461a      	mov	r2, r3
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	785b      	ldrb	r3, [r3, #1]
 80027da:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80027dc:	2b3f      	cmp	r3, #63	; 0x3f
 80027de:	dd01      	ble.n	80027e4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	e05e      	b.n	80028a2 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e04b      	b.n	8002882 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	3b20      	subs	r3, #32
 80027f2:	6839      	ldr	r1, [r7, #0]
 80027f4:	7849      	ldrb	r1, [r1, #1]
 80027f6:	fb01 f303 	mul.w	r3, r1, r3
 80027fa:	4619      	mov	r1, r3
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	440b      	add	r3, r1
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	4413      	add	r3, r2
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8002808:	2300      	movs	r3, #0
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	e030      	b.n	8002870 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d010      	beq.n	8002840 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800281e:	4b23      	ldr	r3, [pc, #140]	; (80028ac <SSD1306_Putc+0xfc>)
 8002820:	881a      	ldrh	r2, [r3, #0]
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	b29b      	uxth	r3, r3
 8002826:	4413      	add	r3, r2
 8002828:	b298      	uxth	r0, r3
 800282a:	4b20      	ldr	r3, [pc, #128]	; (80028ac <SSD1306_Putc+0xfc>)
 800282c:	885a      	ldrh	r2, [r3, #2]
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	b29b      	uxth	r3, r3
 8002832:	4413      	add	r3, r2
 8002834:	b29b      	uxth	r3, r3
 8002836:	79ba      	ldrb	r2, [r7, #6]
 8002838:	4619      	mov	r1, r3
 800283a:	f7ff ff45 	bl	80026c8 <SSD1306_DrawPixel>
 800283e:	e014      	b.n	800286a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8002840:	4b1a      	ldr	r3, [pc, #104]	; (80028ac <SSD1306_Putc+0xfc>)
 8002842:	881a      	ldrh	r2, [r3, #0]
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	b29b      	uxth	r3, r3
 8002848:	4413      	add	r3, r2
 800284a:	b298      	uxth	r0, r3
 800284c:	4b17      	ldr	r3, [pc, #92]	; (80028ac <SSD1306_Putc+0xfc>)
 800284e:	885a      	ldrh	r2, [r3, #2]
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	b29b      	uxth	r3, r3
 8002854:	4413      	add	r3, r2
 8002856:	b299      	uxth	r1, r3
 8002858:	79bb      	ldrb	r3, [r7, #6]
 800285a:	2b00      	cmp	r3, #0
 800285c:	bf0c      	ite	eq
 800285e:	2301      	moveq	r3, #1
 8002860:	2300      	movne	r3, #0
 8002862:	b2db      	uxtb	r3, r3
 8002864:	461a      	mov	r2, r3
 8002866:	f7ff ff2f 	bl	80026c8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	3301      	adds	r3, #1
 800286e:	613b      	str	r3, [r7, #16]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	4293      	cmp	r3, r2
 800287a:	d3c8      	bcc.n	800280e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3301      	adds	r3, #1
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	785b      	ldrb	r3, [r3, #1]
 8002886:	461a      	mov	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	4293      	cmp	r3, r2
 800288c:	d3ad      	bcc.n	80027ea <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800288e:	4b07      	ldr	r3, [pc, #28]	; (80028ac <SSD1306_Putc+0xfc>)
 8002890:	881a      	ldrh	r2, [r3, #0]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	b29b      	uxth	r3, r3
 8002898:	4413      	add	r3, r2
 800289a:	b29a      	uxth	r2, r3
 800289c:	4b03      	ldr	r3, [pc, #12]	; (80028ac <SSD1306_Putc+0xfc>)
 800289e:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80028a0:	79fb      	ldrb	r3, [r7, #7]
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	200007fc 	.word	0x200007fc

080028b0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	4613      	mov	r3, r2
 80028bc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80028be:	e012      	b.n	80028e6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	79fa      	ldrb	r2, [r7, #7]
 80028c6:	68b9      	ldr	r1, [r7, #8]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff71 	bl	80027b0 <SSD1306_Putc>
 80028ce:	4603      	mov	r3, r0
 80028d0:	461a      	mov	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d002      	beq.n	80028e0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	e008      	b.n	80028f2 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3301      	adds	r3, #1
 80028e4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1e8      	bne.n	80028c0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	781b      	ldrb	r3, [r3, #0]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80028fe:	2000      	movs	r0, #0
 8002900:	f7ff feca 	bl	8002698 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002904:	f7ff fe9a 	bl	800263c <SSD1306_UpdateScreen>
}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}

0800290c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8002912:	4b07      	ldr	r3, [pc, #28]	; (8002930 <ssd1306_I2C_Init+0x24>)
 8002914:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002916:	e002      	b.n	800291e <ssd1306_I2C_Init+0x12>
		p--;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3b01      	subs	r3, #1
 800291c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f9      	bne.n	8002918 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	bc80      	pop	{r7}
 800292e:	4770      	bx	lr
 8002930:	0003d090 	.word	0x0003d090

08002934 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002934:	b590      	push	{r4, r7, lr}
 8002936:	b0c7      	sub	sp, #284	; 0x11c
 8002938:	af02      	add	r7, sp, #8
 800293a:	4604      	mov	r4, r0
 800293c:	4608      	mov	r0, r1
 800293e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002942:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8002946:	600a      	str	r2, [r1, #0]
 8002948:	4619      	mov	r1, r3
 800294a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800294e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002952:	4622      	mov	r2, r4
 8002954:	701a      	strb	r2, [r3, #0]
 8002956:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800295a:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800295e:	4602      	mov	r2, r0
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002966:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800296a:	460a      	mov	r2, r1
 800296c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800296e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002972:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002976:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800297a:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 800297e:	7812      	ldrb	r2, [r2, #0]
 8002980:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002982:	2300      	movs	r3, #0
 8002984:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002988:	e015      	b.n	80029b6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800298a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800298e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002992:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	441a      	add	r2, r3
 800299a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800299e:	3301      	adds	r3, #1
 80029a0:	7811      	ldrb	r1, [r2, #0]
 80029a2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80029a6:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 80029aa:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80029ac:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80029b0:	3301      	adds	r3, #1
 80029b2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80029b6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80029c0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80029c4:	8812      	ldrh	r2, [r2, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d8df      	bhi.n	800298a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80029ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029ce:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	b299      	uxth	r1, r3
 80029d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029de:	881b      	ldrh	r3, [r3, #0]
 80029e0:	3301      	adds	r3, #1
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	f107 020c 	add.w	r2, r7, #12
 80029e8:	200a      	movs	r0, #10
 80029ea:	9000      	str	r0, [sp, #0]
 80029ec:	4803      	ldr	r0, [pc, #12]	; (80029fc <ssd1306_I2C_WriteMulti+0xc8>)
 80029ee:	f001 fb7b 	bl	80040e8 <HAL_I2C_Master_Transmit>
}
 80029f2:	bf00      	nop
 80029f4:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd90      	pop	{r4, r7, pc}
 80029fc:	2000018c 	.word	0x2000018c

08002a00 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	4603      	mov	r3, r0
 8002a08:	71fb      	strb	r3, [r7, #7]
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	71bb      	strb	r3, [r7, #6]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002a12:	79bb      	ldrb	r3, [r7, #6]
 8002a14:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002a16:	797b      	ldrb	r3, [r7, #5]
 8002a18:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	b299      	uxth	r1, r3
 8002a1e:	f107 020c 	add.w	r2, r7, #12
 8002a22:	230a      	movs	r3, #10
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	2302      	movs	r3, #2
 8002a28:	4803      	ldr	r0, [pc, #12]	; (8002a38 <ssd1306_I2C_Write+0x38>)
 8002a2a:	f001 fb5d 	bl	80040e8 <HAL_I2C_Master_Transmit>
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	2000018c 	.word	0x2000018c

08002a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a42:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <HAL_MspInit+0x5c>)
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	4a14      	ldr	r2, [pc, #80]	; (8002a98 <HAL_MspInit+0x5c>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	6193      	str	r3, [r2, #24]
 8002a4e:	4b12      	ldr	r3, [pc, #72]	; (8002a98 <HAL_MspInit+0x5c>)
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	60bb      	str	r3, [r7, #8]
 8002a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a5a:	4b0f      	ldr	r3, [pc, #60]	; (8002a98 <HAL_MspInit+0x5c>)
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	4a0e      	ldr	r2, [pc, #56]	; (8002a98 <HAL_MspInit+0x5c>)
 8002a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a64:	61d3      	str	r3, [r2, #28]
 8002a66:	4b0c      	ldr	r3, [pc, #48]	; (8002a98 <HAL_MspInit+0x5c>)
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	607b      	str	r3, [r7, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a72:	4b0a      	ldr	r3, [pc, #40]	; (8002a9c <HAL_MspInit+0x60>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	4a04      	ldr	r2, [pc, #16]	; (8002a9c <HAL_MspInit+0x60>)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	40010000 	.word	0x40010000

08002aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002aa4:	bf00      	nop
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ab6:	4802      	ldr	r0, [pc, #8]	; (8002ac0 <HardFault_Handler+0x14>)
 8002ab8:	f001 f9b9 	bl	8003e2e <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002abc:	e7fe      	b.n	8002abc <HardFault_Handler+0x10>
 8002abe:	bf00      	nop
 8002ac0:	40011000 	.word	0x40011000

08002ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ac8:	e7fe      	b.n	8002ac8 <MemManage_Handler+0x4>

08002aca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aca:	b480      	push	{r7}
 8002acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ace:	e7fe      	b.n	8002ace <BusFault_Handler+0x4>

08002ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <UsageFault_Handler+0x4>

08002ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc80      	pop	{r7}
 8002ae0:	4770      	bx	lr

08002ae2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002afe:	f000 faab 	bl	8003058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b0c:	4802      	ldr	r0, [pc, #8]	; (8002b18 <TIM2_IRQHandler+0x10>)
 8002b0e:	f002 fef7 	bl	8005900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000808 	.word	0x20000808

08002b1c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b20:	4802      	ldr	r0, [pc, #8]	; (8002b2c <TIM3_IRQHandler+0x10>)
 8002b22:	f002 feed 	bl	8005900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000850 	.word	0x20000850

08002b30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <USART1_IRQHandler+0x10>)
 8002b36:	f003 fab9 	bl	80060ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	20000898 	.word	0x20000898

08002b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
	return 1;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <_kill>:

int _kill(int pid, int sig)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
 8002b5a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b5c:	f003 fe84 	bl	8006868 <__errno>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2216      	movs	r2, #22
 8002b64:	601a      	str	r2, [r3, #0]
	return -1;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <_exit>:

void _exit (int status)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b7a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ffe7 	bl	8002b52 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b84:	e7fe      	b.n	8002b84 <_exit+0x12>

08002b86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b086      	sub	sp, #24
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	60f8      	str	r0, [r7, #12]
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e00a      	b.n	8002bae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b98:	f3af 8000 	nop.w
 8002b9c:	4601      	mov	r1, r0
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	60ba      	str	r2, [r7, #8]
 8002ba4:	b2ca      	uxtb	r2, r1
 8002ba6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	3301      	adds	r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	697a      	ldr	r2, [r7, #20]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	dbf0      	blt.n	8002b98 <_read+0x12>
	}

return len;
 8002bb6:	687b      	ldr	r3, [r7, #4]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	e009      	b.n	8002be6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	60ba      	str	r2, [r7, #8]
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	3301      	adds	r3, #1
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	dbf1      	blt.n	8002bd2 <_write+0x12>
	}
	return len;
 8002bee:	687b      	ldr	r3, [r7, #4]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <_close>:

int _close(int file)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
	return -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c1e:	605a      	str	r2, [r3, #4]
	return 0;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <_isatty>:

int _isatty(int file)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
	return 1;
 8002c34:	2301      	movs	r3, #1
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
	return 0;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c60:	4a14      	ldr	r2, [pc, #80]	; (8002cb4 <_sbrk+0x5c>)
 8002c62:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <_sbrk+0x60>)
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c6c:	4b13      	ldr	r3, [pc, #76]	; (8002cbc <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d102      	bne.n	8002c7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c74:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <_sbrk+0x64>)
 8002c76:	4a12      	ldr	r2, [pc, #72]	; (8002cc0 <_sbrk+0x68>)
 8002c78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <_sbrk+0x64>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4413      	add	r3, r2
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d207      	bcs.n	8002c98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c88:	f003 fdee 	bl	8006868 <__errno>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	220c      	movs	r2, #12
 8002c90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c96:	e009      	b.n	8002cac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <_sbrk+0x64>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c9e:	4b07      	ldr	r3, [pc, #28]	; (8002cbc <_sbrk+0x64>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	4a05      	ldr	r2, [pc, #20]	; (8002cbc <_sbrk+0x64>)
 8002ca8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002caa:	68fb      	ldr	r3, [r7, #12]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3718      	adds	r7, #24
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20005000 	.word	0x20005000
 8002cb8:	00000400 	.word	0x00000400
 8002cbc:	20000804 	.word	0x20000804
 8002cc0:	200008f0 	.word	0x200008f0

08002cc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cc8:	bf00      	nop
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cd6:	f107 0308 	add.w	r3, r7, #8
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce4:	463b      	mov	r3, r7
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002cec:	4b1d      	ldr	r3, [pc, #116]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002cee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 8002cf4:	4b1b      	ldr	r3, [pc, #108]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002cf6:	22e0      	movs	r2, #224	; 0xe0
 8002cf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cfa:	4b1a      	ldr	r3, [pc, #104]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002d00:	4b18      	ldr	r3, [pc, #96]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002d02:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d08:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d0e:	4b15      	ldr	r3, [pc, #84]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d14:	4813      	ldr	r0, [pc, #76]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002d16:	f002 fd51 	bl	80057bc <HAL_TIM_Base_Init>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002d20:	f7ff fad0 	bl	80022c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d2a:	f107 0308 	add.w	r3, r7, #8
 8002d2e:	4619      	mov	r1, r3
 8002d30:	480c      	ldr	r0, [pc, #48]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002d32:	f002 feed 	bl	8005b10 <HAL_TIM_ConfigClockSource>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d3c:	f7ff fac2 	bl	80022c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d40:	2300      	movs	r3, #0
 8002d42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d44:	2300      	movs	r3, #0
 8002d46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d48:	463b      	mov	r3, r7
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4805      	ldr	r0, [pc, #20]	; (8002d64 <MX_TIM2_Init+0x94>)
 8002d4e:	f003 f8bf 	bl	8005ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d58:	f7ff fab4 	bl	80022c4 <Error_Handler>
  }

}
 8002d5c:	bf00      	nop
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000808 	.word	0x20000808

08002d68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d6e:	f107 0308 	add.w	r3, r7, #8
 8002d72:	2200      	movs	r2, #0
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	605a      	str	r2, [r3, #4]
 8002d78:	609a      	str	r2, [r3, #8]
 8002d7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d7c:	463b      	mov	r3, r7
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002d84:	4b1d      	ldr	r3, [pc, #116]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002d86:	4a1e      	ldr	r2, [pc, #120]	; (8002e00 <MX_TIM3_Init+0x98>)
 8002d88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8002d8a:	4b1c      	ldr	r3, [pc, #112]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002d8c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002d90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d92:	4b1a      	ldr	r3, [pc, #104]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002d98:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002d9a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da0:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002dac:	4813      	ldr	r0, [pc, #76]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002dae:	f002 fd05 	bl	80057bc <HAL_TIM_Base_Init>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002db8:	f7ff fa84 	bl	80022c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dc2:	f107 0308 	add.w	r3, r7, #8
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	480c      	ldr	r0, [pc, #48]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002dca:	f002 fea1 	bl	8005b10 <HAL_TIM_ConfigClockSource>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002dd4:	f7ff fa76 	bl	80022c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002de0:	463b      	mov	r3, r7
 8002de2:	4619      	mov	r1, r3
 8002de4:	4805      	ldr	r0, [pc, #20]	; (8002dfc <MX_TIM3_Init+0x94>)
 8002de6:	f003 f873 	bl	8005ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002df0:	f7ff fa68 	bl	80022c4 <Error_Handler>
  }

}
 8002df4:	bf00      	nop
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	20000850 	.word	0x20000850
 8002e00:	40000400 	.word	0x40000400

08002e04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e14:	d114      	bne.n	8002e40 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e16:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <HAL_TIM_Base_MspInit+0x78>)
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	4a18      	ldr	r2, [pc, #96]	; (8002e7c <HAL_TIM_Base_MspInit+0x78>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	61d3      	str	r3, [r2, #28]
 8002e22:	4b16      	ldr	r3, [pc, #88]	; (8002e7c <HAL_TIM_Base_MspInit+0x78>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2100      	movs	r1, #0
 8002e32:	201c      	movs	r0, #28
 8002e34:	f000 fd79 	bl	800392a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e38:	201c      	movs	r0, #28
 8002e3a:	f000 fd92 	bl	8003962 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002e3e:	e018      	b.n	8002e72 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0e      	ldr	r2, [pc, #56]	; (8002e80 <HAL_TIM_Base_MspInit+0x7c>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d113      	bne.n	8002e72 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e4a:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <HAL_TIM_Base_MspInit+0x78>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	4a0b      	ldr	r2, [pc, #44]	; (8002e7c <HAL_TIM_Base_MspInit+0x78>)
 8002e50:	f043 0302 	orr.w	r3, r3, #2
 8002e54:	61d3      	str	r3, [r2, #28]
 8002e56:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_TIM_Base_MspInit+0x78>)
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	60bb      	str	r3, [r7, #8]
 8002e60:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e62:	2200      	movs	r2, #0
 8002e64:	2100      	movs	r1, #0
 8002e66:	201d      	movs	r0, #29
 8002e68:	f000 fd5f 	bl	800392a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e6c:	201d      	movs	r0, #29
 8002e6e:	f000 fd78 	bl	8003962 <HAL_NVIC_EnableIRQ>
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	40000400 	.word	0x40000400

08002e84 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002e88:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002e8a:	4a12      	ldr	r2, [pc, #72]	; (8002ed4 <MX_USART1_UART_Init+0x50>)
 8002e8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002e8e:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002e90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ea8:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002eaa:	220c      	movs	r2, #12
 8002eac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002eba:	4805      	ldr	r0, [pc, #20]	; (8002ed0 <MX_USART1_UART_Init+0x4c>)
 8002ebc:	f003 f878 	bl	8005fb0 <HAL_UART_Init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002ec6:	f7ff f9fd 	bl	80022c4 <Error_Handler>
  }

}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000898 	.word	0x20000898
 8002ed4:	40013800 	.word	0x40013800

08002ed8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee0:	f107 0310 	add.w	r3, r7, #16
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a20      	ldr	r2, [pc, #128]	; (8002f74 <HAL_UART_MspInit+0x9c>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d139      	bne.n	8002f6c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ef8:	4b1f      	ldr	r3, [pc, #124]	; (8002f78 <HAL_UART_MspInit+0xa0>)
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	4a1e      	ldr	r2, [pc, #120]	; (8002f78 <HAL_UART_MspInit+0xa0>)
 8002efe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f02:	6193      	str	r3, [r2, #24]
 8002f04:	4b1c      	ldr	r3, [pc, #112]	; (8002f78 <HAL_UART_MspInit+0xa0>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f10:	4b19      	ldr	r3, [pc, #100]	; (8002f78 <HAL_UART_MspInit+0xa0>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	4a18      	ldr	r2, [pc, #96]	; (8002f78 <HAL_UART_MspInit+0xa0>)
 8002f16:	f043 0304 	orr.w	r3, r3, #4
 8002f1a:	6193      	str	r3, [r2, #24]
 8002f1c:	4b16      	ldr	r3, [pc, #88]	; (8002f78 <HAL_UART_MspInit+0xa0>)
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f32:	2303      	movs	r3, #3
 8002f34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f36:	f107 0310 	add.w	r3, r7, #16
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	480f      	ldr	r0, [pc, #60]	; (8002f7c <HAL_UART_MspInit+0xa4>)
 8002f3e:	f000 fddb 	bl	8003af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f50:	f107 0310 	add.w	r3, r7, #16
 8002f54:	4619      	mov	r1, r3
 8002f56:	4809      	ldr	r0, [pc, #36]	; (8002f7c <HAL_UART_MspInit+0xa4>)
 8002f58:	f000 fdce 	bl	8003af8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	2100      	movs	r1, #0
 8002f60:	2025      	movs	r0, #37	; 0x25
 8002f62:	f000 fce2 	bl	800392a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f66:	2025      	movs	r0, #37	; 0x25
 8002f68:	f000 fcfb 	bl	8003962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	3720      	adds	r7, #32
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40013800 	.word	0x40013800
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40010800 	.word	0x40010800

08002f80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f80:	480c      	ldr	r0, [pc, #48]	; (8002fb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f82:	490d      	ldr	r1, [pc, #52]	; (8002fb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f84:	4a0d      	ldr	r2, [pc, #52]	; (8002fbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f88:	e002      	b.n	8002f90 <LoopCopyDataInit>

08002f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f8e:	3304      	adds	r3, #4

08002f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f94:	d3f9      	bcc.n	8002f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f96:	4a0a      	ldr	r2, [pc, #40]	; (8002fc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f98:	4c0a      	ldr	r4, [pc, #40]	; (8002fc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f9c:	e001      	b.n	8002fa2 <LoopFillZerobss>

08002f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fa0:	3204      	adds	r2, #4

08002fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fa4:	d3fb      	bcc.n	8002f9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002fa6:	f7ff fe8d 	bl	8002cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002faa:	f003 fc63 	bl	8006874 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fae:	f7fd faf5 	bl	800059c <main>
  bx lr
 8002fb2:	4770      	bx	lr
  ldr r0, =_sdata
 8002fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fb8:	20000130 	.word	0x20000130
  ldr r2, =_sidata
 8002fbc:	08009038 	.word	0x08009038
  ldr r2, =_sbss
 8002fc0:	20000130 	.word	0x20000130
  ldr r4, =_ebss
 8002fc4:	200008f0 	.word	0x200008f0

08002fc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fc8:	e7fe      	b.n	8002fc8 <ADC1_2_IRQHandler>
	...

08002fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fd0:	4b08      	ldr	r3, [pc, #32]	; (8002ff4 <HAL_Init+0x28>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a07      	ldr	r2, [pc, #28]	; (8002ff4 <HAL_Init+0x28>)
 8002fd6:	f043 0310 	orr.w	r3, r3, #16
 8002fda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fdc:	2003      	movs	r0, #3
 8002fde:	f000 fc99 	bl	8003914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	f000 f808 	bl	8002ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fe8:	f7ff fd28 	bl	8002a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40022000 	.word	0x40022000

08002ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003000:	4b12      	ldr	r3, [pc, #72]	; (800304c <HAL_InitTick+0x54>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	4b12      	ldr	r3, [pc, #72]	; (8003050 <HAL_InitTick+0x58>)
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	4619      	mov	r1, r3
 800300a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800300e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003012:	fbb2 f3f3 	udiv	r3, r2, r3
 8003016:	4618      	mov	r0, r3
 8003018:	f000 fcb1 	bl	800397e <HAL_SYSTICK_Config>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e00e      	b.n	8003044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b0f      	cmp	r3, #15
 800302a:	d80a      	bhi.n	8003042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800302c:	2200      	movs	r2, #0
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003034:	f000 fc79 	bl	800392a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003038:	4a06      	ldr	r2, [pc, #24]	; (8003054 <HAL_InitTick+0x5c>)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	e000      	b.n	8003044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	200000c0 	.word	0x200000c0
 8003050:	200000c8 	.word	0x200000c8
 8003054:	200000c4 	.word	0x200000c4

08003058 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800305c:	4b05      	ldr	r3, [pc, #20]	; (8003074 <HAL_IncTick+0x1c>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	461a      	mov	r2, r3
 8003062:	4b05      	ldr	r3, [pc, #20]	; (8003078 <HAL_IncTick+0x20>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4413      	add	r3, r2
 8003068:	4a03      	ldr	r2, [pc, #12]	; (8003078 <HAL_IncTick+0x20>)
 800306a:	6013      	str	r3, [r2, #0]
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr
 8003074:	200000c8 	.word	0x200000c8
 8003078:	200008dc 	.word	0x200008dc

0800307c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return uwTick;
 8003080:	4b02      	ldr	r3, [pc, #8]	; (800308c <HAL_GetTick+0x10>)
 8003082:	681b      	ldr	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr
 800308c:	200008dc 	.word	0x200008dc

08003090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003098:	f7ff fff0 	bl	800307c <HAL_GetTick>
 800309c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030a8:	d005      	beq.n	80030b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030aa:	4b0a      	ldr	r3, [pc, #40]	; (80030d4 <HAL_Delay+0x44>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	461a      	mov	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4413      	add	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030b6:	bf00      	nop
 80030b8:	f7ff ffe0 	bl	800307c <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d8f7      	bhi.n	80030b8 <HAL_Delay+0x28>
  {
  }
}
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	200000c8 	.word	0x200000c8

080030d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80030ec:	2300      	movs	r3, #0
 80030ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e0be      	b.n	8003278 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003104:	2b00      	cmp	r3, #0
 8003106:	d109      	bne.n	800311c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7fd f8a0 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 faeb 	bl	80036f8 <ADC_ConversionStop_Disable>
 8003122:	4603      	mov	r3, r0
 8003124:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	2b00      	cmp	r3, #0
 8003130:	f040 8099 	bne.w	8003266 <HAL_ADC_Init+0x18e>
 8003134:	7dfb      	ldrb	r3, [r7, #23]
 8003136:	2b00      	cmp	r3, #0
 8003138:	f040 8095 	bne.w	8003266 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003140:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003144:	f023 0302 	bic.w	r3, r3, #2
 8003148:	f043 0202 	orr.w	r2, r3, #2
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003158:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7b1b      	ldrb	r3, [r3, #12]
 800315e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003160:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	4313      	orrs	r3, r2
 8003166:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003170:	d003      	beq.n	800317a <HAL_ADC_Init+0xa2>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d102      	bne.n	8003180 <HAL_ADC_Init+0xa8>
 800317a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800317e:	e000      	b.n	8003182 <HAL_ADC_Init+0xaa>
 8003180:	2300      	movs	r3, #0
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	7d1b      	ldrb	r3, [r3, #20]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d119      	bne.n	80031c4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	7b1b      	ldrb	r3, [r3, #12]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d109      	bne.n	80031ac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	3b01      	subs	r3, #1
 800319e:	035a      	lsls	r2, r3, #13
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	e00b      	b.n	80031c4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b0:	f043 0220 	orr.w	r2, r3, #32
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031bc:	f043 0201 	orr.w	r2, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	4b28      	ldr	r3, [pc, #160]	; (8003280 <HAL_ADC_Init+0x1a8>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	6812      	ldr	r2, [r2, #0]
 80031e6:	68b9      	ldr	r1, [r7, #8]
 80031e8:	430b      	orrs	r3, r1
 80031ea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031f4:	d003      	beq.n	80031fe <HAL_ADC_Init+0x126>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d104      	bne.n	8003208 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	3b01      	subs	r3, #1
 8003204:	051b      	lsls	r3, r3, #20
 8003206:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	430a      	orrs	r2, r1
 800321a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	4b18      	ldr	r3, [pc, #96]	; (8003284 <HAL_ADC_Init+0x1ac>)
 8003224:	4013      	ands	r3, r2
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	429a      	cmp	r2, r3
 800322a:	d10b      	bne.n	8003244 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003236:	f023 0303 	bic.w	r3, r3, #3
 800323a:	f043 0201 	orr.w	r2, r3, #1
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003242:	e018      	b.n	8003276 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	f023 0312 	bic.w	r3, r3, #18
 800324c:	f043 0210 	orr.w	r2, r3, #16
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003264:	e007      	b.n	8003276 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326a:	f043 0210 	orr.w	r2, r3, #16
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003276:	7dfb      	ldrb	r3, [r7, #23]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	ffe1f7fd 	.word	0xffe1f7fd
 8003284:	ff1f0efe 	.word	0xff1f0efe

08003288 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800329a:	2b01      	cmp	r3, #1
 800329c:	d101      	bne.n	80032a2 <HAL_ADC_Start+0x1a>
 800329e:	2302      	movs	r3, #2
 80032a0:	e098      	b.n	80033d4 <HAL_ADC_Start+0x14c>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f9ca 	bl	8003644 <ADC_Enable>
 80032b0:	4603      	mov	r3, r0
 80032b2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80032b4:	7bfb      	ldrb	r3, [r7, #15]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f040 8087 	bne.w	80033ca <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032c4:	f023 0301 	bic.w	r3, r3, #1
 80032c8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a41      	ldr	r2, [pc, #260]	; (80033dc <HAL_ADC_Start+0x154>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d105      	bne.n	80032e6 <HAL_ADC_Start+0x5e>
 80032da:	4b41      	ldr	r3, [pc, #260]	; (80033e0 <HAL_ADC_Start+0x158>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d115      	bne.n	8003312 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d026      	beq.n	800334e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003304:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003308:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003310:	e01d      	b.n	800334e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003316:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a2f      	ldr	r2, [pc, #188]	; (80033e0 <HAL_ADC_Start+0x158>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d004      	beq.n	8003332 <HAL_ADC_Start+0xaa>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a2b      	ldr	r2, [pc, #172]	; (80033dc <HAL_ADC_Start+0x154>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d10d      	bne.n	800334e <HAL_ADC_Start+0xc6>
 8003332:	4b2b      	ldr	r3, [pc, #172]	; (80033e0 <HAL_ADC_Start+0x158>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003342:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003346:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003352:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d006      	beq.n	8003368 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	f023 0206 	bic.w	r2, r3, #6
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	62da      	str	r2, [r3, #44]	; 0x2c
 8003366:	e002      	b.n	800336e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f06f 0202 	mvn.w	r2, #2
 800337e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800338a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800338e:	d113      	bne.n	80033b8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003394:	4a11      	ldr	r2, [pc, #68]	; (80033dc <HAL_ADC_Start+0x154>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d105      	bne.n	80033a6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800339a:	4b11      	ldr	r3, [pc, #68]	; (80033e0 <HAL_ADC_Start+0x158>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d108      	bne.n	80033b8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80033b4:	609a      	str	r2, [r3, #8]
 80033b6:	e00c      	b.n	80033d2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	e003      	b.n	80033d2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40012800 	.word	0x40012800
 80033e0:	40012400 	.word	0x40012400

080033e4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033ec:	2300      	movs	r3, #0
 80033ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d101      	bne.n	80033fe <HAL_ADC_Stop+0x1a>
 80033fa:	2302      	movs	r3, #2
 80033fc:	e01a      	b.n	8003434 <HAL_ADC_Stop+0x50>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2201      	movs	r2, #1
 8003402:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f976 	bl	80036f8 <ADC_ConversionStop_Disable>
 800340c:	4603      	mov	r3, r0
 800340e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003410:	7bfb      	ldrb	r3, [r7, #15]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d109      	bne.n	800342a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800341e:	f023 0301 	bic.w	r3, r3, #1
 8003422:	f043 0201 	orr.w	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003432:	7bfb      	ldrb	r3, [r7, #15]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800344a:	4618      	mov	r0, r3
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr

08003454 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800345e:	2300      	movs	r3, #0
 8003460:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x20>
 8003470:	2302      	movs	r3, #2
 8003472:	e0dc      	b.n	800362e <HAL_ADC_ConfigChannel+0x1da>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	2b06      	cmp	r3, #6
 8003482:	d81c      	bhi.n	80034be <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	3b05      	subs	r3, #5
 8003496:	221f      	movs	r2, #31
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	4019      	ands	r1, r3
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4413      	add	r3, r2
 80034ae:	3b05      	subs	r3, #5
 80034b0:	fa00 f203 	lsl.w	r2, r0, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	635a      	str	r2, [r3, #52]	; 0x34
 80034bc:	e03c      	b.n	8003538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	2b0c      	cmp	r3, #12
 80034c4:	d81c      	bhi.n	8003500 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	3b23      	subs	r3, #35	; 0x23
 80034d8:	221f      	movs	r2, #31
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	4019      	ands	r1, r3
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	4613      	mov	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	4413      	add	r3, r2
 80034f0:	3b23      	subs	r3, #35	; 0x23
 80034f2:	fa00 f203 	lsl.w	r2, r0, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	631a      	str	r2, [r3, #48]	; 0x30
 80034fe:	e01b      	b.n	8003538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	3b41      	subs	r3, #65	; 0x41
 8003512:	221f      	movs	r2, #31
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	4019      	ands	r1, r3
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	6818      	ldr	r0, [r3, #0]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	4613      	mov	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	3b41      	subs	r3, #65	; 0x41
 800352c:	fa00 f203 	lsl.w	r2, r0, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b09      	cmp	r3, #9
 800353e:	d91c      	bls.n	800357a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68d9      	ldr	r1, [r3, #12]
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	4613      	mov	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	4413      	add	r3, r2
 8003550:	3b1e      	subs	r3, #30
 8003552:	2207      	movs	r2, #7
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	4019      	ands	r1, r3
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6898      	ldr	r0, [r3, #8]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	3b1e      	subs	r3, #30
 800356c:	fa00 f203 	lsl.w	r2, r0, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	60da      	str	r2, [r3, #12]
 8003578:	e019      	b.n	80035ae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6919      	ldr	r1, [r3, #16]
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	4613      	mov	r3, r2
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	4413      	add	r3, r2
 800358a:	2207      	movs	r2, #7
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	4019      	ands	r1, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	6898      	ldr	r0, [r3, #8]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	4613      	mov	r3, r2
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	4413      	add	r3, r2
 80035a2:	fa00 f203 	lsl.w	r2, r0, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2b10      	cmp	r3, #16
 80035b4:	d003      	beq.n	80035be <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ba:	2b11      	cmp	r3, #17
 80035bc:	d132      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a1d      	ldr	r2, [pc, #116]	; (8003638 <HAL_ADC_ConfigChannel+0x1e4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d125      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d126      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80035e4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2b10      	cmp	r3, #16
 80035ec:	d11a      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035ee:	4b13      	ldr	r3, [pc, #76]	; (800363c <HAL_ADC_ConfigChannel+0x1e8>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a13      	ldr	r2, [pc, #76]	; (8003640 <HAL_ADC_ConfigChannel+0x1ec>)
 80035f4:	fba2 2303 	umull	r2, r3, r2, r3
 80035f8:	0c9a      	lsrs	r2, r3, #18
 80035fa:	4613      	mov	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003604:	e002      	b.n	800360c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	3b01      	subs	r3, #1
 800360a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1f9      	bne.n	8003606 <HAL_ADC_ConfigChannel+0x1b2>
 8003612:	e007      	b.n	8003624 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003618:	f043 0220 	orr.w	r2, r3, #32
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800362c:	7bfb      	ldrb	r3, [r7, #15]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3714      	adds	r7, #20
 8003632:	46bd      	mov	sp, r7
 8003634:	bc80      	pop	{r7}
 8003636:	4770      	bx	lr
 8003638:	40012400 	.word	0x40012400
 800363c:	200000c0 	.word	0x200000c0
 8003640:	431bde83 	.word	0x431bde83

08003644 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003650:	2300      	movs	r3, #0
 8003652:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b01      	cmp	r3, #1
 8003660:	d040      	beq.n	80036e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f042 0201 	orr.w	r2, r2, #1
 8003670:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003672:	4b1f      	ldr	r3, [pc, #124]	; (80036f0 <ADC_Enable+0xac>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a1f      	ldr	r2, [pc, #124]	; (80036f4 <ADC_Enable+0xb0>)
 8003678:	fba2 2303 	umull	r2, r3, r2, r3
 800367c:	0c9b      	lsrs	r3, r3, #18
 800367e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003680:	e002      	b.n	8003688 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	3b01      	subs	r3, #1
 8003686:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f9      	bne.n	8003682 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800368e:	f7ff fcf5 	bl	800307c <HAL_GetTick>
 8003692:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003694:	e01f      	b.n	80036d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003696:	f7ff fcf1 	bl	800307c <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d918      	bls.n	80036d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d011      	beq.n	80036d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	f043 0210 	orr.w	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c2:	f043 0201 	orr.w	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e007      	b.n	80036e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d1d8      	bne.n	8003696 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	200000c0 	.word	0x200000c0
 80036f4:	431bde83 	.word	0x431bde83

080036f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b01      	cmp	r3, #1
 8003710:	d12e      	bne.n	8003770 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0201 	bic.w	r2, r2, #1
 8003720:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003722:	f7ff fcab 	bl	800307c <HAL_GetTick>
 8003726:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003728:	e01b      	b.n	8003762 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800372a:	f7ff fca7 	bl	800307c <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d914      	bls.n	8003762 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b01      	cmp	r3, #1
 8003744:	d10d      	bne.n	8003762 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374a:	f043 0210 	orr.w	r2, r3, #16
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003756:	f043 0201 	orr.w	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e007      	b.n	8003772 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b01      	cmp	r3, #1
 800376e:	d0dc      	beq.n	800372a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800378c:	4b0c      	ldr	r3, [pc, #48]	; (80037c0 <__NVIC_SetPriorityGrouping+0x44>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003798:	4013      	ands	r3, r2
 800379a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ae:	4a04      	ldr	r2, [pc, #16]	; (80037c0 <__NVIC_SetPriorityGrouping+0x44>)
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	60d3      	str	r3, [r2, #12]
}
 80037b4:	bf00      	nop
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bc80      	pop	{r7}
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037c8:	4b04      	ldr	r3, [pc, #16]	; (80037dc <__NVIC_GetPriorityGrouping+0x18>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	0a1b      	lsrs	r3, r3, #8
 80037ce:	f003 0307 	and.w	r3, r3, #7
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	e000ed00 	.word	0xe000ed00

080037e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	db0b      	blt.n	800380a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	f003 021f 	and.w	r2, r3, #31
 80037f8:	4906      	ldr	r1, [pc, #24]	; (8003814 <__NVIC_EnableIRQ+0x34>)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	095b      	lsrs	r3, r3, #5
 8003800:	2001      	movs	r0, #1
 8003802:	fa00 f202 	lsl.w	r2, r0, r2
 8003806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr
 8003814:	e000e100 	.word	0xe000e100

08003818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	4603      	mov	r3, r0
 8003820:	6039      	str	r1, [r7, #0]
 8003822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003828:	2b00      	cmp	r3, #0
 800382a:	db0a      	blt.n	8003842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	b2da      	uxtb	r2, r3
 8003830:	490c      	ldr	r1, [pc, #48]	; (8003864 <__NVIC_SetPriority+0x4c>)
 8003832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003836:	0112      	lsls	r2, r2, #4
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	440b      	add	r3, r1
 800383c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003840:	e00a      	b.n	8003858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	b2da      	uxtb	r2, r3
 8003846:	4908      	ldr	r1, [pc, #32]	; (8003868 <__NVIC_SetPriority+0x50>)
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	3b04      	subs	r3, #4
 8003850:	0112      	lsls	r2, r2, #4
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	440b      	add	r3, r1
 8003856:	761a      	strb	r2, [r3, #24]
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	bc80      	pop	{r7}
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	e000e100 	.word	0xe000e100
 8003868:	e000ed00 	.word	0xe000ed00

0800386c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800386c:	b480      	push	{r7}
 800386e:	b089      	sub	sp, #36	; 0x24
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f1c3 0307 	rsb	r3, r3, #7
 8003886:	2b04      	cmp	r3, #4
 8003888:	bf28      	it	cs
 800388a:	2304      	movcs	r3, #4
 800388c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	3304      	adds	r3, #4
 8003892:	2b06      	cmp	r3, #6
 8003894:	d902      	bls.n	800389c <NVIC_EncodePriority+0x30>
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	3b03      	subs	r3, #3
 800389a:	e000      	b.n	800389e <NVIC_EncodePriority+0x32>
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	43da      	mvns	r2, r3
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	401a      	ands	r2, r3
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	fa01 f303 	lsl.w	r3, r1, r3
 80038be:	43d9      	mvns	r1, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c4:	4313      	orrs	r3, r2
         );
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3724      	adds	r7, #36	; 0x24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr

080038d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3b01      	subs	r3, #1
 80038dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038e0:	d301      	bcc.n	80038e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038e2:	2301      	movs	r3, #1
 80038e4:	e00f      	b.n	8003906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038e6:	4a0a      	ldr	r2, [pc, #40]	; (8003910 <SysTick_Config+0x40>)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ee:	210f      	movs	r1, #15
 80038f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038f4:	f7ff ff90 	bl	8003818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038f8:	4b05      	ldr	r3, [pc, #20]	; (8003910 <SysTick_Config+0x40>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038fe:	4b04      	ldr	r3, [pc, #16]	; (8003910 <SysTick_Config+0x40>)
 8003900:	2207      	movs	r2, #7
 8003902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	e000e010 	.word	0xe000e010

08003914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7ff ff2d 	bl	800377c <__NVIC_SetPriorityGrouping>
}
 8003922:	bf00      	nop
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800392a:	b580      	push	{r7, lr}
 800392c:	b086      	sub	sp, #24
 800392e:	af00      	add	r7, sp, #0
 8003930:	4603      	mov	r3, r0
 8003932:	60b9      	str	r1, [r7, #8]
 8003934:	607a      	str	r2, [r7, #4]
 8003936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003938:	2300      	movs	r3, #0
 800393a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800393c:	f7ff ff42 	bl	80037c4 <__NVIC_GetPriorityGrouping>
 8003940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	68b9      	ldr	r1, [r7, #8]
 8003946:	6978      	ldr	r0, [r7, #20]
 8003948:	f7ff ff90 	bl	800386c <NVIC_EncodePriority>
 800394c:	4602      	mov	r2, r0
 800394e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003952:	4611      	mov	r1, r2
 8003954:	4618      	mov	r0, r3
 8003956:	f7ff ff5f 	bl	8003818 <__NVIC_SetPriority>
}
 800395a:	bf00      	nop
 800395c:	3718      	adds	r7, #24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}

08003962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b082      	sub	sp, #8
 8003966:	af00      	add	r7, sp, #0
 8003968:	4603      	mov	r3, r0
 800396a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800396c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff ff35 	bl	80037e0 <__NVIC_EnableIRQ>
}
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b082      	sub	sp, #8
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f7ff ffa2 	bl	80038d0 <SysTick_Config>
 800398c:	4603      	mov	r3, r0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003996:	b480      	push	{r7}
 8003998:	b085      	sub	sp, #20
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800399e:	2300      	movs	r3, #0
 80039a0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d008      	beq.n	80039be <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2204      	movs	r2, #4
 80039b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e020      	b.n	8003a00 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 020e 	bic.w	r2, r2, #14
 80039cc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0201 	bic.w	r2, r2, #1
 80039dc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e6:	2101      	movs	r1, #1
 80039e8:	fa01 f202 	lsl.w	r2, r1, r2
 80039ec:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc80      	pop	{r7}
 8003a08:	4770      	bx	lr
	...

08003a0c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d005      	beq.n	8003a2e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2204      	movs	r2, #4
 8003a26:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	73fb      	strb	r3, [r7, #15]
 8003a2c:	e051      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 020e 	bic.w	r2, r2, #14
 8003a3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0201 	bic.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a22      	ldr	r2, [pc, #136]	; (8003adc <HAL_DMA_Abort_IT+0xd0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d029      	beq.n	8003aac <HAL_DMA_Abort_IT+0xa0>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a20      	ldr	r2, [pc, #128]	; (8003ae0 <HAL_DMA_Abort_IT+0xd4>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d022      	beq.n	8003aa8 <HAL_DMA_Abort_IT+0x9c>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a1f      	ldr	r2, [pc, #124]	; (8003ae4 <HAL_DMA_Abort_IT+0xd8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d01a      	beq.n	8003aa2 <HAL_DMA_Abort_IT+0x96>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a1d      	ldr	r2, [pc, #116]	; (8003ae8 <HAL_DMA_Abort_IT+0xdc>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d012      	beq.n	8003a9c <HAL_DMA_Abort_IT+0x90>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a1c      	ldr	r2, [pc, #112]	; (8003aec <HAL_DMA_Abort_IT+0xe0>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d00a      	beq.n	8003a96 <HAL_DMA_Abort_IT+0x8a>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a1a      	ldr	r2, [pc, #104]	; (8003af0 <HAL_DMA_Abort_IT+0xe4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d102      	bne.n	8003a90 <HAL_DMA_Abort_IT+0x84>
 8003a8a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a8e:	e00e      	b.n	8003aae <HAL_DMA_Abort_IT+0xa2>
 8003a90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a94:	e00b      	b.n	8003aae <HAL_DMA_Abort_IT+0xa2>
 8003a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a9a:	e008      	b.n	8003aae <HAL_DMA_Abort_IT+0xa2>
 8003a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003aa0:	e005      	b.n	8003aae <HAL_DMA_Abort_IT+0xa2>
 8003aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003aa6:	e002      	b.n	8003aae <HAL_DMA_Abort_IT+0xa2>
 8003aa8:	2310      	movs	r3, #16
 8003aaa:	e000      	b.n	8003aae <HAL_DMA_Abort_IT+0xa2>
 8003aac:	2301      	movs	r3, #1
 8003aae:	4a11      	ldr	r2, [pc, #68]	; (8003af4 <HAL_DMA_Abort_IT+0xe8>)
 8003ab0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	4798      	blx	r3
    } 
  }
  return status;
 8003ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40020008 	.word	0x40020008
 8003ae0:	4002001c 	.word	0x4002001c
 8003ae4:	40020030 	.word	0x40020030
 8003ae8:	40020044 	.word	0x40020044
 8003aec:	40020058 	.word	0x40020058
 8003af0:	4002006c 	.word	0x4002006c
 8003af4:	40020000 	.word	0x40020000

08003af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b08b      	sub	sp, #44	; 0x2c
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b02:	2300      	movs	r3, #0
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b06:	2300      	movs	r3, #0
 8003b08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b0a:	e169      	b.n	8003de0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	69fa      	ldr	r2, [r7, #28]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	f040 8158 	bne.w	8003dda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	4a9a      	ldr	r2, [pc, #616]	; (8003d98 <HAL_GPIO_Init+0x2a0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d05e      	beq.n	8003bf2 <HAL_GPIO_Init+0xfa>
 8003b34:	4a98      	ldr	r2, [pc, #608]	; (8003d98 <HAL_GPIO_Init+0x2a0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d875      	bhi.n	8003c26 <HAL_GPIO_Init+0x12e>
 8003b3a:	4a98      	ldr	r2, [pc, #608]	; (8003d9c <HAL_GPIO_Init+0x2a4>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d058      	beq.n	8003bf2 <HAL_GPIO_Init+0xfa>
 8003b40:	4a96      	ldr	r2, [pc, #600]	; (8003d9c <HAL_GPIO_Init+0x2a4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d86f      	bhi.n	8003c26 <HAL_GPIO_Init+0x12e>
 8003b46:	4a96      	ldr	r2, [pc, #600]	; (8003da0 <HAL_GPIO_Init+0x2a8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d052      	beq.n	8003bf2 <HAL_GPIO_Init+0xfa>
 8003b4c:	4a94      	ldr	r2, [pc, #592]	; (8003da0 <HAL_GPIO_Init+0x2a8>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d869      	bhi.n	8003c26 <HAL_GPIO_Init+0x12e>
 8003b52:	4a94      	ldr	r2, [pc, #592]	; (8003da4 <HAL_GPIO_Init+0x2ac>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d04c      	beq.n	8003bf2 <HAL_GPIO_Init+0xfa>
 8003b58:	4a92      	ldr	r2, [pc, #584]	; (8003da4 <HAL_GPIO_Init+0x2ac>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d863      	bhi.n	8003c26 <HAL_GPIO_Init+0x12e>
 8003b5e:	4a92      	ldr	r2, [pc, #584]	; (8003da8 <HAL_GPIO_Init+0x2b0>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d046      	beq.n	8003bf2 <HAL_GPIO_Init+0xfa>
 8003b64:	4a90      	ldr	r2, [pc, #576]	; (8003da8 <HAL_GPIO_Init+0x2b0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d85d      	bhi.n	8003c26 <HAL_GPIO_Init+0x12e>
 8003b6a:	2b12      	cmp	r3, #18
 8003b6c:	d82a      	bhi.n	8003bc4 <HAL_GPIO_Init+0xcc>
 8003b6e:	2b12      	cmp	r3, #18
 8003b70:	d859      	bhi.n	8003c26 <HAL_GPIO_Init+0x12e>
 8003b72:	a201      	add	r2, pc, #4	; (adr r2, 8003b78 <HAL_GPIO_Init+0x80>)
 8003b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b78:	08003bf3 	.word	0x08003bf3
 8003b7c:	08003bcd 	.word	0x08003bcd
 8003b80:	08003bdf 	.word	0x08003bdf
 8003b84:	08003c21 	.word	0x08003c21
 8003b88:	08003c27 	.word	0x08003c27
 8003b8c:	08003c27 	.word	0x08003c27
 8003b90:	08003c27 	.word	0x08003c27
 8003b94:	08003c27 	.word	0x08003c27
 8003b98:	08003c27 	.word	0x08003c27
 8003b9c:	08003c27 	.word	0x08003c27
 8003ba0:	08003c27 	.word	0x08003c27
 8003ba4:	08003c27 	.word	0x08003c27
 8003ba8:	08003c27 	.word	0x08003c27
 8003bac:	08003c27 	.word	0x08003c27
 8003bb0:	08003c27 	.word	0x08003c27
 8003bb4:	08003c27 	.word	0x08003c27
 8003bb8:	08003c27 	.word	0x08003c27
 8003bbc:	08003bd5 	.word	0x08003bd5
 8003bc0:	08003be9 	.word	0x08003be9
 8003bc4:	4a79      	ldr	r2, [pc, #484]	; (8003dac <HAL_GPIO_Init+0x2b4>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d013      	beq.n	8003bf2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003bca:	e02c      	b.n	8003c26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	623b      	str	r3, [r7, #32]
          break;
 8003bd2:	e029      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	3304      	adds	r3, #4
 8003bda:	623b      	str	r3, [r7, #32]
          break;
 8003bdc:	e024      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	3308      	adds	r3, #8
 8003be4:	623b      	str	r3, [r7, #32]
          break;
 8003be6:	e01f      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	330c      	adds	r3, #12
 8003bee:	623b      	str	r3, [r7, #32]
          break;
 8003bf0:	e01a      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d102      	bne.n	8003c00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003bfa:	2304      	movs	r3, #4
 8003bfc:	623b      	str	r3, [r7, #32]
          break;
 8003bfe:	e013      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d105      	bne.n	8003c14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c08:	2308      	movs	r3, #8
 8003c0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	611a      	str	r2, [r3, #16]
          break;
 8003c12:	e009      	b.n	8003c28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c14:	2308      	movs	r3, #8
 8003c16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	69fa      	ldr	r2, [r7, #28]
 8003c1c:	615a      	str	r2, [r3, #20]
          break;
 8003c1e:	e003      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c20:	2300      	movs	r3, #0
 8003c22:	623b      	str	r3, [r7, #32]
          break;
 8003c24:	e000      	b.n	8003c28 <HAL_GPIO_Init+0x130>
          break;
 8003c26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	2bff      	cmp	r3, #255	; 0xff
 8003c2c:	d801      	bhi.n	8003c32 <HAL_GPIO_Init+0x13a>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	e001      	b.n	8003c36 <HAL_GPIO_Init+0x13e>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3304      	adds	r3, #4
 8003c36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	2bff      	cmp	r3, #255	; 0xff
 8003c3c:	d802      	bhi.n	8003c44 <HAL_GPIO_Init+0x14c>
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	e002      	b.n	8003c4a <HAL_GPIO_Init+0x152>
 8003c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c46:	3b08      	subs	r3, #8
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	210f      	movs	r1, #15
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	fa01 f303 	lsl.w	r3, r1, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	401a      	ands	r2, r3
 8003c5c:	6a39      	ldr	r1, [r7, #32]
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	fa01 f303 	lsl.w	r3, r1, r3
 8003c64:	431a      	orrs	r2, r3
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 80b1 	beq.w	8003dda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c78:	4b4d      	ldr	r3, [pc, #308]	; (8003db0 <HAL_GPIO_Init+0x2b8>)
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	4a4c      	ldr	r2, [pc, #304]	; (8003db0 <HAL_GPIO_Init+0x2b8>)
 8003c7e:	f043 0301 	orr.w	r3, r3, #1
 8003c82:	6193      	str	r3, [r2, #24]
 8003c84:	4b4a      	ldr	r3, [pc, #296]	; (8003db0 <HAL_GPIO_Init+0x2b8>)
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	60bb      	str	r3, [r7, #8]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c90:	4a48      	ldr	r2, [pc, #288]	; (8003db4 <HAL_GPIO_Init+0x2bc>)
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	089b      	lsrs	r3, r3, #2
 8003c96:	3302      	adds	r3, #2
 8003c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	f003 0303 	and.w	r3, r3, #3
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	220f      	movs	r2, #15
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	43db      	mvns	r3, r3
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a40      	ldr	r2, [pc, #256]	; (8003db8 <HAL_GPIO_Init+0x2c0>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d013      	beq.n	8003ce4 <HAL_GPIO_Init+0x1ec>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a3f      	ldr	r2, [pc, #252]	; (8003dbc <HAL_GPIO_Init+0x2c4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d00d      	beq.n	8003ce0 <HAL_GPIO_Init+0x1e8>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4a3e      	ldr	r2, [pc, #248]	; (8003dc0 <HAL_GPIO_Init+0x2c8>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d007      	beq.n	8003cdc <HAL_GPIO_Init+0x1e4>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a3d      	ldr	r2, [pc, #244]	; (8003dc4 <HAL_GPIO_Init+0x2cc>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d101      	bne.n	8003cd8 <HAL_GPIO_Init+0x1e0>
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e006      	b.n	8003ce6 <HAL_GPIO_Init+0x1ee>
 8003cd8:	2304      	movs	r3, #4
 8003cda:	e004      	b.n	8003ce6 <HAL_GPIO_Init+0x1ee>
 8003cdc:	2302      	movs	r3, #2
 8003cde:	e002      	b.n	8003ce6 <HAL_GPIO_Init+0x1ee>
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e000      	b.n	8003ce6 <HAL_GPIO_Init+0x1ee>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce8:	f002 0203 	and.w	r2, r2, #3
 8003cec:	0092      	lsls	r2, r2, #2
 8003cee:	4093      	lsls	r3, r2
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cf6:	492f      	ldr	r1, [pc, #188]	; (8003db4 <HAL_GPIO_Init+0x2bc>)
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfa:	089b      	lsrs	r3, r3, #2
 8003cfc:	3302      	adds	r3, #2
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d006      	beq.n	8003d1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d10:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	492c      	ldr	r1, [pc, #176]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]
 8003d1c:	e006      	b.n	8003d2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d1e:	4b2a      	ldr	r3, [pc, #168]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	43db      	mvns	r3, r3
 8003d26:	4928      	ldr	r1, [pc, #160]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d006      	beq.n	8003d46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d38:	4b23      	ldr	r3, [pc, #140]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	4922      	ldr	r1, [pc, #136]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
 8003d44:	e006      	b.n	8003d54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d46:	4b20      	ldr	r3, [pc, #128]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	491e      	ldr	r1, [pc, #120]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d50:	4013      	ands	r3, r2
 8003d52:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d006      	beq.n	8003d6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d60:	4b19      	ldr	r3, [pc, #100]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	4918      	ldr	r1, [pc, #96]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	608b      	str	r3, [r1, #8]
 8003d6c:	e006      	b.n	8003d7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d6e:	4b16      	ldr	r3, [pc, #88]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	43db      	mvns	r3, r3
 8003d76:	4914      	ldr	r1, [pc, #80]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d021      	beq.n	8003dcc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d88:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	490e      	ldr	r1, [pc, #56]	; (8003dc8 <HAL_GPIO_Init+0x2d0>)
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	60cb      	str	r3, [r1, #12]
 8003d94:	e021      	b.n	8003dda <HAL_GPIO_Init+0x2e2>
 8003d96:	bf00      	nop
 8003d98:	10320000 	.word	0x10320000
 8003d9c:	10310000 	.word	0x10310000
 8003da0:	10220000 	.word	0x10220000
 8003da4:	10210000 	.word	0x10210000
 8003da8:	10120000 	.word	0x10120000
 8003dac:	10110000 	.word	0x10110000
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40010000 	.word	0x40010000
 8003db8:	40010800 	.word	0x40010800
 8003dbc:	40010c00 	.word	0x40010c00
 8003dc0:	40011000 	.word	0x40011000
 8003dc4:	40011400 	.word	0x40011400
 8003dc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003dcc:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <HAL_GPIO_Init+0x304>)
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	4909      	ldr	r1, [pc, #36]	; (8003dfc <HAL_GPIO_Init+0x304>)
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	3301      	adds	r3, #1
 8003dde:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	fa22 f303 	lsr.w	r3, r2, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f47f ae8e 	bne.w	8003b0c <HAL_GPIO_Init+0x14>
  }
}
 8003df0:	bf00      	nop
 8003df2:	bf00      	nop
 8003df4:	372c      	adds	r7, #44	; 0x2c
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr
 8003dfc:	40010400 	.word	0x40010400

08003e00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	887b      	ldrh	r3, [r7, #2]
 8003e12:	4013      	ands	r3, r2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d002      	beq.n	8003e1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	73fb      	strb	r3, [r7, #15]
 8003e1c:	e001      	b.n	8003e22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3714      	adds	r7, #20
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bc80      	pop	{r7}
 8003e2c:	4770      	bx	lr

08003e2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
 8003e36:	460b      	mov	r3, r1
 8003e38:	807b      	strh	r3, [r7, #2]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e3e:	787b      	ldrb	r3, [r7, #1]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e44:	887a      	ldrh	r2, [r7, #2]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e4a:	e003      	b.n	8003e54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e4c:	887b      	ldrh	r3, [r7, #2]
 8003e4e:	041a      	lsls	r2, r3, #16
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	611a      	str	r2, [r3, #16]
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr
	...

08003e60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e12b      	b.n	80040ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fc fb4a 	bl	8000520 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2224      	movs	r2, #36	; 0x24
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 0201 	bic.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003eb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ec2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ec4:	f001 f918 	bl	80050f8 <HAL_RCC_GetPCLK1Freq>
 8003ec8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	4a81      	ldr	r2, [pc, #516]	; (80040d4 <HAL_I2C_Init+0x274>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d807      	bhi.n	8003ee4 <HAL_I2C_Init+0x84>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4a80      	ldr	r2, [pc, #512]	; (80040d8 <HAL_I2C_Init+0x278>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	bf94      	ite	ls
 8003edc:	2301      	movls	r3, #1
 8003ede:	2300      	movhi	r3, #0
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	e006      	b.n	8003ef2 <HAL_I2C_Init+0x92>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4a7d      	ldr	r2, [pc, #500]	; (80040dc <HAL_I2C_Init+0x27c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	bf94      	ite	ls
 8003eec:	2301      	movls	r3, #1
 8003eee:	2300      	movhi	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e0e7      	b.n	80040ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4a78      	ldr	r2, [pc, #480]	; (80040e0 <HAL_I2C_Init+0x280>)
 8003efe:	fba2 2303 	umull	r2, r3, r2, r3
 8003f02:	0c9b      	lsrs	r3, r3, #18
 8003f04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	4a6a      	ldr	r2, [pc, #424]	; (80040d4 <HAL_I2C_Init+0x274>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d802      	bhi.n	8003f34 <HAL_I2C_Init+0xd4>
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	3301      	adds	r3, #1
 8003f32:	e009      	b.n	8003f48 <HAL_I2C_Init+0xe8>
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003f3a:	fb02 f303 	mul.w	r3, r2, r3
 8003f3e:	4a69      	ldr	r2, [pc, #420]	; (80040e4 <HAL_I2C_Init+0x284>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	099b      	lsrs	r3, r3, #6
 8003f46:	3301      	adds	r3, #1
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	430b      	orrs	r3, r1
 8003f4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003f5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	495c      	ldr	r1, [pc, #368]	; (80040d4 <HAL_I2C_Init+0x274>)
 8003f64:	428b      	cmp	r3, r1
 8003f66:	d819      	bhi.n	8003f9c <HAL_I2C_Init+0x13c>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	1e59      	subs	r1, r3, #1
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	005b      	lsls	r3, r3, #1
 8003f72:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f76:	1c59      	adds	r1, r3, #1
 8003f78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003f7c:	400b      	ands	r3, r1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00a      	beq.n	8003f98 <HAL_I2C_Init+0x138>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	1e59      	subs	r1, r3, #1
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f90:	3301      	adds	r3, #1
 8003f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f96:	e051      	b.n	800403c <HAL_I2C_Init+0x1dc>
 8003f98:	2304      	movs	r3, #4
 8003f9a:	e04f      	b.n	800403c <HAL_I2C_Init+0x1dc>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d111      	bne.n	8003fc8 <HAL_I2C_Init+0x168>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	1e58      	subs	r0, r3, #1
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6859      	ldr	r1, [r3, #4]
 8003fac:	460b      	mov	r3, r1
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	440b      	add	r3, r1
 8003fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	bf0c      	ite	eq
 8003fc0:	2301      	moveq	r3, #1
 8003fc2:	2300      	movne	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	e012      	b.n	8003fee <HAL_I2C_Init+0x18e>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	1e58      	subs	r0, r3, #1
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6859      	ldr	r1, [r3, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	0099      	lsls	r1, r3, #2
 8003fd8:	440b      	add	r3, r1
 8003fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fde:	3301      	adds	r3, #1
 8003fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bf0c      	ite	eq
 8003fe8:	2301      	moveq	r3, #1
 8003fea:	2300      	movne	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d001      	beq.n	8003ff6 <HAL_I2C_Init+0x196>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e022      	b.n	800403c <HAL_I2C_Init+0x1dc>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10e      	bne.n	800401c <HAL_I2C_Init+0x1bc>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	1e58      	subs	r0, r3, #1
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6859      	ldr	r1, [r3, #4]
 8004006:	460b      	mov	r3, r1
 8004008:	005b      	lsls	r3, r3, #1
 800400a:	440b      	add	r3, r1
 800400c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004010:	3301      	adds	r3, #1
 8004012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800401a:	e00f      	b.n	800403c <HAL_I2C_Init+0x1dc>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	1e58      	subs	r0, r3, #1
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6859      	ldr	r1, [r3, #4]
 8004024:	460b      	mov	r3, r1
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	0099      	lsls	r1, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004032:	3301      	adds	r3, #1
 8004034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004038:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	6809      	ldr	r1, [r1, #0]
 8004040:	4313      	orrs	r3, r2
 8004042:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69da      	ldr	r2, [r3, #28]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	430a      	orrs	r2, r1
 800405e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800406a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6911      	ldr	r1, [r2, #16]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	68d2      	ldr	r2, [r2, #12]
 8004076:	4311      	orrs	r1, r2
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	6812      	ldr	r2, [r2, #0]
 800407c:	430b      	orrs	r3, r1
 800407e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	695a      	ldr	r2, [r3, #20]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	430a      	orrs	r2, r1
 800409a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	000186a0 	.word	0x000186a0
 80040d8:	001e847f 	.word	0x001e847f
 80040dc:	003d08ff 	.word	0x003d08ff
 80040e0:	431bde83 	.word	0x431bde83
 80040e4:	10624dd3 	.word	0x10624dd3

080040e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b088      	sub	sp, #32
 80040ec:	af02      	add	r7, sp, #8
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	607a      	str	r2, [r7, #4]
 80040f2:	461a      	mov	r2, r3
 80040f4:	460b      	mov	r3, r1
 80040f6:	817b      	strh	r3, [r7, #10]
 80040f8:	4613      	mov	r3, r2
 80040fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040fc:	f7fe ffbe 	bl	800307c <HAL_GetTick>
 8004100:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b20      	cmp	r3, #32
 800410c:	f040 80e0 	bne.w	80042d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	2319      	movs	r3, #25
 8004116:	2201      	movs	r2, #1
 8004118:	4970      	ldr	r1, [pc, #448]	; (80042dc <HAL_I2C_Master_Transmit+0x1f4>)
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fa92 	bl	8004644 <I2C_WaitOnFlagUntilTimeout>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004126:	2302      	movs	r3, #2
 8004128:	e0d3      	b.n	80042d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004130:	2b01      	cmp	r3, #1
 8004132:	d101      	bne.n	8004138 <HAL_I2C_Master_Transmit+0x50>
 8004134:	2302      	movs	r3, #2
 8004136:	e0cc      	b.n	80042d2 <HAL_I2C_Master_Transmit+0x1ea>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b01      	cmp	r3, #1
 800414c:	d007      	beq.n	800415e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0201 	orr.w	r2, r2, #1
 800415c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800416c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2221      	movs	r2, #33	; 0x21
 8004172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2210      	movs	r2, #16
 800417a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	893a      	ldrh	r2, [r7, #8]
 800418e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004194:	b29a      	uxth	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	4a50      	ldr	r2, [pc, #320]	; (80042e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800419e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041a0:	8979      	ldrh	r1, [r7, #10]
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	6a3a      	ldr	r2, [r7, #32]
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f000 f9ca 	bl	8004540 <I2C_MasterRequestWrite>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e08d      	b.n	80042d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b6:	2300      	movs	r3, #0
 80041b8:	613b      	str	r3, [r7, #16]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	613b      	str	r3, [r7, #16]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80041cc:	e066      	b.n	800429c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	6a39      	ldr	r1, [r7, #32]
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 fb0c 	bl	80047f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00d      	beq.n	80041fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d107      	bne.n	80041f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e06b      	b.n	80042d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	781a      	ldrb	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004222:	3b01      	subs	r3, #1
 8004224:	b29a      	uxth	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b04      	cmp	r3, #4
 8004236:	d11b      	bne.n	8004270 <HAL_I2C_Master_Transmit+0x188>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800423c:	2b00      	cmp	r3, #0
 800423e:	d017      	beq.n	8004270 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	781a      	ldrb	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	1c5a      	adds	r2, r3, #1
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	6a39      	ldr	r1, [r7, #32]
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f000 fafc 	bl	8004872 <I2C_WaitOnBTFFlagUntilTimeout>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00d      	beq.n	800429c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	2b04      	cmp	r3, #4
 8004286:	d107      	bne.n	8004298 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004296:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e01a      	b.n	80042d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d194      	bne.n	80041ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2220      	movs	r2, #32
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	e000      	b.n	80042d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80042d0:	2302      	movs	r3, #2
  }
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3718      	adds	r7, #24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	00100002 	.word	0x00100002
 80042e0:	ffff0000 	.word	0xffff0000

080042e4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b08a      	sub	sp, #40	; 0x28
 80042e8:	af02      	add	r7, sp, #8
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	603b      	str	r3, [r7, #0]
 80042f0:	460b      	mov	r3, r1
 80042f2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80042f4:	f7fe fec2 	bl	800307c <HAL_GetTick>
 80042f8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80042fa:	2301      	movs	r3, #1
 80042fc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b20      	cmp	r3, #32
 8004308:	f040 8111 	bne.w	800452e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	2319      	movs	r3, #25
 8004312:	2201      	movs	r2, #1
 8004314:	4988      	ldr	r1, [pc, #544]	; (8004538 <HAL_I2C_IsDeviceReady+0x254>)
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 f994 	bl	8004644 <I2C_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004322:	2302      	movs	r3, #2
 8004324:	e104      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800432c:	2b01      	cmp	r3, #1
 800432e:	d101      	bne.n	8004334 <HAL_I2C_IsDeviceReady+0x50>
 8004330:	2302      	movs	r3, #2
 8004332:	e0fd      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b01      	cmp	r3, #1
 8004348:	d007      	beq.n	800435a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 0201 	orr.w	r2, r2, #1
 8004358:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004368:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2224      	movs	r2, #36	; 0x24
 800436e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	4a70      	ldr	r2, [pc, #448]	; (800453c <HAL_I2C_IsDeviceReady+0x258>)
 800437c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800438c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	f000 f952 	bl	8004644 <I2C_WaitOnFlagUntilTimeout>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00d      	beq.n	80043c2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043b4:	d103      	bne.n	80043be <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043bc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e0b6      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043c2:	897b      	ldrh	r3, [r7, #10]
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	461a      	mov	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043d0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80043d2:	f7fe fe53 	bl	800307c <HAL_GetTick>
 80043d6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	bf0c      	ite	eq
 80043e6:	2301      	moveq	r3, #1
 80043e8:	2300      	movne	r3, #0
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043fc:	bf0c      	ite	eq
 80043fe:	2301      	moveq	r3, #1
 8004400:	2300      	movne	r3, #0
 8004402:	b2db      	uxtb	r3, r3
 8004404:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004406:	e025      	b.n	8004454 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004408:	f7fe fe38 	bl	800307c <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	429a      	cmp	r2, r3
 8004416:	d302      	bcc.n	800441e <HAL_I2C_IsDeviceReady+0x13a>
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d103      	bne.n	8004426 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	22a0      	movs	r2, #160	; 0xa0
 8004422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800444a:	bf0c      	ite	eq
 800444c:	2301      	moveq	r3, #1
 800444e:	2300      	movne	r3, #0
 8004450:	b2db      	uxtb	r3, r3
 8004452:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2ba0      	cmp	r3, #160	; 0xa0
 800445e:	d005      	beq.n	800446c <HAL_I2C_IsDeviceReady+0x188>
 8004460:	7dfb      	ldrb	r3, [r7, #23]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d102      	bne.n	800446c <HAL_I2C_IsDeviceReady+0x188>
 8004466:	7dbb      	ldrb	r3, [r7, #22]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d0cd      	beq.n	8004408 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b02      	cmp	r3, #2
 8004480:	d129      	bne.n	80044d6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004490:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004492:	2300      	movs	r3, #0
 8004494:	613b      	str	r3, [r7, #16]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	613b      	str	r3, [r7, #16]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	613b      	str	r3, [r7, #16]
 80044a6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	2319      	movs	r3, #25
 80044ae:	2201      	movs	r2, #1
 80044b0:	4921      	ldr	r1, [pc, #132]	; (8004538 <HAL_I2C_IsDeviceReady+0x254>)
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f8c6 	bl	8004644 <I2C_WaitOnFlagUntilTimeout>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e036      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80044d2:	2300      	movs	r3, #0
 80044d4:	e02c      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044e4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044ee:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	2319      	movs	r3, #25
 80044f6:	2201      	movs	r2, #1
 80044f8:	490f      	ldr	r1, [pc, #60]	; (8004538 <HAL_I2C_IsDeviceReady+0x254>)
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 f8a2 	bl	8004644 <I2C_WaitOnFlagUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e012      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	3301      	adds	r3, #1
 800450e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	429a      	cmp	r2, r3
 8004516:	f4ff af32 	bcc.w	800437e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2220      	movs	r2, #32
 800451e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e000      	b.n	8004530 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800452e:	2302      	movs	r3, #2
  }
}
 8004530:	4618      	mov	r0, r3
 8004532:	3720      	adds	r7, #32
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	00100002 	.word	0x00100002
 800453c:	ffff0000 	.word	0xffff0000

08004540 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b088      	sub	sp, #32
 8004544:	af02      	add	r7, sp, #8
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	607a      	str	r2, [r7, #4]
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	460b      	mov	r3, r1
 800454e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	2b08      	cmp	r3, #8
 800455a:	d006      	beq.n	800456a <I2C_MasterRequestWrite+0x2a>
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d003      	beq.n	800456a <I2C_MasterRequestWrite+0x2a>
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004568:	d108      	bne.n	800457c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	e00b      	b.n	8004594 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004580:	2b12      	cmp	r3, #18
 8004582:	d107      	bne.n	8004594 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004592:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	9300      	str	r3, [sp, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f84f 	bl	8004644 <I2C_WaitOnFlagUntilTimeout>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00d      	beq.n	80045c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ba:	d103      	bne.n	80045c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e035      	b.n	8004634 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045d0:	d108      	bne.n	80045e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045d2:	897b      	ldrh	r3, [r7, #10]
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	461a      	mov	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045e0:	611a      	str	r2, [r3, #16]
 80045e2:	e01b      	b.n	800461c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045e4:	897b      	ldrh	r3, [r7, #10]
 80045e6:	11db      	asrs	r3, r3, #7
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	f003 0306 	and.w	r3, r3, #6
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	f063 030f 	orn	r3, r3, #15
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	490e      	ldr	r1, [pc, #56]	; (800463c <I2C_MasterRequestWrite+0xfc>)
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 f875 	bl	80046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e010      	b.n	8004634 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004612:	897b      	ldrh	r3, [r7, #10]
 8004614:	b2da      	uxtb	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	4907      	ldr	r1, [pc, #28]	; (8004640 <I2C_MasterRequestWrite+0x100>)
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 f865 	bl	80046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3718      	adds	r7, #24
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	00010008 	.word	0x00010008
 8004640:	00010002 	.word	0x00010002

08004644 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	603b      	str	r3, [r7, #0]
 8004650:	4613      	mov	r3, r2
 8004652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004654:	e025      	b.n	80046a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800465c:	d021      	beq.n	80046a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800465e:	f7fe fd0d 	bl	800307c <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d302      	bcc.n	8004674 <I2C_WaitOnFlagUntilTimeout+0x30>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d116      	bne.n	80046a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2220      	movs	r2, #32
 800467e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	f043 0220 	orr.w	r2, r3, #32
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e023      	b.n	80046ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	0c1b      	lsrs	r3, r3, #16
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d10d      	bne.n	80046c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	43da      	mvns	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	4013      	ands	r3, r2
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	bf0c      	ite	eq
 80046be:	2301      	moveq	r3, #1
 80046c0:	2300      	movne	r3, #0
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	461a      	mov	r2, r3
 80046c6:	e00c      	b.n	80046e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	43da      	mvns	r2, r3
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	4013      	ands	r3, r2
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	bf0c      	ite	eq
 80046da:	2301      	moveq	r3, #1
 80046dc:	2300      	movne	r3, #0
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d0b6      	beq.n	8004656 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b084      	sub	sp, #16
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	60f8      	str	r0, [r7, #12]
 80046fa:	60b9      	str	r1, [r7, #8]
 80046fc:	607a      	str	r2, [r7, #4]
 80046fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004700:	e051      	b.n	80047a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800470c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004710:	d123      	bne.n	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004720:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800472a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2220      	movs	r2, #32
 8004736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004746:	f043 0204 	orr.w	r2, r3, #4
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e046      	b.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004760:	d021      	beq.n	80047a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004762:	f7fe fc8b 	bl	800307c <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	429a      	cmp	r2, r3
 8004770:	d302      	bcc.n	8004778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d116      	bne.n	80047a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	f043 0220 	orr.w	r2, r3, #32
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e020      	b.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	0c1b      	lsrs	r3, r3, #16
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d10c      	bne.n	80047ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	43da      	mvns	r2, r3
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	4013      	ands	r3, r2
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	bf14      	ite	ne
 80047c2:	2301      	movne	r3, #1
 80047c4:	2300      	moveq	r3, #0
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	e00b      	b.n	80047e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	43da      	mvns	r2, r3
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	4013      	ands	r3, r2
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	bf14      	ite	ne
 80047dc:	2301      	movne	r3, #1
 80047de:	2300      	moveq	r3, #0
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d18d      	bne.n	8004702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047fc:	e02d      	b.n	800485a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 f878 	bl	80048f4 <I2C_IsAcknowledgeFailed>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d001      	beq.n	800480e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e02d      	b.n	800486a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004814:	d021      	beq.n	800485a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004816:	f7fe fc31 	bl	800307c <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	429a      	cmp	r2, r3
 8004824:	d302      	bcc.n	800482c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d116      	bne.n	800485a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2220      	movs	r2, #32
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	f043 0220 	orr.w	r2, r3, #32
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e007      	b.n	800486a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004864:	2b80      	cmp	r3, #128	; 0x80
 8004866:	d1ca      	bne.n	80047fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b084      	sub	sp, #16
 8004876:	af00      	add	r7, sp, #0
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800487e:	e02d      	b.n	80048dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 f837 	bl	80048f4 <I2C_IsAcknowledgeFailed>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e02d      	b.n	80048ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004896:	d021      	beq.n	80048dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004898:	f7fe fbf0 	bl	800307c <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d302      	bcc.n	80048ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d116      	bne.n	80048dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c8:	f043 0220 	orr.w	r2, r3, #32
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e007      	b.n	80048ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d1ca      	bne.n	8004880 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800490a:	d11b      	bne.n	8004944 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004914:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2220      	movs	r2, #32
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	f043 0204 	orr.w	r2, r3, #4
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e000      	b.n	8004946 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr

08004950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e272      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b00      	cmp	r3, #0
 800496c:	f000 8087 	beq.w	8004a7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004970:	4b92      	ldr	r3, [pc, #584]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 030c 	and.w	r3, r3, #12
 8004978:	2b04      	cmp	r3, #4
 800497a:	d00c      	beq.n	8004996 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800497c:	4b8f      	ldr	r3, [pc, #572]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f003 030c 	and.w	r3, r3, #12
 8004984:	2b08      	cmp	r3, #8
 8004986:	d112      	bne.n	80049ae <HAL_RCC_OscConfig+0x5e>
 8004988:	4b8c      	ldr	r3, [pc, #560]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004994:	d10b      	bne.n	80049ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004996:	4b89      	ldr	r3, [pc, #548]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d06c      	beq.n	8004a7c <HAL_RCC_OscConfig+0x12c>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d168      	bne.n	8004a7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e24c      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b6:	d106      	bne.n	80049c6 <HAL_RCC_OscConfig+0x76>
 80049b8:	4b80      	ldr	r3, [pc, #512]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a7f      	ldr	r2, [pc, #508]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c2:	6013      	str	r3, [r2, #0]
 80049c4:	e02e      	b.n	8004a24 <HAL_RCC_OscConfig+0xd4>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10c      	bne.n	80049e8 <HAL_RCC_OscConfig+0x98>
 80049ce:	4b7b      	ldr	r3, [pc, #492]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a7a      	ldr	r2, [pc, #488]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	4b78      	ldr	r3, [pc, #480]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a77      	ldr	r2, [pc, #476]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049e4:	6013      	str	r3, [r2, #0]
 80049e6:	e01d      	b.n	8004a24 <HAL_RCC_OscConfig+0xd4>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049f0:	d10c      	bne.n	8004a0c <HAL_RCC_OscConfig+0xbc>
 80049f2:	4b72      	ldr	r3, [pc, #456]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a71      	ldr	r2, [pc, #452]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 80049f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	4b6f      	ldr	r3, [pc, #444]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a6e      	ldr	r2, [pc, #440]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e00b      	b.n	8004a24 <HAL_RCC_OscConfig+0xd4>
 8004a0c:	4b6b      	ldr	r3, [pc, #428]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a6a      	ldr	r2, [pc, #424]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a16:	6013      	str	r3, [r2, #0]
 8004a18:	4b68      	ldr	r3, [pc, #416]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a67      	ldr	r2, [pc, #412]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d013      	beq.n	8004a54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2c:	f7fe fb26 	bl	800307c <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a34:	f7fe fb22 	bl	800307c <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b64      	cmp	r3, #100	; 0x64
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e200      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a46:	4b5d      	ldr	r3, [pc, #372]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0xe4>
 8004a52:	e014      	b.n	8004a7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a54:	f7fe fb12 	bl	800307c <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a5c:	f7fe fb0e 	bl	800307c <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b64      	cmp	r3, #100	; 0x64
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e1ec      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a6e:	4b53      	ldr	r3, [pc, #332]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1f0      	bne.n	8004a5c <HAL_RCC_OscConfig+0x10c>
 8004a7a:	e000      	b.n	8004a7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d063      	beq.n	8004b52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a8a:	4b4c      	ldr	r3, [pc, #304]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00b      	beq.n	8004aae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004a96:	4b49      	ldr	r3, [pc, #292]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f003 030c 	and.w	r3, r3, #12
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d11c      	bne.n	8004adc <HAL_RCC_OscConfig+0x18c>
 8004aa2:	4b46      	ldr	r3, [pc, #280]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d116      	bne.n	8004adc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aae:	4b43      	ldr	r3, [pc, #268]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d005      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x176>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d001      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e1c0      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac6:	4b3d      	ldr	r3, [pc, #244]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	4939      	ldr	r1, [pc, #228]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ada:	e03a      	b.n	8004b52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d020      	beq.n	8004b26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ae4:	4b36      	ldr	r3, [pc, #216]	; (8004bc0 <HAL_RCC_OscConfig+0x270>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aea:	f7fe fac7 	bl	800307c <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004af2:	f7fe fac3 	bl	800307c <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e1a1      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b04:	4b2d      	ldr	r3, [pc, #180]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0f0      	beq.n	8004af2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b10:	4b2a      	ldr	r3, [pc, #168]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	4927      	ldr	r1, [pc, #156]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	600b      	str	r3, [r1, #0]
 8004b24:	e015      	b.n	8004b52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b26:	4b26      	ldr	r3, [pc, #152]	; (8004bc0 <HAL_RCC_OscConfig+0x270>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2c:	f7fe faa6 	bl	800307c <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b34:	f7fe faa2 	bl	800307c <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e180      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b46:	4b1d      	ldr	r3, [pc, #116]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f0      	bne.n	8004b34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0308 	and.w	r3, r3, #8
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d03a      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d019      	beq.n	8004b9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b66:	4b17      	ldr	r3, [pc, #92]	; (8004bc4 <HAL_RCC_OscConfig+0x274>)
 8004b68:	2201      	movs	r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b6c:	f7fe fa86 	bl	800307c <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b74:	f7fe fa82 	bl	800307c <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e160      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b86:	4b0d      	ldr	r3, [pc, #52]	; (8004bbc <HAL_RCC_OscConfig+0x26c>)
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0f0      	beq.n	8004b74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004b92:	2001      	movs	r0, #1
 8004b94:	f000 fad8 	bl	8005148 <RCC_Delay>
 8004b98:	e01c      	b.n	8004bd4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b9a:	4b0a      	ldr	r3, [pc, #40]	; (8004bc4 <HAL_RCC_OscConfig+0x274>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ba0:	f7fe fa6c 	bl	800307c <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba6:	e00f      	b.n	8004bc8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ba8:	f7fe fa68 	bl	800307c <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d908      	bls.n	8004bc8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e146      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
 8004bba:	bf00      	nop
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	42420000 	.word	0x42420000
 8004bc4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bc8:	4b92      	ldr	r3, [pc, #584]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1e9      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0304 	and.w	r3, r3, #4
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 80a6 	beq.w	8004d2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004be2:	2300      	movs	r3, #0
 8004be4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004be6:	4b8b      	ldr	r3, [pc, #556]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10d      	bne.n	8004c0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bf2:	4b88      	ldr	r3, [pc, #544]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	4a87      	ldr	r2, [pc, #540]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bfc:	61d3      	str	r3, [r2, #28]
 8004bfe:	4b85      	ldr	r3, [pc, #532]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c06:	60bb      	str	r3, [r7, #8]
 8004c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c0e:	4b82      	ldr	r3, [pc, #520]	; (8004e18 <HAL_RCC_OscConfig+0x4c8>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d118      	bne.n	8004c4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c1a:	4b7f      	ldr	r3, [pc, #508]	; (8004e18 <HAL_RCC_OscConfig+0x4c8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a7e      	ldr	r2, [pc, #504]	; (8004e18 <HAL_RCC_OscConfig+0x4c8>)
 8004c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c26:	f7fe fa29 	bl	800307c <HAL_GetTick>
 8004c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2c:	e008      	b.n	8004c40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c2e:	f7fe fa25 	bl	800307c <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	2b64      	cmp	r3, #100	; 0x64
 8004c3a:	d901      	bls.n	8004c40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e103      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c40:	4b75      	ldr	r3, [pc, #468]	; (8004e18 <HAL_RCC_OscConfig+0x4c8>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d0f0      	beq.n	8004c2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d106      	bne.n	8004c62 <HAL_RCC_OscConfig+0x312>
 8004c54:	4b6f      	ldr	r3, [pc, #444]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	4a6e      	ldr	r2, [pc, #440]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c5a:	f043 0301 	orr.w	r3, r3, #1
 8004c5e:	6213      	str	r3, [r2, #32]
 8004c60:	e02d      	b.n	8004cbe <HAL_RCC_OscConfig+0x36e>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10c      	bne.n	8004c84 <HAL_RCC_OscConfig+0x334>
 8004c6a:	4b6a      	ldr	r3, [pc, #424]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	4a69      	ldr	r2, [pc, #420]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c70:	f023 0301 	bic.w	r3, r3, #1
 8004c74:	6213      	str	r3, [r2, #32]
 8004c76:	4b67      	ldr	r3, [pc, #412]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	4a66      	ldr	r2, [pc, #408]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c7c:	f023 0304 	bic.w	r3, r3, #4
 8004c80:	6213      	str	r3, [r2, #32]
 8004c82:	e01c      	b.n	8004cbe <HAL_RCC_OscConfig+0x36e>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	2b05      	cmp	r3, #5
 8004c8a:	d10c      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x356>
 8004c8c:	4b61      	ldr	r3, [pc, #388]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	4a60      	ldr	r2, [pc, #384]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c92:	f043 0304 	orr.w	r3, r3, #4
 8004c96:	6213      	str	r3, [r2, #32]
 8004c98:	4b5e      	ldr	r3, [pc, #376]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	4a5d      	ldr	r2, [pc, #372]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004c9e:	f043 0301 	orr.w	r3, r3, #1
 8004ca2:	6213      	str	r3, [r2, #32]
 8004ca4:	e00b      	b.n	8004cbe <HAL_RCC_OscConfig+0x36e>
 8004ca6:	4b5b      	ldr	r3, [pc, #364]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	4a5a      	ldr	r2, [pc, #360]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004cac:	f023 0301 	bic.w	r3, r3, #1
 8004cb0:	6213      	str	r3, [r2, #32]
 8004cb2:	4b58      	ldr	r3, [pc, #352]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004cb4:	6a1b      	ldr	r3, [r3, #32]
 8004cb6:	4a57      	ldr	r2, [pc, #348]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004cb8:	f023 0304 	bic.w	r3, r3, #4
 8004cbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d015      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc6:	f7fe f9d9 	bl	800307c <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ccc:	e00a      	b.n	8004ce4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cce:	f7fe f9d5 	bl	800307c <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e0b1      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce4:	4b4b      	ldr	r3, [pc, #300]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0ee      	beq.n	8004cce <HAL_RCC_OscConfig+0x37e>
 8004cf0:	e014      	b.n	8004d1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cf2:	f7fe f9c3 	bl	800307c <HAL_GetTick>
 8004cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cf8:	e00a      	b.n	8004d10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cfa:	f7fe f9bf 	bl	800307c <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e09b      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d10:	4b40      	ldr	r3, [pc, #256]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1ee      	bne.n	8004cfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d1c:	7dfb      	ldrb	r3, [r7, #23]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d105      	bne.n	8004d2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d22:	4b3c      	ldr	r3, [pc, #240]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	4a3b      	ldr	r2, [pc, #236]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	69db      	ldr	r3, [r3, #28]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 8087 	beq.w	8004e46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d38:	4b36      	ldr	r3, [pc, #216]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 030c 	and.w	r3, r3, #12
 8004d40:	2b08      	cmp	r3, #8
 8004d42:	d061      	beq.n	8004e08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	69db      	ldr	r3, [r3, #28]
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d146      	bne.n	8004dda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d4c:	4b33      	ldr	r3, [pc, #204]	; (8004e1c <HAL_RCC_OscConfig+0x4cc>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d52:	f7fe f993 	bl	800307c <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d58:	e008      	b.n	8004d6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d5a:	f7fe f98f 	bl	800307c <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d901      	bls.n	8004d6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e06d      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d6c:	4b29      	ldr	r3, [pc, #164]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1f0      	bne.n	8004d5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d80:	d108      	bne.n	8004d94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d82:	4b24      	ldr	r3, [pc, #144]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	4921      	ldr	r1, [pc, #132]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d94:	4b1f      	ldr	r3, [pc, #124]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6a19      	ldr	r1, [r3, #32]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da4:	430b      	orrs	r3, r1
 8004da6:	491b      	ldr	r1, [pc, #108]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dac:	4b1b      	ldr	r3, [pc, #108]	; (8004e1c <HAL_RCC_OscConfig+0x4cc>)
 8004dae:	2201      	movs	r2, #1
 8004db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db2:	f7fe f963 	bl	800307c <HAL_GetTick>
 8004db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004db8:	e008      	b.n	8004dcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dba:	f7fe f95f 	bl	800307c <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e03d      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dcc:	4b11      	ldr	r3, [pc, #68]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d0f0      	beq.n	8004dba <HAL_RCC_OscConfig+0x46a>
 8004dd8:	e035      	b.n	8004e46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dda:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <HAL_RCC_OscConfig+0x4cc>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de0:	f7fe f94c 	bl	800307c <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004de8:	f7fe f948 	bl	800307c <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e026      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dfa:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <HAL_RCC_OscConfig+0x4c4>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1f0      	bne.n	8004de8 <HAL_RCC_OscConfig+0x498>
 8004e06:	e01e      	b.n	8004e46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	69db      	ldr	r3, [r3, #28]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d107      	bne.n	8004e20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e019      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
 8004e14:	40021000 	.word	0x40021000
 8004e18:	40007000 	.word	0x40007000
 8004e1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e20:	4b0b      	ldr	r3, [pc, #44]	; (8004e50 <HAL_RCC_OscConfig+0x500>)
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d106      	bne.n	8004e42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d001      	beq.n	8004e46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e000      	b.n	8004e48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	40021000 	.word	0x40021000

08004e54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e0d0      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e68:	4b6a      	ldr	r3, [pc, #424]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	683a      	ldr	r2, [r7, #0]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d910      	bls.n	8004e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e76:	4b67      	ldr	r3, [pc, #412]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f023 0207 	bic.w	r2, r3, #7
 8004e7e:	4965      	ldr	r1, [pc, #404]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e86:	4b63      	ldr	r3, [pc, #396]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d001      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0b8      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d020      	beq.n	8004ee6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0304 	and.w	r3, r3, #4
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004eb0:	4b59      	ldr	r3, [pc, #356]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	4a58      	ldr	r2, [pc, #352]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004eb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004eba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d005      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ec8:	4b53      	ldr	r3, [pc, #332]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4a52      	ldr	r2, [pc, #328]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004ece:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004ed2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed4:	4b50      	ldr	r3, [pc, #320]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	494d      	ldr	r1, [pc, #308]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d040      	beq.n	8004f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d107      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004efa:	4b47      	ldr	r3, [pc, #284]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d115      	bne.n	8004f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e07f      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d107      	bne.n	8004f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f12:	4b41      	ldr	r3, [pc, #260]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d109      	bne.n	8004f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e073      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f22:	4b3d      	ldr	r3, [pc, #244]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e06b      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f32:	4b39      	ldr	r3, [pc, #228]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f023 0203 	bic.w	r2, r3, #3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	4936      	ldr	r1, [pc, #216]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f44:	f7fe f89a 	bl	800307c <HAL_GetTick>
 8004f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f4a:	e00a      	b.n	8004f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f4c:	f7fe f896 	bl	800307c <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e053      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f62:	4b2d      	ldr	r3, [pc, #180]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f003 020c 	and.w	r2, r3, #12
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d1eb      	bne.n	8004f4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f74:	4b27      	ldr	r3, [pc, #156]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0307 	and.w	r3, r3, #7
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d210      	bcs.n	8004fa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f82:	4b24      	ldr	r3, [pc, #144]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f023 0207 	bic.w	r2, r3, #7
 8004f8a:	4922      	ldr	r1, [pc, #136]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f92:	4b20      	ldr	r3, [pc, #128]	; (8005014 <HAL_RCC_ClockConfig+0x1c0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d001      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e032      	b.n	800500a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d008      	beq.n	8004fc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fb0:	4b19      	ldr	r3, [pc, #100]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	4916      	ldr	r1, [pc, #88]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0308 	and.w	r3, r3, #8
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d009      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004fce:	4b12      	ldr	r3, [pc, #72]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	490e      	ldr	r1, [pc, #56]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004fe2:	f000 f821 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	4b0b      	ldr	r3, [pc, #44]	; (8005018 <HAL_RCC_ClockConfig+0x1c4>)
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f003 030f 	and.w	r3, r3, #15
 8004ff2:	490a      	ldr	r1, [pc, #40]	; (800501c <HAL_RCC_ClockConfig+0x1c8>)
 8004ff4:	5ccb      	ldrb	r3, [r1, r3]
 8004ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8004ffa:	4a09      	ldr	r2, [pc, #36]	; (8005020 <HAL_RCC_ClockConfig+0x1cc>)
 8004ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ffe:	4b09      	ldr	r3, [pc, #36]	; (8005024 <HAL_RCC_ClockConfig+0x1d0>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4618      	mov	r0, r3
 8005004:	f7fd fff8 	bl	8002ff8 <HAL_InitTick>

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40022000 	.word	0x40022000
 8005018:	40021000 	.word	0x40021000
 800501c:	08008ed0 	.word	0x08008ed0
 8005020:	200000c0 	.word	0x200000c0
 8005024:	200000c4 	.word	0x200000c4

08005028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005028:	b490      	push	{r4, r7}
 800502a:	b08a      	sub	sp, #40	; 0x28
 800502c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800502e:	4b29      	ldr	r3, [pc, #164]	; (80050d4 <HAL_RCC_GetSysClockFreq+0xac>)
 8005030:	1d3c      	adds	r4, r7, #4
 8005032:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005034:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005038:	f240 2301 	movw	r3, #513	; 0x201
 800503c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	61fb      	str	r3, [r7, #28]
 8005042:	2300      	movs	r3, #0
 8005044:	61bb      	str	r3, [r7, #24]
 8005046:	2300      	movs	r3, #0
 8005048:	627b      	str	r3, [r7, #36]	; 0x24
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800504e:	2300      	movs	r3, #0
 8005050:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005052:	4b21      	ldr	r3, [pc, #132]	; (80050d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	f003 030c 	and.w	r3, r3, #12
 800505e:	2b04      	cmp	r3, #4
 8005060:	d002      	beq.n	8005068 <HAL_RCC_GetSysClockFreq+0x40>
 8005062:	2b08      	cmp	r3, #8
 8005064:	d003      	beq.n	800506e <HAL_RCC_GetSysClockFreq+0x46>
 8005066:	e02b      	b.n	80050c0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005068:	4b1c      	ldr	r3, [pc, #112]	; (80050dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800506a:	623b      	str	r3, [r7, #32]
      break;
 800506c:	e02b      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	0c9b      	lsrs	r3, r3, #18
 8005072:	f003 030f 	and.w	r3, r3, #15
 8005076:	3328      	adds	r3, #40	; 0x28
 8005078:	443b      	add	r3, r7
 800507a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800507e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d012      	beq.n	80050b0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800508a:	4b13      	ldr	r3, [pc, #76]	; (80050d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	0c5b      	lsrs	r3, r3, #17
 8005090:	f003 0301 	and.w	r3, r3, #1
 8005094:	3328      	adds	r3, #40	; 0x28
 8005096:	443b      	add	r3, r7
 8005098:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800509c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	4a0e      	ldr	r2, [pc, #56]	; (80050dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80050a2:	fb03 f202 	mul.w	r2, r3, r2
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
 80050ae:	e004      	b.n	80050ba <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	4a0b      	ldr	r2, [pc, #44]	; (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050b4:	fb02 f303 	mul.w	r3, r2, r3
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80050ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050bc:	623b      	str	r3, [r7, #32]
      break;
 80050be:	e002      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80050c0:	4b06      	ldr	r3, [pc, #24]	; (80050dc <HAL_RCC_GetSysClockFreq+0xb4>)
 80050c2:	623b      	str	r3, [r7, #32]
      break;
 80050c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050c6:	6a3b      	ldr	r3, [r7, #32]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3728      	adds	r7, #40	; 0x28
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bc90      	pop	{r4, r7}
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	080079f8 	.word	0x080079f8
 80050d8:	40021000 	.word	0x40021000
 80050dc:	007a1200 	.word	0x007a1200
 80050e0:	003d0900 	.word	0x003d0900

080050e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050e8:	4b02      	ldr	r3, [pc, #8]	; (80050f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80050ea:	681b      	ldr	r3, [r3, #0]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bc80      	pop	{r7}
 80050f2:	4770      	bx	lr
 80050f4:	200000c0 	.word	0x200000c0

080050f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050fc:	f7ff fff2 	bl	80050e4 <HAL_RCC_GetHCLKFreq>
 8005100:	4602      	mov	r2, r0
 8005102:	4b05      	ldr	r3, [pc, #20]	; (8005118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	0a1b      	lsrs	r3, r3, #8
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	4903      	ldr	r1, [pc, #12]	; (800511c <HAL_RCC_GetPCLK1Freq+0x24>)
 800510e:	5ccb      	ldrb	r3, [r1, r3]
 8005110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005114:	4618      	mov	r0, r3
 8005116:	bd80      	pop	{r7, pc}
 8005118:	40021000 	.word	0x40021000
 800511c:	08008ee0 	.word	0x08008ee0

08005120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005124:	f7ff ffde 	bl	80050e4 <HAL_RCC_GetHCLKFreq>
 8005128:	4602      	mov	r2, r0
 800512a:	4b05      	ldr	r3, [pc, #20]	; (8005140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	0adb      	lsrs	r3, r3, #11
 8005130:	f003 0307 	and.w	r3, r3, #7
 8005134:	4903      	ldr	r1, [pc, #12]	; (8005144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005136:	5ccb      	ldrb	r3, [r1, r3]
 8005138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800513c:	4618      	mov	r0, r3
 800513e:	bd80      	pop	{r7, pc}
 8005140:	40021000 	.word	0x40021000
 8005144:	08008ee0 	.word	0x08008ee0

08005148 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005148:	b480      	push	{r7}
 800514a:	b085      	sub	sp, #20
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005150:	4b0a      	ldr	r3, [pc, #40]	; (800517c <RCC_Delay+0x34>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a0a      	ldr	r2, [pc, #40]	; (8005180 <RCC_Delay+0x38>)
 8005156:	fba2 2303 	umull	r2, r3, r2, r3
 800515a:	0a5b      	lsrs	r3, r3, #9
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	fb02 f303 	mul.w	r3, r2, r3
 8005162:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005164:	bf00      	nop
  }
  while (Delay --);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	1e5a      	subs	r2, r3, #1
 800516a:	60fa      	str	r2, [r7, #12]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1f9      	bne.n	8005164 <RCC_Delay+0x1c>
}
 8005170:	bf00      	nop
 8005172:	bf00      	nop
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	bc80      	pop	{r7}
 800517a:	4770      	bx	lr
 800517c:	200000c0 	.word	0x200000c0
 8005180:	10624dd3 	.word	0x10624dd3

08005184 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800518c:	2300      	movs	r3, #0
 800518e:	613b      	str	r3, [r7, #16]
 8005190:	2300      	movs	r3, #0
 8005192:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0301 	and.w	r3, r3, #1
 800519c:	2b00      	cmp	r3, #0
 800519e:	d07d      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80051a0:	2300      	movs	r3, #0
 80051a2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051a4:	4b4f      	ldr	r3, [pc, #316]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051a6:	69db      	ldr	r3, [r3, #28]
 80051a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d10d      	bne.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b0:	4b4c      	ldr	r3, [pc, #304]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	4a4b      	ldr	r2, [pc, #300]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051ba:	61d3      	str	r3, [r2, #28]
 80051bc:	4b49      	ldr	r3, [pc, #292]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051c4:	60bb      	str	r3, [r7, #8]
 80051c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051c8:	2301      	movs	r3, #1
 80051ca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051cc:	4b46      	ldr	r3, [pc, #280]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d118      	bne.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051d8:	4b43      	ldr	r3, [pc, #268]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a42      	ldr	r2, [pc, #264]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051e4:	f7fd ff4a 	bl	800307c <HAL_GetTick>
 80051e8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ea:	e008      	b.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ec:	f7fd ff46 	bl	800307c <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b64      	cmp	r3, #100	; 0x64
 80051f8:	d901      	bls.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e06d      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051fe:	4b3a      	ldr	r3, [pc, #232]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0f0      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800520a:	4b36      	ldr	r3, [pc, #216]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005212:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d02e      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	429a      	cmp	r2, r3
 8005226:	d027      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005228:	4b2e      	ldr	r3, [pc, #184]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005230:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005232:	4b2e      	ldr	r3, [pc, #184]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005234:	2201      	movs	r2, #1
 8005236:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005238:	4b2c      	ldr	r3, [pc, #176]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800523e:	4a29      	ldr	r2, [pc, #164]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d014      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800524e:	f7fd ff15 	bl	800307c <HAL_GetTick>
 8005252:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005254:	e00a      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005256:	f7fd ff11 	bl	800307c <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	f241 3288 	movw	r2, #5000	; 0x1388
 8005264:	4293      	cmp	r3, r2
 8005266:	d901      	bls.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e036      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800526c:	4b1d      	ldr	r3, [pc, #116]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0ee      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005278:	4b1a      	ldr	r3, [pc, #104]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	4917      	ldr	r1, [pc, #92]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005286:	4313      	orrs	r3, r2
 8005288:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800528a:	7dfb      	ldrb	r3, [r7, #23]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d105      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005290:	4b14      	ldr	r3, [pc, #80]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	4a13      	ldr	r2, [pc, #76]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005296:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800529a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d008      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052a8:	4b0e      	ldr	r3, [pc, #56]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	490b      	ldr	r1, [pc, #44]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0310 	and.w	r3, r3, #16
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d008      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052c6:	4b07      	ldr	r3, [pc, #28]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	4904      	ldr	r1, [pc, #16]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	40007000 	.word	0x40007000
 80052ec:	42420440 	.word	0x42420440

080052f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e076      	b.n	80053f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	2b00      	cmp	r3, #0
 8005308:	d108      	bne.n	800531c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005312:	d009      	beq.n	8005328 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	61da      	str	r2, [r3, #28]
 800531a:	e005      	b.n	8005328 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d106      	bne.n	8005348 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f7fd f878 	bl	8002438 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2202      	movs	r2, #2
 800534c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800535e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005370:	431a      	orrs	r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005398:	431a      	orrs	r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a1b      	ldr	r3, [r3, #32]
 80053a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ac:	ea42 0103 	orr.w	r1, r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	0c1a      	lsrs	r2, r3, #16
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f002 0204 	and.w	r2, r2, #4
 80053ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	69da      	ldr	r2, [r3, #28]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3708      	adds	r7, #8
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	603b      	str	r3, [r7, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005408:	2300      	movs	r3, #0
 800540a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_SPI_Transmit+0x22>
 8005416:	2302      	movs	r3, #2
 8005418:	e126      	b.n	8005668 <HAL_SPI_Transmit+0x270>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005422:	f7fd fe2b 	bl	800307c <HAL_GetTick>
 8005426:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005428:	88fb      	ldrh	r3, [r7, #6]
 800542a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b01      	cmp	r3, #1
 8005436:	d002      	beq.n	800543e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005438:	2302      	movs	r3, #2
 800543a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800543c:	e10b      	b.n	8005656 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <HAL_SPI_Transmit+0x52>
 8005444:	88fb      	ldrh	r3, [r7, #6]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d102      	bne.n	8005450 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800544e:	e102      	b.n	8005656 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2203      	movs	r2, #3
 8005454:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	68ba      	ldr	r2, [r7, #8]
 8005462:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	88fa      	ldrh	r2, [r7, #6]
 8005468:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	88fa      	ldrh	r2, [r7, #6]
 800546e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005496:	d10f      	bne.n	80054b8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c2:	2b40      	cmp	r3, #64	; 0x40
 80054c4:	d007      	beq.n	80054d6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054de:	d14b      	bne.n	8005578 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_SPI_Transmit+0xf6>
 80054e8:	8afb      	ldrh	r3, [r7, #22]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d13e      	bne.n	800556c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f2:	881a      	ldrh	r2, [r3, #0]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fe:	1c9a      	adds	r2, r3, #2
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005508:	b29b      	uxth	r3, r3
 800550a:	3b01      	subs	r3, #1
 800550c:	b29a      	uxth	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005512:	e02b      	b.n	800556c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 0302 	and.w	r3, r3, #2
 800551e:	2b02      	cmp	r3, #2
 8005520:	d112      	bne.n	8005548 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005526:	881a      	ldrh	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005532:	1c9a      	adds	r2, r3, #2
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	86da      	strh	r2, [r3, #54]	; 0x36
 8005546:	e011      	b.n	800556c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005548:	f7fd fd98 	bl	800307c <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	429a      	cmp	r2, r3
 8005556:	d803      	bhi.n	8005560 <HAL_SPI_Transmit+0x168>
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800555e:	d102      	bne.n	8005566 <HAL_SPI_Transmit+0x16e>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d102      	bne.n	800556c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	77fb      	strb	r3, [r7, #31]
          goto error;
 800556a:	e074      	b.n	8005656 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1ce      	bne.n	8005514 <HAL_SPI_Transmit+0x11c>
 8005576:	e04c      	b.n	8005612 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d002      	beq.n	8005586 <HAL_SPI_Transmit+0x18e>
 8005580:	8afb      	ldrh	r3, [r7, #22]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d140      	bne.n	8005608 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	330c      	adds	r3, #12
 8005590:	7812      	ldrb	r2, [r2, #0]
 8005592:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005598:	1c5a      	adds	r2, r3, #1
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80055ac:	e02c      	b.n	8005608 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d113      	bne.n	80055e4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	330c      	adds	r3, #12
 80055c6:	7812      	ldrb	r2, [r2, #0]
 80055c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ce:	1c5a      	adds	r2, r3, #1
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d8:	b29b      	uxth	r3, r3
 80055da:	3b01      	subs	r3, #1
 80055dc:	b29a      	uxth	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80055e2:	e011      	b.n	8005608 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055e4:	f7fd fd4a 	bl	800307c <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d803      	bhi.n	80055fc <HAL_SPI_Transmit+0x204>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055fa:	d102      	bne.n	8005602 <HAL_SPI_Transmit+0x20a>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d102      	bne.n	8005608 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005606:	e026      	b.n	8005656 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800560c:	b29b      	uxth	r3, r3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1cd      	bne.n	80055ae <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	6839      	ldr	r1, [r7, #0]
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f000 f8b2 	bl	8005780 <SPI_EndRxTxTransaction>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d002      	beq.n	8005628 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2220      	movs	r2, #32
 8005626:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10a      	bne.n	8005646 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005630:	2300      	movs	r3, #0
 8005632:	613b      	str	r3, [r7, #16]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	613b      	str	r3, [r7, #16]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	613b      	str	r3, [r7, #16]
 8005644:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564a:	2b00      	cmp	r3, #0
 800564c:	d002      	beq.n	8005654 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	77fb      	strb	r3, [r7, #31]
 8005652:	e000      	b.n	8005656 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005654:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005666:	7ffb      	ldrb	r3, [r7, #31]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3720      	adds	r7, #32
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b088      	sub	sp, #32
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	603b      	str	r3, [r7, #0]
 800567c:	4613      	mov	r3, r2
 800567e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005680:	f7fd fcfc 	bl	800307c <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005688:	1a9b      	subs	r3, r3, r2
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	4413      	add	r3, r2
 800568e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005690:	f7fd fcf4 	bl	800307c <HAL_GetTick>
 8005694:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005696:	4b39      	ldr	r3, [pc, #228]	; (800577c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	015b      	lsls	r3, r3, #5
 800569c:	0d1b      	lsrs	r3, r3, #20
 800569e:	69fa      	ldr	r2, [r7, #28]
 80056a0:	fb02 f303 	mul.w	r3, r2, r3
 80056a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056a6:	e054      	b.n	8005752 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056ae:	d050      	beq.n	8005752 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056b0:	f7fd fce4 	bl	800307c <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d902      	bls.n	80056c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d13d      	bne.n	8005742 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80056d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056de:	d111      	bne.n	8005704 <SPI_WaitFlagStateUntilTimeout+0x94>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056e8:	d004      	beq.n	80056f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056f2:	d107      	bne.n	8005704 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005702:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005708:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800570c:	d10f      	bne.n	800572e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800571c:	601a      	str	r2, [r3, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800572c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e017      	b.n	8005772 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	3b01      	subs	r3, #1
 8005750:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	4013      	ands	r3, r2
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	429a      	cmp	r2, r3
 8005760:	bf0c      	ite	eq
 8005762:	2301      	moveq	r3, #1
 8005764:	2300      	movne	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	461a      	mov	r2, r3
 800576a:	79fb      	ldrb	r3, [r7, #7]
 800576c:	429a      	cmp	r2, r3
 800576e:	d19b      	bne.n	80056a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3720      	adds	r7, #32
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	200000c0 	.word	0x200000c0

08005780 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af02      	add	r7, sp, #8
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	2200      	movs	r2, #0
 8005794:	2180      	movs	r1, #128	; 0x80
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f7ff ff6a 	bl	8005670 <SPI_WaitFlagStateUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d007      	beq.n	80057b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a6:	f043 0220 	orr.w	r2, r3, #32
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e000      	b.n	80057b4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e041      	b.n	8005852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d106      	bne.n	80057e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7fd fb0e 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3304      	adds	r3, #4
 80057f8:	4619      	mov	r1, r3
 80057fa:	4610      	mov	r0, r2
 80057fc:	f000 fa70 	bl	8005ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
	...

0800585c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b01      	cmp	r3, #1
 800586e:	d001      	beq.n	8005874 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e03a      	b.n	80058ea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a18      	ldr	r2, [pc, #96]	; (80058f4 <HAL_TIM_Base_Start_IT+0x98>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d00e      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x58>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800589e:	d009      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x58>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a14      	ldr	r2, [pc, #80]	; (80058f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d004      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x58>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a13      	ldr	r2, [pc, #76]	; (80058fc <HAL_TIM_Base_Start_IT+0xa0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d111      	bne.n	80058d8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2b06      	cmp	r3, #6
 80058c4:	d010      	beq.n	80058e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f042 0201 	orr.w	r2, r2, #1
 80058d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058d6:	e007      	b.n	80058e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bc80      	pop	{r7}
 80058f2:	4770      	bx	lr
 80058f4:	40012c00 	.word	0x40012c00
 80058f8:	40000400 	.word	0x40000400
 80058fc:	40000800 	.word	0x40000800

08005900 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	f003 0302 	and.w	r3, r3, #2
 8005912:	2b02      	cmp	r3, #2
 8005914:	d122      	bne.n	800595c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	2b02      	cmp	r3, #2
 8005922:	d11b      	bne.n	800595c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f06f 0202 	mvn.w	r2, #2
 800592c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f9b1 	bl	8005caa <HAL_TIM_IC_CaptureCallback>
 8005948:	e005      	b.n	8005956 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f9a4 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f9b3 	bl	8005cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b04      	cmp	r3, #4
 8005968:	d122      	bne.n	80059b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	2b04      	cmp	r3, #4
 8005976:	d11b      	bne.n	80059b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f06f 0204 	mvn.w	r2, #4
 8005980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2202      	movs	r2, #2
 8005986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005992:	2b00      	cmp	r3, #0
 8005994:	d003      	beq.n	800599e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f987 	bl	8005caa <HAL_TIM_IC_CaptureCallback>
 800599c:	e005      	b.n	80059aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f97a 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f989 	bl	8005cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b08      	cmp	r3, #8
 80059bc:	d122      	bne.n	8005a04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f003 0308 	and.w	r3, r3, #8
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d11b      	bne.n	8005a04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f06f 0208 	mvn.w	r2, #8
 80059d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2204      	movs	r2, #4
 80059da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	f003 0303 	and.w	r3, r3, #3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f95d 	bl	8005caa <HAL_TIM_IC_CaptureCallback>
 80059f0:	e005      	b.n	80059fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f950 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 f95f 	bl	8005cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	2b10      	cmp	r3, #16
 8005a10:	d122      	bne.n	8005a58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	f003 0310 	and.w	r3, r3, #16
 8005a1c:	2b10      	cmp	r3, #16
 8005a1e:	d11b      	bne.n	8005a58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f06f 0210 	mvn.w	r2, #16
 8005a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2208      	movs	r2, #8
 8005a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d003      	beq.n	8005a46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f933 	bl	8005caa <HAL_TIM_IC_CaptureCallback>
 8005a44:	e005      	b.n	8005a52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f926 	bl	8005c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f935 	bl	8005cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d10e      	bne.n	8005a84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	f003 0301 	and.w	r3, r3, #1
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d107      	bne.n	8005a84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f06f 0201 	mvn.w	r2, #1
 8005a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fc fbf2 	bl	8002268 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a8e:	2b80      	cmp	r3, #128	; 0x80
 8005a90:	d10e      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a9c:	2b80      	cmp	r3, #128	; 0x80
 8005a9e:	d107      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fa77 	bl	8005f9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aba:	2b40      	cmp	r3, #64	; 0x40
 8005abc:	d10e      	bne.n	8005adc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac8:	2b40      	cmp	r3, #64	; 0x40
 8005aca:	d107      	bne.n	8005adc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f8f9 	bl	8005cce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	f003 0320 	and.w	r3, r3, #32
 8005ae6:	2b20      	cmp	r3, #32
 8005ae8:	d10e      	bne.n	8005b08 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f003 0320 	and.w	r3, r3, #32
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	d107      	bne.n	8005b08 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f06f 0220 	mvn.w	r2, #32
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fa42 	bl	8005f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b08:	bf00      	nop
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d101      	bne.n	8005b28 <HAL_TIM_ConfigClockSource+0x18>
 8005b24:	2302      	movs	r3, #2
 8005b26:	e0b3      	b.n	8005c90 <HAL_TIM_ConfigClockSource+0x180>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2202      	movs	r2, #2
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b4e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b60:	d03e      	beq.n	8005be0 <HAL_TIM_ConfigClockSource+0xd0>
 8005b62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b66:	f200 8087 	bhi.w	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b6e:	f000 8085 	beq.w	8005c7c <HAL_TIM_ConfigClockSource+0x16c>
 8005b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b76:	d87f      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005b78:	2b70      	cmp	r3, #112	; 0x70
 8005b7a:	d01a      	beq.n	8005bb2 <HAL_TIM_ConfigClockSource+0xa2>
 8005b7c:	2b70      	cmp	r3, #112	; 0x70
 8005b7e:	d87b      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005b80:	2b60      	cmp	r3, #96	; 0x60
 8005b82:	d050      	beq.n	8005c26 <HAL_TIM_ConfigClockSource+0x116>
 8005b84:	2b60      	cmp	r3, #96	; 0x60
 8005b86:	d877      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005b88:	2b50      	cmp	r3, #80	; 0x50
 8005b8a:	d03c      	beq.n	8005c06 <HAL_TIM_ConfigClockSource+0xf6>
 8005b8c:	2b50      	cmp	r3, #80	; 0x50
 8005b8e:	d873      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005b90:	2b40      	cmp	r3, #64	; 0x40
 8005b92:	d058      	beq.n	8005c46 <HAL_TIM_ConfigClockSource+0x136>
 8005b94:	2b40      	cmp	r3, #64	; 0x40
 8005b96:	d86f      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005b98:	2b30      	cmp	r3, #48	; 0x30
 8005b9a:	d064      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0x156>
 8005b9c:	2b30      	cmp	r3, #48	; 0x30
 8005b9e:	d86b      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005ba0:	2b20      	cmp	r3, #32
 8005ba2:	d060      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0x156>
 8005ba4:	2b20      	cmp	r3, #32
 8005ba6:	d867      	bhi.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d05c      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0x156>
 8005bac:	2b10      	cmp	r3, #16
 8005bae:	d05a      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005bb0:	e062      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6818      	ldr	r0, [r3, #0]
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	6899      	ldr	r1, [r3, #8]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	f000 f966 	bl	8005e92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005bd4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	609a      	str	r2, [r3, #8]
      break;
 8005bde:	e04e      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6818      	ldr	r0, [r3, #0]
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	6899      	ldr	r1, [r3, #8]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	f000 f94f 	bl	8005e92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c02:	609a      	str	r2, [r3, #8]
      break;
 8005c04:	e03b      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6818      	ldr	r0, [r3, #0]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	6859      	ldr	r1, [r3, #4]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	461a      	mov	r2, r3
 8005c14:	f000 f8c6 	bl	8005da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2150      	movs	r1, #80	; 0x50
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 f91d 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 8005c24:	e02b      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6818      	ldr	r0, [r3, #0]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	6859      	ldr	r1, [r3, #4]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	461a      	mov	r2, r3
 8005c34:	f000 f8e4 	bl	8005e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2160      	movs	r1, #96	; 0x60
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f000 f90d 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 8005c44:	e01b      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6818      	ldr	r0, [r3, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	6859      	ldr	r1, [r3, #4]
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	461a      	mov	r2, r3
 8005c54:	f000 f8a6 	bl	8005da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2140      	movs	r1, #64	; 0x40
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 f8fd 	bl	8005e5e <TIM_ITRx_SetConfig>
      break;
 8005c64:	e00b      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4619      	mov	r1, r3
 8005c70:	4610      	mov	r0, r2
 8005c72:	f000 f8f4 	bl	8005e5e <TIM_ITRx_SetConfig>
        break;
 8005c76:	e002      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005c78:	bf00      	nop
 8005c7a:	e000      	b.n	8005c7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005c7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ca0:	bf00      	nop
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bc80      	pop	{r7}
 8005ca8:	4770      	bx	lr

08005caa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b083      	sub	sp, #12
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cb2:	bf00      	nop
 8005cb4:	370c      	adds	r7, #12
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bc80      	pop	{r7}
 8005cba:	4770      	bx	lr

08005cbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bc80      	pop	{r7}
 8005ccc:	4770      	bx	lr

08005cce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b083      	sub	sp, #12
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cd6:	bf00      	nop
 8005cd8:	370c      	adds	r7, #12
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bc80      	pop	{r7}
 8005cde:	4770      	bx	lr

08005ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a29      	ldr	r2, [pc, #164]	; (8005d98 <TIM_Base_SetConfig+0xb8>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d00b      	beq.n	8005d10 <TIM_Base_SetConfig+0x30>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cfe:	d007      	beq.n	8005d10 <TIM_Base_SetConfig+0x30>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a26      	ldr	r2, [pc, #152]	; (8005d9c <TIM_Base_SetConfig+0xbc>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d003      	beq.n	8005d10 <TIM_Base_SetConfig+0x30>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a25      	ldr	r2, [pc, #148]	; (8005da0 <TIM_Base_SetConfig+0xc0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d108      	bne.n	8005d22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a1c      	ldr	r2, [pc, #112]	; (8005d98 <TIM_Base_SetConfig+0xb8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00b      	beq.n	8005d42 <TIM_Base_SetConfig+0x62>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d30:	d007      	beq.n	8005d42 <TIM_Base_SetConfig+0x62>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a19      	ldr	r2, [pc, #100]	; (8005d9c <TIM_Base_SetConfig+0xbc>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d003      	beq.n	8005d42 <TIM_Base_SetConfig+0x62>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a18      	ldr	r2, [pc, #96]	; (8005da0 <TIM_Base_SetConfig+0xc0>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d108      	bne.n	8005d54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	695b      	ldr	r3, [r3, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	689a      	ldr	r2, [r3, #8]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a07      	ldr	r2, [pc, #28]	; (8005d98 <TIM_Base_SetConfig+0xb8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d103      	bne.n	8005d88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	691a      	ldr	r2, [r3, #16]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	615a      	str	r2, [r3, #20]
}
 8005d8e:	bf00      	nop
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr
 8005d98:	40012c00 	.word	0x40012c00
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800

08005da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	f023 0201 	bic.w	r2, r3, #1
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f023 030a 	bic.w	r3, r3, #10
 8005de0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	621a      	str	r2, [r3, #32]
}
 8005df6:	bf00      	nop
 8005df8:	371c      	adds	r7, #28
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc80      	pop	{r7}
 8005dfe:	4770      	bx	lr

08005e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f023 0210 	bic.w	r2, r3, #16
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	031b      	lsls	r3, r3, #12
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	621a      	str	r2, [r3, #32]
}
 8005e54:	bf00      	nop
 8005e56:	371c      	adds	r7, #28
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bc80      	pop	{r7}
 8005e5c:	4770      	bx	lr

08005e5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e5e:	b480      	push	{r7}
 8005e60:	b085      	sub	sp, #20
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
 8005e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	f043 0307 	orr.w	r3, r3, #7
 8005e80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	609a      	str	r2, [r3, #8]
}
 8005e88:	bf00      	nop
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b087      	sub	sp, #28
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	60f8      	str	r0, [r7, #12]
 8005e9a:	60b9      	str	r1, [r7, #8]
 8005e9c:	607a      	str	r2, [r7, #4]
 8005e9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005eac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	021a      	lsls	r2, r3, #8
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	431a      	orrs	r2, r3
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	609a      	str	r2, [r3, #8]
}
 8005ec6:	bf00      	nop
 8005ec8:	371c      	adds	r7, #28
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bc80      	pop	{r7}
 8005ece:	4770      	bx	lr

08005ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	e046      	b.n	8005f76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a16      	ldr	r2, [pc, #88]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d00e      	beq.n	8005f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f34:	d009      	beq.n	8005f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a12      	ldr	r2, [pc, #72]	; (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d004      	beq.n	8005f4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a10      	ldr	r2, [pc, #64]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d10c      	bne.n	8005f64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	68ba      	ldr	r2, [r7, #8]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68ba      	ldr	r2, [r7, #8]
 8005f62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr
 8005f80:	40012c00 	.word	0x40012c00
 8005f84:	40000400 	.word	0x40000400
 8005f88:	40000800 	.word	0x40000800

08005f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bc80      	pop	{r7}
 8005f9c:	4770      	bx	lr

08005f9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fa6:	bf00      	nop
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bc80      	pop	{r7}
 8005fae:	4770      	bx	lr

08005fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e03f      	b.n	8006042 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d106      	bne.n	8005fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f7fc ff7e 	bl	8002ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2224      	movs	r2, #36	; 0x24
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fba9 	bl	800674c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	691a      	ldr	r2, [r3, #16]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2220      	movs	r2, #32
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3708      	adds	r7, #8
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b084      	sub	sp, #16
 800604e:	af00      	add	r7, sp, #0
 8006050:	60f8      	str	r0, [r7, #12]
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	4613      	mov	r3, r2
 8006056:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b20      	cmp	r3, #32
 8006062:	d11d      	bne.n	80060a0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d002      	beq.n	8006070 <HAL_UART_Receive_IT+0x26>
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e016      	b.n	80060a2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800607a:	2b01      	cmp	r3, #1
 800607c:	d101      	bne.n	8006082 <HAL_UART_Receive_IT+0x38>
 800607e:	2302      	movs	r3, #2
 8006080:	e00f      	b.n	80060a2 <HAL_UART_Receive_IT+0x58>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006090:	88fb      	ldrh	r3, [r7, #6]
 8006092:	461a      	mov	r2, r3
 8006094:	68b9      	ldr	r1, [r7, #8]
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f000 f9cf 	bl	800643a <UART_Start_Receive_IT>
 800609c:	4603      	mov	r3, r0
 800609e:	e000      	b.n	80060a2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80060a0:	2302      	movs	r3, #2
  }
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b08a      	sub	sp, #40	; 0x28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d6:	f003 030f 	and.w	r3, r3, #15
 80060da:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10d      	bne.n	80060fe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d008      	beq.n	80060fe <HAL_UART_IRQHandler+0x52>
 80060ec:	6a3b      	ldr	r3, [r7, #32]
 80060ee:	f003 0320 	and.w	r3, r3, #32
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 fa7f 	bl	80065fa <UART_Receive_IT>
      return;
 80060fc:	e17b      	b.n	80063f6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 80b1 	beq.w	8006268 <HAL_UART_IRQHandler+0x1bc>
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	2b00      	cmp	r3, #0
 800610e:	d105      	bne.n	800611c <HAL_UART_IRQHandler+0x70>
 8006110:	6a3b      	ldr	r3, [r7, #32]
 8006112:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006116:	2b00      	cmp	r3, #0
 8006118:	f000 80a6 	beq.w	8006268 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800611c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00a      	beq.n	800613c <HAL_UART_IRQHandler+0x90>
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612c:	2b00      	cmp	r3, #0
 800612e:	d005      	beq.n	800613c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006134:	f043 0201 	orr.w	r2, r3, #1
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800613c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00a      	beq.n	800615c <HAL_UART_IRQHandler+0xb0>
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b00      	cmp	r3, #0
 800614e:	d005      	beq.n	800615c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006154:	f043 0202 	orr.w	r2, r3, #2
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <HAL_UART_IRQHandler+0xd0>
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	f003 0301 	and.w	r3, r3, #1
 800616c:	2b00      	cmp	r3, #0
 800616e:	d005      	beq.n	800617c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006174:	f043 0204 	orr.w	r2, r3, #4
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800617c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617e:	f003 0308 	and.w	r3, r3, #8
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00f      	beq.n	80061a6 <HAL_UART_IRQHandler+0xfa>
 8006186:	6a3b      	ldr	r3, [r7, #32]
 8006188:	f003 0320 	and.w	r3, r3, #32
 800618c:	2b00      	cmp	r3, #0
 800618e:	d104      	bne.n	800619a <HAL_UART_IRQHandler+0xee>
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f003 0301 	and.w	r3, r3, #1
 8006196:	2b00      	cmp	r3, #0
 8006198:	d005      	beq.n	80061a6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619e:	f043 0208 	orr.w	r2, r3, #8
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f000 811e 	beq.w	80063ec <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	f003 0320 	and.w	r3, r3, #32
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <HAL_UART_IRQHandler+0x11e>
 80061ba:	6a3b      	ldr	r3, [r7, #32]
 80061bc:	f003 0320 	and.w	r3, r3, #32
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d002      	beq.n	80061ca <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 fa18 	bl	80065fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	bf14      	ite	ne
 80061d8:	2301      	movne	r3, #1
 80061da:	2300      	moveq	r3, #0
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e4:	f003 0308 	and.w	r3, r3, #8
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d102      	bne.n	80061f2 <HAL_UART_IRQHandler+0x146>
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d031      	beq.n	8006256 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f95a 	bl	80064ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d023      	beq.n	800624e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	695a      	ldr	r2, [r3, #20]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006214:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621a:	2b00      	cmp	r3, #0
 800621c:	d013      	beq.n	8006246 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006222:	4a76      	ldr	r2, [pc, #472]	; (80063fc <HAL_UART_IRQHandler+0x350>)
 8006224:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622a:	4618      	mov	r0, r3
 800622c:	f7fd fbee 	bl	8003a0c <HAL_DMA_Abort_IT>
 8006230:	4603      	mov	r3, r0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d016      	beq.n	8006264 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800623a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006240:	4610      	mov	r0, r2
 8006242:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006244:	e00e      	b.n	8006264 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f8e3 	bl	8006412 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800624c:	e00a      	b.n	8006264 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 f8df 	bl	8006412 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006254:	e006      	b.n	8006264 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f8db 	bl	8006412 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006262:	e0c3      	b.n	80063ec <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006264:	bf00      	nop
    return;
 8006266:	e0c1      	b.n	80063ec <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800626c:	2b01      	cmp	r3, #1
 800626e:	f040 80a1 	bne.w	80063b4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006274:	f003 0310 	and.w	r3, r3, #16
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 809b 	beq.w	80063b4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800627e:	6a3b      	ldr	r3, [r7, #32]
 8006280:	f003 0310 	and.w	r3, r3, #16
 8006284:	2b00      	cmp	r3, #0
 8006286:	f000 8095 	beq.w	80063b4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800628a:	2300      	movs	r3, #0
 800628c:	60fb      	str	r3, [r7, #12]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d04e      	beq.n	800634c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80062b8:	8a3b      	ldrh	r3, [r7, #16]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 8098 	beq.w	80063f0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062c4:	8a3a      	ldrh	r2, [r7, #16]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	f080 8092 	bcs.w	80063f0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	8a3a      	ldrh	r2, [r7, #16]
 80062d0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	2b20      	cmp	r3, #32
 80062da:	d02b      	beq.n	8006334 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062ea:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695a      	ldr	r2, [r3, #20]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f022 0201 	bic.w	r2, r2, #1
 80062fa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	695a      	ldr	r2, [r3, #20]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800630a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2220      	movs	r2, #32
 8006310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68da      	ldr	r2, [r3, #12]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f022 0210 	bic.w	r2, r2, #16
 8006328:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632e:	4618      	mov	r0, r3
 8006330:	f7fd fb31 	bl	8003996 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800633c:	b29b      	uxth	r3, r3
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	b29b      	uxth	r3, r3
 8006342:	4619      	mov	r1, r3
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 f86d 	bl	8006424 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800634a:	e051      	b.n	80063f0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006354:	b29b      	uxth	r3, r3
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	d047      	beq.n	80063f4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006364:	8a7b      	ldrh	r3, [r7, #18]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d044      	beq.n	80063f4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68da      	ldr	r2, [r3, #12]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006378:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	695a      	ldr	r2, [r3, #20]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 0201 	bic.w	r2, r2, #1
 8006388:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2220      	movs	r2, #32
 800638e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 0210 	bic.w	r2, r2, #16
 80063a6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063a8:	8a7b      	ldrh	r3, [r7, #18]
 80063aa:	4619      	mov	r1, r3
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 f839 	bl	8006424 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80063b2:	e01f      	b.n	80063f4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d008      	beq.n	80063d0 <HAL_UART_IRQHandler+0x324>
 80063be:	6a3b      	ldr	r3, [r7, #32]
 80063c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d003      	beq.n	80063d0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f8af 	bl	800652c <UART_Transmit_IT>
    return;
 80063ce:	e012      	b.n	80063f6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00d      	beq.n	80063f6 <HAL_UART_IRQHandler+0x34a>
 80063da:	6a3b      	ldr	r3, [r7, #32]
 80063dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d008      	beq.n	80063f6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f8f0 	bl	80065ca <UART_EndTransmit_IT>
    return;
 80063ea:	e004      	b.n	80063f6 <HAL_UART_IRQHandler+0x34a>
    return;
 80063ec:	bf00      	nop
 80063ee:	e002      	b.n	80063f6 <HAL_UART_IRQHandler+0x34a>
      return;
 80063f0:	bf00      	nop
 80063f2:	e000      	b.n	80063f6 <HAL_UART_IRQHandler+0x34a>
      return;
 80063f4:	bf00      	nop
  }
}
 80063f6:	3728      	adds	r7, #40	; 0x28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	08006505 	.word	0x08006505

08006400 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006408:	bf00      	nop
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	bc80      	pop	{r7}
 8006410:	4770      	bx	lr

08006412 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006412:	b480      	push	{r7}
 8006414:	b083      	sub	sp, #12
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800641a:	bf00      	nop
 800641c:	370c      	adds	r7, #12
 800641e:	46bd      	mov	sp, r7
 8006420:	bc80      	pop	{r7}
 8006422:	4770      	bx	lr

08006424 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	460b      	mov	r3, r1
 800642e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	bc80      	pop	{r7}
 8006438:	4770      	bx	lr

0800643a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800643a:	b480      	push	{r7}
 800643c:	b085      	sub	sp, #20
 800643e:	af00      	add	r7, sp, #0
 8006440:	60f8      	str	r0, [r7, #12]
 8006442:	60b9      	str	r1, [r7, #8]
 8006444:	4613      	mov	r3, r2
 8006446:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	88fa      	ldrh	r2, [r7, #6]
 8006452:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	88fa      	ldrh	r2, [r7, #6]
 8006458:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2222      	movs	r2, #34	; 0x22
 8006464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68da      	ldr	r2, [r3, #12]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800647e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695a      	ldr	r2, [r3, #20]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0201 	orr.w	r2, r2, #1
 800648e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f042 0220 	orr.w	r2, r2, #32
 800649e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bc80      	pop	{r7}
 80064aa:	4770      	bx	lr

080064ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695a      	ldr	r2, [r3, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0201 	bic.w	r2, r2, #1
 80064d2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d107      	bne.n	80064ec <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f022 0210 	bic.w	r2, r2, #16
 80064ea:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2220      	movs	r2, #32
 80064f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064fa:	bf00      	nop
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	bc80      	pop	{r7}
 8006502:	4770      	bx	lr

08006504 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006510:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f7ff ff77 	bl	8006412 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006524:	bf00      	nop
 8006526:	3710      	adds	r7, #16
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800653a:	b2db      	uxtb	r3, r3
 800653c:	2b21      	cmp	r3, #33	; 0x21
 800653e:	d13e      	bne.n	80065be <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006548:	d114      	bne.n	8006574 <UART_Transmit_IT+0x48>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d110      	bne.n	8006574 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	881b      	ldrh	r3, [r3, #0]
 800655c:	461a      	mov	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006566:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	1c9a      	adds	r2, r3, #2
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	621a      	str	r2, [r3, #32]
 8006572:	e008      	b.n	8006586 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	1c59      	adds	r1, r3, #1
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6211      	str	r1, [r2, #32]
 800657e:	781a      	ldrb	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800658a:	b29b      	uxth	r3, r3
 800658c:	3b01      	subs	r3, #1
 800658e:	b29b      	uxth	r3, r3
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	4619      	mov	r1, r3
 8006594:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10f      	bne.n	80065ba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68da      	ldr	r2, [r3, #12]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	e000      	b.n	80065c0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065be:	2302      	movs	r3, #2
  }
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr

080065ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b082      	sub	sp, #8
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68da      	ldr	r2, [r3, #12]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7ff ff08 	bl	8006400 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3708      	adds	r7, #8
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}

080065fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b086      	sub	sp, #24
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b22      	cmp	r3, #34	; 0x22
 800660c:	f040 8099 	bne.w	8006742 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006618:	d117      	bne.n	800664a <UART_Receive_IT+0x50>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d113      	bne.n	800664a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006622:	2300      	movs	r3, #0
 8006624:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	b29b      	uxth	r3, r3
 8006634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006638:	b29a      	uxth	r2, r3
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006642:	1c9a      	adds	r2, r3, #2
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	629a      	str	r2, [r3, #40]	; 0x28
 8006648:	e026      	b.n	8006698 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006650:	2300      	movs	r3, #0
 8006652:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800665c:	d007      	beq.n	800666e <UART_Receive_IT+0x74>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10a      	bne.n	800667c <UART_Receive_IT+0x82>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	b2da      	uxtb	r2, r3
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	701a      	strb	r2, [r3, #0]
 800667a:	e008      	b.n	800668e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	b2db      	uxtb	r3, r3
 8006684:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006688:	b2da      	uxtb	r2, r3
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800669c:	b29b      	uxth	r3, r3
 800669e:	3b01      	subs	r3, #1
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	4619      	mov	r1, r3
 80066a6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d148      	bne.n	800673e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68da      	ldr	r2, [r3, #12]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0220 	bic.w	r2, r2, #32
 80066ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68da      	ldr	r2, [r3, #12]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	695a      	ldr	r2, [r3, #20]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f022 0201 	bic.w	r2, r2, #1
 80066da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2220      	movs	r2, #32
 80066e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d123      	bne.n	8006734 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68da      	ldr	r2, [r3, #12]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0210 	bic.w	r2, r2, #16
 8006700:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0310 	and.w	r3, r3, #16
 800670c:	2b10      	cmp	r3, #16
 800670e:	d10a      	bne.n	8006726 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006710:	2300      	movs	r3, #0
 8006712:	60fb      	str	r3, [r7, #12]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	60fb      	str	r3, [r7, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800672a:	4619      	mov	r1, r3
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7ff fe79 	bl	8006424 <HAL_UARTEx_RxEventCallback>
 8006732:	e002      	b.n	800673a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f7fb fdb7 	bl	80022a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800673a:	2300      	movs	r3, #0
 800673c:	e002      	b.n	8006744 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800673e:	2300      	movs	r3, #0
 8006740:	e000      	b.n	8006744 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006742:	2302      	movs	r3, #2
  }
}
 8006744:	4618      	mov	r0, r3
 8006746:	3718      	adds	r7, #24
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68da      	ldr	r2, [r3, #12]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	430a      	orrs	r2, r1
 8006768:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	689a      	ldr	r2, [r3, #8]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	691b      	ldr	r3, [r3, #16]
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	695b      	ldr	r3, [r3, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006786:	f023 030c 	bic.w	r3, r3, #12
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	6812      	ldr	r2, [r2, #0]
 800678e:	68b9      	ldr	r1, [r7, #8]
 8006790:	430b      	orrs	r3, r1
 8006792:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	699a      	ldr	r2, [r3, #24]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a2c      	ldr	r2, [pc, #176]	; (8006860 <UART_SetConfig+0x114>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d103      	bne.n	80067bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067b4:	f7fe fcb4 	bl	8005120 <HAL_RCC_GetPCLK2Freq>
 80067b8:	60f8      	str	r0, [r7, #12]
 80067ba:	e002      	b.n	80067c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067bc:	f7fe fc9c 	bl	80050f8 <HAL_RCC_GetPCLK1Freq>
 80067c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4613      	mov	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	009a      	lsls	r2, r3, #2
 80067cc:	441a      	add	r2, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d8:	4a22      	ldr	r2, [pc, #136]	; (8006864 <UART_SetConfig+0x118>)
 80067da:	fba2 2303 	umull	r2, r3, r2, r3
 80067de:	095b      	lsrs	r3, r3, #5
 80067e0:	0119      	lsls	r1, r3, #4
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	4613      	mov	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	4413      	add	r3, r2
 80067ea:	009a      	lsls	r2, r3, #2
 80067ec:	441a      	add	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80067f8:	4b1a      	ldr	r3, [pc, #104]	; (8006864 <UART_SetConfig+0x118>)
 80067fa:	fba3 0302 	umull	r0, r3, r3, r2
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	2064      	movs	r0, #100	; 0x64
 8006802:	fb00 f303 	mul.w	r3, r0, r3
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	011b      	lsls	r3, r3, #4
 800680a:	3332      	adds	r3, #50	; 0x32
 800680c:	4a15      	ldr	r2, [pc, #84]	; (8006864 <UART_SetConfig+0x118>)
 800680e:	fba2 2303 	umull	r2, r3, r2, r3
 8006812:	095b      	lsrs	r3, r3, #5
 8006814:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006818:	4419      	add	r1, r3
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4613      	mov	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4413      	add	r3, r2
 8006822:	009a      	lsls	r2, r3, #2
 8006824:	441a      	add	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006830:	4b0c      	ldr	r3, [pc, #48]	; (8006864 <UART_SetConfig+0x118>)
 8006832:	fba3 0302 	umull	r0, r3, r3, r2
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	2064      	movs	r0, #100	; 0x64
 800683a:	fb00 f303 	mul.w	r3, r0, r3
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	3332      	adds	r3, #50	; 0x32
 8006844:	4a07      	ldr	r2, [pc, #28]	; (8006864 <UART_SetConfig+0x118>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	f003 020f 	and.w	r2, r3, #15
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	440a      	add	r2, r1
 8006856:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006858:	bf00      	nop
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	40013800 	.word	0x40013800
 8006864:	51eb851f 	.word	0x51eb851f

08006868 <__errno>:
 8006868:	4b01      	ldr	r3, [pc, #4]	; (8006870 <__errno+0x8>)
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	200000cc 	.word	0x200000cc

08006874 <__libc_init_array>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	2600      	movs	r6, #0
 8006878:	4d0c      	ldr	r5, [pc, #48]	; (80068ac <__libc_init_array+0x38>)
 800687a:	4c0d      	ldr	r4, [pc, #52]	; (80068b0 <__libc_init_array+0x3c>)
 800687c:	1b64      	subs	r4, r4, r5
 800687e:	10a4      	asrs	r4, r4, #2
 8006880:	42a6      	cmp	r6, r4
 8006882:	d109      	bne.n	8006898 <__libc_init_array+0x24>
 8006884:	f001 f88e 	bl	80079a4 <_init>
 8006888:	2600      	movs	r6, #0
 800688a:	4d0a      	ldr	r5, [pc, #40]	; (80068b4 <__libc_init_array+0x40>)
 800688c:	4c0a      	ldr	r4, [pc, #40]	; (80068b8 <__libc_init_array+0x44>)
 800688e:	1b64      	subs	r4, r4, r5
 8006890:	10a4      	asrs	r4, r4, #2
 8006892:	42a6      	cmp	r6, r4
 8006894:	d105      	bne.n	80068a2 <__libc_init_array+0x2e>
 8006896:	bd70      	pop	{r4, r5, r6, pc}
 8006898:	f855 3b04 	ldr.w	r3, [r5], #4
 800689c:	4798      	blx	r3
 800689e:	3601      	adds	r6, #1
 80068a0:	e7ee      	b.n	8006880 <__libc_init_array+0xc>
 80068a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a6:	4798      	blx	r3
 80068a8:	3601      	adds	r6, #1
 80068aa:	e7f2      	b.n	8006892 <__libc_init_array+0x1e>
 80068ac:	08009030 	.word	0x08009030
 80068b0:	08009030 	.word	0x08009030
 80068b4:	08009030 	.word	0x08009030
 80068b8:	08009034 	.word	0x08009034

080068bc <malloc>:
 80068bc:	4b02      	ldr	r3, [pc, #8]	; (80068c8 <malloc+0xc>)
 80068be:	4601      	mov	r1, r0
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	f000 b873 	b.w	80069ac <_malloc_r>
 80068c6:	bf00      	nop
 80068c8:	200000cc 	.word	0x200000cc

080068cc <memset>:
 80068cc:	4603      	mov	r3, r0
 80068ce:	4402      	add	r2, r0
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d100      	bne.n	80068d6 <memset+0xa>
 80068d4:	4770      	bx	lr
 80068d6:	f803 1b01 	strb.w	r1, [r3], #1
 80068da:	e7f9      	b.n	80068d0 <memset+0x4>

080068dc <_free_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4605      	mov	r5, r0
 80068e0:	2900      	cmp	r1, #0
 80068e2:	d040      	beq.n	8006966 <_free_r+0x8a>
 80068e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068e8:	1f0c      	subs	r4, r1, #4
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	bfb8      	it	lt
 80068ee:	18e4      	addlt	r4, r4, r3
 80068f0:	f000 f97c 	bl	8006bec <__malloc_lock>
 80068f4:	4a1c      	ldr	r2, [pc, #112]	; (8006968 <_free_r+0x8c>)
 80068f6:	6813      	ldr	r3, [r2, #0]
 80068f8:	b933      	cbnz	r3, 8006908 <_free_r+0x2c>
 80068fa:	6063      	str	r3, [r4, #4]
 80068fc:	6014      	str	r4, [r2, #0]
 80068fe:	4628      	mov	r0, r5
 8006900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006904:	f000 b978 	b.w	8006bf8 <__malloc_unlock>
 8006908:	42a3      	cmp	r3, r4
 800690a:	d908      	bls.n	800691e <_free_r+0x42>
 800690c:	6820      	ldr	r0, [r4, #0]
 800690e:	1821      	adds	r1, r4, r0
 8006910:	428b      	cmp	r3, r1
 8006912:	bf01      	itttt	eq
 8006914:	6819      	ldreq	r1, [r3, #0]
 8006916:	685b      	ldreq	r3, [r3, #4]
 8006918:	1809      	addeq	r1, r1, r0
 800691a:	6021      	streq	r1, [r4, #0]
 800691c:	e7ed      	b.n	80068fa <_free_r+0x1e>
 800691e:	461a      	mov	r2, r3
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	b10b      	cbz	r3, 8006928 <_free_r+0x4c>
 8006924:	42a3      	cmp	r3, r4
 8006926:	d9fa      	bls.n	800691e <_free_r+0x42>
 8006928:	6811      	ldr	r1, [r2, #0]
 800692a:	1850      	adds	r0, r2, r1
 800692c:	42a0      	cmp	r0, r4
 800692e:	d10b      	bne.n	8006948 <_free_r+0x6c>
 8006930:	6820      	ldr	r0, [r4, #0]
 8006932:	4401      	add	r1, r0
 8006934:	1850      	adds	r0, r2, r1
 8006936:	4283      	cmp	r3, r0
 8006938:	6011      	str	r1, [r2, #0]
 800693a:	d1e0      	bne.n	80068fe <_free_r+0x22>
 800693c:	6818      	ldr	r0, [r3, #0]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	4401      	add	r1, r0
 8006942:	6011      	str	r1, [r2, #0]
 8006944:	6053      	str	r3, [r2, #4]
 8006946:	e7da      	b.n	80068fe <_free_r+0x22>
 8006948:	d902      	bls.n	8006950 <_free_r+0x74>
 800694a:	230c      	movs	r3, #12
 800694c:	602b      	str	r3, [r5, #0]
 800694e:	e7d6      	b.n	80068fe <_free_r+0x22>
 8006950:	6820      	ldr	r0, [r4, #0]
 8006952:	1821      	adds	r1, r4, r0
 8006954:	428b      	cmp	r3, r1
 8006956:	bf01      	itttt	eq
 8006958:	6819      	ldreq	r1, [r3, #0]
 800695a:	685b      	ldreq	r3, [r3, #4]
 800695c:	1809      	addeq	r1, r1, r0
 800695e:	6021      	streq	r1, [r4, #0]
 8006960:	6063      	str	r3, [r4, #4]
 8006962:	6054      	str	r4, [r2, #4]
 8006964:	e7cb      	b.n	80068fe <_free_r+0x22>
 8006966:	bd38      	pop	{r3, r4, r5, pc}
 8006968:	200008e0 	.word	0x200008e0

0800696c <sbrk_aligned>:
 800696c:	b570      	push	{r4, r5, r6, lr}
 800696e:	4e0e      	ldr	r6, [pc, #56]	; (80069a8 <sbrk_aligned+0x3c>)
 8006970:	460c      	mov	r4, r1
 8006972:	6831      	ldr	r1, [r6, #0]
 8006974:	4605      	mov	r5, r0
 8006976:	b911      	cbnz	r1, 800697e <sbrk_aligned+0x12>
 8006978:	f000 f8f8 	bl	8006b6c <_sbrk_r>
 800697c:	6030      	str	r0, [r6, #0]
 800697e:	4621      	mov	r1, r4
 8006980:	4628      	mov	r0, r5
 8006982:	f000 f8f3 	bl	8006b6c <_sbrk_r>
 8006986:	1c43      	adds	r3, r0, #1
 8006988:	d00a      	beq.n	80069a0 <sbrk_aligned+0x34>
 800698a:	1cc4      	adds	r4, r0, #3
 800698c:	f024 0403 	bic.w	r4, r4, #3
 8006990:	42a0      	cmp	r0, r4
 8006992:	d007      	beq.n	80069a4 <sbrk_aligned+0x38>
 8006994:	1a21      	subs	r1, r4, r0
 8006996:	4628      	mov	r0, r5
 8006998:	f000 f8e8 	bl	8006b6c <_sbrk_r>
 800699c:	3001      	adds	r0, #1
 800699e:	d101      	bne.n	80069a4 <sbrk_aligned+0x38>
 80069a0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80069a4:	4620      	mov	r0, r4
 80069a6:	bd70      	pop	{r4, r5, r6, pc}
 80069a8:	200008e4 	.word	0x200008e4

080069ac <_malloc_r>:
 80069ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b0:	1ccd      	adds	r5, r1, #3
 80069b2:	f025 0503 	bic.w	r5, r5, #3
 80069b6:	3508      	adds	r5, #8
 80069b8:	2d0c      	cmp	r5, #12
 80069ba:	bf38      	it	cc
 80069bc:	250c      	movcc	r5, #12
 80069be:	2d00      	cmp	r5, #0
 80069c0:	4607      	mov	r7, r0
 80069c2:	db01      	blt.n	80069c8 <_malloc_r+0x1c>
 80069c4:	42a9      	cmp	r1, r5
 80069c6:	d905      	bls.n	80069d4 <_malloc_r+0x28>
 80069c8:	230c      	movs	r3, #12
 80069ca:	2600      	movs	r6, #0
 80069cc:	603b      	str	r3, [r7, #0]
 80069ce:	4630      	mov	r0, r6
 80069d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069d4:	4e2e      	ldr	r6, [pc, #184]	; (8006a90 <_malloc_r+0xe4>)
 80069d6:	f000 f909 	bl	8006bec <__malloc_lock>
 80069da:	6833      	ldr	r3, [r6, #0]
 80069dc:	461c      	mov	r4, r3
 80069de:	bb34      	cbnz	r4, 8006a2e <_malloc_r+0x82>
 80069e0:	4629      	mov	r1, r5
 80069e2:	4638      	mov	r0, r7
 80069e4:	f7ff ffc2 	bl	800696c <sbrk_aligned>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	4604      	mov	r4, r0
 80069ec:	d14d      	bne.n	8006a8a <_malloc_r+0xde>
 80069ee:	6834      	ldr	r4, [r6, #0]
 80069f0:	4626      	mov	r6, r4
 80069f2:	2e00      	cmp	r6, #0
 80069f4:	d140      	bne.n	8006a78 <_malloc_r+0xcc>
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	4631      	mov	r1, r6
 80069fa:	4638      	mov	r0, r7
 80069fc:	eb04 0803 	add.w	r8, r4, r3
 8006a00:	f000 f8b4 	bl	8006b6c <_sbrk_r>
 8006a04:	4580      	cmp	r8, r0
 8006a06:	d13a      	bne.n	8006a7e <_malloc_r+0xd2>
 8006a08:	6821      	ldr	r1, [r4, #0]
 8006a0a:	3503      	adds	r5, #3
 8006a0c:	1a6d      	subs	r5, r5, r1
 8006a0e:	f025 0503 	bic.w	r5, r5, #3
 8006a12:	3508      	adds	r5, #8
 8006a14:	2d0c      	cmp	r5, #12
 8006a16:	bf38      	it	cc
 8006a18:	250c      	movcc	r5, #12
 8006a1a:	4638      	mov	r0, r7
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	f7ff ffa5 	bl	800696c <sbrk_aligned>
 8006a22:	3001      	adds	r0, #1
 8006a24:	d02b      	beq.n	8006a7e <_malloc_r+0xd2>
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	442b      	add	r3, r5
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	e00e      	b.n	8006a4c <_malloc_r+0xa0>
 8006a2e:	6822      	ldr	r2, [r4, #0]
 8006a30:	1b52      	subs	r2, r2, r5
 8006a32:	d41e      	bmi.n	8006a72 <_malloc_r+0xc6>
 8006a34:	2a0b      	cmp	r2, #11
 8006a36:	d916      	bls.n	8006a66 <_malloc_r+0xba>
 8006a38:	1961      	adds	r1, r4, r5
 8006a3a:	42a3      	cmp	r3, r4
 8006a3c:	6025      	str	r5, [r4, #0]
 8006a3e:	bf18      	it	ne
 8006a40:	6059      	strne	r1, [r3, #4]
 8006a42:	6863      	ldr	r3, [r4, #4]
 8006a44:	bf08      	it	eq
 8006a46:	6031      	streq	r1, [r6, #0]
 8006a48:	5162      	str	r2, [r4, r5]
 8006a4a:	604b      	str	r3, [r1, #4]
 8006a4c:	4638      	mov	r0, r7
 8006a4e:	f104 060b 	add.w	r6, r4, #11
 8006a52:	f000 f8d1 	bl	8006bf8 <__malloc_unlock>
 8006a56:	f026 0607 	bic.w	r6, r6, #7
 8006a5a:	1d23      	adds	r3, r4, #4
 8006a5c:	1af2      	subs	r2, r6, r3
 8006a5e:	d0b6      	beq.n	80069ce <_malloc_r+0x22>
 8006a60:	1b9b      	subs	r3, r3, r6
 8006a62:	50a3      	str	r3, [r4, r2]
 8006a64:	e7b3      	b.n	80069ce <_malloc_r+0x22>
 8006a66:	6862      	ldr	r2, [r4, #4]
 8006a68:	42a3      	cmp	r3, r4
 8006a6a:	bf0c      	ite	eq
 8006a6c:	6032      	streq	r2, [r6, #0]
 8006a6e:	605a      	strne	r2, [r3, #4]
 8006a70:	e7ec      	b.n	8006a4c <_malloc_r+0xa0>
 8006a72:	4623      	mov	r3, r4
 8006a74:	6864      	ldr	r4, [r4, #4]
 8006a76:	e7b2      	b.n	80069de <_malloc_r+0x32>
 8006a78:	4634      	mov	r4, r6
 8006a7a:	6876      	ldr	r6, [r6, #4]
 8006a7c:	e7b9      	b.n	80069f2 <_malloc_r+0x46>
 8006a7e:	230c      	movs	r3, #12
 8006a80:	4638      	mov	r0, r7
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	f000 f8b8 	bl	8006bf8 <__malloc_unlock>
 8006a88:	e7a1      	b.n	80069ce <_malloc_r+0x22>
 8006a8a:	6025      	str	r5, [r4, #0]
 8006a8c:	e7de      	b.n	8006a4c <_malloc_r+0xa0>
 8006a8e:	bf00      	nop
 8006a90:	200008e0 	.word	0x200008e0

08006a94 <srand>:
 8006a94:	b538      	push	{r3, r4, r5, lr}
 8006a96:	4b10      	ldr	r3, [pc, #64]	; (8006ad8 <srand+0x44>)
 8006a98:	4604      	mov	r4, r0
 8006a9a:	681d      	ldr	r5, [r3, #0]
 8006a9c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006a9e:	b9b3      	cbnz	r3, 8006ace <srand+0x3a>
 8006aa0:	2018      	movs	r0, #24
 8006aa2:	f7ff ff0b 	bl	80068bc <malloc>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	63a8      	str	r0, [r5, #56]	; 0x38
 8006aaa:	b920      	cbnz	r0, 8006ab6 <srand+0x22>
 8006aac:	2142      	movs	r1, #66	; 0x42
 8006aae:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <srand+0x48>)
 8006ab0:	480b      	ldr	r0, [pc, #44]	; (8006ae0 <srand+0x4c>)
 8006ab2:	f000 f86b 	bl	8006b8c <__assert_func>
 8006ab6:	490b      	ldr	r1, [pc, #44]	; (8006ae4 <srand+0x50>)
 8006ab8:	4b0b      	ldr	r3, [pc, #44]	; (8006ae8 <srand+0x54>)
 8006aba:	e9c0 1300 	strd	r1, r3, [r0]
 8006abe:	4b0b      	ldr	r3, [pc, #44]	; (8006aec <srand+0x58>)
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	6083      	str	r3, [r0, #8]
 8006ac4:	230b      	movs	r3, #11
 8006ac6:	8183      	strh	r3, [r0, #12]
 8006ac8:	2001      	movs	r0, #1
 8006aca:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006ad2:	611c      	str	r4, [r3, #16]
 8006ad4:	615a      	str	r2, [r3, #20]
 8006ad6:	bd38      	pop	{r3, r4, r5, pc}
 8006ad8:	200000cc 	.word	0x200000cc
 8006adc:	08008eec 	.word	0x08008eec
 8006ae0:	08008f03 	.word	0x08008f03
 8006ae4:	abcd330e 	.word	0xabcd330e
 8006ae8:	e66d1234 	.word	0xe66d1234
 8006aec:	0005deec 	.word	0x0005deec

08006af0 <rand>:
 8006af0:	4b16      	ldr	r3, [pc, #88]	; (8006b4c <rand+0x5c>)
 8006af2:	b510      	push	{r4, lr}
 8006af4:	681c      	ldr	r4, [r3, #0]
 8006af6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006af8:	b9b3      	cbnz	r3, 8006b28 <rand+0x38>
 8006afa:	2018      	movs	r0, #24
 8006afc:	f7ff fede 	bl	80068bc <malloc>
 8006b00:	4602      	mov	r2, r0
 8006b02:	63a0      	str	r0, [r4, #56]	; 0x38
 8006b04:	b920      	cbnz	r0, 8006b10 <rand+0x20>
 8006b06:	214e      	movs	r1, #78	; 0x4e
 8006b08:	4b11      	ldr	r3, [pc, #68]	; (8006b50 <rand+0x60>)
 8006b0a:	4812      	ldr	r0, [pc, #72]	; (8006b54 <rand+0x64>)
 8006b0c:	f000 f83e 	bl	8006b8c <__assert_func>
 8006b10:	4911      	ldr	r1, [pc, #68]	; (8006b58 <rand+0x68>)
 8006b12:	4b12      	ldr	r3, [pc, #72]	; (8006b5c <rand+0x6c>)
 8006b14:	e9c0 1300 	strd	r1, r3, [r0]
 8006b18:	4b11      	ldr	r3, [pc, #68]	; (8006b60 <rand+0x70>)
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	6083      	str	r3, [r0, #8]
 8006b1e:	230b      	movs	r3, #11
 8006b20:	8183      	strh	r3, [r0, #12]
 8006b22:	2001      	movs	r0, #1
 8006b24:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006b28:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8006b2a:	4a0e      	ldr	r2, [pc, #56]	; (8006b64 <rand+0x74>)
 8006b2c:	6920      	ldr	r0, [r4, #16]
 8006b2e:	6963      	ldr	r3, [r4, #20]
 8006b30:	4342      	muls	r2, r0
 8006b32:	490d      	ldr	r1, [pc, #52]	; (8006b68 <rand+0x78>)
 8006b34:	fb01 2203 	mla	r2, r1, r3, r2
 8006b38:	fba0 0101 	umull	r0, r1, r0, r1
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	eb42 0001 	adc.w	r0, r2, r1
 8006b42:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8006b46:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006b4a:	bd10      	pop	{r4, pc}
 8006b4c:	200000cc 	.word	0x200000cc
 8006b50:	08008eec 	.word	0x08008eec
 8006b54:	08008f03 	.word	0x08008f03
 8006b58:	abcd330e 	.word	0xabcd330e
 8006b5c:	e66d1234 	.word	0xe66d1234
 8006b60:	0005deec 	.word	0x0005deec
 8006b64:	5851f42d 	.word	0x5851f42d
 8006b68:	4c957f2d 	.word	0x4c957f2d

08006b6c <_sbrk_r>:
 8006b6c:	b538      	push	{r3, r4, r5, lr}
 8006b6e:	2300      	movs	r3, #0
 8006b70:	4d05      	ldr	r5, [pc, #20]	; (8006b88 <_sbrk_r+0x1c>)
 8006b72:	4604      	mov	r4, r0
 8006b74:	4608      	mov	r0, r1
 8006b76:	602b      	str	r3, [r5, #0]
 8006b78:	f7fc f86e 	bl	8002c58 <_sbrk>
 8006b7c:	1c43      	adds	r3, r0, #1
 8006b7e:	d102      	bne.n	8006b86 <_sbrk_r+0x1a>
 8006b80:	682b      	ldr	r3, [r5, #0]
 8006b82:	b103      	cbz	r3, 8006b86 <_sbrk_r+0x1a>
 8006b84:	6023      	str	r3, [r4, #0]
 8006b86:	bd38      	pop	{r3, r4, r5, pc}
 8006b88:	200008e8 	.word	0x200008e8

08006b8c <__assert_func>:
 8006b8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b8e:	4614      	mov	r4, r2
 8006b90:	461a      	mov	r2, r3
 8006b92:	4b09      	ldr	r3, [pc, #36]	; (8006bb8 <__assert_func+0x2c>)
 8006b94:	4605      	mov	r5, r0
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68d8      	ldr	r0, [r3, #12]
 8006b9a:	b14c      	cbz	r4, 8006bb0 <__assert_func+0x24>
 8006b9c:	4b07      	ldr	r3, [pc, #28]	; (8006bbc <__assert_func+0x30>)
 8006b9e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ba2:	9100      	str	r1, [sp, #0]
 8006ba4:	462b      	mov	r3, r5
 8006ba6:	4906      	ldr	r1, [pc, #24]	; (8006bc0 <__assert_func+0x34>)
 8006ba8:	f000 f80e 	bl	8006bc8 <fiprintf>
 8006bac:	f000 fbd8 	bl	8007360 <abort>
 8006bb0:	4b04      	ldr	r3, [pc, #16]	; (8006bc4 <__assert_func+0x38>)
 8006bb2:	461c      	mov	r4, r3
 8006bb4:	e7f3      	b.n	8006b9e <__assert_func+0x12>
 8006bb6:	bf00      	nop
 8006bb8:	200000cc 	.word	0x200000cc
 8006bbc:	08008f5e 	.word	0x08008f5e
 8006bc0:	08008f6b 	.word	0x08008f6b
 8006bc4:	08008f99 	.word	0x08008f99

08006bc8 <fiprintf>:
 8006bc8:	b40e      	push	{r1, r2, r3}
 8006bca:	b503      	push	{r0, r1, lr}
 8006bcc:	4601      	mov	r1, r0
 8006bce:	ab03      	add	r3, sp, #12
 8006bd0:	4805      	ldr	r0, [pc, #20]	; (8006be8 <fiprintf+0x20>)
 8006bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bd6:	6800      	ldr	r0, [r0, #0]
 8006bd8:	9301      	str	r3, [sp, #4]
 8006bda:	f000 f83b 	bl	8006c54 <_vfiprintf_r>
 8006bde:	b002      	add	sp, #8
 8006be0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006be4:	b003      	add	sp, #12
 8006be6:	4770      	bx	lr
 8006be8:	200000cc 	.word	0x200000cc

08006bec <__malloc_lock>:
 8006bec:	4801      	ldr	r0, [pc, #4]	; (8006bf4 <__malloc_lock+0x8>)
 8006bee:	f000 bd73 	b.w	80076d8 <__retarget_lock_acquire_recursive>
 8006bf2:	bf00      	nop
 8006bf4:	200008ec 	.word	0x200008ec

08006bf8 <__malloc_unlock>:
 8006bf8:	4801      	ldr	r0, [pc, #4]	; (8006c00 <__malloc_unlock+0x8>)
 8006bfa:	f000 bd6e 	b.w	80076da <__retarget_lock_release_recursive>
 8006bfe:	bf00      	nop
 8006c00:	200008ec 	.word	0x200008ec

08006c04 <__sfputc_r>:
 8006c04:	6893      	ldr	r3, [r2, #8]
 8006c06:	b410      	push	{r4}
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	6093      	str	r3, [r2, #8]
 8006c0e:	da07      	bge.n	8006c20 <__sfputc_r+0x1c>
 8006c10:	6994      	ldr	r4, [r2, #24]
 8006c12:	42a3      	cmp	r3, r4
 8006c14:	db01      	blt.n	8006c1a <__sfputc_r+0x16>
 8006c16:	290a      	cmp	r1, #10
 8006c18:	d102      	bne.n	8006c20 <__sfputc_r+0x1c>
 8006c1a:	bc10      	pop	{r4}
 8006c1c:	f000 bae0 	b.w	80071e0 <__swbuf_r>
 8006c20:	6813      	ldr	r3, [r2, #0]
 8006c22:	1c58      	adds	r0, r3, #1
 8006c24:	6010      	str	r0, [r2, #0]
 8006c26:	7019      	strb	r1, [r3, #0]
 8006c28:	4608      	mov	r0, r1
 8006c2a:	bc10      	pop	{r4}
 8006c2c:	4770      	bx	lr

08006c2e <__sfputs_r>:
 8006c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c30:	4606      	mov	r6, r0
 8006c32:	460f      	mov	r7, r1
 8006c34:	4614      	mov	r4, r2
 8006c36:	18d5      	adds	r5, r2, r3
 8006c38:	42ac      	cmp	r4, r5
 8006c3a:	d101      	bne.n	8006c40 <__sfputs_r+0x12>
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	e007      	b.n	8006c50 <__sfputs_r+0x22>
 8006c40:	463a      	mov	r2, r7
 8006c42:	4630      	mov	r0, r6
 8006c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c48:	f7ff ffdc 	bl	8006c04 <__sfputc_r>
 8006c4c:	1c43      	adds	r3, r0, #1
 8006c4e:	d1f3      	bne.n	8006c38 <__sfputs_r+0xa>
 8006c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c54 <_vfiprintf_r>:
 8006c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c58:	460d      	mov	r5, r1
 8006c5a:	4614      	mov	r4, r2
 8006c5c:	4698      	mov	r8, r3
 8006c5e:	4606      	mov	r6, r0
 8006c60:	b09d      	sub	sp, #116	; 0x74
 8006c62:	b118      	cbz	r0, 8006c6c <_vfiprintf_r+0x18>
 8006c64:	6983      	ldr	r3, [r0, #24]
 8006c66:	b90b      	cbnz	r3, 8006c6c <_vfiprintf_r+0x18>
 8006c68:	f000 fc98 	bl	800759c <__sinit>
 8006c6c:	4b89      	ldr	r3, [pc, #548]	; (8006e94 <_vfiprintf_r+0x240>)
 8006c6e:	429d      	cmp	r5, r3
 8006c70:	d11b      	bne.n	8006caa <_vfiprintf_r+0x56>
 8006c72:	6875      	ldr	r5, [r6, #4]
 8006c74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c76:	07d9      	lsls	r1, r3, #31
 8006c78:	d405      	bmi.n	8006c86 <_vfiprintf_r+0x32>
 8006c7a:	89ab      	ldrh	r3, [r5, #12]
 8006c7c:	059a      	lsls	r2, r3, #22
 8006c7e:	d402      	bmi.n	8006c86 <_vfiprintf_r+0x32>
 8006c80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c82:	f000 fd29 	bl	80076d8 <__retarget_lock_acquire_recursive>
 8006c86:	89ab      	ldrh	r3, [r5, #12]
 8006c88:	071b      	lsls	r3, r3, #28
 8006c8a:	d501      	bpl.n	8006c90 <_vfiprintf_r+0x3c>
 8006c8c:	692b      	ldr	r3, [r5, #16]
 8006c8e:	b9eb      	cbnz	r3, 8006ccc <_vfiprintf_r+0x78>
 8006c90:	4629      	mov	r1, r5
 8006c92:	4630      	mov	r0, r6
 8006c94:	f000 faf6 	bl	8007284 <__swsetup_r>
 8006c98:	b1c0      	cbz	r0, 8006ccc <_vfiprintf_r+0x78>
 8006c9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c9c:	07dc      	lsls	r4, r3, #31
 8006c9e:	d50e      	bpl.n	8006cbe <_vfiprintf_r+0x6a>
 8006ca0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ca4:	b01d      	add	sp, #116	; 0x74
 8006ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006caa:	4b7b      	ldr	r3, [pc, #492]	; (8006e98 <_vfiprintf_r+0x244>)
 8006cac:	429d      	cmp	r5, r3
 8006cae:	d101      	bne.n	8006cb4 <_vfiprintf_r+0x60>
 8006cb0:	68b5      	ldr	r5, [r6, #8]
 8006cb2:	e7df      	b.n	8006c74 <_vfiprintf_r+0x20>
 8006cb4:	4b79      	ldr	r3, [pc, #484]	; (8006e9c <_vfiprintf_r+0x248>)
 8006cb6:	429d      	cmp	r5, r3
 8006cb8:	bf08      	it	eq
 8006cba:	68f5      	ldreq	r5, [r6, #12]
 8006cbc:	e7da      	b.n	8006c74 <_vfiprintf_r+0x20>
 8006cbe:	89ab      	ldrh	r3, [r5, #12]
 8006cc0:	0598      	lsls	r0, r3, #22
 8006cc2:	d4ed      	bmi.n	8006ca0 <_vfiprintf_r+0x4c>
 8006cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006cc6:	f000 fd08 	bl	80076da <__retarget_lock_release_recursive>
 8006cca:	e7e9      	b.n	8006ca0 <_vfiprintf_r+0x4c>
 8006ccc:	2300      	movs	r3, #0
 8006cce:	9309      	str	r3, [sp, #36]	; 0x24
 8006cd0:	2320      	movs	r3, #32
 8006cd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006cd6:	2330      	movs	r3, #48	; 0x30
 8006cd8:	f04f 0901 	mov.w	r9, #1
 8006cdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ce0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006ea0 <_vfiprintf_r+0x24c>
 8006ce4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ce8:	4623      	mov	r3, r4
 8006cea:	469a      	mov	sl, r3
 8006cec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006cf0:	b10a      	cbz	r2, 8006cf6 <_vfiprintf_r+0xa2>
 8006cf2:	2a25      	cmp	r2, #37	; 0x25
 8006cf4:	d1f9      	bne.n	8006cea <_vfiprintf_r+0x96>
 8006cf6:	ebba 0b04 	subs.w	fp, sl, r4
 8006cfa:	d00b      	beq.n	8006d14 <_vfiprintf_r+0xc0>
 8006cfc:	465b      	mov	r3, fp
 8006cfe:	4622      	mov	r2, r4
 8006d00:	4629      	mov	r1, r5
 8006d02:	4630      	mov	r0, r6
 8006d04:	f7ff ff93 	bl	8006c2e <__sfputs_r>
 8006d08:	3001      	adds	r0, #1
 8006d0a:	f000 80aa 	beq.w	8006e62 <_vfiprintf_r+0x20e>
 8006d0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d10:	445a      	add	r2, fp
 8006d12:	9209      	str	r2, [sp, #36]	; 0x24
 8006d14:	f89a 3000 	ldrb.w	r3, [sl]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 80a2 	beq.w	8006e62 <_vfiprintf_r+0x20e>
 8006d1e:	2300      	movs	r3, #0
 8006d20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d28:	f10a 0a01 	add.w	sl, sl, #1
 8006d2c:	9304      	str	r3, [sp, #16]
 8006d2e:	9307      	str	r3, [sp, #28]
 8006d30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d34:	931a      	str	r3, [sp, #104]	; 0x68
 8006d36:	4654      	mov	r4, sl
 8006d38:	2205      	movs	r2, #5
 8006d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d3e:	4858      	ldr	r0, [pc, #352]	; (8006ea0 <_vfiprintf_r+0x24c>)
 8006d40:	f000 fd32 	bl	80077a8 <memchr>
 8006d44:	9a04      	ldr	r2, [sp, #16]
 8006d46:	b9d8      	cbnz	r0, 8006d80 <_vfiprintf_r+0x12c>
 8006d48:	06d1      	lsls	r1, r2, #27
 8006d4a:	bf44      	itt	mi
 8006d4c:	2320      	movmi	r3, #32
 8006d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d52:	0713      	lsls	r3, r2, #28
 8006d54:	bf44      	itt	mi
 8006d56:	232b      	movmi	r3, #43	; 0x2b
 8006d58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8006d60:	2b2a      	cmp	r3, #42	; 0x2a
 8006d62:	d015      	beq.n	8006d90 <_vfiprintf_r+0x13c>
 8006d64:	4654      	mov	r4, sl
 8006d66:	2000      	movs	r0, #0
 8006d68:	f04f 0c0a 	mov.w	ip, #10
 8006d6c:	9a07      	ldr	r2, [sp, #28]
 8006d6e:	4621      	mov	r1, r4
 8006d70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d74:	3b30      	subs	r3, #48	; 0x30
 8006d76:	2b09      	cmp	r3, #9
 8006d78:	d94e      	bls.n	8006e18 <_vfiprintf_r+0x1c4>
 8006d7a:	b1b0      	cbz	r0, 8006daa <_vfiprintf_r+0x156>
 8006d7c:	9207      	str	r2, [sp, #28]
 8006d7e:	e014      	b.n	8006daa <_vfiprintf_r+0x156>
 8006d80:	eba0 0308 	sub.w	r3, r0, r8
 8006d84:	fa09 f303 	lsl.w	r3, r9, r3
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	46a2      	mov	sl, r4
 8006d8c:	9304      	str	r3, [sp, #16]
 8006d8e:	e7d2      	b.n	8006d36 <_vfiprintf_r+0xe2>
 8006d90:	9b03      	ldr	r3, [sp, #12]
 8006d92:	1d19      	adds	r1, r3, #4
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	9103      	str	r1, [sp, #12]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	bfbb      	ittet	lt
 8006d9c:	425b      	neglt	r3, r3
 8006d9e:	f042 0202 	orrlt.w	r2, r2, #2
 8006da2:	9307      	strge	r3, [sp, #28]
 8006da4:	9307      	strlt	r3, [sp, #28]
 8006da6:	bfb8      	it	lt
 8006da8:	9204      	strlt	r2, [sp, #16]
 8006daa:	7823      	ldrb	r3, [r4, #0]
 8006dac:	2b2e      	cmp	r3, #46	; 0x2e
 8006dae:	d10c      	bne.n	8006dca <_vfiprintf_r+0x176>
 8006db0:	7863      	ldrb	r3, [r4, #1]
 8006db2:	2b2a      	cmp	r3, #42	; 0x2a
 8006db4:	d135      	bne.n	8006e22 <_vfiprintf_r+0x1ce>
 8006db6:	9b03      	ldr	r3, [sp, #12]
 8006db8:	3402      	adds	r4, #2
 8006dba:	1d1a      	adds	r2, r3, #4
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	9203      	str	r2, [sp, #12]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	bfb8      	it	lt
 8006dc4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006dc8:	9305      	str	r3, [sp, #20]
 8006dca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006ea4 <_vfiprintf_r+0x250>
 8006dce:	2203      	movs	r2, #3
 8006dd0:	4650      	mov	r0, sl
 8006dd2:	7821      	ldrb	r1, [r4, #0]
 8006dd4:	f000 fce8 	bl	80077a8 <memchr>
 8006dd8:	b140      	cbz	r0, 8006dec <_vfiprintf_r+0x198>
 8006dda:	2340      	movs	r3, #64	; 0x40
 8006ddc:	eba0 000a 	sub.w	r0, r0, sl
 8006de0:	fa03 f000 	lsl.w	r0, r3, r0
 8006de4:	9b04      	ldr	r3, [sp, #16]
 8006de6:	3401      	adds	r4, #1
 8006de8:	4303      	orrs	r3, r0
 8006dea:	9304      	str	r3, [sp, #16]
 8006dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006df0:	2206      	movs	r2, #6
 8006df2:	482d      	ldr	r0, [pc, #180]	; (8006ea8 <_vfiprintf_r+0x254>)
 8006df4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006df8:	f000 fcd6 	bl	80077a8 <memchr>
 8006dfc:	2800      	cmp	r0, #0
 8006dfe:	d03f      	beq.n	8006e80 <_vfiprintf_r+0x22c>
 8006e00:	4b2a      	ldr	r3, [pc, #168]	; (8006eac <_vfiprintf_r+0x258>)
 8006e02:	bb1b      	cbnz	r3, 8006e4c <_vfiprintf_r+0x1f8>
 8006e04:	9b03      	ldr	r3, [sp, #12]
 8006e06:	3307      	adds	r3, #7
 8006e08:	f023 0307 	bic.w	r3, r3, #7
 8006e0c:	3308      	adds	r3, #8
 8006e0e:	9303      	str	r3, [sp, #12]
 8006e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e12:	443b      	add	r3, r7
 8006e14:	9309      	str	r3, [sp, #36]	; 0x24
 8006e16:	e767      	b.n	8006ce8 <_vfiprintf_r+0x94>
 8006e18:	460c      	mov	r4, r1
 8006e1a:	2001      	movs	r0, #1
 8006e1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e20:	e7a5      	b.n	8006d6e <_vfiprintf_r+0x11a>
 8006e22:	2300      	movs	r3, #0
 8006e24:	f04f 0c0a 	mov.w	ip, #10
 8006e28:	4619      	mov	r1, r3
 8006e2a:	3401      	adds	r4, #1
 8006e2c:	9305      	str	r3, [sp, #20]
 8006e2e:	4620      	mov	r0, r4
 8006e30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e34:	3a30      	subs	r2, #48	; 0x30
 8006e36:	2a09      	cmp	r2, #9
 8006e38:	d903      	bls.n	8006e42 <_vfiprintf_r+0x1ee>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0c5      	beq.n	8006dca <_vfiprintf_r+0x176>
 8006e3e:	9105      	str	r1, [sp, #20]
 8006e40:	e7c3      	b.n	8006dca <_vfiprintf_r+0x176>
 8006e42:	4604      	mov	r4, r0
 8006e44:	2301      	movs	r3, #1
 8006e46:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e4a:	e7f0      	b.n	8006e2e <_vfiprintf_r+0x1da>
 8006e4c:	ab03      	add	r3, sp, #12
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	462a      	mov	r2, r5
 8006e52:	4630      	mov	r0, r6
 8006e54:	4b16      	ldr	r3, [pc, #88]	; (8006eb0 <_vfiprintf_r+0x25c>)
 8006e56:	a904      	add	r1, sp, #16
 8006e58:	f3af 8000 	nop.w
 8006e5c:	4607      	mov	r7, r0
 8006e5e:	1c78      	adds	r0, r7, #1
 8006e60:	d1d6      	bne.n	8006e10 <_vfiprintf_r+0x1bc>
 8006e62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e64:	07d9      	lsls	r1, r3, #31
 8006e66:	d405      	bmi.n	8006e74 <_vfiprintf_r+0x220>
 8006e68:	89ab      	ldrh	r3, [r5, #12]
 8006e6a:	059a      	lsls	r2, r3, #22
 8006e6c:	d402      	bmi.n	8006e74 <_vfiprintf_r+0x220>
 8006e6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e70:	f000 fc33 	bl	80076da <__retarget_lock_release_recursive>
 8006e74:	89ab      	ldrh	r3, [r5, #12]
 8006e76:	065b      	lsls	r3, r3, #25
 8006e78:	f53f af12 	bmi.w	8006ca0 <_vfiprintf_r+0x4c>
 8006e7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e7e:	e711      	b.n	8006ca4 <_vfiprintf_r+0x50>
 8006e80:	ab03      	add	r3, sp, #12
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	462a      	mov	r2, r5
 8006e86:	4630      	mov	r0, r6
 8006e88:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <_vfiprintf_r+0x25c>)
 8006e8a:	a904      	add	r1, sp, #16
 8006e8c:	f000 f882 	bl	8006f94 <_printf_i>
 8006e90:	e7e4      	b.n	8006e5c <_vfiprintf_r+0x208>
 8006e92:	bf00      	nop
 8006e94:	08008ff0 	.word	0x08008ff0
 8006e98:	08009010 	.word	0x08009010
 8006e9c:	08008fd0 	.word	0x08008fd0
 8006ea0:	08008f9a 	.word	0x08008f9a
 8006ea4:	08008fa0 	.word	0x08008fa0
 8006ea8:	08008fa4 	.word	0x08008fa4
 8006eac:	00000000 	.word	0x00000000
 8006eb0:	08006c2f 	.word	0x08006c2f

08006eb4 <_printf_common>:
 8006eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb8:	4616      	mov	r6, r2
 8006eba:	4699      	mov	r9, r3
 8006ebc:	688a      	ldr	r2, [r1, #8]
 8006ebe:	690b      	ldr	r3, [r1, #16]
 8006ec0:	4607      	mov	r7, r0
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	bfb8      	it	lt
 8006ec6:	4613      	movlt	r3, r2
 8006ec8:	6033      	str	r3, [r6, #0]
 8006eca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ece:	460c      	mov	r4, r1
 8006ed0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ed4:	b10a      	cbz	r2, 8006eda <_printf_common+0x26>
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	6033      	str	r3, [r6, #0]
 8006eda:	6823      	ldr	r3, [r4, #0]
 8006edc:	0699      	lsls	r1, r3, #26
 8006ede:	bf42      	ittt	mi
 8006ee0:	6833      	ldrmi	r3, [r6, #0]
 8006ee2:	3302      	addmi	r3, #2
 8006ee4:	6033      	strmi	r3, [r6, #0]
 8006ee6:	6825      	ldr	r5, [r4, #0]
 8006ee8:	f015 0506 	ands.w	r5, r5, #6
 8006eec:	d106      	bne.n	8006efc <_printf_common+0x48>
 8006eee:	f104 0a19 	add.w	sl, r4, #25
 8006ef2:	68e3      	ldr	r3, [r4, #12]
 8006ef4:	6832      	ldr	r2, [r6, #0]
 8006ef6:	1a9b      	subs	r3, r3, r2
 8006ef8:	42ab      	cmp	r3, r5
 8006efa:	dc28      	bgt.n	8006f4e <_printf_common+0x9a>
 8006efc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f00:	1e13      	subs	r3, r2, #0
 8006f02:	6822      	ldr	r2, [r4, #0]
 8006f04:	bf18      	it	ne
 8006f06:	2301      	movne	r3, #1
 8006f08:	0692      	lsls	r2, r2, #26
 8006f0a:	d42d      	bmi.n	8006f68 <_printf_common+0xb4>
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	4638      	mov	r0, r7
 8006f10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f14:	47c0      	blx	r8
 8006f16:	3001      	adds	r0, #1
 8006f18:	d020      	beq.n	8006f5c <_printf_common+0xa8>
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	68e5      	ldr	r5, [r4, #12]
 8006f1e:	f003 0306 	and.w	r3, r3, #6
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	bf18      	it	ne
 8006f26:	2500      	movne	r5, #0
 8006f28:	6832      	ldr	r2, [r6, #0]
 8006f2a:	f04f 0600 	mov.w	r6, #0
 8006f2e:	68a3      	ldr	r3, [r4, #8]
 8006f30:	bf08      	it	eq
 8006f32:	1aad      	subeq	r5, r5, r2
 8006f34:	6922      	ldr	r2, [r4, #16]
 8006f36:	bf08      	it	eq
 8006f38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	bfc4      	itt	gt
 8006f40:	1a9b      	subgt	r3, r3, r2
 8006f42:	18ed      	addgt	r5, r5, r3
 8006f44:	341a      	adds	r4, #26
 8006f46:	42b5      	cmp	r5, r6
 8006f48:	d11a      	bne.n	8006f80 <_printf_common+0xcc>
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	e008      	b.n	8006f60 <_printf_common+0xac>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	4652      	mov	r2, sl
 8006f52:	4649      	mov	r1, r9
 8006f54:	4638      	mov	r0, r7
 8006f56:	47c0      	blx	r8
 8006f58:	3001      	adds	r0, #1
 8006f5a:	d103      	bne.n	8006f64 <_printf_common+0xb0>
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f64:	3501      	adds	r5, #1
 8006f66:	e7c4      	b.n	8006ef2 <_printf_common+0x3e>
 8006f68:	2030      	movs	r0, #48	; 0x30
 8006f6a:	18e1      	adds	r1, r4, r3
 8006f6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f76:	4422      	add	r2, r4
 8006f78:	3302      	adds	r3, #2
 8006f7a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f7e:	e7c5      	b.n	8006f0c <_printf_common+0x58>
 8006f80:	2301      	movs	r3, #1
 8006f82:	4622      	mov	r2, r4
 8006f84:	4649      	mov	r1, r9
 8006f86:	4638      	mov	r0, r7
 8006f88:	47c0      	blx	r8
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d0e6      	beq.n	8006f5c <_printf_common+0xa8>
 8006f8e:	3601      	adds	r6, #1
 8006f90:	e7d9      	b.n	8006f46 <_printf_common+0x92>
	...

08006f94 <_printf_i>:
 8006f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f98:	7e0f      	ldrb	r7, [r1, #24]
 8006f9a:	4691      	mov	r9, r2
 8006f9c:	2f78      	cmp	r7, #120	; 0x78
 8006f9e:	4680      	mov	r8, r0
 8006fa0:	460c      	mov	r4, r1
 8006fa2:	469a      	mov	sl, r3
 8006fa4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006fa6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006faa:	d807      	bhi.n	8006fbc <_printf_i+0x28>
 8006fac:	2f62      	cmp	r7, #98	; 0x62
 8006fae:	d80a      	bhi.n	8006fc6 <_printf_i+0x32>
 8006fb0:	2f00      	cmp	r7, #0
 8006fb2:	f000 80d9 	beq.w	8007168 <_printf_i+0x1d4>
 8006fb6:	2f58      	cmp	r7, #88	; 0x58
 8006fb8:	f000 80a4 	beq.w	8007104 <_printf_i+0x170>
 8006fbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006fc4:	e03a      	b.n	800703c <_printf_i+0xa8>
 8006fc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006fca:	2b15      	cmp	r3, #21
 8006fcc:	d8f6      	bhi.n	8006fbc <_printf_i+0x28>
 8006fce:	a101      	add	r1, pc, #4	; (adr r1, 8006fd4 <_printf_i+0x40>)
 8006fd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fd4:	0800702d 	.word	0x0800702d
 8006fd8:	08007041 	.word	0x08007041
 8006fdc:	08006fbd 	.word	0x08006fbd
 8006fe0:	08006fbd 	.word	0x08006fbd
 8006fe4:	08006fbd 	.word	0x08006fbd
 8006fe8:	08006fbd 	.word	0x08006fbd
 8006fec:	08007041 	.word	0x08007041
 8006ff0:	08006fbd 	.word	0x08006fbd
 8006ff4:	08006fbd 	.word	0x08006fbd
 8006ff8:	08006fbd 	.word	0x08006fbd
 8006ffc:	08006fbd 	.word	0x08006fbd
 8007000:	0800714f 	.word	0x0800714f
 8007004:	08007071 	.word	0x08007071
 8007008:	08007131 	.word	0x08007131
 800700c:	08006fbd 	.word	0x08006fbd
 8007010:	08006fbd 	.word	0x08006fbd
 8007014:	08007171 	.word	0x08007171
 8007018:	08006fbd 	.word	0x08006fbd
 800701c:	08007071 	.word	0x08007071
 8007020:	08006fbd 	.word	0x08006fbd
 8007024:	08006fbd 	.word	0x08006fbd
 8007028:	08007139 	.word	0x08007139
 800702c:	682b      	ldr	r3, [r5, #0]
 800702e:	1d1a      	adds	r2, r3, #4
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	602a      	str	r2, [r5, #0]
 8007034:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800703c:	2301      	movs	r3, #1
 800703e:	e0a4      	b.n	800718a <_printf_i+0x1f6>
 8007040:	6820      	ldr	r0, [r4, #0]
 8007042:	6829      	ldr	r1, [r5, #0]
 8007044:	0606      	lsls	r6, r0, #24
 8007046:	f101 0304 	add.w	r3, r1, #4
 800704a:	d50a      	bpl.n	8007062 <_printf_i+0xce>
 800704c:	680e      	ldr	r6, [r1, #0]
 800704e:	602b      	str	r3, [r5, #0]
 8007050:	2e00      	cmp	r6, #0
 8007052:	da03      	bge.n	800705c <_printf_i+0xc8>
 8007054:	232d      	movs	r3, #45	; 0x2d
 8007056:	4276      	negs	r6, r6
 8007058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800705c:	230a      	movs	r3, #10
 800705e:	485e      	ldr	r0, [pc, #376]	; (80071d8 <_printf_i+0x244>)
 8007060:	e019      	b.n	8007096 <_printf_i+0x102>
 8007062:	680e      	ldr	r6, [r1, #0]
 8007064:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007068:	602b      	str	r3, [r5, #0]
 800706a:	bf18      	it	ne
 800706c:	b236      	sxthne	r6, r6
 800706e:	e7ef      	b.n	8007050 <_printf_i+0xbc>
 8007070:	682b      	ldr	r3, [r5, #0]
 8007072:	6820      	ldr	r0, [r4, #0]
 8007074:	1d19      	adds	r1, r3, #4
 8007076:	6029      	str	r1, [r5, #0]
 8007078:	0601      	lsls	r1, r0, #24
 800707a:	d501      	bpl.n	8007080 <_printf_i+0xec>
 800707c:	681e      	ldr	r6, [r3, #0]
 800707e:	e002      	b.n	8007086 <_printf_i+0xf2>
 8007080:	0646      	lsls	r6, r0, #25
 8007082:	d5fb      	bpl.n	800707c <_printf_i+0xe8>
 8007084:	881e      	ldrh	r6, [r3, #0]
 8007086:	2f6f      	cmp	r7, #111	; 0x6f
 8007088:	bf0c      	ite	eq
 800708a:	2308      	moveq	r3, #8
 800708c:	230a      	movne	r3, #10
 800708e:	4852      	ldr	r0, [pc, #328]	; (80071d8 <_printf_i+0x244>)
 8007090:	2100      	movs	r1, #0
 8007092:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007096:	6865      	ldr	r5, [r4, #4]
 8007098:	2d00      	cmp	r5, #0
 800709a:	bfa8      	it	ge
 800709c:	6821      	ldrge	r1, [r4, #0]
 800709e:	60a5      	str	r5, [r4, #8]
 80070a0:	bfa4      	itt	ge
 80070a2:	f021 0104 	bicge.w	r1, r1, #4
 80070a6:	6021      	strge	r1, [r4, #0]
 80070a8:	b90e      	cbnz	r6, 80070ae <_printf_i+0x11a>
 80070aa:	2d00      	cmp	r5, #0
 80070ac:	d04d      	beq.n	800714a <_printf_i+0x1b6>
 80070ae:	4615      	mov	r5, r2
 80070b0:	fbb6 f1f3 	udiv	r1, r6, r3
 80070b4:	fb03 6711 	mls	r7, r3, r1, r6
 80070b8:	5dc7      	ldrb	r7, [r0, r7]
 80070ba:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80070be:	4637      	mov	r7, r6
 80070c0:	42bb      	cmp	r3, r7
 80070c2:	460e      	mov	r6, r1
 80070c4:	d9f4      	bls.n	80070b0 <_printf_i+0x11c>
 80070c6:	2b08      	cmp	r3, #8
 80070c8:	d10b      	bne.n	80070e2 <_printf_i+0x14e>
 80070ca:	6823      	ldr	r3, [r4, #0]
 80070cc:	07de      	lsls	r6, r3, #31
 80070ce:	d508      	bpl.n	80070e2 <_printf_i+0x14e>
 80070d0:	6923      	ldr	r3, [r4, #16]
 80070d2:	6861      	ldr	r1, [r4, #4]
 80070d4:	4299      	cmp	r1, r3
 80070d6:	bfde      	ittt	le
 80070d8:	2330      	movle	r3, #48	; 0x30
 80070da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070de:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80070e2:	1b52      	subs	r2, r2, r5
 80070e4:	6122      	str	r2, [r4, #16]
 80070e6:	464b      	mov	r3, r9
 80070e8:	4621      	mov	r1, r4
 80070ea:	4640      	mov	r0, r8
 80070ec:	f8cd a000 	str.w	sl, [sp]
 80070f0:	aa03      	add	r2, sp, #12
 80070f2:	f7ff fedf 	bl	8006eb4 <_printf_common>
 80070f6:	3001      	adds	r0, #1
 80070f8:	d14c      	bne.n	8007194 <_printf_i+0x200>
 80070fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070fe:	b004      	add	sp, #16
 8007100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007104:	4834      	ldr	r0, [pc, #208]	; (80071d8 <_printf_i+0x244>)
 8007106:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800710a:	6829      	ldr	r1, [r5, #0]
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	f851 6b04 	ldr.w	r6, [r1], #4
 8007112:	6029      	str	r1, [r5, #0]
 8007114:	061d      	lsls	r5, r3, #24
 8007116:	d514      	bpl.n	8007142 <_printf_i+0x1ae>
 8007118:	07df      	lsls	r7, r3, #31
 800711a:	bf44      	itt	mi
 800711c:	f043 0320 	orrmi.w	r3, r3, #32
 8007120:	6023      	strmi	r3, [r4, #0]
 8007122:	b91e      	cbnz	r6, 800712c <_printf_i+0x198>
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	f023 0320 	bic.w	r3, r3, #32
 800712a:	6023      	str	r3, [r4, #0]
 800712c:	2310      	movs	r3, #16
 800712e:	e7af      	b.n	8007090 <_printf_i+0xfc>
 8007130:	6823      	ldr	r3, [r4, #0]
 8007132:	f043 0320 	orr.w	r3, r3, #32
 8007136:	6023      	str	r3, [r4, #0]
 8007138:	2378      	movs	r3, #120	; 0x78
 800713a:	4828      	ldr	r0, [pc, #160]	; (80071dc <_printf_i+0x248>)
 800713c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007140:	e7e3      	b.n	800710a <_printf_i+0x176>
 8007142:	0659      	lsls	r1, r3, #25
 8007144:	bf48      	it	mi
 8007146:	b2b6      	uxthmi	r6, r6
 8007148:	e7e6      	b.n	8007118 <_printf_i+0x184>
 800714a:	4615      	mov	r5, r2
 800714c:	e7bb      	b.n	80070c6 <_printf_i+0x132>
 800714e:	682b      	ldr	r3, [r5, #0]
 8007150:	6826      	ldr	r6, [r4, #0]
 8007152:	1d18      	adds	r0, r3, #4
 8007154:	6961      	ldr	r1, [r4, #20]
 8007156:	6028      	str	r0, [r5, #0]
 8007158:	0635      	lsls	r5, r6, #24
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	d501      	bpl.n	8007162 <_printf_i+0x1ce>
 800715e:	6019      	str	r1, [r3, #0]
 8007160:	e002      	b.n	8007168 <_printf_i+0x1d4>
 8007162:	0670      	lsls	r0, r6, #25
 8007164:	d5fb      	bpl.n	800715e <_printf_i+0x1ca>
 8007166:	8019      	strh	r1, [r3, #0]
 8007168:	2300      	movs	r3, #0
 800716a:	4615      	mov	r5, r2
 800716c:	6123      	str	r3, [r4, #16]
 800716e:	e7ba      	b.n	80070e6 <_printf_i+0x152>
 8007170:	682b      	ldr	r3, [r5, #0]
 8007172:	2100      	movs	r1, #0
 8007174:	1d1a      	adds	r2, r3, #4
 8007176:	602a      	str	r2, [r5, #0]
 8007178:	681d      	ldr	r5, [r3, #0]
 800717a:	6862      	ldr	r2, [r4, #4]
 800717c:	4628      	mov	r0, r5
 800717e:	f000 fb13 	bl	80077a8 <memchr>
 8007182:	b108      	cbz	r0, 8007188 <_printf_i+0x1f4>
 8007184:	1b40      	subs	r0, r0, r5
 8007186:	6060      	str	r0, [r4, #4]
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	6123      	str	r3, [r4, #16]
 800718c:	2300      	movs	r3, #0
 800718e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007192:	e7a8      	b.n	80070e6 <_printf_i+0x152>
 8007194:	462a      	mov	r2, r5
 8007196:	4649      	mov	r1, r9
 8007198:	4640      	mov	r0, r8
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	47d0      	blx	sl
 800719e:	3001      	adds	r0, #1
 80071a0:	d0ab      	beq.n	80070fa <_printf_i+0x166>
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	079b      	lsls	r3, r3, #30
 80071a6:	d413      	bmi.n	80071d0 <_printf_i+0x23c>
 80071a8:	68e0      	ldr	r0, [r4, #12]
 80071aa:	9b03      	ldr	r3, [sp, #12]
 80071ac:	4298      	cmp	r0, r3
 80071ae:	bfb8      	it	lt
 80071b0:	4618      	movlt	r0, r3
 80071b2:	e7a4      	b.n	80070fe <_printf_i+0x16a>
 80071b4:	2301      	movs	r3, #1
 80071b6:	4632      	mov	r2, r6
 80071b8:	4649      	mov	r1, r9
 80071ba:	4640      	mov	r0, r8
 80071bc:	47d0      	blx	sl
 80071be:	3001      	adds	r0, #1
 80071c0:	d09b      	beq.n	80070fa <_printf_i+0x166>
 80071c2:	3501      	adds	r5, #1
 80071c4:	68e3      	ldr	r3, [r4, #12]
 80071c6:	9903      	ldr	r1, [sp, #12]
 80071c8:	1a5b      	subs	r3, r3, r1
 80071ca:	42ab      	cmp	r3, r5
 80071cc:	dcf2      	bgt.n	80071b4 <_printf_i+0x220>
 80071ce:	e7eb      	b.n	80071a8 <_printf_i+0x214>
 80071d0:	2500      	movs	r5, #0
 80071d2:	f104 0619 	add.w	r6, r4, #25
 80071d6:	e7f5      	b.n	80071c4 <_printf_i+0x230>
 80071d8:	08008fab 	.word	0x08008fab
 80071dc:	08008fbc 	.word	0x08008fbc

080071e0 <__swbuf_r>:
 80071e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e2:	460e      	mov	r6, r1
 80071e4:	4614      	mov	r4, r2
 80071e6:	4605      	mov	r5, r0
 80071e8:	b118      	cbz	r0, 80071f2 <__swbuf_r+0x12>
 80071ea:	6983      	ldr	r3, [r0, #24]
 80071ec:	b90b      	cbnz	r3, 80071f2 <__swbuf_r+0x12>
 80071ee:	f000 f9d5 	bl	800759c <__sinit>
 80071f2:	4b21      	ldr	r3, [pc, #132]	; (8007278 <__swbuf_r+0x98>)
 80071f4:	429c      	cmp	r4, r3
 80071f6:	d12b      	bne.n	8007250 <__swbuf_r+0x70>
 80071f8:	686c      	ldr	r4, [r5, #4]
 80071fa:	69a3      	ldr	r3, [r4, #24]
 80071fc:	60a3      	str	r3, [r4, #8]
 80071fe:	89a3      	ldrh	r3, [r4, #12]
 8007200:	071a      	lsls	r2, r3, #28
 8007202:	d52f      	bpl.n	8007264 <__swbuf_r+0x84>
 8007204:	6923      	ldr	r3, [r4, #16]
 8007206:	b36b      	cbz	r3, 8007264 <__swbuf_r+0x84>
 8007208:	6923      	ldr	r3, [r4, #16]
 800720a:	6820      	ldr	r0, [r4, #0]
 800720c:	b2f6      	uxtb	r6, r6
 800720e:	1ac0      	subs	r0, r0, r3
 8007210:	6963      	ldr	r3, [r4, #20]
 8007212:	4637      	mov	r7, r6
 8007214:	4283      	cmp	r3, r0
 8007216:	dc04      	bgt.n	8007222 <__swbuf_r+0x42>
 8007218:	4621      	mov	r1, r4
 800721a:	4628      	mov	r0, r5
 800721c:	f000 f92a 	bl	8007474 <_fflush_r>
 8007220:	bb30      	cbnz	r0, 8007270 <__swbuf_r+0x90>
 8007222:	68a3      	ldr	r3, [r4, #8]
 8007224:	3001      	adds	r0, #1
 8007226:	3b01      	subs	r3, #1
 8007228:	60a3      	str	r3, [r4, #8]
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	1c5a      	adds	r2, r3, #1
 800722e:	6022      	str	r2, [r4, #0]
 8007230:	701e      	strb	r6, [r3, #0]
 8007232:	6963      	ldr	r3, [r4, #20]
 8007234:	4283      	cmp	r3, r0
 8007236:	d004      	beq.n	8007242 <__swbuf_r+0x62>
 8007238:	89a3      	ldrh	r3, [r4, #12]
 800723a:	07db      	lsls	r3, r3, #31
 800723c:	d506      	bpl.n	800724c <__swbuf_r+0x6c>
 800723e:	2e0a      	cmp	r6, #10
 8007240:	d104      	bne.n	800724c <__swbuf_r+0x6c>
 8007242:	4621      	mov	r1, r4
 8007244:	4628      	mov	r0, r5
 8007246:	f000 f915 	bl	8007474 <_fflush_r>
 800724a:	b988      	cbnz	r0, 8007270 <__swbuf_r+0x90>
 800724c:	4638      	mov	r0, r7
 800724e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007250:	4b0a      	ldr	r3, [pc, #40]	; (800727c <__swbuf_r+0x9c>)
 8007252:	429c      	cmp	r4, r3
 8007254:	d101      	bne.n	800725a <__swbuf_r+0x7a>
 8007256:	68ac      	ldr	r4, [r5, #8]
 8007258:	e7cf      	b.n	80071fa <__swbuf_r+0x1a>
 800725a:	4b09      	ldr	r3, [pc, #36]	; (8007280 <__swbuf_r+0xa0>)
 800725c:	429c      	cmp	r4, r3
 800725e:	bf08      	it	eq
 8007260:	68ec      	ldreq	r4, [r5, #12]
 8007262:	e7ca      	b.n	80071fa <__swbuf_r+0x1a>
 8007264:	4621      	mov	r1, r4
 8007266:	4628      	mov	r0, r5
 8007268:	f000 f80c 	bl	8007284 <__swsetup_r>
 800726c:	2800      	cmp	r0, #0
 800726e:	d0cb      	beq.n	8007208 <__swbuf_r+0x28>
 8007270:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007274:	e7ea      	b.n	800724c <__swbuf_r+0x6c>
 8007276:	bf00      	nop
 8007278:	08008ff0 	.word	0x08008ff0
 800727c:	08009010 	.word	0x08009010
 8007280:	08008fd0 	.word	0x08008fd0

08007284 <__swsetup_r>:
 8007284:	4b32      	ldr	r3, [pc, #200]	; (8007350 <__swsetup_r+0xcc>)
 8007286:	b570      	push	{r4, r5, r6, lr}
 8007288:	681d      	ldr	r5, [r3, #0]
 800728a:	4606      	mov	r6, r0
 800728c:	460c      	mov	r4, r1
 800728e:	b125      	cbz	r5, 800729a <__swsetup_r+0x16>
 8007290:	69ab      	ldr	r3, [r5, #24]
 8007292:	b913      	cbnz	r3, 800729a <__swsetup_r+0x16>
 8007294:	4628      	mov	r0, r5
 8007296:	f000 f981 	bl	800759c <__sinit>
 800729a:	4b2e      	ldr	r3, [pc, #184]	; (8007354 <__swsetup_r+0xd0>)
 800729c:	429c      	cmp	r4, r3
 800729e:	d10f      	bne.n	80072c0 <__swsetup_r+0x3c>
 80072a0:	686c      	ldr	r4, [r5, #4]
 80072a2:	89a3      	ldrh	r3, [r4, #12]
 80072a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072a8:	0719      	lsls	r1, r3, #28
 80072aa:	d42c      	bmi.n	8007306 <__swsetup_r+0x82>
 80072ac:	06dd      	lsls	r5, r3, #27
 80072ae:	d411      	bmi.n	80072d4 <__swsetup_r+0x50>
 80072b0:	2309      	movs	r3, #9
 80072b2:	6033      	str	r3, [r6, #0]
 80072b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80072b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072bc:	81a3      	strh	r3, [r4, #12]
 80072be:	e03e      	b.n	800733e <__swsetup_r+0xba>
 80072c0:	4b25      	ldr	r3, [pc, #148]	; (8007358 <__swsetup_r+0xd4>)
 80072c2:	429c      	cmp	r4, r3
 80072c4:	d101      	bne.n	80072ca <__swsetup_r+0x46>
 80072c6:	68ac      	ldr	r4, [r5, #8]
 80072c8:	e7eb      	b.n	80072a2 <__swsetup_r+0x1e>
 80072ca:	4b24      	ldr	r3, [pc, #144]	; (800735c <__swsetup_r+0xd8>)
 80072cc:	429c      	cmp	r4, r3
 80072ce:	bf08      	it	eq
 80072d0:	68ec      	ldreq	r4, [r5, #12]
 80072d2:	e7e6      	b.n	80072a2 <__swsetup_r+0x1e>
 80072d4:	0758      	lsls	r0, r3, #29
 80072d6:	d512      	bpl.n	80072fe <__swsetup_r+0x7a>
 80072d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072da:	b141      	cbz	r1, 80072ee <__swsetup_r+0x6a>
 80072dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072e0:	4299      	cmp	r1, r3
 80072e2:	d002      	beq.n	80072ea <__swsetup_r+0x66>
 80072e4:	4630      	mov	r0, r6
 80072e6:	f7ff faf9 	bl	80068dc <_free_r>
 80072ea:	2300      	movs	r3, #0
 80072ec:	6363      	str	r3, [r4, #52]	; 0x34
 80072ee:	89a3      	ldrh	r3, [r4, #12]
 80072f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80072f4:	81a3      	strh	r3, [r4, #12]
 80072f6:	2300      	movs	r3, #0
 80072f8:	6063      	str	r3, [r4, #4]
 80072fa:	6923      	ldr	r3, [r4, #16]
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	f043 0308 	orr.w	r3, r3, #8
 8007304:	81a3      	strh	r3, [r4, #12]
 8007306:	6923      	ldr	r3, [r4, #16]
 8007308:	b94b      	cbnz	r3, 800731e <__swsetup_r+0x9a>
 800730a:	89a3      	ldrh	r3, [r4, #12]
 800730c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007310:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007314:	d003      	beq.n	800731e <__swsetup_r+0x9a>
 8007316:	4621      	mov	r1, r4
 8007318:	4630      	mov	r0, r6
 800731a:	f000 fa05 	bl	8007728 <__smakebuf_r>
 800731e:	89a0      	ldrh	r0, [r4, #12]
 8007320:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007324:	f010 0301 	ands.w	r3, r0, #1
 8007328:	d00a      	beq.n	8007340 <__swsetup_r+0xbc>
 800732a:	2300      	movs	r3, #0
 800732c:	60a3      	str	r3, [r4, #8]
 800732e:	6963      	ldr	r3, [r4, #20]
 8007330:	425b      	negs	r3, r3
 8007332:	61a3      	str	r3, [r4, #24]
 8007334:	6923      	ldr	r3, [r4, #16]
 8007336:	b943      	cbnz	r3, 800734a <__swsetup_r+0xc6>
 8007338:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800733c:	d1ba      	bne.n	80072b4 <__swsetup_r+0x30>
 800733e:	bd70      	pop	{r4, r5, r6, pc}
 8007340:	0781      	lsls	r1, r0, #30
 8007342:	bf58      	it	pl
 8007344:	6963      	ldrpl	r3, [r4, #20]
 8007346:	60a3      	str	r3, [r4, #8]
 8007348:	e7f4      	b.n	8007334 <__swsetup_r+0xb0>
 800734a:	2000      	movs	r0, #0
 800734c:	e7f7      	b.n	800733e <__swsetup_r+0xba>
 800734e:	bf00      	nop
 8007350:	200000cc 	.word	0x200000cc
 8007354:	08008ff0 	.word	0x08008ff0
 8007358:	08009010 	.word	0x08009010
 800735c:	08008fd0 	.word	0x08008fd0

08007360 <abort>:
 8007360:	2006      	movs	r0, #6
 8007362:	b508      	push	{r3, lr}
 8007364:	f000 fa56 	bl	8007814 <raise>
 8007368:	2001      	movs	r0, #1
 800736a:	f7fb fc02 	bl	8002b72 <_exit>
	...

08007370 <__sflush_r>:
 8007370:	898a      	ldrh	r2, [r1, #12]
 8007372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007374:	4605      	mov	r5, r0
 8007376:	0710      	lsls	r0, r2, #28
 8007378:	460c      	mov	r4, r1
 800737a:	d457      	bmi.n	800742c <__sflush_r+0xbc>
 800737c:	684b      	ldr	r3, [r1, #4]
 800737e:	2b00      	cmp	r3, #0
 8007380:	dc04      	bgt.n	800738c <__sflush_r+0x1c>
 8007382:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007384:	2b00      	cmp	r3, #0
 8007386:	dc01      	bgt.n	800738c <__sflush_r+0x1c>
 8007388:	2000      	movs	r0, #0
 800738a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800738c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800738e:	2e00      	cmp	r6, #0
 8007390:	d0fa      	beq.n	8007388 <__sflush_r+0x18>
 8007392:	2300      	movs	r3, #0
 8007394:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007398:	682f      	ldr	r7, [r5, #0]
 800739a:	602b      	str	r3, [r5, #0]
 800739c:	d032      	beq.n	8007404 <__sflush_r+0x94>
 800739e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80073a0:	89a3      	ldrh	r3, [r4, #12]
 80073a2:	075a      	lsls	r2, r3, #29
 80073a4:	d505      	bpl.n	80073b2 <__sflush_r+0x42>
 80073a6:	6863      	ldr	r3, [r4, #4]
 80073a8:	1ac0      	subs	r0, r0, r3
 80073aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073ac:	b10b      	cbz	r3, 80073b2 <__sflush_r+0x42>
 80073ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073b0:	1ac0      	subs	r0, r0, r3
 80073b2:	2300      	movs	r3, #0
 80073b4:	4602      	mov	r2, r0
 80073b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073b8:	4628      	mov	r0, r5
 80073ba:	6a21      	ldr	r1, [r4, #32]
 80073bc:	47b0      	blx	r6
 80073be:	1c43      	adds	r3, r0, #1
 80073c0:	89a3      	ldrh	r3, [r4, #12]
 80073c2:	d106      	bne.n	80073d2 <__sflush_r+0x62>
 80073c4:	6829      	ldr	r1, [r5, #0]
 80073c6:	291d      	cmp	r1, #29
 80073c8:	d82c      	bhi.n	8007424 <__sflush_r+0xb4>
 80073ca:	4a29      	ldr	r2, [pc, #164]	; (8007470 <__sflush_r+0x100>)
 80073cc:	40ca      	lsrs	r2, r1
 80073ce:	07d6      	lsls	r6, r2, #31
 80073d0:	d528      	bpl.n	8007424 <__sflush_r+0xb4>
 80073d2:	2200      	movs	r2, #0
 80073d4:	6062      	str	r2, [r4, #4]
 80073d6:	6922      	ldr	r2, [r4, #16]
 80073d8:	04d9      	lsls	r1, r3, #19
 80073da:	6022      	str	r2, [r4, #0]
 80073dc:	d504      	bpl.n	80073e8 <__sflush_r+0x78>
 80073de:	1c42      	adds	r2, r0, #1
 80073e0:	d101      	bne.n	80073e6 <__sflush_r+0x76>
 80073e2:	682b      	ldr	r3, [r5, #0]
 80073e4:	b903      	cbnz	r3, 80073e8 <__sflush_r+0x78>
 80073e6:	6560      	str	r0, [r4, #84]	; 0x54
 80073e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073ea:	602f      	str	r7, [r5, #0]
 80073ec:	2900      	cmp	r1, #0
 80073ee:	d0cb      	beq.n	8007388 <__sflush_r+0x18>
 80073f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073f4:	4299      	cmp	r1, r3
 80073f6:	d002      	beq.n	80073fe <__sflush_r+0x8e>
 80073f8:	4628      	mov	r0, r5
 80073fa:	f7ff fa6f 	bl	80068dc <_free_r>
 80073fe:	2000      	movs	r0, #0
 8007400:	6360      	str	r0, [r4, #52]	; 0x34
 8007402:	e7c2      	b.n	800738a <__sflush_r+0x1a>
 8007404:	6a21      	ldr	r1, [r4, #32]
 8007406:	2301      	movs	r3, #1
 8007408:	4628      	mov	r0, r5
 800740a:	47b0      	blx	r6
 800740c:	1c41      	adds	r1, r0, #1
 800740e:	d1c7      	bne.n	80073a0 <__sflush_r+0x30>
 8007410:	682b      	ldr	r3, [r5, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d0c4      	beq.n	80073a0 <__sflush_r+0x30>
 8007416:	2b1d      	cmp	r3, #29
 8007418:	d001      	beq.n	800741e <__sflush_r+0xae>
 800741a:	2b16      	cmp	r3, #22
 800741c:	d101      	bne.n	8007422 <__sflush_r+0xb2>
 800741e:	602f      	str	r7, [r5, #0]
 8007420:	e7b2      	b.n	8007388 <__sflush_r+0x18>
 8007422:	89a3      	ldrh	r3, [r4, #12]
 8007424:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007428:	81a3      	strh	r3, [r4, #12]
 800742a:	e7ae      	b.n	800738a <__sflush_r+0x1a>
 800742c:	690f      	ldr	r7, [r1, #16]
 800742e:	2f00      	cmp	r7, #0
 8007430:	d0aa      	beq.n	8007388 <__sflush_r+0x18>
 8007432:	0793      	lsls	r3, r2, #30
 8007434:	bf18      	it	ne
 8007436:	2300      	movne	r3, #0
 8007438:	680e      	ldr	r6, [r1, #0]
 800743a:	bf08      	it	eq
 800743c:	694b      	ldreq	r3, [r1, #20]
 800743e:	1bf6      	subs	r6, r6, r7
 8007440:	600f      	str	r7, [r1, #0]
 8007442:	608b      	str	r3, [r1, #8]
 8007444:	2e00      	cmp	r6, #0
 8007446:	dd9f      	ble.n	8007388 <__sflush_r+0x18>
 8007448:	4633      	mov	r3, r6
 800744a:	463a      	mov	r2, r7
 800744c:	4628      	mov	r0, r5
 800744e:	6a21      	ldr	r1, [r4, #32]
 8007450:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007454:	47e0      	blx	ip
 8007456:	2800      	cmp	r0, #0
 8007458:	dc06      	bgt.n	8007468 <__sflush_r+0xf8>
 800745a:	89a3      	ldrh	r3, [r4, #12]
 800745c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007464:	81a3      	strh	r3, [r4, #12]
 8007466:	e790      	b.n	800738a <__sflush_r+0x1a>
 8007468:	4407      	add	r7, r0
 800746a:	1a36      	subs	r6, r6, r0
 800746c:	e7ea      	b.n	8007444 <__sflush_r+0xd4>
 800746e:	bf00      	nop
 8007470:	20400001 	.word	0x20400001

08007474 <_fflush_r>:
 8007474:	b538      	push	{r3, r4, r5, lr}
 8007476:	690b      	ldr	r3, [r1, #16]
 8007478:	4605      	mov	r5, r0
 800747a:	460c      	mov	r4, r1
 800747c:	b913      	cbnz	r3, 8007484 <_fflush_r+0x10>
 800747e:	2500      	movs	r5, #0
 8007480:	4628      	mov	r0, r5
 8007482:	bd38      	pop	{r3, r4, r5, pc}
 8007484:	b118      	cbz	r0, 800748e <_fflush_r+0x1a>
 8007486:	6983      	ldr	r3, [r0, #24]
 8007488:	b90b      	cbnz	r3, 800748e <_fflush_r+0x1a>
 800748a:	f000 f887 	bl	800759c <__sinit>
 800748e:	4b14      	ldr	r3, [pc, #80]	; (80074e0 <_fflush_r+0x6c>)
 8007490:	429c      	cmp	r4, r3
 8007492:	d11b      	bne.n	80074cc <_fflush_r+0x58>
 8007494:	686c      	ldr	r4, [r5, #4]
 8007496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d0ef      	beq.n	800747e <_fflush_r+0xa>
 800749e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074a0:	07d0      	lsls	r0, r2, #31
 80074a2:	d404      	bmi.n	80074ae <_fflush_r+0x3a>
 80074a4:	0599      	lsls	r1, r3, #22
 80074a6:	d402      	bmi.n	80074ae <_fflush_r+0x3a>
 80074a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074aa:	f000 f915 	bl	80076d8 <__retarget_lock_acquire_recursive>
 80074ae:	4628      	mov	r0, r5
 80074b0:	4621      	mov	r1, r4
 80074b2:	f7ff ff5d 	bl	8007370 <__sflush_r>
 80074b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074b8:	4605      	mov	r5, r0
 80074ba:	07da      	lsls	r2, r3, #31
 80074bc:	d4e0      	bmi.n	8007480 <_fflush_r+0xc>
 80074be:	89a3      	ldrh	r3, [r4, #12]
 80074c0:	059b      	lsls	r3, r3, #22
 80074c2:	d4dd      	bmi.n	8007480 <_fflush_r+0xc>
 80074c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074c6:	f000 f908 	bl	80076da <__retarget_lock_release_recursive>
 80074ca:	e7d9      	b.n	8007480 <_fflush_r+0xc>
 80074cc:	4b05      	ldr	r3, [pc, #20]	; (80074e4 <_fflush_r+0x70>)
 80074ce:	429c      	cmp	r4, r3
 80074d0:	d101      	bne.n	80074d6 <_fflush_r+0x62>
 80074d2:	68ac      	ldr	r4, [r5, #8]
 80074d4:	e7df      	b.n	8007496 <_fflush_r+0x22>
 80074d6:	4b04      	ldr	r3, [pc, #16]	; (80074e8 <_fflush_r+0x74>)
 80074d8:	429c      	cmp	r4, r3
 80074da:	bf08      	it	eq
 80074dc:	68ec      	ldreq	r4, [r5, #12]
 80074de:	e7da      	b.n	8007496 <_fflush_r+0x22>
 80074e0:	08008ff0 	.word	0x08008ff0
 80074e4:	08009010 	.word	0x08009010
 80074e8:	08008fd0 	.word	0x08008fd0

080074ec <std>:
 80074ec:	2300      	movs	r3, #0
 80074ee:	b510      	push	{r4, lr}
 80074f0:	4604      	mov	r4, r0
 80074f2:	e9c0 3300 	strd	r3, r3, [r0]
 80074f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074fa:	6083      	str	r3, [r0, #8]
 80074fc:	8181      	strh	r1, [r0, #12]
 80074fe:	6643      	str	r3, [r0, #100]	; 0x64
 8007500:	81c2      	strh	r2, [r0, #14]
 8007502:	6183      	str	r3, [r0, #24]
 8007504:	4619      	mov	r1, r3
 8007506:	2208      	movs	r2, #8
 8007508:	305c      	adds	r0, #92	; 0x5c
 800750a:	f7ff f9df 	bl	80068cc <memset>
 800750e:	4b05      	ldr	r3, [pc, #20]	; (8007524 <std+0x38>)
 8007510:	6224      	str	r4, [r4, #32]
 8007512:	6263      	str	r3, [r4, #36]	; 0x24
 8007514:	4b04      	ldr	r3, [pc, #16]	; (8007528 <std+0x3c>)
 8007516:	62a3      	str	r3, [r4, #40]	; 0x28
 8007518:	4b04      	ldr	r3, [pc, #16]	; (800752c <std+0x40>)
 800751a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800751c:	4b04      	ldr	r3, [pc, #16]	; (8007530 <std+0x44>)
 800751e:	6323      	str	r3, [r4, #48]	; 0x30
 8007520:	bd10      	pop	{r4, pc}
 8007522:	bf00      	nop
 8007524:	0800784d 	.word	0x0800784d
 8007528:	0800786f 	.word	0x0800786f
 800752c:	080078a7 	.word	0x080078a7
 8007530:	080078cb 	.word	0x080078cb

08007534 <_cleanup_r>:
 8007534:	4901      	ldr	r1, [pc, #4]	; (800753c <_cleanup_r+0x8>)
 8007536:	f000 b8af 	b.w	8007698 <_fwalk_reent>
 800753a:	bf00      	nop
 800753c:	08007475 	.word	0x08007475

08007540 <__sfmoreglue>:
 8007540:	2268      	movs	r2, #104	; 0x68
 8007542:	b570      	push	{r4, r5, r6, lr}
 8007544:	1e4d      	subs	r5, r1, #1
 8007546:	4355      	muls	r5, r2
 8007548:	460e      	mov	r6, r1
 800754a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800754e:	f7ff fa2d 	bl	80069ac <_malloc_r>
 8007552:	4604      	mov	r4, r0
 8007554:	b140      	cbz	r0, 8007568 <__sfmoreglue+0x28>
 8007556:	2100      	movs	r1, #0
 8007558:	e9c0 1600 	strd	r1, r6, [r0]
 800755c:	300c      	adds	r0, #12
 800755e:	60a0      	str	r0, [r4, #8]
 8007560:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007564:	f7ff f9b2 	bl	80068cc <memset>
 8007568:	4620      	mov	r0, r4
 800756a:	bd70      	pop	{r4, r5, r6, pc}

0800756c <__sfp_lock_acquire>:
 800756c:	4801      	ldr	r0, [pc, #4]	; (8007574 <__sfp_lock_acquire+0x8>)
 800756e:	f000 b8b3 	b.w	80076d8 <__retarget_lock_acquire_recursive>
 8007572:	bf00      	nop
 8007574:	200008ed 	.word	0x200008ed

08007578 <__sfp_lock_release>:
 8007578:	4801      	ldr	r0, [pc, #4]	; (8007580 <__sfp_lock_release+0x8>)
 800757a:	f000 b8ae 	b.w	80076da <__retarget_lock_release_recursive>
 800757e:	bf00      	nop
 8007580:	200008ed 	.word	0x200008ed

08007584 <__sinit_lock_acquire>:
 8007584:	4801      	ldr	r0, [pc, #4]	; (800758c <__sinit_lock_acquire+0x8>)
 8007586:	f000 b8a7 	b.w	80076d8 <__retarget_lock_acquire_recursive>
 800758a:	bf00      	nop
 800758c:	200008ee 	.word	0x200008ee

08007590 <__sinit_lock_release>:
 8007590:	4801      	ldr	r0, [pc, #4]	; (8007598 <__sinit_lock_release+0x8>)
 8007592:	f000 b8a2 	b.w	80076da <__retarget_lock_release_recursive>
 8007596:	bf00      	nop
 8007598:	200008ee 	.word	0x200008ee

0800759c <__sinit>:
 800759c:	b510      	push	{r4, lr}
 800759e:	4604      	mov	r4, r0
 80075a0:	f7ff fff0 	bl	8007584 <__sinit_lock_acquire>
 80075a4:	69a3      	ldr	r3, [r4, #24]
 80075a6:	b11b      	cbz	r3, 80075b0 <__sinit+0x14>
 80075a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075ac:	f7ff bff0 	b.w	8007590 <__sinit_lock_release>
 80075b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80075b4:	6523      	str	r3, [r4, #80]	; 0x50
 80075b6:	4b13      	ldr	r3, [pc, #76]	; (8007604 <__sinit+0x68>)
 80075b8:	4a13      	ldr	r2, [pc, #76]	; (8007608 <__sinit+0x6c>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80075be:	42a3      	cmp	r3, r4
 80075c0:	bf08      	it	eq
 80075c2:	2301      	moveq	r3, #1
 80075c4:	4620      	mov	r0, r4
 80075c6:	bf08      	it	eq
 80075c8:	61a3      	streq	r3, [r4, #24]
 80075ca:	f000 f81f 	bl	800760c <__sfp>
 80075ce:	6060      	str	r0, [r4, #4]
 80075d0:	4620      	mov	r0, r4
 80075d2:	f000 f81b 	bl	800760c <__sfp>
 80075d6:	60a0      	str	r0, [r4, #8]
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 f817 	bl	800760c <__sfp>
 80075de:	2200      	movs	r2, #0
 80075e0:	2104      	movs	r1, #4
 80075e2:	60e0      	str	r0, [r4, #12]
 80075e4:	6860      	ldr	r0, [r4, #4]
 80075e6:	f7ff ff81 	bl	80074ec <std>
 80075ea:	2201      	movs	r2, #1
 80075ec:	2109      	movs	r1, #9
 80075ee:	68a0      	ldr	r0, [r4, #8]
 80075f0:	f7ff ff7c 	bl	80074ec <std>
 80075f4:	2202      	movs	r2, #2
 80075f6:	2112      	movs	r1, #18
 80075f8:	68e0      	ldr	r0, [r4, #12]
 80075fa:	f7ff ff77 	bl	80074ec <std>
 80075fe:	2301      	movs	r3, #1
 8007600:	61a3      	str	r3, [r4, #24]
 8007602:	e7d1      	b.n	80075a8 <__sinit+0xc>
 8007604:	08008ee8 	.word	0x08008ee8
 8007608:	08007535 	.word	0x08007535

0800760c <__sfp>:
 800760c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760e:	4607      	mov	r7, r0
 8007610:	f7ff ffac 	bl	800756c <__sfp_lock_acquire>
 8007614:	4b1e      	ldr	r3, [pc, #120]	; (8007690 <__sfp+0x84>)
 8007616:	681e      	ldr	r6, [r3, #0]
 8007618:	69b3      	ldr	r3, [r6, #24]
 800761a:	b913      	cbnz	r3, 8007622 <__sfp+0x16>
 800761c:	4630      	mov	r0, r6
 800761e:	f7ff ffbd 	bl	800759c <__sinit>
 8007622:	3648      	adds	r6, #72	; 0x48
 8007624:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007628:	3b01      	subs	r3, #1
 800762a:	d503      	bpl.n	8007634 <__sfp+0x28>
 800762c:	6833      	ldr	r3, [r6, #0]
 800762e:	b30b      	cbz	r3, 8007674 <__sfp+0x68>
 8007630:	6836      	ldr	r6, [r6, #0]
 8007632:	e7f7      	b.n	8007624 <__sfp+0x18>
 8007634:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007638:	b9d5      	cbnz	r5, 8007670 <__sfp+0x64>
 800763a:	4b16      	ldr	r3, [pc, #88]	; (8007694 <__sfp+0x88>)
 800763c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007640:	60e3      	str	r3, [r4, #12]
 8007642:	6665      	str	r5, [r4, #100]	; 0x64
 8007644:	f000 f847 	bl	80076d6 <__retarget_lock_init_recursive>
 8007648:	f7ff ff96 	bl	8007578 <__sfp_lock_release>
 800764c:	2208      	movs	r2, #8
 800764e:	4629      	mov	r1, r5
 8007650:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007654:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007658:	6025      	str	r5, [r4, #0]
 800765a:	61a5      	str	r5, [r4, #24]
 800765c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007660:	f7ff f934 	bl	80068cc <memset>
 8007664:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007668:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800766c:	4620      	mov	r0, r4
 800766e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007670:	3468      	adds	r4, #104	; 0x68
 8007672:	e7d9      	b.n	8007628 <__sfp+0x1c>
 8007674:	2104      	movs	r1, #4
 8007676:	4638      	mov	r0, r7
 8007678:	f7ff ff62 	bl	8007540 <__sfmoreglue>
 800767c:	4604      	mov	r4, r0
 800767e:	6030      	str	r0, [r6, #0]
 8007680:	2800      	cmp	r0, #0
 8007682:	d1d5      	bne.n	8007630 <__sfp+0x24>
 8007684:	f7ff ff78 	bl	8007578 <__sfp_lock_release>
 8007688:	230c      	movs	r3, #12
 800768a:	603b      	str	r3, [r7, #0]
 800768c:	e7ee      	b.n	800766c <__sfp+0x60>
 800768e:	bf00      	nop
 8007690:	08008ee8 	.word	0x08008ee8
 8007694:	ffff0001 	.word	0xffff0001

08007698 <_fwalk_reent>:
 8007698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800769c:	4606      	mov	r6, r0
 800769e:	4688      	mov	r8, r1
 80076a0:	2700      	movs	r7, #0
 80076a2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80076a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076aa:	f1b9 0901 	subs.w	r9, r9, #1
 80076ae:	d505      	bpl.n	80076bc <_fwalk_reent+0x24>
 80076b0:	6824      	ldr	r4, [r4, #0]
 80076b2:	2c00      	cmp	r4, #0
 80076b4:	d1f7      	bne.n	80076a6 <_fwalk_reent+0xe>
 80076b6:	4638      	mov	r0, r7
 80076b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076bc:	89ab      	ldrh	r3, [r5, #12]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d907      	bls.n	80076d2 <_fwalk_reent+0x3a>
 80076c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076c6:	3301      	adds	r3, #1
 80076c8:	d003      	beq.n	80076d2 <_fwalk_reent+0x3a>
 80076ca:	4629      	mov	r1, r5
 80076cc:	4630      	mov	r0, r6
 80076ce:	47c0      	blx	r8
 80076d0:	4307      	orrs	r7, r0
 80076d2:	3568      	adds	r5, #104	; 0x68
 80076d4:	e7e9      	b.n	80076aa <_fwalk_reent+0x12>

080076d6 <__retarget_lock_init_recursive>:
 80076d6:	4770      	bx	lr

080076d8 <__retarget_lock_acquire_recursive>:
 80076d8:	4770      	bx	lr

080076da <__retarget_lock_release_recursive>:
 80076da:	4770      	bx	lr

080076dc <__swhatbuf_r>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	460e      	mov	r6, r1
 80076e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e4:	4614      	mov	r4, r2
 80076e6:	2900      	cmp	r1, #0
 80076e8:	461d      	mov	r5, r3
 80076ea:	b096      	sub	sp, #88	; 0x58
 80076ec:	da08      	bge.n	8007700 <__swhatbuf_r+0x24>
 80076ee:	2200      	movs	r2, #0
 80076f0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80076f4:	602a      	str	r2, [r5, #0]
 80076f6:	061a      	lsls	r2, r3, #24
 80076f8:	d410      	bmi.n	800771c <__swhatbuf_r+0x40>
 80076fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076fe:	e00e      	b.n	800771e <__swhatbuf_r+0x42>
 8007700:	466a      	mov	r2, sp
 8007702:	f000 f909 	bl	8007918 <_fstat_r>
 8007706:	2800      	cmp	r0, #0
 8007708:	dbf1      	blt.n	80076ee <__swhatbuf_r+0x12>
 800770a:	9a01      	ldr	r2, [sp, #4]
 800770c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007710:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007714:	425a      	negs	r2, r3
 8007716:	415a      	adcs	r2, r3
 8007718:	602a      	str	r2, [r5, #0]
 800771a:	e7ee      	b.n	80076fa <__swhatbuf_r+0x1e>
 800771c:	2340      	movs	r3, #64	; 0x40
 800771e:	2000      	movs	r0, #0
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	b016      	add	sp, #88	; 0x58
 8007724:	bd70      	pop	{r4, r5, r6, pc}
	...

08007728 <__smakebuf_r>:
 8007728:	898b      	ldrh	r3, [r1, #12]
 800772a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800772c:	079d      	lsls	r5, r3, #30
 800772e:	4606      	mov	r6, r0
 8007730:	460c      	mov	r4, r1
 8007732:	d507      	bpl.n	8007744 <__smakebuf_r+0x1c>
 8007734:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	6123      	str	r3, [r4, #16]
 800773c:	2301      	movs	r3, #1
 800773e:	6163      	str	r3, [r4, #20]
 8007740:	b002      	add	sp, #8
 8007742:	bd70      	pop	{r4, r5, r6, pc}
 8007744:	466a      	mov	r2, sp
 8007746:	ab01      	add	r3, sp, #4
 8007748:	f7ff ffc8 	bl	80076dc <__swhatbuf_r>
 800774c:	9900      	ldr	r1, [sp, #0]
 800774e:	4605      	mov	r5, r0
 8007750:	4630      	mov	r0, r6
 8007752:	f7ff f92b 	bl	80069ac <_malloc_r>
 8007756:	b948      	cbnz	r0, 800776c <__smakebuf_r+0x44>
 8007758:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800775c:	059a      	lsls	r2, r3, #22
 800775e:	d4ef      	bmi.n	8007740 <__smakebuf_r+0x18>
 8007760:	f023 0303 	bic.w	r3, r3, #3
 8007764:	f043 0302 	orr.w	r3, r3, #2
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	e7e3      	b.n	8007734 <__smakebuf_r+0xc>
 800776c:	4b0d      	ldr	r3, [pc, #52]	; (80077a4 <__smakebuf_r+0x7c>)
 800776e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	6020      	str	r0, [r4, #0]
 8007774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007778:	81a3      	strh	r3, [r4, #12]
 800777a:	9b00      	ldr	r3, [sp, #0]
 800777c:	6120      	str	r0, [r4, #16]
 800777e:	6163      	str	r3, [r4, #20]
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	b15b      	cbz	r3, 800779c <__smakebuf_r+0x74>
 8007784:	4630      	mov	r0, r6
 8007786:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800778a:	f000 f8d7 	bl	800793c <_isatty_r>
 800778e:	b128      	cbz	r0, 800779c <__smakebuf_r+0x74>
 8007790:	89a3      	ldrh	r3, [r4, #12]
 8007792:	f023 0303 	bic.w	r3, r3, #3
 8007796:	f043 0301 	orr.w	r3, r3, #1
 800779a:	81a3      	strh	r3, [r4, #12]
 800779c:	89a0      	ldrh	r0, [r4, #12]
 800779e:	4305      	orrs	r5, r0
 80077a0:	81a5      	strh	r5, [r4, #12]
 80077a2:	e7cd      	b.n	8007740 <__smakebuf_r+0x18>
 80077a4:	08007535 	.word	0x08007535

080077a8 <memchr>:
 80077a8:	4603      	mov	r3, r0
 80077aa:	b510      	push	{r4, lr}
 80077ac:	b2c9      	uxtb	r1, r1
 80077ae:	4402      	add	r2, r0
 80077b0:	4293      	cmp	r3, r2
 80077b2:	4618      	mov	r0, r3
 80077b4:	d101      	bne.n	80077ba <memchr+0x12>
 80077b6:	2000      	movs	r0, #0
 80077b8:	e003      	b.n	80077c2 <memchr+0x1a>
 80077ba:	7804      	ldrb	r4, [r0, #0]
 80077bc:	3301      	adds	r3, #1
 80077be:	428c      	cmp	r4, r1
 80077c0:	d1f6      	bne.n	80077b0 <memchr+0x8>
 80077c2:	bd10      	pop	{r4, pc}

080077c4 <_raise_r>:
 80077c4:	291f      	cmp	r1, #31
 80077c6:	b538      	push	{r3, r4, r5, lr}
 80077c8:	4604      	mov	r4, r0
 80077ca:	460d      	mov	r5, r1
 80077cc:	d904      	bls.n	80077d8 <_raise_r+0x14>
 80077ce:	2316      	movs	r3, #22
 80077d0:	6003      	str	r3, [r0, #0]
 80077d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077d6:	bd38      	pop	{r3, r4, r5, pc}
 80077d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80077da:	b112      	cbz	r2, 80077e2 <_raise_r+0x1e>
 80077dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077e0:	b94b      	cbnz	r3, 80077f6 <_raise_r+0x32>
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 f830 	bl	8007848 <_getpid_r>
 80077e8:	462a      	mov	r2, r5
 80077ea:	4601      	mov	r1, r0
 80077ec:	4620      	mov	r0, r4
 80077ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077f2:	f000 b817 	b.w	8007824 <_kill_r>
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d00a      	beq.n	8007810 <_raise_r+0x4c>
 80077fa:	1c59      	adds	r1, r3, #1
 80077fc:	d103      	bne.n	8007806 <_raise_r+0x42>
 80077fe:	2316      	movs	r3, #22
 8007800:	6003      	str	r3, [r0, #0]
 8007802:	2001      	movs	r0, #1
 8007804:	e7e7      	b.n	80077d6 <_raise_r+0x12>
 8007806:	2400      	movs	r4, #0
 8007808:	4628      	mov	r0, r5
 800780a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800780e:	4798      	blx	r3
 8007810:	2000      	movs	r0, #0
 8007812:	e7e0      	b.n	80077d6 <_raise_r+0x12>

08007814 <raise>:
 8007814:	4b02      	ldr	r3, [pc, #8]	; (8007820 <raise+0xc>)
 8007816:	4601      	mov	r1, r0
 8007818:	6818      	ldr	r0, [r3, #0]
 800781a:	f7ff bfd3 	b.w	80077c4 <_raise_r>
 800781e:	bf00      	nop
 8007820:	200000cc 	.word	0x200000cc

08007824 <_kill_r>:
 8007824:	b538      	push	{r3, r4, r5, lr}
 8007826:	2300      	movs	r3, #0
 8007828:	4d06      	ldr	r5, [pc, #24]	; (8007844 <_kill_r+0x20>)
 800782a:	4604      	mov	r4, r0
 800782c:	4608      	mov	r0, r1
 800782e:	4611      	mov	r1, r2
 8007830:	602b      	str	r3, [r5, #0]
 8007832:	f7fb f98e 	bl	8002b52 <_kill>
 8007836:	1c43      	adds	r3, r0, #1
 8007838:	d102      	bne.n	8007840 <_kill_r+0x1c>
 800783a:	682b      	ldr	r3, [r5, #0]
 800783c:	b103      	cbz	r3, 8007840 <_kill_r+0x1c>
 800783e:	6023      	str	r3, [r4, #0]
 8007840:	bd38      	pop	{r3, r4, r5, pc}
 8007842:	bf00      	nop
 8007844:	200008e8 	.word	0x200008e8

08007848 <_getpid_r>:
 8007848:	f7fb b97c 	b.w	8002b44 <_getpid>

0800784c <__sread>:
 800784c:	b510      	push	{r4, lr}
 800784e:	460c      	mov	r4, r1
 8007850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007854:	f000 f894 	bl	8007980 <_read_r>
 8007858:	2800      	cmp	r0, #0
 800785a:	bfab      	itete	ge
 800785c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800785e:	89a3      	ldrhlt	r3, [r4, #12]
 8007860:	181b      	addge	r3, r3, r0
 8007862:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007866:	bfac      	ite	ge
 8007868:	6563      	strge	r3, [r4, #84]	; 0x54
 800786a:	81a3      	strhlt	r3, [r4, #12]
 800786c:	bd10      	pop	{r4, pc}

0800786e <__swrite>:
 800786e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007872:	461f      	mov	r7, r3
 8007874:	898b      	ldrh	r3, [r1, #12]
 8007876:	4605      	mov	r5, r0
 8007878:	05db      	lsls	r3, r3, #23
 800787a:	460c      	mov	r4, r1
 800787c:	4616      	mov	r6, r2
 800787e:	d505      	bpl.n	800788c <__swrite+0x1e>
 8007880:	2302      	movs	r3, #2
 8007882:	2200      	movs	r2, #0
 8007884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007888:	f000 f868 	bl	800795c <_lseek_r>
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	4632      	mov	r2, r6
 8007890:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007894:	81a3      	strh	r3, [r4, #12]
 8007896:	4628      	mov	r0, r5
 8007898:	463b      	mov	r3, r7
 800789a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800789e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078a2:	f000 b817 	b.w	80078d4 <_write_r>

080078a6 <__sseek>:
 80078a6:	b510      	push	{r4, lr}
 80078a8:	460c      	mov	r4, r1
 80078aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ae:	f000 f855 	bl	800795c <_lseek_r>
 80078b2:	1c43      	adds	r3, r0, #1
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	bf15      	itete	ne
 80078b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80078ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80078be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80078c2:	81a3      	strheq	r3, [r4, #12]
 80078c4:	bf18      	it	ne
 80078c6:	81a3      	strhne	r3, [r4, #12]
 80078c8:	bd10      	pop	{r4, pc}

080078ca <__sclose>:
 80078ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078ce:	f000 b813 	b.w	80078f8 <_close_r>
	...

080078d4 <_write_r>:
 80078d4:	b538      	push	{r3, r4, r5, lr}
 80078d6:	4604      	mov	r4, r0
 80078d8:	4608      	mov	r0, r1
 80078da:	4611      	mov	r1, r2
 80078dc:	2200      	movs	r2, #0
 80078de:	4d05      	ldr	r5, [pc, #20]	; (80078f4 <_write_r+0x20>)
 80078e0:	602a      	str	r2, [r5, #0]
 80078e2:	461a      	mov	r2, r3
 80078e4:	f7fb f96c 	bl	8002bc0 <_write>
 80078e8:	1c43      	adds	r3, r0, #1
 80078ea:	d102      	bne.n	80078f2 <_write_r+0x1e>
 80078ec:	682b      	ldr	r3, [r5, #0]
 80078ee:	b103      	cbz	r3, 80078f2 <_write_r+0x1e>
 80078f0:	6023      	str	r3, [r4, #0]
 80078f2:	bd38      	pop	{r3, r4, r5, pc}
 80078f4:	200008e8 	.word	0x200008e8

080078f8 <_close_r>:
 80078f8:	b538      	push	{r3, r4, r5, lr}
 80078fa:	2300      	movs	r3, #0
 80078fc:	4d05      	ldr	r5, [pc, #20]	; (8007914 <_close_r+0x1c>)
 80078fe:	4604      	mov	r4, r0
 8007900:	4608      	mov	r0, r1
 8007902:	602b      	str	r3, [r5, #0]
 8007904:	f7fb f978 	bl	8002bf8 <_close>
 8007908:	1c43      	adds	r3, r0, #1
 800790a:	d102      	bne.n	8007912 <_close_r+0x1a>
 800790c:	682b      	ldr	r3, [r5, #0]
 800790e:	b103      	cbz	r3, 8007912 <_close_r+0x1a>
 8007910:	6023      	str	r3, [r4, #0]
 8007912:	bd38      	pop	{r3, r4, r5, pc}
 8007914:	200008e8 	.word	0x200008e8

08007918 <_fstat_r>:
 8007918:	b538      	push	{r3, r4, r5, lr}
 800791a:	2300      	movs	r3, #0
 800791c:	4d06      	ldr	r5, [pc, #24]	; (8007938 <_fstat_r+0x20>)
 800791e:	4604      	mov	r4, r0
 8007920:	4608      	mov	r0, r1
 8007922:	4611      	mov	r1, r2
 8007924:	602b      	str	r3, [r5, #0]
 8007926:	f7fb f972 	bl	8002c0e <_fstat>
 800792a:	1c43      	adds	r3, r0, #1
 800792c:	d102      	bne.n	8007934 <_fstat_r+0x1c>
 800792e:	682b      	ldr	r3, [r5, #0]
 8007930:	b103      	cbz	r3, 8007934 <_fstat_r+0x1c>
 8007932:	6023      	str	r3, [r4, #0]
 8007934:	bd38      	pop	{r3, r4, r5, pc}
 8007936:	bf00      	nop
 8007938:	200008e8 	.word	0x200008e8

0800793c <_isatty_r>:
 800793c:	b538      	push	{r3, r4, r5, lr}
 800793e:	2300      	movs	r3, #0
 8007940:	4d05      	ldr	r5, [pc, #20]	; (8007958 <_isatty_r+0x1c>)
 8007942:	4604      	mov	r4, r0
 8007944:	4608      	mov	r0, r1
 8007946:	602b      	str	r3, [r5, #0]
 8007948:	f7fb f970 	bl	8002c2c <_isatty>
 800794c:	1c43      	adds	r3, r0, #1
 800794e:	d102      	bne.n	8007956 <_isatty_r+0x1a>
 8007950:	682b      	ldr	r3, [r5, #0]
 8007952:	b103      	cbz	r3, 8007956 <_isatty_r+0x1a>
 8007954:	6023      	str	r3, [r4, #0]
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	200008e8 	.word	0x200008e8

0800795c <_lseek_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	4604      	mov	r4, r0
 8007960:	4608      	mov	r0, r1
 8007962:	4611      	mov	r1, r2
 8007964:	2200      	movs	r2, #0
 8007966:	4d05      	ldr	r5, [pc, #20]	; (800797c <_lseek_r+0x20>)
 8007968:	602a      	str	r2, [r5, #0]
 800796a:	461a      	mov	r2, r3
 800796c:	f7fb f968 	bl	8002c40 <_lseek>
 8007970:	1c43      	adds	r3, r0, #1
 8007972:	d102      	bne.n	800797a <_lseek_r+0x1e>
 8007974:	682b      	ldr	r3, [r5, #0]
 8007976:	b103      	cbz	r3, 800797a <_lseek_r+0x1e>
 8007978:	6023      	str	r3, [r4, #0]
 800797a:	bd38      	pop	{r3, r4, r5, pc}
 800797c:	200008e8 	.word	0x200008e8

08007980 <_read_r>:
 8007980:	b538      	push	{r3, r4, r5, lr}
 8007982:	4604      	mov	r4, r0
 8007984:	4608      	mov	r0, r1
 8007986:	4611      	mov	r1, r2
 8007988:	2200      	movs	r2, #0
 800798a:	4d05      	ldr	r5, [pc, #20]	; (80079a0 <_read_r+0x20>)
 800798c:	602a      	str	r2, [r5, #0]
 800798e:	461a      	mov	r2, r3
 8007990:	f7fb f8f9 	bl	8002b86 <_read>
 8007994:	1c43      	adds	r3, r0, #1
 8007996:	d102      	bne.n	800799e <_read_r+0x1e>
 8007998:	682b      	ldr	r3, [r5, #0]
 800799a:	b103      	cbz	r3, 800799e <_read_r+0x1e>
 800799c:	6023      	str	r3, [r4, #0]
 800799e:	bd38      	pop	{r3, r4, r5, pc}
 80079a0:	200008e8 	.word	0x200008e8

080079a4 <_init>:
 80079a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a6:	bf00      	nop
 80079a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079aa:	bc08      	pop	{r3}
 80079ac:	469e      	mov	lr, r3
 80079ae:	4770      	bx	lr

080079b0 <_fini>:
 80079b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b2:	bf00      	nop
 80079b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b6:	bc08      	pop	{r3}
 80079b8:	469e      	mov	lr, r3
 80079ba:	4770      	bx	lr
