

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3'
================================================================
* Date:           Thu May 29 09:36:56 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_300_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    162|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     181|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     181|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_24_fu_107_p2                    |         +|   0|  0|  39|          32|           1|
    |t_6_fu_98_p2                      |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln300_fu_93_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln309_fu_113_p2              |      icmp|   0|  0|  39|          32|           4|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 162|         131|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |eo_fu_44                 |   9|          2|  112|        224|
    |i_fu_48                  |   9|          2|   32|         64|
    |inter5_blk_n             |   9|          2|    1|          2|
    |mvOut_m_buffer_7_blk_n   |   9|          2|    1|          2|
    |t_fu_52                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  181|        362|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |eo_fu_44                 |  112|   0|  112|          0|
    |i_fu_48                  |   32|   0|   32|          0|
    |icmp_ln309_reg_203       |    1|   0|    1|          0|
    |t_fu_52                  |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  181|   0|  181|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc830_Pipeline_VITIS_LOOP_300_3|  return value|
|mvOut_m_buffer_7_dout            |   in|   16|     ap_fifo|                                                   mvOut_m_buffer_7|       pointer|
|mvOut_m_buffer_7_num_data_valid  |   in|    3|     ap_fifo|                                                   mvOut_m_buffer_7|       pointer|
|mvOut_m_buffer_7_fifo_cap        |   in|    3|     ap_fifo|                                                   mvOut_m_buffer_7|       pointer|
|mvOut_m_buffer_7_empty_n         |   in|    1|     ap_fifo|                                                   mvOut_m_buffer_7|       pointer|
|mvOut_m_buffer_7_read            |  out|    1|     ap_fifo|                                                   mvOut_m_buffer_7|       pointer|
|inter5_din                       |  out|  128|     ap_fifo|                                                             inter5|       pointer|
|inter5_num_data_valid            |   in|    3|     ap_fifo|                                                             inter5|       pointer|
|inter5_fifo_cap                  |   in|    3|     ap_fifo|                                                             inter5|       pointer|
|inter5_full_n                    |   in|    1|     ap_fifo|                                                             inter5|       pointer|
|inter5_write                     |  out|    1|     ap_fifo|                                                             inter5|       pointer|
|totalIters                       |   in|   32|     ap_none|                                                         totalIters|        scalar|
+---------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

