Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Hsu, J., Prather, M.J., Cameron-Smith, P., Veidenbaum, A., Nicolau, A.","A radiative transfer module for calculating photolysis rates and solar heating in climate models: Solar-J v7.5",2017,"Geoscientific Model Development","10","7",,"2525","2545",,,10.5194/gmd-10-2525-2017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021766223&doi=10.5194%2fgmd-10-2525-2017&partnerID=40&md5=efbf7945afbda37ff55cfe42da285146",Article,Scopus,2-s2.0-85021766223
"Rahmani, A.M., Liljeberg, P., Ayala, J.L., Tenhunen, H., Veidenbaum, A.V.","Special issue on energy efficient multi-core and many-core systems, Part II",2017,"Journal of Parallel and Distributed Computing","100",,,"128","129",,,10.1016/j.jpdc.2016.10.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997335323&doi=10.1016%2fj.jpdc.2016.10.009&partnerID=40&md5=4bb01490cba2e602391841f25e0940c6",Editorial,Scopus,2-s2.0-84997335323
"Shivam, A., Nicolau, A., Veidenbaum, A.V., Furnari, M.M., Cammarota, R.","Polygonal iteration space partitioning",2017,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","10136 LNCS",,,"121","136",,,10.1007/978-3-319-52709-3_11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011422339&doi=10.1007%2f978-3-319-52709-3_11&partnerID=40&md5=95ce09e7833a2dfb0b298f9f45e3c876",Conference Paper,Scopus,2-s2.0-85011422339
"Chen, Z., Nicolau, A., Veidenbaum, A.V.","SIMD-based soft error detection",2016,"2016 ACM International Conference on Computing Frontiers - Proceedings",,,,"45","54",,1,10.1145/2903150.2903170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978512647&doi=10.1145%2f2903150.2903170&partnerID=40&md5=08970b26b955d87c59cc724ffa729f44",Conference Paper,Scopus,2-s2.0-84978512647
"Rahmani, A.M., Liljeberg, P., Ayala, J.L., Tenhunen, H., Veidenbaum, A.V.","Special issue on energy efficient multi-core and many-core systems, Part I",2016,"Journal of Parallel and Distributed Computing","95",,,"1","2",,,10.1016/j.jpdc.2016.04.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994577541&doi=10.1016%2fj.jpdc.2016.04.013&partnerID=40&md5=3f256eaa9c725850c1970a211ffb58b9",Editorial,Scopus,2-s2.0-84994577541
"Rezaei, S., Hernandez-Calderon, C.-A., Mirzamohammadi, S., Bozorgzadeh, E., Veidenbaum, A., Nicolau, A., Prather, M.J.","Data-rate-Aware FPGA-based acceleration framework for streaming applications",2016,"2016 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2016",,, 7857162,"","",,1,10.1109/ReConFig.2016.7857162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015089724&doi=10.1109%2fReConFig.2016.7857162&partnerID=40&md5=013efe900ad1eff075cee88546503bd0",Conference Paper,Scopus,2-s2.0-85015089724
"Chen, Z., Inagaki, R., Nicolau, A., Veidenbaum, A.V.","Software fault tolerance for FPUs via vectorization",2015,"Proceedings - 2015 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2015",,, 7363677,"203","210",,2,10.1109/SAMOS.2015.7363677,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963690429&doi=10.1109%2fSAMOS.2015.7363677&partnerID=40&md5=84f1dc64c2e732446d02790e9e9f2ff2",Conference Paper,Scopus,2-s2.0-84963690429
"Taheri, S., Beni, L.A., Veidenbaum, A.V., Nicolau, A., Cammarota, R., Qiu, J., Lu, Q., Haghighat, M.R.","WebRTCbench: A benchmark for performance assessment of webRTC implementations",2015,"ESTIMedia 2015 - 13th IEEE Symposium on Embedded Systems for Real-Time Multimedia",,, 7351769,"","",,2,10.1109/ESTIMedia.2015.7351769,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962240915&doi=10.1109%2fESTIMedia.2015.7351769&partnerID=40&md5=fddbf1013b99430b1c5a37474927a971",Conference Paper,Scopus,2-s2.0-84962240915
"Shi, Y., Veidenbaum, A.V., Nicolau, A., Xu, X.","Large-scale neural circuit mapping data analysis accelerated with the graphical processing unit (GPU)",2015,"Journal of Neuroscience Methods","239",,,"1","10",,3,10.1016/j.jneumeth.2014.09.022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908395244&doi=10.1016%2fj.jneumeth.2014.09.022&partnerID=40&md5=1d21431f15caea6b17450fdc3df39565",Article,Scopus,2-s2.0-84908395244
"Galuzzi, C., Veidenbaum, A.V.","Preface",2014,"Proceedings - International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2014",,, 6893182,"","",,,10.1109/SAMOS.2014.6893182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907894774&doi=10.1109%2fSAMOS.2014.6893182&partnerID=40&md5=3f250726d0b7a4521a6ee20617375243",Editorial,Scopus,2-s2.0-84907894774
"Kim, T., Zhao, D., Veidenbaum, A.V.","Multiple stream tracker: A new hardware stride prefetcher",2014,"Proceedings of the 11th ACM Conference on Computing Frontiers, CF 2014",,, 34,"","",,2,10.1145/2597917.2597941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904110329&doi=10.1145%2f2597917.2597941&partnerID=40&md5=b67b7136ee7bf6d0087725754831b9a3",Conference Paper,Scopus,2-s2.0-84904110329
"Gornish, E., Granston, E., Veidenbaum, A.V.","Author retrospective for compiler-directed data prefetching in multiprocessors with memory hierarchies",2014,"Proceedings of the International Conference on Supercomputing",,,,"9","11",,,10.1145/2591635.2591644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908009355&doi=10.1145%2f2591635.2591644&partnerID=40&md5=e27a2c328dd7bd939e32861f9116760f",Conference Paper,Scopus,2-s2.0-84908009355
"Gornish, E.H., Granston, E.D., Veidenbaum, A.V.","Compiler-directed data prefetching in multiprocessors with memory hierarchies",2014,"Proceedings of the International Conference on Supercomputing",,,,"128","142",,6,10.1145/2591635.2667162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907965435&doi=10.1145%2f2591635.2667162&partnerID=40&md5=c4a80ebe32f6a24a414259c448519e55",Conference Paper,Scopus,2-s2.0-84907965435
"Wang, Y., Beni, L.A., Nicolau, A., Veidenbaum, A.V., Cammarota, R.","A compilation and run-time framework for maximizing performance of self-scheduling algorithms",2014,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8707 LNCS",,,"459","470",,,10.1007/978-3-662-44917-2_38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906725601&doi=10.1007%2f978-3-662-44917-2_38&partnerID=40&md5=3576bb91fa8960c2b9a8e4509d060680",Conference Paper,Scopus,2-s2.0-84906725601
"Duric, M., Palomar, O., Smith, A., Stanic, M., Unsal, O., Cristal, A., Valero, M., Burger, D., Veidenbaum, A.","Dynamic-vector execution on a general purpose EDGE chip multiprocessor",2014,"Proceedings - International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2014",,, 6893190,"18","25",,2,10.1109/SAMOS.2014.6893190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907887607&doi=10.1109%2fSAMOS.2014.6893190&partnerID=40&md5=d8fd243ffc258d0a6faa1d60bb71692c",Conference Paper,Scopus,2-s2.0-84907887607
"Cammarota, R., Beni, L.A., Nicolau, A., Veidenbaum, A.V.","Optimizing program performance via similarity, using a feature-agnostic approach",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8299 LNCS",,,"199","213",,,10.1007/978-3-642-45293-2_15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893122975&doi=10.1007%2f978-3-642-45293-2_15&partnerID=40&md5=0df7854f28e631a66cb1c6cbdfa972ec",Conference Paper,Scopus,2-s2.0-84893122975
"Cammarota, R., Nicolau, A., Veidenbaum, A.V.","Just in time load balancing",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7760 LNCS",,,"1","16",,,10.1007/978-3-642-37658-0_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893070020&doi=10.1007%2f978-3-642-37658-0_1&partnerID=40&md5=8b23a7d1353965a5ec6342694bd30fd7",Conference Paper,Scopus,2-s2.0-84893070020
"Cammarota, R., Beni, L.A., Nicolau, A., Veidenbaum, A.V.","Effective evaluation of multi-core based systems",2013,"Proceedings - 2013 IEEE 12th International Symposium on Parallel and Distributed Computing, ISPDC 2013",,, 6663560,"19","25",,1,10.1109/ISPDC.2013.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892713057&doi=10.1109%2fISPDC.2013.12&partnerID=40&md5=4ab004d66d72b226c1ec05920d621df2",Conference Paper,Scopus,2-s2.0-84892713057
"Zhao, D., Homayoun, H., Veidenbaum, A.V.","Temperature aware thread migration in 3D architecture with stacked DRAM",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523594,"80","87",,12,10.1109/ISQED.2013.6523594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879574703&doi=10.1109%2fISQED.2013.6523594&partnerID=40&md5=023f902eab491065f759d72b4402bf91",Conference Paper,Scopus,2-s2.0-84879574703
"Cammarota, R., Nicolau, A., Veidenbaum, A.V., Kejariwal, A., Donato, D., Madhugiri, M.","On the determination of inlining vectors for program optimization",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7791 LNCS",,,"164","183",,1,10.1007/978-3-642-37051-9_9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874437110&doi=10.1007%2f978-3-642-37051-9_9&partnerID=40&md5=8ff5b0a00fe88237d450f4ebfc72c3a6",Conference Paper,Scopus,2-s2.0-84874437110
"Duong, N., Veidenbaum, A.V.","Compiler-assisted, selective out-of-order commit",2013,"IEEE Computer Architecture Letters","12","1", 6203470,"21","24",,1,10.1109/L-CA.2012.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879062726&doi=10.1109%2fL-CA.2012.8&partnerID=40&md5=4883a2f03380b49cf88c8923f4871ff0",Article,Scopus,2-s2.0-84879062726
"Wang, Y., Nicolau, A., Cammarota, R., Veidenbaum, A.V.","A fault tolerant self-scheduling scheme for parallel loops on shared memory systems",2012,"2012 19th International Conference on High Performance Computing, HiPC 2012",,, 6507476,"","",,3,10.1109/HiPC.2012.6507476,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880303303&doi=10.1109%2fHiPC.2012.6507476&partnerID=40&md5=524d5d2177dcf33e0e7dd7797e2cb3fa",Conference Paper,Scopus,2-s2.0-84880303303
"Duong, N., Zhao, D., Kim, T., Cammarota, R., Valero, M., Veidenbaum, A.V.","Improving cache management policies using dynamic reuse distances",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493636,"389","400",,54,10.1109/MICRO.2012.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876561848&doi=10.1109%2fMICRO.2012.43&partnerID=40&md5=730a826faf18db9db97a590f86986de7",Conference Paper,Scopus,2-s2.0-84876561848
"Duong, N., Kim, T., Zhao, D., Veidenbaum, A.V.","Revisiting level-0 caches in embedded processors",2012,"CASES'12 - Proceedings of the 2012 ACM International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Co-located with ESWEEK",,,,"171","180",,11,10.1145/2380403.2380435,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869069222&doi=10.1145%2f2380403.2380435&partnerID=40&md5=48d46257c1bedcb6915c561bd4c451d9",Conference Paper,Scopus,2-s2.0-84869069222
"Veidenbaum, A., Koziris, N., Sato, T., Mendelson, A.","Topic 4: High-performance architecture and compilers",2012,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7484 LNCS",,,"204","205",,,10.1007/978-3-642-32820-6_21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867638124&doi=10.1007%2f978-3-642-32820-6_21&partnerID=40&md5=f25bcfebc283e23d8d369dbc7c0c20f0",Conference Paper,Scopus,2-s2.0-84867638124
"Cammarota, R., Kejariwal, A., Donato, D., Nicolau, A., Veidenbaum, A.","Selective search of inlining vectors for program optimization",2012,"CF '12 - Proceedings of the ACM Computing Frontiers Conference",,,,"257","259",,1,10.1145/2212908.2212947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862645452&doi=10.1145%2f2212908.2212947&partnerID=40&md5=03e86931ccf1ad597bf275b9dc30919d",Conference Paper,Scopus,2-s2.0-84862645452
"Homayoun, H., Sasan, A., Veidenbaum, A.V., Yao, H.-C., Golshan, S., Heydari, P.","MZZ-HVS: Multiple sleep modes zig-zag horizontal and vertical sleep transistor sharing to reduce leakage power in on-chip SRAM peripheral circuits",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","12", 5648734,"2303","2316",,5,10.1109/TVLSI.2010.2086500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455173349&doi=10.1109%2fTVLSI.2010.2086500&partnerID=40&md5=098f64fea75fd6a27da299b4d9d4733e",Article,Scopus,2-s2.0-80455173349
"Homayoun, H., Sasan, A., Gaudiot, J.-L., Veidenbaum, A.","Reducing power in all major CAM and SRAM-based processor units via centralized, dynamic resource size management",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","11", 5575440,"2081","2094",,9,10.1109/TVLSI.2010.2064185,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052877209&doi=10.1109%2fTVLSI.2010.2064185&partnerID=40&md5=a90bf98052cd1f35cfed1a3c3dfc7111",Article,Scopus,2-s2.0-80052877209
"Cammarota, R., Kejariwal, A., D'Alberto, P., Panigrahi, S., Veidenbaum, A.V., Nicolau, A.","Pruning hardware evaluation space via correlation-driven application similarity analysis",2011,"Proceedings of the 8th ACM International Conference on Computing Frontiers, CF'11",,,,"","",,6,10.1145/2016604.2016610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052523306&doi=10.1145%2f2016604.2016610&partnerID=40&md5=68a7e45a5ddafef0dbe49250b0ce7e31",Conference Paper,Scopus,2-s2.0-80052523306
"Homayoun, H., Golshan, S., Bozorgzadeh, E., Veidenbaum, A., Kurdahi, F.J.","On leakage power optimization in clock tree networks for ASICs and general-purpose processors",2011,"Sustainable Computing: Informatics and Systems","1","1",,"75","87",,2,10.1016/j.suscom.2010.10.005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953864362&doi=10.1016%2fj.suscom.2010.10.005&partnerID=40&md5=e655fa3fae1d8ac9fbc95abae797fc00",Article,Scopus,2-s2.0-79953864362
"Golshan, S., Bozorgzadeh, E., Schafer, B.C., Wakabayashi, K., Homayoun, H., Veidenbaum, A.","Exploiting power budgeting in thermal-aware dynamic placement for reconfigurable systems",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"49","54",,1,10.1145/1840845.1840856,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957968643&doi=10.1145%2f1840845.1840856&partnerID=40&md5=2e3f4809500d7a7e684019f760e78fef",Conference Paper,Scopus,2-s2.0-77957968643
"Kejariwal, A., Girkar, M., Tian, X., Saito, H., Nicolau, A., Veidenbaum, A.V., Banerjee, U., Polychronopoulos, C.D.","Exploitation of nested thread-level speculative parallelism on multi-core systems",2010,"CF 2010 - Proceedings of the 2010 Computing Frontiers Conference",,,,"99","100",,3,10.1145/1787275.1787302,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954559135&doi=10.1145%2f1787275.1787302&partnerID=40&md5=f05a907625f1973dfc154ac60bde5777",Conference Paper,Scopus,2-s2.0-77954559135
"Homayoun, H., Sasan, A., Gupta, A., Veidenbaum, A., Kurdahi, F., Dutt, N.","Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units",2010,"CF 2010 - Proceedings of the 2010 Computing Frontiers Conference",,,,"297","307",,1,10.1145/1787275.1787339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954486439&doi=10.1145%2f1787275.1787339&partnerID=40&md5=ef337ec7cd0a2014c3fc0cd5d532ff85",Conference Paper,Scopus,2-s2.0-77954486439
"Homayoun, H., Golshan, S., Bozorgzadeh, E., Veidenbaum, A., Kurdahi, F.J.","Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450530,"499","507",,2,10.1109/ISQED.2010.5450530,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952613940&doi=10.1109%2fISQED.2010.5450530&partnerID=40&md5=526aedec32f29ed7111910fd164e4dd8",Conference Paper,Scopus,2-s2.0-77952613940
"Kejariwal, A., Girkar, M., Tian, X., Saito, H., Nicolau, A., Veidenbaum, A.V., Banerjee, U., Poluchronopoulos, C.D.","On the efficacy of call graph-level thread-level speculation",2010,"WOSP/SIPEW'10 - Proceedings of the 1st Joint WOSP/SIPEW International Conference on Performance Engineering",,,,"247","248",,2,10.1145/1712605.1712645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950484515&doi=10.1145%2f1712605.1712645&partnerID=40&md5=fe4c0558fed631c30229c9e3f8fbf423",Conference Paper,Scopus,2-s2.0-77950484515
"Homayoun, H., Gupta, A., Veidenbaum, A., Sasan, A., Kurdahi, F., Dutt, N.","RELOCATE: Register file local access pattern redistribution mechanism for power and thermal management in out-of-order embedded processor",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5952 LNCS",,,"216","231",,5,10.1007/978-3-642-11515-8_17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949576078&doi=10.1007%2f978-3-642-11515-8_17&partnerID=40&md5=b6407d5aaf933a6154c245799e0ca6f2",Conference Paper,Scopus,2-s2.0-77949576078
"Gaydadjiev, G., Veidenbaum, A.","Message from the program co-chairs",2009,"Proceedings of the 6th ACM Conference on Computing Frontiers, CF 2009",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885693152&partnerID=40&md5=7b03e5bd84ebcff22aaac5ec480a0f02",Editorial,Scopus,2-s2.0-84885693152
"Kejariwal, A., Nicolau, A., Veidenbaum, A.V., Banerjee, U., Polychronopoulos, C.D.","Efficient scheduling of nested parallel loops on multi-core systems",2009,"Proceedings of the International Conference on Parallel Processing",,, 5361821,"74","83",,7,10.1109/ICPP.2009.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951449939&doi=10.1109%2fICPP.2009.19&partnerID=40&md5=8eccbbd1437c60309fe8f4b3331ecac3",Conference Paper,Scopus,2-s2.0-77951449939
"Etinski, M., Corbalan, J., Labarta, J., Valero, M., Veidenbaum, A.","Power-aware load balancing of large scale MPI applications",2009,"IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium",,, 5160973,"","",,12,10.1109/IPDPS.2009.5160973,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450091713&doi=10.1109%2fIPDPS.2009.5160973&partnerID=40&md5=a041832c2de01bce9c9f6fb277132829",Conference Paper,Scopus,2-s2.0-70450091713
"Nicolau, A., Li, G., Veidenbaum, A.V., Kejariwal, A.","Synchronization optimizations for efficient execution on multi-cores",2009,"Proceedings of the International Conference on Supercomputing",,, 1542303,"169","180",,9,10.1145/1542275.1542303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449709551&doi=10.1145%2f1542275.1542303&partnerID=40&md5=b03c3110d2fa314484c6c9b39fd906ec",Conference Paper,Scopus,2-s2.0-70449709551
"Nageswaran, J.M., Dutt, N., Krichmar, J.L., Nicolau, A., Veidenbaum, A.","Efficient simulation of large-scale spiking Neural networks using cuda Graphics processors",2009,"Proceedings of the International Joint Conference on Neural Networks",,, 5179043,"2145","2152",,55,10.1109/IJCNN.2009.5179043,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449412725&doi=10.1109%2fIJCNN.2009.5179043&partnerID=40&md5=8417a0abd4541809609b32ac328b0e4d",Conference Paper,Scopus,2-s2.0-70449412725
"Kejariwal, A., Nicolau, A., Banerjee, U., Veidenbaum, A.V., Polychronopoulos, C.D.","Cache-aware partitioning of multidimensional iteration spaces",2009,"ACM International Conference Proceeding Series",,,,"15","",,,10.1145/1534530.1534551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350694410&doi=10.1145%2f1534530.1534551&partnerID=40&md5=32cf2bba1dd8ea875c739c3efa605487",Conference Paper,Scopus,2-s2.0-70350694410
"Moorkanikara Nageswaran, J., Felch, A., Chandrasekhar, A., Dutt, N., Granger, R., Nicolau, A., Veidenbaum, A.","Brain derived vision algorithm on high performance architectures",2009,"International Journal of Parallel Programming","37","4",,"345","369",,4,10.1007/s10766-009-0106-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67651006169&doi=10.1007%2fs10766-009-0106-9&partnerID=40&md5=dadff96f19c28838cbe82aa09578ba25",Article,Scopus,2-s2.0-67651006169
"Desai, D., Hoflehner, G.F., Kejariwal, A., Lavery, D.M., Nicolau, A., Veidenbaum, A.V., McNairy, C.","Performance characterization of itanium®2-based montecito processor",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5419 LNCS",,,"36","56",,,10.1007/978-3-540-93799-9_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650700704&doi=10.1007%2f978-3-540-93799-9_3&partnerID=40&md5=f1153b67cd396a457e77b5e9e1931e24",Conference Paper,Scopus,2-s2.0-67650700704
"Nageswaran, J.M., Dutt, N., Krichmar, J.L., Nicolau, A., Veidenbaum, A.V.","A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors",2009,"Neural Networks","22","5-6",,"791","800",,101,10.1016/j.neunet.2009.06.028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68149182671&doi=10.1016%2fj.neunet.2009.06.028&partnerID=40&md5=648e63754ddbc0a7b769ffe373e9f238",Article,Scopus,2-s2.0-68149182671
"Kejariwal, A., Veidenbaum, A.V., Nicolau, A., Girkar, M., Tian, X., Saito, H.","On the exploitation of loop-level parallelism in embedded applications",2009,"Transactions on Embedded Computing Systems","8","2", 10,"","",,2,10.1145/1457255.1457257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60449096770&doi=10.1145%2f1457255.1457257&partnerID=40&md5=c779f6eb3f862d9c37021808e91b49b3",Article,Scopus,2-s2.0-60449096770
"Veidenbaum, A., Kubota, A.","Message from the editors",2008,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,, 5453541,"","",,,10.1109/IWIA.2008.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952667315&doi=10.1109%2fIWIA.2008.4&partnerID=40&md5=c19fd54333325f9a0c5f3c1cfd6f57be",Editorial,Scopus,2-s2.0-77952667315
"Aragón, J.L., Veidenbaum, A.V.","Optimizing CAM-based instruction cache designs for low-power embedded systems",2008,"Journal of Systems Architecture","54","12",,"1155","1163",,3,10.1016/j.sysarc.2008.06.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54049146234&doi=10.1016%2fj.sysarc.2008.06.001&partnerID=40&md5=076243f02f7f2eb03ce3f5ddf8a0bcce",Article,Scopus,2-s2.0-54049146234
"Ayala, J.L., Lopez-Vallejo, M., López-Barrio, C.A., Veidenbaum, A.","A hardware mechanism to reduce the energy consumption of the register file of in-order architectures",2008,"International Journal of Embedded Systems","3","4",,"285","293",,2,10.1504/IJES.2008.022400,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58149345706&doi=10.1504%2fIJES.2008.022400&partnerID=40&md5=9a4660aebef1f0d014b451d66963c13c",Article,Scopus,2-s2.0-58149345706
"Badea, C., Nicolau, A., Veidenbaum, A.V.","Impact of JVM SuperOperators on energy consumption in resource-constrained embedded systems",2008,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"23","30",,2,10.1145/1375657.1375661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865683200&doi=10.1145%2f1375657.1375661&partnerID=40&md5=5ce5cec7726b86ab3f48708aee6822da",Conference Paper,Scopus,2-s2.0-84865683200
"Homayoun, H., Pasricha, S., Makhzan, M., Veidenbaum, A.","Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors",2008,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"71","78",,6,10.1145/1375657.1375668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865680284&doi=10.1145%2f1375657.1375668&partnerID=40&md5=775bac641c7e2aceb7a4160007228f90",Conference Paper,Scopus,2-s2.0-84865680284
"Homayoun, H., Veidenbaum, A., Gaudiot, J.-L.","Adaptive techniques for leakage power management in l2 cache peripheral circuits",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751917,"563","569",,7,10.1109/ICCD.2008.4751917,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349111286&doi=10.1109%2fICCD.2008.4751917&partnerID=40&md5=815078be4b3f82cbe1f5c79baabb47da",Conference Paper,Scopus,2-s2.0-62349111286
"Homayoun, H., Makhzan, M., Gaudiot, J.-L., Veidenbaum, A.","A centralized cache miss driven technique to improve processor power dissipation",2008,"Proceedings - 2008 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2008",,, 4664864,"195","202",,2,10.1109/ICSAMOS.2008.4664864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049192634&doi=10.1109%2fICSAMOS.2008.4664864&partnerID=40&md5=d9611e3f05052a982bb493604a40da63",Conference Paper,Scopus,2-s2.0-58049192634
"Homayoun, H., Makhzan, M., Veidenbaum, A.","Multiple sleep mode leakage control for cache peripheral circuits in embedded processors",2008,"Embedded Systems Week 2008 - Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08",,,,"197","206",,11,10.1145/1450095.1450125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63349085205&doi=10.1145%2f1450095.1450125&partnerID=40&md5=456b1de8a77f7eccb974622a9cd3ab8c",Conference Paper,Scopus,2-s2.0-63349085205
"Homayoun, H., Makhzan, M., Veidenbaum, A.","ZZ-HVS: Zig-Zag horizontal and vertical sleep transistor sharingto reduce leakage power in on-chip SRAM peripheral circuits",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751937,"699","706",,8,10.1109/ICCD.2008.4751937,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349106581&doi=10.1109%2fICCD.2008.4751937&partnerID=40&md5=c4bcc6c763d6eb8857909846ed21100a",Conference Paper,Scopus,2-s2.0-62349106581
"Kejariwal, A., Nicolau, A., Banerjee, U., Veidenbaum, A.V., Polychronopoulos, C.D.","Cache-aware iteration space partitioning",2008,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"269","270",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951495067&partnerID=40&md5=ddbe86e79bc3ee79c78fb3f1a8c24ae5",Conference Paper,Scopus,2-s2.0-77951495067
"Kejariwal, A., Veidenbaum, A.V., Nicolau, A., Tian, X., Girkar, M., Saito, H., Banerjee, U.","Comparative architectural characterization of SPEC CPU2000 and CPU2006 benchmarks on the Intel® Core™ 2 Duo processor",2008,"Proceedings - 2008 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2008",,, 4664856,"132","141",,14,10.1109/ICSAMOS.2008.4664856,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58049200369&doi=10.1109%2fICSAMOS.2008.4664856&partnerID=40&md5=af1f7fad78eef9002f84b2ca22e432d4",Conference Paper,Scopus,2-s2.0-58049200369
"González, I., Galluzzi, M., Veidenbaum, A., Ramírez, M.A., Cristal, A., Valero, M.","A distributed processor state management architecture for large-window processors",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771775,"11","22",,6,10.1109/MICRO.2008.4771775,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749092917&doi=10.1109%2fMICRO.2008.4771775&partnerID=40&md5=e808359a1599f08124d29b50bd38dc2b",Conference Paper,Scopus,2-s2.0-66749092917
"Pericàs, M., Cristal, A., Cazorla, F.J., González, R., Veidenbaum, A., Jiménez, D.A., Valero, M.","A two-level load/store queue based on execution locality",2008,"Proceedings - International Symposium on Computer Architecture",,, 4556713,"25","36",,4,10.1109/ISCA.2008.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649144422&doi=10.1109%2fISCA.2008.10&partnerID=40&md5=da31a3b145ca4055faf4aec49157a653",Conference Paper,Scopus,2-s2.0-52649144422
"Homayoun, H., Pasricha, S., Makhzan, M., Veidenbaum, A.","Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency",2008,"Proceedings - Design Automation Conference",,, 4555783,"68","71",,10,10.1109/DAC.2008.4555783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549093831&doi=10.1109%2fDAC.2008.4555783&partnerID=40&md5=5e46451bb1746dff6242e3a39dbbc2ab",Conference Paper,Scopus,2-s2.0-51549093831
"Homayoun, H., Pasricha, S., Makhzan, M., Veidenbaum, A.","Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors",2008,"ACM SIGPLAN Notices","43","7",,"71","78",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650093493&partnerID=40&md5=d542c2f6046871a4e01790f377ca1445",Article,Scopus,2-s2.0-67650093493
"Badea, C., Nicolau, A., Veidenbaum, A.V.","Impact of JVM superoperators on energy consumption in resource-constrained embedded systems",2008,"ACM SIGPLAN Notices","43","7",,"23","30",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650071030&partnerID=40&md5=8a3e5e74675c2bf22b47c9844412bd43",Article,Scopus,2-s2.0-67650071030
"Trajkovic, J., Veidenbaum, A.V., Kejariwal, A.","Improving SDRAM access energy efficiency for low-power embedded systems",2008,"Transactions on Embedded Computing Systems","7","3", 24,"","",,11,10.1145/1347375.1347377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43949136950&doi=10.1145%2f1347375.1347377&partnerID=40&md5=098f71f6f047b8b475337ade4a511adf",Article,Scopus,2-s2.0-43949136950
"Pericàs, M., Cristal, A., González, R., Veidenbaum, A., Valero, M.","Decoupled state-execute architecture",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4759 LNCS",,,"68","78",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749093005&partnerID=40&md5=807cb8009d5d595255fa3a27f597fa44",Conference Paper,Scopus,2-s2.0-38749093005
"Nicolaescu, D., Veidenbaum, A., Nicolau, A.","Using a way cache to improve performance of set-associative caches",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4759 LNCS",,,"93","104",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38549172849&partnerID=40&md5=2c1b1ac130e89c56a19c21b9b0ad7321",Conference Paper,Scopus,2-s2.0-38549172849
"Furlong, J., Felch, A., Nageswaran, J.M., Dutt, N., Nicolau, A., Veidenbaum, A., Chandrashekar, A., Granger, R.","Novel brain-derived algorithms scale linearly with number of processing elements",2008,"Advances in Parallel Computing","15",,,"767","776",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906493462&partnerID=40&md5=83c28ef9dcf82154b90e0f96f998a2e1",Conference Paper,Scopus,2-s2.0-84906493462
"Homayoun, H., Veidenbaum, A.","Reducing leakage power in peripheral circuits of L2 caches",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601907,"230","237",,4,10.1109/ICCD.2007.4601907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949094607&doi=10.1109%2fICCD.2007.4601907&partnerID=40&md5=3093dc88554c5862800e2480b83a7170",Conference Paper,Scopus,2-s2.0-52949094607
"Veidenbaum, A., Kubota, A.","Message from the editors",2007,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,, 4450636,"","",,,10.1109/IWIA.2007.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48649089904&doi=10.1109%2fIWIA.2007.4&partnerID=40&md5=c3c6870428ca31f9120ed6a04271054c",Editorial,Scopus,2-s2.0-48649089904
"Badea, C., Nicolau, A., Veidenbaum, A.V.","A simplified java bytecode compilation system for resource-constrained embedded processors",2007,"CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"218","228",,7,10.1145/1289881.1289920,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849180897&doi=10.1145%2f1289881.1289920&partnerID=40&md5=85f23d86a4e501adcbb8004295853ffb",Conference Paper,Scopus,2-s2.0-38849180897
"Felch, A., Nageswaran, J.M., Chandrashekar, A., Furlong, J., Dutt, N., Granger, R., Nicolau, A., Veidenbaum, A.","Accelerating brain circuit simulations of object recognition with CELL processors",2007,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,, 4450641,"33","42",,4,10.1109/IWIA.2007.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48649102493&doi=10.1109%2fIWIA.2007.10&partnerID=40&md5=341400afa1b09c9ce7bf343b500a9b5a",Conference Paper,Scopus,2-s2.0-48649102493
"Kejariwal, A., Hoflehner, G.F., Desai, D., Lavery, D.M., Nicolau, A., Veidenbaum, A.V.","Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium ® architecture",2007,"Performance Evaluation Review","35","1",,"361","362",,1,10.1145/1269899.1254930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36348979938&doi=10.1145%2f1269899.1254930&partnerID=40&md5=20058697df4340d0966a6040cd06374c",Conference Paper,Scopus,2-s2.0-36348979938
"Kejariwal, A., Tian, X., Girkar, M., Li, W., Kozhukhov, S., Banerjee, U., Nicolau, A., Veidenbaum, A.V., Polychronopoulos, C.D.","Tight analysis of the performance potential of thread speculation using SPEC CPU 2006",2007,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"215","225",,15,10.1145/1229428.1229475,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748924163&doi=10.1145%2f1229428.1229475&partnerID=40&md5=2b0849fe3bf4cf9730b8b4d307a8acd3",Conference Paper,Scopus,2-s2.0-34748924163
"Tang, W., Kejariwal, A., Veidenbaum, A.V., Nicolau, A.","A predictive decode filter cache for reducing power consumption in embedded processors",2007,"ACM Transactions on Design Automation of Electronic Systems","12","2", 1230806,"","",,3,10.1145/1230800.1230806,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248356359&doi=10.1145%2f1230800.1230806&partnerID=40&md5=1d1f6a324c9cb82bd0ca35a897789432",Article,Scopus,2-s2.0-34248356359
"Veidenbaum, A., Nakajo, H.","Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems: Message from the editors",2006,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,, 4089349,"","",,,10.1109/IWIAS.2006.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449105492&doi=10.1109%2fIWIAS.2006.32&partnerID=40&md5=314d82b85acd23dc9393c16df5534743",Editorial,Scopus,2-s2.0-46449105492
"Nicolaescu, D., Salamat, B., Veidenbaum, A., Valero, M.","Fast speculative address generation and way caching for reducing L1 data cache energy",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380801,"101","107",,15,10.1109/ICCD.2006.4380801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749137538&doi=10.1109%2fICCD.2006.4380801&partnerID=40&md5=c710f7e4fcfaa4bb1778030170441d9b",Conference Paper,Scopus,2-s2.0-49749137538
"Kejariwal, A., Veidenbaum, A.V., Nicolau, A., Girkarmark, M., Tian, X., Saito, H.","Challenges in exploitation of loop parallelism in embedded applications",2006,"CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis",,,,"173","180",,14,10.1145/1176254.1176298,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547184009&doi=10.1145%2f1176254.1176298&partnerID=40&md5=5aaf857a10e8a6f0c4ad5b651f3ff126",Conference Paper,Scopus,2-s2.0-34547184009
"Kejariwal, A., Tian, X., Li, W., Girkar, M., Kozhukhov, S., Saito, H., Banerjee, U., Nicolau, A., Veidenbaum, A.V., Polychronopoulos, C.D.","On the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings",2006,"Proceedings of the International Conference on Supercomputing",,,,"24","35",,27,10.1145/1183401.1183407,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547414505&doi=10.1145%2f1183401.1183407&partnerID=40&md5=678e925e6bc2c858e4cc3765eae28f76",Conference Paper,Scopus,2-s2.0-34547414505
"Girkar, M., Kejariwal, A., Tian, X., Saito, H., Nicolau, A., Veidenbaum, A., Polychronopoulos, C.","Probablistic self-scheduling",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4128 LNCS",,,"253","264",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750022621&partnerID=40&md5=d1c2cfe262525820064e14f028679ccc",Conference Paper,Scopus,2-s2.0-33750022621
"Azevedo, A., Kejariwal, A., Veidenbaum, A., Nicolau, A.","High performance annotation-aware JVM for java cards",2005,"Proceedings of the 5th ACM International Conference on Embedded Software, EMSOFT 2005",,,,"52","61",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244476048&partnerID=40&md5=894c4da774492772562637be3cb0fc0e",Conference Paper,Scopus,2-s2.0-29244476048
"Nicolaescu, D., Veidenbaum, A.","Understanding and comparing the performance of optimized JVMs",2005,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2005",, 1587825,"45","52",,1,10.1109/IWIA.2005.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846963473&doi=10.1109%2fIWIA.2005.44&partnerID=40&md5=ac45d92ec3e14ed0b1f583f8347258f2",Conference Paper,Scopus,2-s2.0-33846963473
"Aragón, J.L., Veidenbaum, A.V.","Energy-effective instruction fetch unit for wide issue processors",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3740 LNCS",,,"15","27",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646515734&partnerID=40&md5=76afc48c9b1f3c17c20486968b5d9244",Conference Paper,Scopus,2-s2.0-33646515734
"Valero, M., Veidenbaum, A.","Message from the program co-chairs",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540942,"","",,,10.1109/MICRO.2005.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749379829&doi=10.1109%2fMICRO.2005.25&partnerID=40&md5=7ac79001fc41ba6038743c22bb0e14f2",Editorial,Scopus,2-s2.0-33749379829
"Pericàs, M., Gonzalez, R., Cristal, A., Veidenbaum, A., Valero, M.","An optimized front-end physical register file with banking and writeback filtering",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3471 LNCS",,,"1","14",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745122996&partnerID=40&md5=b959548bf706605e009ea9c8478eb348",Conference Paper,Scopus,2-s2.0-33745122996
"González, R., Cristal, A., Pericas, M., Valero, M., Veidenbaum, A.","An asymmetric clustered processor based on value content",2005,"Proceedings of the International Conference on Supercomputing",,,,"61","70",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844461334&partnerID=40&md5=7ebf26832b527763d645fbd8c7d7aa95",Conference Paper,Scopus,2-s2.0-32844461334
"Ramírez, M.A., Cristal, A., Veidenbaum, A.V., Villa, L., Valero, M.","A new pointer-based instruction queue design and its power-performance evaluation",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524220,"647","653",,5,10.1109/ICCD.2005.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748526821&doi=10.1109%2fICCD.2005.12&partnerID=40&md5=beca2f86b534b2978ebce5bc80db180d",Conference Paper,Scopus,2-s2.0-33748526821
"D'Alberto, P., Nicolau, A., Veidenbaum, A., Gupta, R.","Line size adaptivity analysis of parameterized loop nests for direct mapped data cache",2005,"IEEE Transactions on Computers","54","2",,"185","197",,,10.1109/TC.2005.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844361786&doi=10.1109%2fTC.2005.28&partnerID=40&md5=29836f4de9424711dd38882843e7f68b",Article,Scopus,2-s2.0-14844361786
"Veidenbaum, A., Nakajo, H.","Proceeding of the Innovative Architecture for Future Generation High-Performance Processors amd Systems: Preface",2004,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444380084&partnerID=40&md5=9983db6b1bbc2196941dad08bd958308",Conference Paper,Scopus,2-s2.0-17444380084
"Veidenbaum, A., Nicolaescu, D.","Low energy, highly-associative cache design for embedded processors",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"332","335",,11,10.1109/ICCD.2004.1347942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644392165&doi=10.1109%2fICCD.2004.1347942&partnerID=40&md5=35609efe80e15f92a2b6af80e75a4fc5",Conference Paper,Scopus,2-s2.0-17644392165
"Ayala, J.L., López-Vallejo, M., Veidenbaum, A.","Power-aware register renaming in high-performance processors using compiler support",2004,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,,,"20","27",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444386356&partnerID=40&md5=0deb2ab97d73f8c7e66d50ed71cdc13c",Conference Paper,Scopus,2-s2.0-17444386356
"Nicolaescu, D., Veidenbaum, A., Nicolau, A.","Caching values in the load store queue",2004,"Proceedings - IEEE Computer Society's Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, MASCOTS",,,,"580","587",,2,10.1109/MASCOT.2004.1348315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244386870&doi=10.1109%2fMASCOT.2004.1348315&partnerID=40&md5=150b401beda6369ca71477482a6d1357",Conference Paper,Scopus,2-s2.0-16244386870
"D'Alberto, P., Nicolau, A., Veidenbaum, A.","A data cache with dynamic mapping",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2958",,,"436","450",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048865308&partnerID=40&md5=1792f3c3411d7682252215eaadca3cfa",Article,Scopus,2-s2.0-35048865308
"Ramírez, M.A., Cristal, A., Veidenbaum, A.V., Villa, L., Valero, M.","Direct instruction wakeup for out-of-order processors",2004,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,,,"2","9",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444373938&partnerID=40&md5=9fa13ab8cafeeed2c130f3a637cc7d0f",Conference Paper,Scopus,2-s2.0-17444373938
"González, R., Cristal, A., Ortega, D., Veidenbaum, A., Valero, M.","A content aware integer register file organization",2004,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA","31",,,"314","324",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644295620&partnerID=40&md5=64cd95116e5a311a8ab9a92e145745fd",Conference Paper,Scopus,2-s2.0-4644295620
"Aragon, J.L., Nicolaescu, D., Veidenbaum, A., Badulescu, A.-M.","Energy-efficient design for highly associative instruction caches in next-generation embedded processors",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","2",,,"1374","1375",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042654836&partnerID=40&md5=805ecce3fc3ae05dc51ef5d98c12bf7e",Conference Paper,Scopus,2-s2.0-3042654836
"Veidenbaum, A.","Application-specific processors",2004,"IEEE Micro","24","3",,"8","9",,,10.1109/MM.2004.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242801412&doi=10.1109%2fMM.2004.10&partnerID=40&md5=01396e9881696ec232938b4cf04e5822",Editorial,Scopus,2-s2.0-3242801412
"Ramírez, M.A., Cristal, A., Valero, M., Veidenbaum, A.V., Villa, L.","A partitioned instruction queue to reduce instruction wakeup energy",2004,"International Journal of High Performance Computing and Networking","1","4",,"153","161",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951716056&partnerID=40&md5=612e5dd82a559260083eabe54ccba9fd",Article,Scopus,2-s2.0-84951716056
"Pasricha, S., Veidenbaum, A.","Improving branch prediction accuracy in embedded processors in the presence of context switches",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"526","531",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344550540&partnerID=40&md5=f3ad7a72a34b348866d1b54b486b5096",Conference Paper,Scopus,2-s2.0-0344550540
"Nicolaescu, D., Veidenbaum, A., Nicolau, A.","Reducing Data Cache Energy Consumption via Cached Load/Store Queue",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"252","257",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359143&partnerID=40&md5=234f71a9cd0f3380df7dbe305082b9cf",Conference Paper,Scopus,2-s2.0-1542359143
"Nicolaescu, D., Veidenbaum, A., Nicolau, A.","Reducing power consumption for high-associativity data caches in embedded processors",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253745,"1064","1068",,18,10.1109/DATE.2003.1253745,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750930481&doi=10.1109%2fDATE.2003.1253745&partnerID=40&md5=120c3f97d8191c0716139fd55815d046",Conference Paper,Scopus,2-s2.0-33750930481
"Ayala, J.L., Veidenbaum, A., López-Vallejo, M.","Power-aware compilation for register file energy reduction",2003,"International Journal of Parallel Programming","31","6",,"451","467",,34,10.1023/B:IJPP.0000004510.66751.2e,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3543076272&doi=10.1023%2fB%3aIJPP.0000004510.66751.2e&partnerID=40&md5=57dd5af70c08bda31d7776882385621c",Conference Paper,Scopus,2-s2.0-3543076272
"Ramírez, M.A., Cristal, A., Veidenbaum, A.V., Villa, L., Valero, M.","A simple low-energy instruction wakeup mechanism",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2858",,,"99","112",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242307963&partnerID=40&md5=af48024c5180a7a56cd2aac0dac6b432",Article,Scopus,2-s2.0-0242307963
"Veidenbaum, A.","Preface",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2858",,,"V","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945285567&partnerID=40&md5=10be90fec59dc9e5ad4ebbd1d79900bd",Editorial,Scopus,2-s2.0-84945285567
"Orailoglu, A., Veidenbaum, A.","Guest editors' introduction: Application-specific microprocessors",2003,"IEEE Design and Test of Computers","20","1",,"6","7",,7,10.1109/MDT.2003.1173046,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037253060&doi=10.1109%2fMDT.2003.1173046&partnerID=40&md5=ac80c87a8a86821dd9a01fdcfe43f2d1",Editorial,Scopus,2-s2.0-0037253060
"Tang, W., Veidenbaum, A., Nicolau, A.","Dynamically adaptive fetch size prediction for data caches",2003,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2003-January",, 1262781,"40","44",,1,10.1109/IWIA.2003.1262781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866841802&doi=10.1109%2fIWIA.2003.1262781&partnerID=40&md5=954563a4e698bc88947ec54041a91da5",Conference Paper,Scopus,2-s2.0-84866841802
"Ayala, J.L., López-Vallejo, M., Veidenbaum, A., López, C.A.","Energy aware register file implementation through instruction predecode",2003,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2003-January",, 1212832,"86","96",,10,10.1109/ASAP.2003.1212832,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949142619&doi=10.1109%2fASAP.2003.1212832&partnerID=40&md5=518f418c537a66ac30ccd8085e84d6ed",Conference Paper,Scopus,2-s2.0-52949142619
"Tang, W., Veidenbaum, A., Nicolau, A., Gupta, R.","Integrated i-cache way predictor and branch target buffer to reduce energy consumption",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2327 LNCS",,,"120","132",,2,10.1007/3-540-47847-7_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646520492&doi=10.1007%2f3-540-47847-7_12&partnerID=40&md5=90cee0ac8e478e86129fcf0d940cb571",Conference Paper,Scopus,2-s2.0-33646520492
"Azevedo, A., Issenin, I., Cornea, R., Gupta, R., Dutt, N., Veidenbaum, A., Nicolau, A.","Profile-based dynamic voltage scheduling using program checkpoints",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998266,"168","175",,100,10.1109/DATE.2002.998266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893766434&doi=10.1109%2fDATE.2002.998266&partnerID=40&md5=97d8002765b5918711d0d2275fff45e5",Conference Paper,Scopus,2-s2.0-84893766434
"Veidenbaum, A.","Guest Editor's Introduction",2002,"International Journal of Parallel Programming","30","4",,"223","224",,,10.1023/A:1019833428101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1942475961&doi=10.1023%2fA%3a1019833428101&partnerID=40&md5=b302738bef74cf75b3be0bc038993741",Conference Paper,Scopus,2-s2.0-1942475961
"Tang, W., Veidenbaum, A.V., Nicolau, A.","Reducing power with an L0 instruction cache using history-based prediction",2002,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2002-January",, 1035013,"11","18",,4,10.1109/IWIA.2002.1035013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47749084105&doi=10.1109%2fIWIA.2002.1035013&partnerID=40&md5=0f720042b1f32416ef9f5f21cb91cc9a",Conference Paper,Scopus,2-s2.0-47749084105
"Tang, W., Veidenbaum, A.V., Gupta, R.","Architectural adaptation for power and performance",2001,"International Conference on ASIC, Proceedings",,,,"530","534",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035721036&partnerID=40&md5=9dd6e9d08bd71e62adc821fb9e4e892b",Conference Paper,Scopus,2-s2.0-0035721036
"Nicolaescu, D., Ji, X., Veidenbaum, A., Nicolau, A., Gupta, R.","Compiler-directed cache line size adaptivity",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2107",,,"183","187",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900490537&partnerID=40&md5=e68829c6a87520a0dfa5303abdc2313d",Conference Paper,Scopus,2-s2.0-84900490537
"Kim, S., Veidenbaum, A.V.","On interaction between interconnection network design and latency hiding techniques in multiprocessors",2000,"Journal of Supercomputing","16","3",,"197","216",,1,10.1023/A:1008113009823,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034229872&doi=10.1023%2fA%3a1008113009823&partnerID=40&md5=d59f9eaba60028eab50c33ba7a44984f",Article,Scopus,2-s2.0-0034229872
"Badulescu, A.-M., Veidenbaum, A.","Power efficient instruction cache for wide-issue processors",2000,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2001-January",, 955192,"12","15",,,10.1109/IWIA.2001.955192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951110734&doi=10.1109%2fIWIA.2001.955192&partnerID=40&md5=64d82e684d3ec43306636b6d2e1b028e",Conference Paper,Scopus,2-s2.0-84951110734
"Veidenbaum, A., Joe, K.","Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems: Preface",2000,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2001-January",, 955190,"vi","",,,10.1109/IWIA.2001.955190,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951053634&doi=10.1109%2fIWIA.2001.955190&partnerID=40&md5=5dbab8a0e908b290307073593e07f500",Editorial,Scopus,2-s2.0-84951053634
"Ji, X., Nicolaescu, D., Veidenbaum, A., Nicolau, A., Gupta, R.","Compiler–directed cache assist adaptivity",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1940",,,"88","104",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080744&partnerID=40&md5=b531281af3bf232e58f1eb634b78f875",Conference Paper,Scopus,2-s2.0-84944080744
"Azevedo, A., Cornea, R., Issenin, I., Gupta, R., Dutt, N., Nicolau, A., Veidenbaum, A.","Architectural and compiler strategies for dynamic power management in the COPPER project",2000,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems","2001-January",, 955194,"25","33",,7,10.1109/IWIA.2001.955194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951121885&doi=10.1109%2fIWIA.2001.955194&partnerID=40&md5=c372db72e6643d75f806694bd4f34162",Conference Paper,Scopus,2-s2.0-84951121885
"Gornish, E.H., Veidenbaum, A.","An Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory Multiprocessors",1999,"International Journal of Parallel Programming","27","1",,"35","70",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342510413&partnerID=40&md5=85a50fb3c65b1c80019513076e1b0290",Article,Scopus,2-s2.0-2342510413
"Kim, S., Veidenbaum, A.V.","Interconnection network organization and its impact on performance and cost in shared memory multiprocessors",1999,"Parallel Computing","25","3",,"283","309",,1,10.1016/S0167-8191(98)00112-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033100671&doi=10.1016%2fS0167-8191%2898%2900112-4&partnerID=40&md5=519898242be25a079f2e7bcfeac004da",Article,Scopus,2-s2.0-0033100671
"Veidenbaum, A.V., Zhao, Q., Shameer, A.","Non-sequential instruction cache prefetching for multiple-issue processors",1999,"International Journal of High Speed Computing","10","1",,"115","140",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8344281427&partnerID=40&md5=4f38b36b71e908555e51434b6fbe1eb7",Article,Scopus,2-s2.0-8344281427
"Veidenbaum, Alexander V., Tang, Weiyu, Gupta, Rajesh, Nicolau, Alexandru, Ji, Xiaomei","Adapting cache line size to application behavior",1999,"Proceedings of the International Conference on Supercomputing",,,,"145","154",,77,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032645271&partnerID=40&md5=5ba1bae8663d9c87aed721c067db3b68",Article,Scopus,2-s2.0-0032645271
"Veidenbaum, Alexander V., Gallivan, K.A.","Decoupled access DRAM architecture",1997,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,,,"94","103",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031365471&partnerID=40&md5=0f9065f00ed14581ba65272e8ce65388",Conference Paper,Scopus,2-s2.0-0031365471
"Kim, Sunil, Veidenbaum, Alexander V.","Effect of limited network bandwidth and its utilization by latency hiding techniques in large-scale shared memory systems",1997,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"40","51",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031351659&partnerID=40&md5=bbdb4647a9eb0b79aae33c5eee873621",Conference Paper,Scopus,2-s2.0-0031351659
"Veidenbaum, A.V.","Instruction cache prefetching using multilevel branch prediction",1997,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1336",,,"51","70",,,10.1007/BFb0024203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958667277&doi=10.1007%2fBFb0024203&partnerID=40&md5=d5e612e344bb4383f36f32a7d0755458",Conference Paper,Scopus,2-s2.0-84958667277
"Kim, Sunil, Veidenbaum, Alexander V.","Stride-directed prefetching for secondary caches",1997,"Proceedings of the International Conference on Parallel Processing",,,,"314","321",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030652303&partnerID=40&md5=db764e86ff2baa14c3bb5dbf8a0e3107",Conference Paper,Scopus,2-s2.0-0030652303
"Granston, E.D., Veidenbaum, A.V.","Combining flow and dependence analyses to expose redundant array accesses",1995,"International Journal of Parallel Programming","23","5",,"423","470",,2,10.1007/BF02577773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029387897&doi=10.1007%2fBF02577773&partnerID=40&md5=4eaab1c0f01ed9f560213ef8f462ffcd",Article,Scopus,2-s2.0-0029387897
"Kim, Sunil, Veidenbaum, Alexander V.","On shortest path routing in single stage shuffle-exchange networks",1995,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"298","307",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029192074&partnerID=40&md5=0b4e14c7b91aa00ca64c846b0b28188e",Conference Paper,Scopus,2-s2.0-0029192074
"Turner, Stephen W., Veidenbaum, Alexander V.","Scalability of the cedar system",1994,"Proceedings of the ACM/IEEE Supercomputing Conference",,,,"247","254",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028751219&partnerID=40&md5=1640461cf9b45186211e82e42c81c5c3",Conference Paper,Scopus,2-s2.0-0028751219
"Gornish, E.H., Veidenbaum, A.","An integrated hardware/software data prefetching scheme for shared-memory multiprocessors",1994,"Proceedings of the International Conference on Parallel Processing","2",, 5727800,"II281","II284",,12,10.1109/ICPP.1994.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0004864204&doi=10.1109%2fICPP.1994.57&partnerID=40&md5=84337e3e514f11f1f30832477aad9b31",Conference Paper,Scopus,2-s2.0-0004864204
"Kuck, D., Davidson, E., Lawrie, D., Sameh, A., Zhu, C.Q., Veidenbaum, A., Konicek, J., Yew, P., Gallivan, K., Jalby, W., Wijshoff, H., Bramley, R., Yang, U.M., Emrath, P., Padua, D., Eigenmann, R.","Cedar system and an initial performance study",1993,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"213","223",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027309860&partnerID=40&md5=3bafe627d024e5ed88cc26e3bb718cc4",Conference Paper,Scopus,2-s2.0-0027309860
"Chen, Yung-Chin, Veidenbaum, Alexander V.","Comparison and analysis of software and directory coherence schemes",1991,,,,,"818","829",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026304901&partnerID=40&md5=932dec0d3eee30505b51a8446c2b741f",Conference Paper,Scopus,2-s2.0-0026304901
"Granston, Elana D., Veidenbaum, Alexander V.","Detecting redundant accesses to array data",1991,,,,,"854","865",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026279195&partnerID=40&md5=2c3e8b4bbd10ff0336aaeabdce0ca056",Conference Paper,Scopus,2-s2.0-0026279195
"Cheong, H., Veidenbaum, A.V.","Compiler-Directed Cache Management in Multiprocessors",1990,"Computer","23","6",,"39","47",,13,10.1109/2.55499,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025441530&doi=10.1109%2f2.55499&partnerID=40&md5=88b4e58433272bfcdd7dc1007999773f",Article,Scopus,2-s2.0-0025441530
"Gornish, Edward H., Granston, Elana D., Veidenbaum, Alexander V.","Compiler-directed data prefetching in multiprocessors with memory hierarchies",1990,,,,,"354","368",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025146693&partnerID=40&md5=085badc37eafbd8296e2ed28b7ca1993",Conference Paper,Scopus,2-s2.0-0025146693
"Cheong, Hoichi, Veidenbaum, Alexander V.","Stale data detection and coherence enforcement using flow analysis",1988,"Proceedings of the International Conference on Parallel Processing","1",,,"138","145",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024135975&partnerID=40&md5=f343b426e0d077a70a3e983a0893a732",Conference Paper,Scopus,2-s2.0-0024135975
"Cheong, Hoichi, Veidenbaum, Alexander V.","CACHE COHERENCE SCHEME WITH FAST SELECTIVE INVALIDATION.",1988,,,,,"299","307",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023672918&partnerID=40&md5=0fcb818b880481569fc14217eab11c05",Conference Paper,Scopus,2-s2.0-0023672918
"Veidenbaum, Alexander V.","COMPILER-ASSISTED CACHE COHERENCE SOLUTION FOR MULTIPROCESSORS.",1986,"Proceedings of the International Conference on Parallel Processing",,,,"1029","1036",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022861680&partnerID=40&md5=c81c9a37e1954913066dc3559bb911e4",Conference Paper,Scopus,2-s2.0-0022861680
"Cytron, R., Kuck, D.J., Veidenbaum, A.V.","The effect of restructing compilers on program performance for high-speed computers",1985,"Computer Physics Communications","37","1-3",,"39","48",,4,10.1016/0010-4655(85)90134-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021462519&doi=10.1016%2f0010-4655%2885%2990134-1&partnerID=40&md5=074c82ba982b631febe14acf14be60cc",Article,Scopus,2-s2.0-0021462519
"Kuck, David J., Sameh, Ahmed H., Cytron, Ron, Veidenbaum, Alexander V., Polychronopoulos, Constantine D., Lee, Gyungho, McDaniel, Tim, Leasure, Bruce R., Beckman, Carol, Davies, James R.B., Kruskal, Clyde P.","EFFECTS OF PROGRAM RESTRUCTURING, ALGORITHM CHANGE, AND ARCHITECTURE CHOICE ON PROGRAM PERFORMANCE.",1984,"Proceedings of the International Conference on Parallel Processing",,,,"129","138",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021570530&partnerID=40&md5=72403b8916a2c6fd3d46bb423b48c9bb",Conference Paper,Scopus,2-s2.0-0021570530
