Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 554CF8762E0
	for <lists+qemu-devel@lfdr.de>; Fri,  8 Mar 2024 12:15:47 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1riYBH-0005Ja-BJ; Fri, 08 Mar 2024 06:14:27 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1riYBE-000531-2S; Fri, 08 Mar 2024 06:14:24 -0500
Received: from mail-ua1-x929.google.com ([2607:f8b0:4864:20::929])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1riYB9-0001r9-P2; Fri, 08 Mar 2024 06:14:23 -0500
Received: by mail-ua1-x929.google.com with SMTP id
 a1e0cc1a2514c-7cedcea89a0so1184847241.1; 
 Fri, 08 Mar 2024 03:14:18 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1709896458; x=1710501258; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=tatWIu/PVolLbLgVNQmFre+dOLsAUu4JWZquYj43k78=;
 b=OewsU7BN8Nc0AXt3qBnm/28nf8A+HCLgFqRKZTRBf/nc4dxeWvMHLNUU9yDHIZpHFv
 yG5jqGvjkNRV9Cmg7O6gRLd9U7ZDym1l5th5s0vh/p/ULtAlf1FPeF/TW1WIlQfNVcIS
 wJ/CUUkhl9FA8HHnhomMfQYvrE1SjahPKkU23zPxtazA3Hj5khvaafUhLm50VYrZ1znV
 nUWbuqSCrtrichR6ksfzcURabeatXIewtFUw8zMsCAQJhdsY0Z1zZAQdMyHBM2TzpJ7x
 x2971fH4MTQwfF2njZf2rEBj9Yf9AqxZsfCXuIKBvqcorfDEmj4jupJaJHPcHD8/mb8U
 u7BQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1709896458; x=1710501258;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=tatWIu/PVolLbLgVNQmFre+dOLsAUu4JWZquYj43k78=;
 b=o1+j7ITLuWRDLeJsvyMUHr3b+4ZXiL53tb2XOKm6Uw2cXfbv4IRFqXhtuFTRKcX7Ow
 iMraTd+bCn+51fbTqeDAJxyY3vE3Urikoc6xRpg1jygB+I5adES1ciAXMQy0+WcsK9Gh
 c5c6zGtgWe7Q3rFI6iQfHT5v4G6CwC2gHne40hU5Glqb1mweS0yw5PAxXG1AGFwwk+aE
 1g98Hvlvo9Jwb/unSnQGHOAOLVfZcQwp6o4uDY8qb5kPzHOrtWoo8842k89icdN05h/v
 c2wK0xxETTSNAQ56+3vjbcndt36H5prfZzGbZIZFQpSgMqG43U5h+JznyrrJ3gpZy7ti
 7aKg==
X-Forwarded-Encrypted: i=1;
 AJvYcCVI9770DiGViraOpGSRhLH+TLfkHLlirVIBynKCPRjI4AyCcoR+nVIUAZXcXJPREUhH8jtL1VyDIkOwLtAVyMLDLAxdV7WoqgowPzn911mgXXQoe4DUVM+BfUmKWA==
X-Gm-Message-State: AOJu0YxYHRETortceKoORhckgJUsG/atzHndIjkYvrWJ7+PJedTdOkbB
 mC1GH1n8GbGhVwf3CX9s4EG8NLkOzgdPL+0A3aOG9R4InJENSYQn5rQGJ2zfIe9TQzQV+NlJEga
 tvosCbd6Ur2xLNDL1Bp8Y34DTC6g=
X-Google-Smtp-Source: AGHT+IHWPCUujzvANQgU+Ft4587g2GAhSSC+YXflXkuqnINwCPGbTIllhk7H+L8PezrNgHlg+pyxTZ2MyKALvkKZvYE=
X-Received: by 2002:a05:6102:367a:b0:470:3f32:ab51 with SMTP id
 bg26-20020a056102367a00b004703f32ab51mr10496589vsb.22.1709896457763; Fri, 08
 Mar 2024 03:14:17 -0800 (PST)
MIME-Version: 1.0
References: <20240306171932.549549-1-dbarboza@ventanamicro.com>
 <20240306171932.549549-4-dbarboza@ventanamicro.com>
 <2b6f12f6-4a34-4ede-ad60-322d5ccf66ac@linux.alibaba.com>
 <af5cdc63-c6eb-461b-ac04-c78e072bd960@ventanamicro.com>
In-Reply-To: <af5cdc63-c6eb-461b-ac04-c78e072bd960@ventanamicro.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Fri, 8 Mar 2024 21:13:51 +1000
Message-ID: <CAKmqyKOj6gDhAqqDti+YCX2sROqhiDwaktBVbLh_6hWucO5SCA@mail.gmail.com>
Subject: Re: [PATCH v7 3/9] target/riscv: remove 'over' brconds from vector
 trans
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>, qemu-devel@nongnu.org, 
 qemu-riscv@nongnu.org, alistair.francis@wdc.com, bmeng@tinylab.org, 
 liwei1518@gmail.com, palmer@rivosinc.com, 
 Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::929;
 envelope-from=alistair23@gmail.com; helo=mail-ua1-x929.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Fri, Mar 8, 2024 at 8:40=E2=80=AFPM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
>
>
> On 3/8/24 00:34, LIU Zhiwei wrote:
> > Hi Daniel and Alistair,
> >
> > Hope it is not too late. I think there are two bugs in this patch.
> >
> > 1) The first is for instruction vfmv.s.f.  vfmv.s.f doesn't use helper =
function. If we remove the over check, it will set the first element of des=
tination vector register, which is against the specification. According to =
the riscv-v-specification, 16.2. Floating-Point Scalar Move Instructions,
> >
> > "If vstart =E2=89=A5 vl, no operation is performed and the destination =
register is not updated".
>
> vfmv.s.f seems to have biggers problems: it's not setting env->vstart at =
any
> point. In fact, in a quick look, there's a handful of cases where this is=
 happening:
> trans_vmv_x_s, trans_vmv_s_x, trans_vfmv_f_s and trans_vfmv_s_f.
>
> I'll need an extra patch to fix them. We'll probably need to keep the cpu=
_vstart
> and cpu_vl globals, and use brconds, to be able to handle the vstart >=3D=
 vl
> scenario that happens with them (since they don't use helpers).
>
> >
> > 2) The second is for vector instruction with helper functions. we shoul=
d not change any elements including the tail elements when vstart >=3Dvl. B=
ut this patch break this behavior. According to the riscv-v-specification, =
 5.4. Prestart, Active, Inactive, Body, and Tail Element Denitions,
> >
> > "When vstart =E2=89=A5 vl, there are no body elements, and no elements =
are updated in any destination vector register group,
> > including that no tail elements are updated with agnostic values."
>
> Every helper in vector_helper.c has a pattern like:
>
> (--- set variables ---)
>
> for (i =3D env->vstart; i < vl; i++) {
> /* do things */
> }
> env->vstart =3D 0;
> vext_set_elems_1s() /*set tail */
>
>
> When vstart >=3D vl there is no body elements and no tail, but I'm not su=
re about
> vext_set_elems_1s() being able to handle that. In particular because we'r=
e setting
> vstart=3D0 before calling it.
>
> I'll add an additional patch to only call vext_set_elems_1s() to set the =
tail if
> start < vl.

I dropped this and later patches from my latest PR (which is sending
now). I was trying to get it ready today so when I saw the concern I
dropped it to be safe.

It's Friday night here, so I'll have a look at this next week. Should
still be able to get it in for 9.0

Alistair

>
> All this work with these changes is to put the 'vstart' management in a s=
ingle place,
> i.e. the helper (when available). Then the translations can freely set
> vstart_eq_zero in the end (i.e. no exceptions/faults) knowing that the ex=
ecution
> code zeroed vstart. It's clearer than having the helper make assumptions =
(i.e.
> vstart < vl) that were made during the translation. If the helper is sett=
ing
> vstart =3D 0 the helper must also deal with any invalid value of vstart a=
ccordingly.
>
>
> Thanks,
>
>
> Daniel
>
>
> >
> > I will review this patch set in more details later.
> >
> > Thanks,
> > Zhiwei
> >
> > On 2024/3/7 1:19, Daniel Henrique Barboza wrote:
> >> Most of the vector translations has this following pattern at the star=
t:
> >>
> >>      TCGLabel *over =3D gen_new_label();
> >>      tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >> And then right at the end:
> >>
> >>       gen_set_label(over);
> >>       return true;
> >>
> >> This means that if vstart >=3D vl we'll not set vstart =3D 0 at the en=
d of
> >> the insns - this is done inside the helper that is being skipped.  The
> >> reason why this pattern hasn't been a bigger problem is because the
> >> conditional vstart >=3D vl is very rare.
> >>
> >> Checking all the helpers in vector_helper.c we see all of them with a
> >> pattern like this:
> >>
> >>      for (i =3D env->vstart; i < vl; i++) {
> >>          (...)
> >>      }
> >>      env->vstart =3D 0;
> >>
> >> Thus they can handle vstart >=3D vl case gracefully, with the benefit =
of
> >> setting env->vstart =3D 0 during the process.
> >>
> >> Remove all 'over' conditionals and let the helper set env->vstart =3D =
0
> >> every time.
> >>
> >> While we're at it, remove the (vl =3D=3D 0) brconds from trans_rvbf16.=
c.inc
> >> too since they're unneeded.
> >>
> >> Suggested-by: Richard Henderson<richard.henderson@linaro.org>
> >> Signed-off-by: Daniel Henrique Barboza<dbarboza@ventanamicro.com>
> >> Reviewed-by: Richard Henderson<richard.henderson@linaro.org>
> >> Reviewed-by: Alistair Francis<alistair.francis@wdc.com>
> >> ---
> >>   target/riscv/insn_trans/trans_rvbf16.c.inc |  12 ---
> >>   target/riscv/insn_trans/trans_rvv.c.inc    | 117 -------------------=
--
> >>   target/riscv/insn_trans/trans_rvvk.c.inc   |  18 ----
> >>   3 files changed, 147 deletions(-)
> >>
> >> diff --git a/target/riscv/insn_trans/trans_rvbf16.c.inc b/target/riscv=
/insn_trans/trans_rvbf16.c.inc
> >> index 8ee99df3f3..a842e76a6b 100644
> >> --- a/target/riscv/insn_trans/trans_rvbf16.c.inc
> >> +++ b/target/riscv/insn_trans/trans_rvbf16.c.inc
> >> @@ -71,11 +71,8 @@ static bool trans_vfncvtbf16_f_f_w(DisasContext *ct=
x, arg_vfncvtbf16_f_f_w *a)
> >>
> >>       if (opfv_narrow_check(ctx, a) && (ctx->sew =3D=3D MO_16)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >>
> >>           gen_set_rm_chkfrm(ctx, RISCV_FRM_DYN);
> >> -        tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_vl, 0, over);
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, ctx->lmul);
> >> @@ -87,7 +84,6 @@ static bool trans_vfncvtbf16_f_f_w(DisasContext *ctx=
, arg_vfncvtbf16_f_f_w *a)
> >>                              ctx->cfg_ptr->vlenb, data,
> >>                              gen_helper_vfncvtbf16_f_f_w);
> >>           mark_vs_dirty(ctx);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -100,11 +96,8 @@ static bool trans_vfwcvtbf16_f_f_v(DisasContext *c=
tx, arg_vfwcvtbf16_f_f_v *a)
> >>
> >>       if (opfv_widen_check(ctx, a) && (ctx->sew =3D=3D MO_16)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >>
> >>           gen_set_rm_chkfrm(ctx, RISCV_FRM_DYN);
> >> -        tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_vl, 0, over);
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, ctx->lmul);
> >> @@ -116,7 +109,6 @@ static bool trans_vfwcvtbf16_f_f_v(DisasContext *c=
tx, arg_vfwcvtbf16_f_f_v *a)
> >>                              ctx->cfg_ptr->vlenb, data,
> >>                              gen_helper_vfwcvtbf16_f_f_v);
> >>           mark_vs_dirty(ctx);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -130,11 +122,8 @@ static bool trans_vfwmaccbf16_vv(DisasContext *ct=
x, arg_vfwmaccbf16_vv *a)
> >>       if (require_rvv(ctx) && vext_check_isa_ill(ctx) && (ctx->sew =3D=
=3D MO_16) &&
> >>           vext_check_dss(ctx, a->rd, a->rs1, a->rs2, a->vm)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >>
> >>           gen_set_rm_chkfrm(ctx, RISCV_FRM_DYN);
> >> -        tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_vl, 0, over);
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, ctx->lmul);
> >> @@ -147,7 +136,6 @@ static bool trans_vfwmaccbf16_vv(DisasContext *ctx=
, arg_vfwmaccbf16_vv *a)
> >>                              ctx->cfg_ptr->vlenb, data,
> >>                              gen_helper_vfwmaccbf16_vv);
> >>           mark_vs_dirty(ctx);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/in=
sn_trans/trans_rvv.c.inc
> >> index e42728990e..0114a132b3 100644
> >> --- a/target/riscv/insn_trans/trans_rvv.c.inc
> >> +++ b/target/riscv/insn_trans/trans_rvv.c.inc
> >> @@ -616,9 +616,6 @@ static bool ldst_us_trans(uint32_t vd, uint32_t rs=
1, uint32_t data,
> >>       TCGv base;
> >>       TCGv_i32 desc;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       base =3D get_gpr(s, rs1, EXT_NONE);
> >> @@ -660,7 +657,6 @@ static bool ldst_us_trans(uint32_t vd, uint32_t rs=
1, uint32_t data,
> >>           tcg_gen_mb(TCG_MO_ALL | TCG_BAR_LDAQ);
> >>       }
> >>
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -802,9 +798,6 @@ static bool ldst_stride_trans(uint32_t vd, uint32_=
t rs1, uint32_t rs2,
> >>       TCGv base, stride;
> >>       TCGv_i32 desc;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       base =3D get_gpr(s, rs1, EXT_NONE);
> >> @@ -819,7 +812,6 @@ static bool ldst_stride_trans(uint32_t vd, uint32_=
t rs1, uint32_t rs2,
> >>
> >>       fn(dest, mask, base, stride, tcg_env, desc);
> >>
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -906,9 +898,6 @@ static bool ldst_index_trans(uint32_t vd, uint32_t=
 rs1, uint32_t vs2,
> >>       TCGv base;
> >>       TCGv_i32 desc;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       index =3D tcg_temp_new_ptr();
> >> @@ -924,7 +913,6 @@ static bool ldst_index_trans(uint32_t vd, uint32_t=
 rs1, uint32_t vs2,
> >>
> >>       fn(dest, mask, base, index, tcg_env, desc);
> >>
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -1044,9 +1032,6 @@ static bool ldff_trans(uint32_t vd, uint32_t rs1=
, uint32_t data,
> >>       TCGv base;
> >>       TCGv_i32 desc;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       base =3D get_gpr(s, rs1, EXT_NONE);
> >> @@ -1059,7 +1044,6 @@ static bool ldff_trans(uint32_t vd, uint32_t rs1=
, uint32_t data,
> >>       fn(dest, mask, base, tcg_env, desc);
> >>
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -1100,10 +1084,6 @@ static bool ldst_whole_trans(uint32_t vd, uint3=
2_t rs1, uint32_t nf,
> >>                                uint32_t width, gen_helper_ldst_whole *=
fn,
> >>                                DisasContext *s)
> >>   {
> >> -    uint32_t evl =3D s->cfg_ptr->vlenb * nf / width;
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcondi_tl(TCG_COND_GEU, cpu_vstart, evl, over);
> >> -
> >>       TCGv_ptr dest;
> >>       TCGv base;
> >>       TCGv_i32 desc;
> >> @@ -1120,8 +1100,6 @@ static bool ldst_whole_trans(uint32_t vd, uint32=
_t rs1, uint32_t nf,
> >>
> >>       fn(dest, base, tcg_env, desc);
> >>
> >> -    gen_set_label(over);
> >> -
> >>       return true;
> >>   }
> >>
> >> @@ -1195,10 +1173,6 @@ static inline bool
> >>   do_opivv_gvec(DisasContext *s, arg_rmrr *a, GVecGen3Fn *gvec_fn,
> >>                 gen_helper_gvec_4_ptr *fn)
> >>   {
> >> -    TCGLabel *over =3D gen_new_label();
> >> -
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       if (a->vm && s->vl_eq_vlmax && !(s->vta && s->lmul < 0)) {
> >>           gvec_fn(s->sew, vreg_ofs(s, a->rd),
> >>                   vreg_ofs(s, a->rs2), vreg_ofs(s, a->rs1),
> >> @@ -1216,7 +1190,6 @@ do_opivv_gvec(DisasContext *s, arg_rmrr *a, GVec=
Gen3Fn *gvec_fn,
> >>                              s->cfg_ptr->vlenb, data, fn);
> >>       }
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -1248,9 +1221,6 @@ static bool opivx_trans(uint32_t vd, uint32_t rs=
1, uint32_t vs2, uint32_t vm,
> >>       TCGv_i32 desc;
> >>       uint32_t data =3D 0;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       src2 =3D tcg_temp_new_ptr();
> >> @@ -1271,7 +1241,6 @@ static bool opivx_trans(uint32_t vd, uint32_t rs=
1, uint32_t vs2, uint32_t vm,
> >>       fn(dest, mask, src1, src2, tcg_env, desc);
> >>
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -1410,9 +1379,6 @@ static bool opivi_trans(uint32_t vd, uint32_t im=
m, uint32_t vs2, uint32_t vm,
> >>       TCGv_i32 desc;
> >>       uint32_t data =3D 0;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       src2 =3D tcg_temp_new_ptr();
> >> @@ -1433,7 +1399,6 @@ static bool opivi_trans(uint32_t vd, uint32_t im=
m, uint32_t vs2, uint32_t vm,
> >>       fn(dest, mask, src1, src2, tcg_env, desc);
> >>
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -1495,8 +1460,6 @@ static bool do_opivv_widen(DisasContext *s, arg_=
rmrr *a,
> >>   {
> >>       if (checkfn(s, a)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >> @@ -1509,7 +1472,6 @@ static bool do_opivv_widen(DisasContext *s, arg_=
rmrr *a,
> >>                              s->cfg_ptr->vlenb,
> >>                              data, fn);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -1571,8 +1533,6 @@ static bool do_opiwv_widen(DisasContext *s, arg_=
rmrr *a,
> >>   {
> >>       if (opiwv_widen_check(s, a)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >> @@ -1584,7 +1544,6 @@ static bool do_opiwv_widen(DisasContext *s, arg_=
rmrr *a,
> >>                              tcg_env, s->cfg_ptr->vlenb,
> >>                              s->cfg_ptr->vlenb, data, fn);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -1643,8 +1602,6 @@ static bool opivv_trans(uint32_t vd, uint32_t vs=
1, uint32_t vs2, uint32_t vm,
> >>                           gen_helper_gvec_4_ptr *fn, DisasContext *s)
> >>   {
> >>       uint32_t data =3D 0;
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>       data =3D FIELD_DP32(data, VDATA, VM, vm);
> >>       data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >> @@ -1655,7 +1612,6 @@ static bool opivv_trans(uint32_t vd, uint32_t vs=
1, uint32_t vs2, uint32_t vm,
> >>                          vreg_ofs(s, vs2), tcg_env, s->cfg_ptr->vlenb,
> >>                          s->cfg_ptr->vlenb, data, fn);
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -1834,8 +1790,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)             \
> >>               gen_helper_##NAME##_h,                                 \
> >>               gen_helper_##NAME##_w,                                 \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -1848,7 +1802,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)             \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew]);                           \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -2045,14 +1998,11 @@ static bool trans_vmv_v_v(DisasContext *s, arg=
_vmv_v_v *a)
> >>                   gen_helper_vmv_v_v_b, gen_helper_vmv_v_v_h,
> >>                   gen_helper_vmv_v_v_w, gen_helper_vmv_v_v_d,
> >>               };
> >> -            TCGLabel *over =3D gen_new_label();
> >> -            tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over)=
;
> >>
> >>               tcg_gen_gvec_2_ptr(vreg_ofs(s, a->rd), vreg_ofs(s, a->rs=
1),
> >>                                  tcg_env, s->cfg_ptr->vlenb,
> >>                                  s->cfg_ptr->vlenb, data,
> >>                                  fns[s->sew]);
> >> -            gen_set_label(over);
> >>           }
> >>           mark_vs_dirty(s);
> >>           return true;
> >> @@ -2068,8 +2018,6 @@ static bool trans_vmv_v_x(DisasContext *s, arg_v=
mv_v_x *a)
> >>           /* vmv.v.x has rs2 =3D 0 and vm =3D 1 */
> >>           vext_check_ss(s, a->rd, 0, 1)) {
> >>           TCGv s1;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           s1 =3D get_gpr(s, a->rs1, EXT_SIGN);
> >>
> >> @@ -2102,7 +2050,6 @@ static bool trans_vmv_v_x(DisasContext *s, arg_v=
mv_v_x *a)
> >>           }
> >>
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -2129,8 +2076,6 @@ static bool trans_vmv_v_i(DisasContext *s, arg_v=
mv_v_i *a)
> >>                   gen_helper_vmv_v_x_b, gen_helper_vmv_v_x_h,
> >>                   gen_helper_vmv_v_x_w, gen_helper_vmv_v_x_d,
> >>               };
> >> -            TCGLabel *over =3D gen_new_label();
> >> -            tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over)=
;
> >>
> >>               s1 =3D tcg_constant_i64(simm);
> >>               dest =3D tcg_temp_new_ptr();
> >> @@ -2140,7 +2085,6 @@ static bool trans_vmv_v_i(DisasContext *s, arg_v=
mv_v_i *a)
> >>               fns[s->sew](dest, s1, tcg_env, desc);
> >>
> >>               mark_vs_dirty(s);
> >> -            gen_set_label(over);
> >>           }
> >>           return true;
> >>       }
> >> @@ -2275,9 +2219,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)             \
> >>               gen_helper_##NAME##_w,                                 \
> >>               gen_helper_##NAME##_d,                                 \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >>           gen_set_rm(s, RISCV_FRM_DYN);                              \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -2292,7 +2234,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)             \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew - 1]);                       \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -2310,9 +2251,6 @@ static bool opfvf_trans(uint32_t vd, uint32_t rs=
1, uint32_t vs2,
> >>       TCGv_i32 desc;
> >>       TCGv_i64 t1;
> >>
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >> -
> >>       dest =3D tcg_temp_new_ptr();
> >>       mask =3D tcg_temp_new_ptr();
> >>       src2 =3D tcg_temp_new_ptr();
> >> @@ -2330,7 +2268,6 @@ static bool opfvf_trans(uint32_t vd, uint32_t rs=
1, uint32_t vs2,
> >>       fn(dest, mask, t1, src2, tcg_env, desc);
> >>
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> @@ -2393,9 +2330,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)           \
> >>           static gen_helper_gvec_4_ptr * const fns[2] =3D {          \
> >>               gen_helper_##NAME##_h, gen_helper_##NAME##_w,        \
> >>           };                                                       \
> >> -        TCGLabel *over =3D gen_new_label();                        \
> >>           gen_set_rm(s, RISCV_FRM_DYN);                            \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);\
> >>                                                                    \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);               \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);           \
> >> @@ -2408,7 +2343,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)           \
> >>                              s->cfg_ptr->vlenb, data,              \
> >>                              fns[s->sew - 1]);                     \
> >>           mark_vs_dirty(s);                                        \
> >> -        gen_set_label(over);                                     \
> >>           return true;                                             \
> >>       }                                                            \
> >>       return false;                                                \
> >> @@ -2467,9 +2401,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)             \
> >>           static gen_helper_gvec_4_ptr * const fns[2] =3D {           =
 \
> >>               gen_helper_##NAME##_h, gen_helper_##NAME##_w,          \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >>           gen_set_rm(s, RISCV_FRM_DYN);                              \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -2482,7 +2414,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
rr *a)             \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew - 1]);                       \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -2584,9 +2515,7 @@ static bool do_opfv(DisasContext *s, arg_rmr *a,
> >>   {
> >>       if (checkfn(s, a)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >>           gen_set_rm_chkfrm(s, rm);
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >> @@ -2597,7 +2526,6 @@ static bool do_opfv(DisasContext *s, arg_rmr *a,
> >>                              s->cfg_ptr->vlenb,
> >>                              s->cfg_ptr->vlenb, data, fn);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -2696,8 +2624,6 @@ static bool trans_vfmv_v_f(DisasContext *s, arg_=
vfmv_v_f *a)
> >>                   gen_helper_vmv_v_x_w,
> >>                   gen_helper_vmv_v_x_d,
> >>               };
> >> -            TCGLabel *over =3D gen_new_label();
> >> -            tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over)=
;
> >>
> >>               t1 =3D tcg_temp_new_i64();
> >>               /* NaN-box f[rs1] */
> >> @@ -2711,7 +2637,6 @@ static bool trans_vfmv_v_f(DisasContext *s, arg_=
vfmv_v_f *a)
> >>               fns[s->sew - 1](dest, t1, tcg_env, desc);
> >>
> >>               mark_vs_dirty(s);
> >> -            gen_set_label(over);
> >>           }
> >>           return true;
> >>       }
> >> @@ -2773,9 +2698,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>               gen_helper_##HELPER##_h,                               \
> >>               gen_helper_##HELPER##_w,                               \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >>           gen_set_rm_chkfrm(s, FRM);                                 \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -2787,7 +2710,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew - 1]);                       \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -2824,9 +2746,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>               gen_helper_##NAME##_h,                                 \
> >>               gen_helper_##NAME##_w,                                 \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >>           gen_set_rm(s, RISCV_FRM_DYN);                              \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -2838,7 +2758,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew]);                           \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -2891,9 +2810,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>               gen_helper_##HELPER##_h,                               \
> >>               gen_helper_##HELPER##_w,                               \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >>           gen_set_rm_chkfrm(s, FRM);                                 \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -2905,7 +2822,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew - 1]);                       \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -2940,9 +2856,7 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>               gen_helper_##HELPER##_h,                               \
> >>               gen_helper_##HELPER##_w,                               \
> >>           };                                                         \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >>           gen_set_rm_chkfrm(s, FRM);                                 \
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -2954,7 +2868,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>                              s->cfg_ptr->vlenb, data,                \
> >>                              fns[s->sew]);                           \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -3031,8 +2944,6 @@ static bool trans_##NAME(DisasContext *s, arg_r =
*a)                \
> >>           vext_check_isa_ill(s)) {                                   \
> >>           uint32_t data =3D 0;                                        =
 \
> >>           gen_helper_gvec_4_ptr *fn =3D gen_helper_##NAME;            =
 \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over); \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >>           data =3D                                                    =
 \
> >> @@ -3043,7 +2954,6 @@ static bool trans_##NAME(DisasContext *s, arg_r =
*a)                \
> >>                              s->cfg_ptr->vlenb,                      \
> >>                              s->cfg_ptr->vlenb, data, fn);           \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -3131,8 +3041,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>           s->vstart_eq_zero) {                                       \
> >>           uint32_t data =3D 0;                                        =
 \
> >>           gen_helper_gvec_3_ptr *fn =3D gen_helper_##NAME;            =
 \
> >> -        TCGLabel *over =3D gen_new_label();                          =
\
> >> -        tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_vl, 0, over);          \
> >>                                                                      \
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);                =
 \
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);            =
 \
> >> @@ -3145,7 +3053,6 @@ static bool trans_##NAME(DisasContext *s, arg_rm=
r *a)              \
> >>                              s->cfg_ptr->vlenb,                      \
> >>                              data, fn);                              \
> >>           mark_vs_dirty(s);                                          \
> >> -        gen_set_label(over);                                       \
> >>           return true;                                               \
> >>       }                                                              \
> >>       return false;                                                  \
> >> @@ -3171,8 +3078,6 @@ static bool trans_viota_m(DisasContext *s, arg_v=
iota_m *a)
> >>           require_align(a->rd, s->lmul) &&
> >>           s->vstart_eq_zero) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -        tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_vl, 0, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >> @@ -3187,7 +3092,6 @@ static bool trans_viota_m(DisasContext *s, arg_v=
iota_m *a)
> >>                              s->cfg_ptr->vlenb,
> >>                              s->cfg_ptr->vlenb, data, fns[s->sew]);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -3201,8 +3105,6 @@ static bool trans_vid_v(DisasContext *s, arg_vid=
_v *a)
> >>           require_align(a->rd, s->lmul) &&
> >>           require_vm(a->vm, a->rd)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >> @@ -3217,7 +3119,6 @@ static bool trans_vid_v(DisasContext *s, arg_vid=
_v *a)
> >>                              s->cfg_ptr->vlenb,
> >>                              data, fns[s->sew]);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -3386,9 +3287,6 @@ static bool trans_vmv_s_x(DisasContext *s, arg_v=
mv_s_x *a)
> >>           /* This instruction ignores LMUL and vector register groups =
*/
> >>           TCGv_i64 t1;
> >>           TCGv s1;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           t1 =3D tcg_temp_new_i64();
> >>
> >> @@ -3400,7 +3298,6 @@ static bool trans_vmv_s_x(DisasContext *s, arg_v=
mv_s_x *a)
> >>           tcg_gen_ext_tl_i64(t1, s1);
> >>           vec_element_storei(s, a->rd, 0, t1);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -3442,10 +3339,6 @@ static bool trans_vfmv_s_f(DisasContext *s, arg=
_vfmv_s_f *a)
> >>
> >>           /* The instructions ignore LMUL and vector register group. *=
/
> >>           TCGv_i64 t1;
> >> -        TCGLabel *over =3D gen_new_label();
> >> -
> >> -        /* if vstart >=3D vl, skip vector register write back */
> >> -        tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>           /* NaN-box f[rs1] */
> >>           t1 =3D tcg_temp_new_i64();
> >> @@ -3453,7 +3346,6 @@ static bool trans_vfmv_s_f(DisasContext *s, arg_=
vfmv_s_f *a)
> >>
> >>           vec_element_storei(s, a->rd, 0, t1);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -3624,8 +3516,6 @@ static bool trans_vcompress_vm(DisasContext *s, =
arg_r *a)
> >>               gen_helper_vcompress_vm_b, gen_helper_vcompress_vm_h,
> >>               gen_helper_vcompress_vm_w, gen_helper_vcompress_vm_d,
> >>           };
> >> -        TCGLabel *over =3D gen_new_label();
> >> -        tcg_gen_brcondi_tl(TCG_COND_EQ, cpu_vl, 0, over);
> >>
> >>           data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);
> >>           data =3D FIELD_DP32(data, VDATA, VTA, s->vta);
> >> @@ -3635,7 +3525,6 @@ static bool trans_vcompress_vm(DisasContext *s, =
arg_r *a)
> >>                              s->cfg_ptr->vlenb, data,
> >>                              fns[s->sew]);
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -3658,12 +3547,9 @@ static bool trans_##NAME(DisasContext *s, arg_#=
#NAME * a)               \
> >>                                vreg_ofs(s, a->rs2), maxsz, maxsz);    =
    \
> >>               mark_vs_dirty(s);                                       =
    \
> >>           } else {                                                    =
    \
> >> -            TCGLabel *over =3D gen_new_label();                      =
     \
> >> -            tcg_gen_brcondi_tl(TCG_COND_GEU, cpu_vstart, maxsz, over)=
;  \
> >>               tcg_gen_gvec_2_ptr(vreg_ofs(s, a->rd), vreg_ofs(s, a->rs=
2), \
> >>                                  tcg_env, maxsz, maxsz, 0, gen_helper_=
vmvr_v); \
> >>               mark_vs_dirty(s);                                       =
    \
> >> -            gen_set_label(over);                                     =
   \
> >>           }                                                           =
    \
> >>           return true;                                                =
    \
> >>       }                                                               =
    \
> >> @@ -3692,8 +3578,6 @@ static bool int_ext_op(DisasContext *s, arg_rmr =
*a, uint8_t seq)
> >>   {
> >>       uint32_t data =3D 0;
> >>       gen_helper_gvec_3_ptr *fn;
> >> -    TCGLabel *over =3D gen_new_label();
> >> -    tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over);
> >>
> >>       static gen_helper_gvec_3_ptr * const fns[6][4] =3D {
> >>           {
> >> @@ -3738,7 +3622,6 @@ static bool int_ext_op(DisasContext *s, arg_rmr =
*a, uint8_t seq)
> >>                          s->cfg_ptr->vlenb, data, fn);
> >>
> >>       mark_vs_dirty(s);
> >> -    gen_set_label(over);
> >>       return true;
> >>   }
> >>
> >> diff --git a/target/riscv/insn_trans/trans_rvvk.c.inc b/target/riscv/i=
nsn_trans/trans_rvvk.c.inc
> >> index a5cdd1b67f..6d640e4596 100644
> >> --- a/target/riscv/insn_trans/trans_rvvk.c.inc
> >> +++ b/target/riscv/insn_trans/trans_rvvk.c.inc
> >> @@ -164,8 +164,6 @@ GEN_OPIVX_GVEC_TRANS_CHECK(vandn_vx, andcs, zvkb_v=
x_check)
> >>                   gen_helper_##NAME##_w,                              =
       \
> >>                   gen_helper_##NAME##_d,                              =
       \
> >>               };                                                      =
       \
> >> -            TCGLabel *over =3D gen_new_label();                      =
        \
> >> -            tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over)=
;     \
> >>                                                                       =
       \
> >>               data =3D FIELD_DP32(data, VDATA, VM, a->vm);            =
         \
> >>               data =3D FIELD_DP32(data, VDATA, LMUL, s->lmul);        =
         \
> >> @@ -177,7 +175,6 @@ GEN_OPIVX_GVEC_TRANS_CHECK(vandn_vx, andcs, zvkb_v=
x_check)
> >>                                  s->cfg_ptr->vlenb, s->cfg_ptr->vlenb,=
       \
> >>                                  data, fns[s->sew]);                  =
       \
> >>               mark_vs_dirty(s);                                       =
       \
> >> -            gen_set_label(over);                                     =
      \
> >>               return true;                                            =
       \
> >>           }                                                           =
       \
> >>           return false;                                               =
       \
> >> @@ -249,14 +246,12 @@ GEN_OPIVI_WIDEN_TRANS(vwsll_vi, IMM_ZX, vwsll_vx=
, vwsll_vx_check)
> >>               TCGv_ptr rd_v, rs2_v;                                   =
          \
> >>               TCGv_i32 desc, egs;                                     =
          \
> >>               uint32_t data =3D 0;                                    =
            \
> >> -            TCGLabel *over =3D gen_new_label();                      =
           \
> >>                                                                       =
          \
> >>               if (!s->vstart_eq_zero || !s->vl_eq_vlmax) {            =
          \
> >>                   /* save opcode for unwinding in case we throw an exc=
eption */ \
> >>                   decode_save_opc(s);                                 =
          \
> >>                   egs =3D tcg_constant_i32(EGS);                      =
            \
> >>                   gen_helper_egs_check(egs, tcg_env);                 =
          \
> >> -                tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, o=
ver);    \
> >>               }                                                       =
          \
> >>                                                                       =
          \
> >>               data =3D FIELD_DP32(data, VDATA, VM, a->vm);            =
            \
> >> @@ -272,7 +267,6 @@ GEN_OPIVI_WIDEN_TRANS(vwsll_vi, IMM_ZX, vwsll_vx, =
vwsll_vx_check)
> >>               tcg_gen_addi_ptr(rs2_v, tcg_env, vreg_ofs(s, a->rs2));  =
          \
> >>               gen_helper_##NAME(rd_v, rs2_v, tcg_env, desc);          =
          \
> >>               mark_vs_dirty(s);                                       =
          \
> >> -            gen_set_label(over);                                     =
         \
> >>               return true;                                            =
          \
> >>           }                                                           =
          \
> >>           return false;                                               =
          \
> >> @@ -325,14 +319,12 @@ GEN_V_UNMASKED_TRANS(vaesem_vs, vaes_check_vs, Z=
VKNED_EGS)
> >>               TCGv_ptr rd_v, rs2_v;                                   =
          \
> >>               TCGv_i32 uimm_v, desc, egs;                             =
          \
> >>               uint32_t data =3D 0;                                    =
            \
> >> -            TCGLabel *over =3D gen_new_label();                      =
           \
> >>                                                                       =
          \
> >>               if (!s->vstart_eq_zero || !s->vl_eq_vlmax) {            =
          \
> >>                   /* save opcode for unwinding in case we throw an exc=
eption */ \
> >>                   decode_save_opc(s);                                 =
          \
> >>                   egs =3D tcg_constant_i32(EGS);                      =
            \
> >>                   gen_helper_egs_check(egs, tcg_env);                 =
          \
> >> -                tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, o=
ver);    \
> >>               }                                                       =
          \
> >>                                                                       =
          \
> >>               data =3D FIELD_DP32(data, VDATA, VM, a->vm);            =
            \
> >> @@ -350,7 +342,6 @@ GEN_V_UNMASKED_TRANS(vaesem_vs, vaes_check_vs, ZVK=
NED_EGS)
> >>               tcg_gen_addi_ptr(rs2_v, tcg_env, vreg_ofs(s, a->rs2));  =
          \
> >>               gen_helper_##NAME(rd_v, rs2_v, uimm_v, tcg_env, desc);  =
          \
> >>               mark_vs_dirty(s);                                       =
          \
> >> -            gen_set_label(over);                                     =
         \
> >>               return true;                                            =
          \
> >>           }                                                           =
          \
> >>           return false;                                               =
          \
> >> @@ -394,7 +385,6 @@ GEN_VI_UNMASKED_TRANS(vaeskf2_vi, vaeskf2_check, Z=
VKNED_EGS)
> >>       {                                                               =
          \
> >>           if (CHECK(s, a)) {                                          =
          \
> >>               uint32_t data =3D 0;                                    =
            \
> >> -            TCGLabel *over =3D gen_new_label();                      =
           \
> >>               TCGv_i32 egs;                                           =
          \
> >>                                                                       =
          \
> >>               if (!s->vstart_eq_zero || !s->vl_eq_vlmax) {            =
          \
> >> @@ -402,7 +392,6 @@ GEN_VI_UNMASKED_TRANS(vaeskf2_vi, vaeskf2_check, Z=
VKNED_EGS)
> >>                   decode_save_opc(s);                                 =
          \
> >>                   egs =3D tcg_constant_i32(EGS);                      =
            \
> >>                   gen_helper_egs_check(egs, tcg_env);                 =
          \
> >> -                tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, o=
ver);    \
> >>               }                                                       =
          \
> >>                                                                       =
          \
> >>               data =3D FIELD_DP32(data, VDATA, VM, a->vm);            =
            \
> >> @@ -417,7 +406,6 @@ GEN_VI_UNMASKED_TRANS(vaeskf2_vi, vaeskf2_check, Z=
VKNED_EGS)
> >>                                  data, gen_helper_##NAME);            =
          \
> >>                                                                       =
          \
> >>               mark_vs_dirty(s);                                       =
          \
> >> -            gen_set_label(over);                                     =
         \
> >>               return true;                                            =
          \
> >>           }                                                           =
          \
> >>           return false;                                               =
          \
> >> @@ -448,7 +436,6 @@ static bool trans_vsha2cl_vv(DisasContext *s, arg_=
rmrr *a)
> >>   {
> >>       if (vsha_check(s, a)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >>           TCGv_i32 egs;
> >>
> >>           if (!s->vstart_eq_zero || !s->vl_eq_vlmax) {
> >> @@ -456,7 +443,6 @@ static bool trans_vsha2cl_vv(DisasContext *s, arg_=
rmrr *a)
> >>               decode_save_opc(s);
> >>               egs =3D tcg_constant_i32(ZVKNH_EGS);
> >>               gen_helper_egs_check(egs, tcg_env);
> >> -            tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over)=
;
> >>           }
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >> @@ -472,7 +458,6 @@ static bool trans_vsha2cl_vv(DisasContext *s, arg_=
rmrr *a)
> >>                   gen_helper_vsha2cl32_vv : gen_helper_vsha2cl64_vv);
> >>
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
> >> @@ -482,7 +467,6 @@ static bool trans_vsha2ch_vv(DisasContext *s, arg_=
rmrr *a)
> >>   {
> >>       if (vsha_check(s, a)) {
> >>           uint32_t data =3D 0;
> >> -        TCGLabel *over =3D gen_new_label();
> >>           TCGv_i32 egs;
> >>
> >>           if (!s->vstart_eq_zero || !s->vl_eq_vlmax) {
> >> @@ -490,7 +474,6 @@ static bool trans_vsha2ch_vv(DisasContext *s, arg_=
rmrr *a)
> >>               decode_save_opc(s);
> >>               egs =3D tcg_constant_i32(ZVKNH_EGS);
> >>               gen_helper_egs_check(egs, tcg_env);
> >> -            tcg_gen_brcond_tl(TCG_COND_GEU, cpu_vstart, cpu_vl, over)=
;
> >>           }
> >>
> >>           data =3D FIELD_DP32(data, VDATA, VM, a->vm);
> >> @@ -506,7 +489,6 @@ static bool trans_vsha2ch_vv(DisasContext *s, arg_=
rmrr *a)
> >>                   gen_helper_vsha2ch32_vv : gen_helper_vsha2ch64_vv);
> >>
> >>           mark_vs_dirty(s);
> >> -        gen_set_label(over);
> >>           return true;
> >>       }
> >>       return false;
>

