

================================================================
== Vitis HLS Report for 'Module1Func'
================================================================
* Date:           Tue May  9 20:42:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Module1Func (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.942 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Module1Func_Pipeline_module_1_epoch_fu_86  |Module1Func_Pipeline_module_1_epoch  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       36|       87|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|      197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_Module1Func_Pipeline_module_1_epoch_fu_86  |Module1Func_Pipeline_module_1_epoch  |        0|   0|  36|  87|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                          |                                     |        0|   0|  36|  87|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |fifo_ld_0_peek_read  |   9|          2|    1|          2|
    |fifo_ld_0_s_read     |   9|          2|    1|          2|
    |fifo_st_0_blk_n      |   9|          2|    1|          2|
    |fifo_st_0_din        |   9|          2|   33|         66|
    |fifo_st_0_write      |  14|          3|    1|          3|
    |fifo_st_1_blk_n      |   9|          2|    1|          2|
    |fifo_st_1_din        |   9|          2|   33|         66|
    |fifo_st_1_write      |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 108|         23|   73|        151|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |grp_Module1Func_Pipeline_module_1_epoch_fu_86_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  5|   0|    5|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|     Module1Func|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|     Module1Func|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     Module1Func|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     Module1Func|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     Module1Func|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     Module1Func|  return value|
|fifo_st_0_din           |  out|   33|     ap_fifo|       fifo_st_0|       pointer|
|fifo_st_0_full_n        |   in|    1|     ap_fifo|       fifo_st_0|       pointer|
|fifo_st_0_write         |  out|    1|     ap_fifo|       fifo_st_0|       pointer|
|fifo_st_1_din           |  out|   33|     ap_fifo|       fifo_st_1|       pointer|
|fifo_st_1_full_n        |   in|    1|     ap_fifo|       fifo_st_1|       pointer|
|fifo_st_1_write         |  out|    1|     ap_fifo|       fifo_st_1|       pointer|
|fifo_ld_0_s_dout        |   in|   33|     ap_fifo|     fifo_ld_0_s|       pointer|
|fifo_ld_0_s_empty_n     |   in|    1|     ap_fifo|     fifo_ld_0_s|       pointer|
|fifo_ld_0_s_read        |  out|    1|     ap_fifo|     fifo_ld_0_s|       pointer|
|fifo_ld_0_peek_dout     |   in|   33|     ap_fifo|  fifo_ld_0_peek|       pointer|
|fifo_ld_0_peek_empty_n  |   in|    1|     ap_fifo|  fifo_ld_0_peek|       pointer|
|fifo_ld_0_peek_read     |  out|    1|     ap_fifo|  fifo_ld_0_peek|       pointer|
+------------------------+-----+-----+------------+----------------+--------------+

