

================================================================
== Vivado HLS Report for 'pe'
================================================================
* Date:           Wed Sep 25 19:10:39 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sa
* Solution:       z020
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.503|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    101|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      0|      36|    102|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    528|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     250|    731|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+----+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF | LUT|
    +------------------------+---------------------+---------+-------+----+----+
    |pe_CONTROL_s_axi_U      |pe_CONTROL_s_axi     |        0|      0|  36|  40|
    |pe_mul_8s_8s_16_1_1_U1  |pe_mul_8s_8s_16_1_1  |        0|      0|   0|  62|
    +------------------------+---------------------+---------+-------+----+----+
    |Total                   |                     |        0|      0|  36| 102|
    +------------------------+---------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |res_ba_fu_325_p2                    |     +    |      0|  0|  23|          16|          16|
    |MBA_AXIS_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |MBA_AXIS_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |MBW_AXIS_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |MBW_AXIS_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |MRI_AXIS_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |MRI_AXIS_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |SLI_AXIS_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |SLI_AXIS_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |STA_AXIS_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |STA_AXIS_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |STW_AXIS_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |STW_AXIS_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |MBA_AXIS_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |MBW_AXIS_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |MRI_AXIS_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |SLI_AXIS_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |STA_AXIS_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |STW_AXIS_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 101|          43|          37|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |MBA_AXIS_TDATA_blk_n          |   9|          2|    1|          2|
    |MBA_AXIS_V_data_V_1_data_out  |   9|          2|   16|         32|
    |MBA_AXIS_V_data_V_1_state     |  15|          3|    2|          6|
    |MBA_AXIS_V_dest_V_1_state     |  15|          3|    2|          6|
    |MBA_AXIS_V_id_V_1_state       |  15|          3|    2|          6|
    |MBA_AXIS_V_keep_V_1_state     |  15|          3|    2|          6|
    |MBA_AXIS_V_last_V_1_state     |  15|          3|    2|          6|
    |MBA_AXIS_V_strb_V_1_state     |  15|          3|    2|          6|
    |MBA_AXIS_V_user_V_1_state     |  15|          3|    2|          6|
    |MBW_AXIS_TDATA_blk_n          |   9|          2|    1|          2|
    |MBW_AXIS_V_data_V_1_data_out  |   9|          2|    8|         16|
    |MBW_AXIS_V_data_V_1_state     |  15|          3|    2|          6|
    |MBW_AXIS_V_dest_V_1_state     |  15|          3|    2|          6|
    |MBW_AXIS_V_id_V_1_state       |  15|          3|    2|          6|
    |MBW_AXIS_V_keep_V_1_state     |  15|          3|    2|          6|
    |MBW_AXIS_V_last_V_1_state     |  15|          3|    2|          6|
    |MBW_AXIS_V_strb_V_1_state     |  15|          3|    2|          6|
    |MBW_AXIS_V_user_V_1_state     |  15|          3|    2|          6|
    |MRI_AXIS_TDATA_blk_n          |   9|          2|    1|          2|
    |MRI_AXIS_V_data_V_1_data_out  |   9|          2|    8|         16|
    |MRI_AXIS_V_data_V_1_state     |  15|          3|    2|          6|
    |MRI_AXIS_V_dest_V_1_state     |  15|          3|    2|          6|
    |MRI_AXIS_V_id_V_1_state       |  15|          3|    2|          6|
    |MRI_AXIS_V_keep_V_1_state     |  15|          3|    2|          6|
    |MRI_AXIS_V_last_V_1_state     |  15|          3|    2|          6|
    |MRI_AXIS_V_strb_V_1_state     |  15|          3|    2|          6|
    |MRI_AXIS_V_user_V_1_state     |  15|          3|    2|          6|
    |SLI_AXIS_TDATA_blk_n          |   9|          2|    1|          2|
    |SLI_AXIS_V_data_V_0_data_out  |   9|          2|    8|         16|
    |SLI_AXIS_V_data_V_0_state     |  15|          3|    2|          6|
    |SLI_AXIS_V_dest_V_0_state     |  15|          3|    2|          6|
    |STA_AXIS_TDATA_blk_n          |   9|          2|    1|          2|
    |STA_AXIS_V_data_V_0_data_out  |   9|          2|   16|         32|
    |STA_AXIS_V_data_V_0_state     |  15|          3|    2|          6|
    |STA_AXIS_V_dest_V_0_state     |  15|          3|    2|          6|
    |STW_AXIS_TDATA_blk_n          |   9|          2|    1|          2|
    |STW_AXIS_V_data_V_0_data_out  |   9|          2|    8|         16|
    |STW_AXIS_V_data_V_0_state     |  15|          3|    2|          6|
    |STW_AXIS_V_dest_V_0_state     |  15|          3|    2|          6|
    |ap_NS_fsm                     |  15|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 528|        108|  125|        305|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |MBA_AXIS_V_data_V_1_payload_A  |  16|   0|   16|          0|
    |MBA_AXIS_V_data_V_1_payload_B  |  16|   0|   16|          0|
    |MBA_AXIS_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |MBA_AXIS_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |MBA_AXIS_V_data_V_1_state      |   2|   0|    2|          0|
    |MBA_AXIS_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |MBA_AXIS_V_dest_V_1_state      |   2|   0|    2|          0|
    |MBA_AXIS_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |MBA_AXIS_V_id_V_1_state        |   2|   0|    2|          0|
    |MBA_AXIS_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |MBA_AXIS_V_keep_V_1_state      |   2|   0|    2|          0|
    |MBA_AXIS_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |MBA_AXIS_V_last_V_1_state      |   2|   0|    2|          0|
    |MBA_AXIS_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |MBA_AXIS_V_strb_V_1_state      |   2|   0|    2|          0|
    |MBA_AXIS_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |MBA_AXIS_V_user_V_1_state      |   2|   0|    2|          0|
    |MBW_AXIS_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |MBW_AXIS_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |MBW_AXIS_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |MBW_AXIS_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |MBW_AXIS_V_data_V_1_state      |   2|   0|    2|          0|
    |MBW_AXIS_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |MBW_AXIS_V_dest_V_1_state      |   2|   0|    2|          0|
    |MBW_AXIS_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |MBW_AXIS_V_id_V_1_state        |   2|   0|    2|          0|
    |MBW_AXIS_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |MBW_AXIS_V_keep_V_1_state      |   2|   0|    2|          0|
    |MBW_AXIS_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |MBW_AXIS_V_last_V_1_state      |   2|   0|    2|          0|
    |MBW_AXIS_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |MBW_AXIS_V_strb_V_1_state      |   2|   0|    2|          0|
    |MBW_AXIS_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |MBW_AXIS_V_user_V_1_state      |   2|   0|    2|          0|
    |MRI_AXIS_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |MRI_AXIS_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |MRI_AXIS_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |MRI_AXIS_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |MRI_AXIS_V_data_V_1_state      |   2|   0|    2|          0|
    |MRI_AXIS_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |MRI_AXIS_V_dest_V_1_state      |   2|   0|    2|          0|
    |MRI_AXIS_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |MRI_AXIS_V_id_V_1_state        |   2|   0|    2|          0|
    |MRI_AXIS_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |MRI_AXIS_V_keep_V_1_state      |   2|   0|    2|          0|
    |MRI_AXIS_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |MRI_AXIS_V_last_V_1_state      |   2|   0|    2|          0|
    |MRI_AXIS_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |MRI_AXIS_V_strb_V_1_state      |   2|   0|    2|          0|
    |MRI_AXIS_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |MRI_AXIS_V_user_V_1_state      |   2|   0|    2|          0|
    |SLI_AXIS_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |SLI_AXIS_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |SLI_AXIS_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |SLI_AXIS_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |SLI_AXIS_V_data_V_0_state      |   2|   0|    2|          0|
    |SLI_AXIS_V_dest_V_0_state      |   2|   0|    2|          0|
    |STA_AXIS_V_data_V_0_payload_A  |  16|   0|   16|          0|
    |STA_AXIS_V_data_V_0_payload_B  |  16|   0|   16|          0|
    |STA_AXIS_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |STA_AXIS_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |STA_AXIS_V_data_V_0_state      |   2|   0|    2|          0|
    |STA_AXIS_V_dest_V_0_state      |   2|   0|    2|          0|
    |STW_AXIS_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |STW_AXIS_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |STW_AXIS_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |STW_AXIS_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |STW_AXIS_V_data_V_0_state      |   2|   0|    2|          0|
    |STW_AXIS_V_dest_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                      |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 214|   0|  214|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CONTROL_AWVALID  |  in |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_AWREADY  | out |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_AWADDR   |  in |    4|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_WVALID   |  in |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_WREADY   | out |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_WDATA    |  in |   32|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_WSTRB    |  in |    4|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_ARVALID  |  in |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_ARREADY  | out |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_ARADDR   |  in |    4|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_RVALID   | out |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_RREADY   |  in |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_RDATA    | out |   32|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_RRESP    | out |    2|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_BVALID   | out |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_BREADY   |  in |    1|    s_axi   |      CONTROL      |  return void |
|s_axi_CONTROL_BRESP    | out |    2|    s_axi   |      CONTROL      |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |         pe        | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |         pe        | return value |
|interrupt              | out |    1| ap_ctrl_hs |         pe        | return value |
|SLI_AXIS_TDATA         |  in |    8|    axis    | SLI_AXIS_V_data_V |    pointer   |
|SLI_AXIS_TVALID        |  in |    1|    axis    | SLI_AXIS_V_dest_V |    pointer   |
|SLI_AXIS_TREADY        | out |    1|    axis    | SLI_AXIS_V_dest_V |    pointer   |
|SLI_AXIS_TDEST         |  in |    5|    axis    | SLI_AXIS_V_dest_V |    pointer   |
|SLI_AXIS_TKEEP         |  in |    1|    axis    | SLI_AXIS_V_keep_V |    pointer   |
|SLI_AXIS_TSTRB         |  in |    1|    axis    | SLI_AXIS_V_strb_V |    pointer   |
|SLI_AXIS_TUSER         |  in |    4|    axis    | SLI_AXIS_V_user_V |    pointer   |
|SLI_AXIS_TLAST         |  in |    1|    axis    | SLI_AXIS_V_last_V |    pointer   |
|SLI_AXIS_TID           |  in |    5|    axis    |  SLI_AXIS_V_id_V  |    pointer   |
|MRI_AXIS_TDATA         | out |    8|    axis    | MRI_AXIS_V_data_V |    pointer   |
|MRI_AXIS_TREADY        |  in |    1|    axis    | MRI_AXIS_V_data_V |    pointer   |
|MRI_AXIS_TVALID        | out |    1|    axis    | MRI_AXIS_V_dest_V |    pointer   |
|MRI_AXIS_TDEST         | out |    5|    axis    | MRI_AXIS_V_dest_V |    pointer   |
|MRI_AXIS_TKEEP         | out |    1|    axis    | MRI_AXIS_V_keep_V |    pointer   |
|MRI_AXIS_TSTRB         | out |    1|    axis    | MRI_AXIS_V_strb_V |    pointer   |
|MRI_AXIS_TUSER         | out |    4|    axis    | MRI_AXIS_V_user_V |    pointer   |
|MRI_AXIS_TLAST         | out |    1|    axis    | MRI_AXIS_V_last_V |    pointer   |
|MRI_AXIS_TID           | out |    5|    axis    |  MRI_AXIS_V_id_V  |    pointer   |
|STW_AXIS_TDATA         |  in |    8|    axis    | STW_AXIS_V_data_V |    pointer   |
|STW_AXIS_TVALID        |  in |    1|    axis    | STW_AXIS_V_dest_V |    pointer   |
|STW_AXIS_TREADY        | out |    1|    axis    | STW_AXIS_V_dest_V |    pointer   |
|STW_AXIS_TDEST         |  in |    5|    axis    | STW_AXIS_V_dest_V |    pointer   |
|STW_AXIS_TKEEP         |  in |    1|    axis    | STW_AXIS_V_keep_V |    pointer   |
|STW_AXIS_TSTRB         |  in |    1|    axis    | STW_AXIS_V_strb_V |    pointer   |
|STW_AXIS_TUSER         |  in |    4|    axis    | STW_AXIS_V_user_V |    pointer   |
|STW_AXIS_TLAST         |  in |    1|    axis    | STW_AXIS_V_last_V |    pointer   |
|STW_AXIS_TID           |  in |    5|    axis    |  STW_AXIS_V_id_V  |    pointer   |
|MBW_AXIS_TDATA         | out |    8|    axis    | MBW_AXIS_V_data_V |    pointer   |
|MBW_AXIS_TREADY        |  in |    1|    axis    | MBW_AXIS_V_data_V |    pointer   |
|MBW_AXIS_TVALID        | out |    1|    axis    | MBW_AXIS_V_dest_V |    pointer   |
|MBW_AXIS_TDEST         | out |    5|    axis    | MBW_AXIS_V_dest_V |    pointer   |
|MBW_AXIS_TKEEP         | out |    1|    axis    | MBW_AXIS_V_keep_V |    pointer   |
|MBW_AXIS_TSTRB         | out |    1|    axis    | MBW_AXIS_V_strb_V |    pointer   |
|MBW_AXIS_TUSER         | out |    4|    axis    | MBW_AXIS_V_user_V |    pointer   |
|MBW_AXIS_TLAST         | out |    1|    axis    | MBW_AXIS_V_last_V |    pointer   |
|MBW_AXIS_TID           | out |    5|    axis    |  MBW_AXIS_V_id_V  |    pointer   |
|STA_AXIS_TDATA         |  in |   16|    axis    | STA_AXIS_V_data_V |    pointer   |
|STA_AXIS_TVALID        |  in |    1|    axis    | STA_AXIS_V_dest_V |    pointer   |
|STA_AXIS_TREADY        | out |    1|    axis    | STA_AXIS_V_dest_V |    pointer   |
|STA_AXIS_TDEST         |  in |    5|    axis    | STA_AXIS_V_dest_V |    pointer   |
|STA_AXIS_TKEEP         |  in |    2|    axis    | STA_AXIS_V_keep_V |    pointer   |
|STA_AXIS_TSTRB         |  in |    2|    axis    | STA_AXIS_V_strb_V |    pointer   |
|STA_AXIS_TUSER         |  in |    4|    axis    | STA_AXIS_V_user_V |    pointer   |
|STA_AXIS_TLAST         |  in |    1|    axis    | STA_AXIS_V_last_V |    pointer   |
|STA_AXIS_TID           |  in |    5|    axis    |  STA_AXIS_V_id_V  |    pointer   |
|MBA_AXIS_TDATA         | out |   16|    axis    | MBA_AXIS_V_data_V |    pointer   |
|MBA_AXIS_TREADY        |  in |    1|    axis    | MBA_AXIS_V_data_V |    pointer   |
|MBA_AXIS_TVALID        | out |    1|    axis    | MBA_AXIS_V_dest_V |    pointer   |
|MBA_AXIS_TDEST         | out |    5|    axis    | MBA_AXIS_V_dest_V |    pointer   |
|MBA_AXIS_TKEEP         | out |    2|    axis    | MBA_AXIS_V_keep_V |    pointer   |
|MBA_AXIS_TSTRB         | out |    2|    axis    | MBA_AXIS_V_strb_V |    pointer   |
|MBA_AXIS_TUSER         | out |    4|    axis    | MBA_AXIS_V_user_V |    pointer   |
|MBA_AXIS_TLAST         | out |    1|    axis    | MBA_AXIS_V_last_V |    pointer   |
|MBA_AXIS_TID           | out |    5|    axis    |  MBA_AXIS_V_id_V  |    pointer   |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.50>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P(i8* %SLI_AXIS_V_data_V, i1* %SLI_AXIS_V_keep_V, i1* %SLI_AXIS_V_strb_V, i4* %SLI_AXIS_V_user_V, i1* %SLI_AXIS_V_last_V, i5* %SLI_AXIS_V_id_V, i5* %SLI_AXIS_V_dest_V)" [../sa/sa.cpp:45]   --->   Operation 3 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i4, i1, i5, i5 } %empty, 0" [../sa/sa.cpp:45]   --->   Operation 4 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_2 = call { i8, i1, i1, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P(i8* %STW_AXIS_V_data_V, i1* %STW_AXIS_V_keep_V, i1* %STW_AXIS_V_strb_V, i4* %STW_AXIS_V_user_V, i1* %STW_AXIS_V_last_V, i5* %STW_AXIS_V_id_V, i5* %STW_AXIS_V_dest_V)" [../sa/sa.cpp:53]   --->   Operation 5 'read' 'empty_2' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i4, i1, i5, i5 } %empty_2, 0" [../sa/sa.cpp:53]   --->   Operation 6 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_3 = call { i16, i2, i2, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i4P.i1P.i5P.i5P(i16* %STA_AXIS_V_data_V, i2* %STA_AXIS_V_keep_V, i2* %STA_AXIS_V_strb_V, i4* %STA_AXIS_V_user_V, i1* %STA_AXIS_V_last_V, i5* %STA_AXIS_V_id_V, i5* %STA_AXIS_V_dest_V)" [../sa/sa.cpp:61]   --->   Operation 7 'read' 'empty_3' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node res_ba)   --->   "%tmp_data_V_3 = extractvalue { i16, i2, i2, i4, i1, i5, i5 } %empty_3, 0" [../sa/sa.cpp:61]   --->   Operation 8 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %tmp_data_V to i16" [../sa/sa.cpp:69]   --->   Operation 9 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = sext i8 %tmp_data_V_1 to i16" [../sa/sa.cpp:69]   --->   Operation 10 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (6.42ns)   --->   "%prod_iw = mul i16 %tmp_4, %tmp_3" [../sa/sa.cpp:69]   --->   Operation 11 'mul' 'prod_iw' <Predicate = true> <Delay = 6.42> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %prod_iw, [42 x i8]* @p_str12, [1 x i8]* @p_str2, [8 x i8]* @p_str13, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [../sa/sa.cpp:70]   --->   Operation 12 'specfucore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.07ns) (out node of the LUT)   --->   "%res_ba = add i16 %tmp_data_V_3, %prod_iw" [../sa/sa.cpp:70]   --->   Operation 13 'add' 'res_ba' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %res_ba, [41 x i8]* @p_str15, [1 x i8]* @p_str2, [8 x i8]* @p_str13, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [../sa/sa.cpp:71]   --->   Operation 14 'specfucore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P(i8* %MRI_AXIS_V_data_V, i1* %MRI_AXIS_V_keep_V, i1* %MRI_AXIS_V_strb_V, i4* %MRI_AXIS_V_user_V, i1* %MRI_AXIS_V_last_V, i5* %MRI_AXIS_V_id_V, i5* %MRI_AXIS_V_dest_V, i8 %tmp_data_V, i1 true, i1 true, i4 0, i1 false, i5 0, i5 0)" [../sa/sa.cpp:83]   --->   Operation 15 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P(i8* %MBW_AXIS_V_data_V, i1* %MBW_AXIS_V_keep_V, i1* %MBW_AXIS_V_strb_V, i4* %MBW_AXIS_V_user_V, i1* %MBW_AXIS_V_last_V, i5* %MBW_AXIS_V_id_V, i5* %MBW_AXIS_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i4 0, i1 false, i5 0, i5 0)" [../sa/sa.cpp:98]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i4P.i1P.i5P.i5P(i16* %MBA_AXIS_V_data_V, i2* %MBA_AXIS_V_keep_V, i2* %MBA_AXIS_V_strb_V, i4* %MBA_AXIS_V_user_V, i1* %MBA_AXIS_V_last_V, i5* %MBA_AXIS_V_id_V, i5* %MBA_AXIS_V_dest_V, i16 %res_ba, i2 -1, i2 -1, i4 0, i1 false, i5 0, i5 0)" [../sa/sa.cpp:112]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %SLI_AXIS_V_data_V), !map !56"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %SLI_AXIS_V_keep_V), !map !60"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %SLI_AXIS_V_strb_V), !map !64"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %SLI_AXIS_V_user_V), !map !68"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %SLI_AXIS_V_last_V), !map !72"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %SLI_AXIS_V_id_V), !map !76"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %SLI_AXIS_V_dest_V), !map !80"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %MRI_AXIS_V_data_V), !map !84"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MRI_AXIS_V_keep_V), !map !88"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MRI_AXIS_V_strb_V), !map !92"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %MRI_AXIS_V_user_V), !map !96"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MRI_AXIS_V_last_V), !map !100"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %MRI_AXIS_V_id_V), !map !104"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %MRI_AXIS_V_dest_V), !map !108"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %STW_AXIS_V_data_V), !map !112"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %STW_AXIS_V_keep_V), !map !116"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %STW_AXIS_V_strb_V), !map !120"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %STW_AXIS_V_user_V), !map !124"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %STW_AXIS_V_last_V), !map !128"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %STW_AXIS_V_id_V), !map !132"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %STW_AXIS_V_dest_V), !map !136"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %MBW_AXIS_V_data_V), !map !140"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MBW_AXIS_V_keep_V), !map !144"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MBW_AXIS_V_strb_V), !map !148"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %MBW_AXIS_V_user_V), !map !152"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MBW_AXIS_V_last_V), !map !156"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %MBW_AXIS_V_id_V), !map !160"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %MBW_AXIS_V_dest_V), !map !164"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %STA_AXIS_V_data_V), !map !168"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %STA_AXIS_V_keep_V), !map !172"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %STA_AXIS_V_strb_V), !map !176"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %STA_AXIS_V_user_V), !map !180"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %STA_AXIS_V_last_V), !map !184"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %STA_AXIS_V_id_V), !map !188"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %STA_AXIS_V_dest_V), !map !192"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %MBA_AXIS_V_data_V), !map !196"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %MBA_AXIS_V_keep_V), !map !200"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %MBA_AXIS_V_strb_V), !map !204"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %MBA_AXIS_V_user_V), !map !208"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %MBA_AXIS_V_last_V), !map !212"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %MBA_AXIS_V_id_V), !map !216"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %MBA_AXIS_V_dest_V), !map !220"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @pe_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %SLI_AXIS_V_data_V, i1* %SLI_AXIS_V_keep_V, i1* %SLI_AXIS_V_strb_V, i4* %SLI_AXIS_V_user_V, i1* %SLI_AXIS_V_last_V, i5* %SLI_AXIS_V_id_V, i5* %SLI_AXIS_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:20]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %MRI_AXIS_V_data_V, i1* %MRI_AXIS_V_keep_V, i1* %MRI_AXIS_V_strb_V, i4* %MRI_AXIS_V_user_V, i1* %MRI_AXIS_V_last_V, i5* %MRI_AXIS_V_id_V, i5* %MRI_AXIS_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:21]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %STW_AXIS_V_data_V, i1* %STW_AXIS_V_keep_V, i1* %STW_AXIS_V_strb_V, i4* %STW_AXIS_V_user_V, i1* %STW_AXIS_V_last_V, i5* %STW_AXIS_V_id_V, i5* %STW_AXIS_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:22]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %MBW_AXIS_V_data_V, i1* %MBW_AXIS_V_keep_V, i1* %MBW_AXIS_V_strb_V, i4* %MBW_AXIS_V_user_V, i1* %MBW_AXIS_V_last_V, i5* %MBW_AXIS_V_id_V, i5* %MBW_AXIS_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:23]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %STA_AXIS_V_data_V, i2* %STA_AXIS_V_keep_V, i2* %STA_AXIS_V_strb_V, i4* %STA_AXIS_V_user_V, i1* %STA_AXIS_V_last_V, i5* %STA_AXIS_V_id_V, i5* %STA_AXIS_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str7, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:24]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %MBA_AXIS_V_data_V, i2* %MBA_AXIS_V_keep_V, i2* %MBA_AXIS_V_strb_V, i4* %MBA_AXIS_V_user_V, i1* %MBA_AXIS_V_last_V, i5* %MBA_AXIS_V_id_V, i5* %MBA_AXIS_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:25]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [../sa/sa.cpp:27]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @p_str12)" [../sa/sa.cpp:70]   --->   Operation 68 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @p_str12, i32 %tmp)" [../sa/sa.cpp:71]   --->   Operation 69 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str15)" [../sa/sa.cpp:71]   --->   Operation 70 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str15, i32 %tmp_1)" [../sa/sa.cpp:72]   --->   Operation 71 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P(i8* %MRI_AXIS_V_data_V, i1* %MRI_AXIS_V_keep_V, i1* %MRI_AXIS_V_strb_V, i4* %MRI_AXIS_V_user_V, i1* %MRI_AXIS_V_last_V, i5* %MRI_AXIS_V_id_V, i5* %MRI_AXIS_V_dest_V, i8 %tmp_data_V, i1 true, i1 true, i4 0, i1 false, i5 0, i5 0)" [../sa/sa.cpp:83]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P(i8* %MBW_AXIS_V_data_V, i1* %MBW_AXIS_V_keep_V, i1* %MBW_AXIS_V_strb_V, i4* %MBW_AXIS_V_user_V, i1* %MBW_AXIS_V_last_V, i5* %MBW_AXIS_V_id_V, i5* %MBW_AXIS_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i4 0, i1 false, i5 0, i5 0)" [../sa/sa.cpp:98]   --->   Operation 73 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i4P.i1P.i5P.i5P(i16* %MBA_AXIS_V_data_V, i2* %MBA_AXIS_V_keep_V, i2* %MBA_AXIS_V_strb_V, i4* %MBA_AXIS_V_user_V, i1* %MBA_AXIS_V_last_V, i5* %MBA_AXIS_V_id_V, i5* %MBA_AXIS_V_dest_V, i16 %res_ba, i2 -1, i2 -1, i4 0, i1 false, i5 0, i5 0)" [../sa/sa.cpp:112]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [../sa/sa.cpp:115]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SLI_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SLI_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SLI_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SLI_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SLI_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SLI_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SLI_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MRI_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STW_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBW_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ STA_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ MBA_AXIS_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (read           ) [ 000]
tmp_data_V   (extractvalue   ) [ 001]
empty_2      (read           ) [ 000]
tmp_data_V_1 (extractvalue   ) [ 001]
empty_3      (read           ) [ 000]
tmp_data_V_3 (extractvalue   ) [ 000]
tmp_3        (sext           ) [ 000]
tmp_4        (sext           ) [ 000]
prod_iw      (mul            ) [ 000]
StgValue_12  (specfucore     ) [ 000]
res_ba       (add            ) [ 001]
StgValue_14  (specfucore     ) [ 000]
StgValue_18  (specbitsmap    ) [ 000]
StgValue_19  (specbitsmap    ) [ 000]
StgValue_20  (specbitsmap    ) [ 000]
StgValue_21  (specbitsmap    ) [ 000]
StgValue_22  (specbitsmap    ) [ 000]
StgValue_23  (specbitsmap    ) [ 000]
StgValue_24  (specbitsmap    ) [ 000]
StgValue_25  (specbitsmap    ) [ 000]
StgValue_26  (specbitsmap    ) [ 000]
StgValue_27  (specbitsmap    ) [ 000]
StgValue_28  (specbitsmap    ) [ 000]
StgValue_29  (specbitsmap    ) [ 000]
StgValue_30  (specbitsmap    ) [ 000]
StgValue_31  (specbitsmap    ) [ 000]
StgValue_32  (specbitsmap    ) [ 000]
StgValue_33  (specbitsmap    ) [ 000]
StgValue_34  (specbitsmap    ) [ 000]
StgValue_35  (specbitsmap    ) [ 000]
StgValue_36  (specbitsmap    ) [ 000]
StgValue_37  (specbitsmap    ) [ 000]
StgValue_38  (specbitsmap    ) [ 000]
StgValue_39  (specbitsmap    ) [ 000]
StgValue_40  (specbitsmap    ) [ 000]
StgValue_41  (specbitsmap    ) [ 000]
StgValue_42  (specbitsmap    ) [ 000]
StgValue_43  (specbitsmap    ) [ 000]
StgValue_44  (specbitsmap    ) [ 000]
StgValue_45  (specbitsmap    ) [ 000]
StgValue_46  (specbitsmap    ) [ 000]
StgValue_47  (specbitsmap    ) [ 000]
StgValue_48  (specbitsmap    ) [ 000]
StgValue_49  (specbitsmap    ) [ 000]
StgValue_50  (specbitsmap    ) [ 000]
StgValue_51  (specbitsmap    ) [ 000]
StgValue_52  (specbitsmap    ) [ 000]
StgValue_53  (specbitsmap    ) [ 000]
StgValue_54  (specbitsmap    ) [ 000]
StgValue_55  (specbitsmap    ) [ 000]
StgValue_56  (specbitsmap    ) [ 000]
StgValue_57  (specbitsmap    ) [ 000]
StgValue_58  (specbitsmap    ) [ 000]
StgValue_59  (specbitsmap    ) [ 000]
StgValue_60  (spectopmodule  ) [ 000]
StgValue_61  (specinterface  ) [ 000]
StgValue_62  (specinterface  ) [ 000]
StgValue_63  (specinterface  ) [ 000]
StgValue_64  (specinterface  ) [ 000]
StgValue_65  (specinterface  ) [ 000]
StgValue_66  (specinterface  ) [ 000]
StgValue_67  (specinterface  ) [ 000]
tmp          (specregionbegin) [ 000]
empty_4      (specregionend  ) [ 000]
tmp_1        (specregionbegin) [ 000]
empty_5      (specregionend  ) [ 000]
StgValue_72  (write          ) [ 000]
StgValue_73  (write          ) [ 000]
StgValue_74  (write          ) [ 000]
StgValue_75  (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SLI_AXIS_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SLI_AXIS_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SLI_AXIS_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SLI_AXIS_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="SLI_AXIS_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SLI_AXIS_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SLI_AXIS_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SLI_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MRI_AXIS_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MRI_AXIS_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MRI_AXIS_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MRI_AXIS_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MRI_AXIS_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MRI_AXIS_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MRI_AXIS_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MRI_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="STW_AXIS_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="STW_AXIS_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="STW_AXIS_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="STW_AXIS_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="STW_AXIS_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="STW_AXIS_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="STW_AXIS_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STW_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="MBW_AXIS_V_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="MBW_AXIS_V_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="MBW_AXIS_V_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="MBW_AXIS_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="MBW_AXIS_V_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="MBW_AXIS_V_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="MBW_AXIS_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBW_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="STA_AXIS_V_data_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="STA_AXIS_V_keep_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="STA_AXIS_V_strb_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="STA_AXIS_V_user_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="STA_AXIS_V_last_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="STA_AXIS_V_id_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="STA_AXIS_V_dest_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STA_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="MBA_AXIS_V_data_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="MBA_AXIS_V_keep_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="MBA_AXIS_V_strb_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="MBA_AXIS_V_user_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="MBA_AXIS_V_last_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="MBA_AXIS_V_id_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="MBA_AXIS_V_dest_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MBA_AXIS_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="empty_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="25" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="0" index="4" bw="4" slack="0"/>
<pin id="156" dir="0" index="5" bw="1" slack="0"/>
<pin id="157" dir="0" index="6" bw="5" slack="0"/>
<pin id="158" dir="0" index="7" bw="5" slack="0"/>
<pin id="159" dir="1" index="8" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_2_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="25" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="0" index="4" bw="4" slack="0"/>
<pin id="174" dir="0" index="5" bw="1" slack="0"/>
<pin id="175" dir="0" index="6" bw="5" slack="0"/>
<pin id="176" dir="0" index="7" bw="5" slack="0"/>
<pin id="177" dir="1" index="8" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_3_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="35" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="0" index="3" bw="2" slack="0"/>
<pin id="191" dir="0" index="4" bw="4" slack="0"/>
<pin id="192" dir="0" index="5" bw="1" slack="0"/>
<pin id="193" dir="0" index="6" bw="5" slack="0"/>
<pin id="194" dir="0" index="7" bw="5" slack="0"/>
<pin id="195" dir="1" index="8" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="1" slack="0"/>
<pin id="209" dir="0" index="4" bw="4" slack="0"/>
<pin id="210" dir="0" index="5" bw="1" slack="0"/>
<pin id="211" dir="0" index="6" bw="5" slack="0"/>
<pin id="212" dir="0" index="7" bw="5" slack="0"/>
<pin id="213" dir="0" index="8" bw="8" slack="0"/>
<pin id="214" dir="0" index="9" bw="1" slack="0"/>
<pin id="215" dir="0" index="10" bw="1" slack="0"/>
<pin id="216" dir="0" index="11" bw="1" slack="0"/>
<pin id="217" dir="0" index="12" bw="1" slack="0"/>
<pin id="218" dir="0" index="13" bw="1" slack="0"/>
<pin id="219" dir="0" index="14" bw="1" slack="0"/>
<pin id="220" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="0" index="4" bw="4" slack="0"/>
<pin id="241" dir="0" index="5" bw="1" slack="0"/>
<pin id="242" dir="0" index="6" bw="5" slack="0"/>
<pin id="243" dir="0" index="7" bw="5" slack="0"/>
<pin id="244" dir="0" index="8" bw="8" slack="0"/>
<pin id="245" dir="0" index="9" bw="1" slack="0"/>
<pin id="246" dir="0" index="10" bw="1" slack="0"/>
<pin id="247" dir="0" index="11" bw="1" slack="0"/>
<pin id="248" dir="0" index="12" bw="1" slack="0"/>
<pin id="249" dir="0" index="13" bw="1" slack="0"/>
<pin id="250" dir="0" index="14" bw="1" slack="0"/>
<pin id="251" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="0" index="3" bw="2" slack="0"/>
<pin id="271" dir="0" index="4" bw="4" slack="0"/>
<pin id="272" dir="0" index="5" bw="1" slack="0"/>
<pin id="273" dir="0" index="6" bw="5" slack="0"/>
<pin id="274" dir="0" index="7" bw="5" slack="0"/>
<pin id="275" dir="0" index="8" bw="16" slack="0"/>
<pin id="276" dir="0" index="9" bw="1" slack="0"/>
<pin id="277" dir="0" index="10" bw="1" slack="0"/>
<pin id="278" dir="0" index="11" bw="1" slack="0"/>
<pin id="279" dir="0" index="12" bw="1" slack="0"/>
<pin id="280" dir="0" index="13" bw="1" slack="0"/>
<pin id="281" dir="0" index="14" bw="1" slack="0"/>
<pin id="282" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_data_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="25" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_data_V_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="25" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_data_V_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="35" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="prod_iw_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod_iw/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="res_ba_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_ba/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_data_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_data_V_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="res_ba_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_ba "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="178"><net_src comp="84" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="221"><net_src comp="100" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="229"><net_src comp="102" pin="0"/><net_sink comp="204" pin=9"/></net>

<net id="230"><net_src comp="102" pin="0"/><net_sink comp="204" pin=10"/></net>

<net id="231"><net_src comp="104" pin="0"/><net_sink comp="204" pin=11"/></net>

<net id="232"><net_src comp="106" pin="0"/><net_sink comp="204" pin=12"/></net>

<net id="233"><net_src comp="108" pin="0"/><net_sink comp="204" pin=13"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="204" pin=14"/></net>

<net id="252"><net_src comp="100" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="235" pin=7"/></net>

<net id="260"><net_src comp="102" pin="0"/><net_sink comp="235" pin=9"/></net>

<net id="261"><net_src comp="102" pin="0"/><net_sink comp="235" pin=10"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="235" pin=11"/></net>

<net id="263"><net_src comp="106" pin="0"/><net_sink comp="235" pin=12"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="235" pin=13"/></net>

<net id="265"><net_src comp="108" pin="0"/><net_sink comp="235" pin=14"/></net>

<net id="283"><net_src comp="110" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="266" pin=5"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="266" pin=6"/></net>

<net id="290"><net_src comp="82" pin="0"/><net_sink comp="266" pin=7"/></net>

<net id="291"><net_src comp="112" pin="0"/><net_sink comp="266" pin=9"/></net>

<net id="292"><net_src comp="112" pin="0"/><net_sink comp="266" pin=10"/></net>

<net id="293"><net_src comp="104" pin="0"/><net_sink comp="266" pin=11"/></net>

<net id="294"><net_src comp="106" pin="0"/><net_sink comp="266" pin=12"/></net>

<net id="295"><net_src comp="108" pin="0"/><net_sink comp="266" pin=13"/></net>

<net id="296"><net_src comp="108" pin="0"/><net_sink comp="266" pin=14"/></net>

<net id="300"><net_src comp="150" pin="8"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="305"><net_src comp="168" pin="8"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="235" pin=8"/></net>

<net id="310"><net_src comp="186" pin="8"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="297" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="302" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="311" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="307" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="266" pin=8"/></net>

<net id="335"><net_src comp="297" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="204" pin=8"/></net>

<net id="340"><net_src comp="302" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="235" pin=8"/></net>

<net id="345"><net_src comp="325" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="266" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MRI_AXIS_V_data_V | {2 }
	Port: MRI_AXIS_V_keep_V | {2 }
	Port: MRI_AXIS_V_strb_V | {2 }
	Port: MRI_AXIS_V_user_V | {2 }
	Port: MRI_AXIS_V_last_V | {2 }
	Port: MRI_AXIS_V_id_V | {2 }
	Port: MRI_AXIS_V_dest_V | {2 }
	Port: MBW_AXIS_V_data_V | {2 }
	Port: MBW_AXIS_V_keep_V | {2 }
	Port: MBW_AXIS_V_strb_V | {2 }
	Port: MBW_AXIS_V_user_V | {2 }
	Port: MBW_AXIS_V_last_V | {2 }
	Port: MBW_AXIS_V_id_V | {2 }
	Port: MBW_AXIS_V_dest_V | {2 }
	Port: MBA_AXIS_V_data_V | {2 }
	Port: MBA_AXIS_V_keep_V | {2 }
	Port: MBA_AXIS_V_strb_V | {2 }
	Port: MBA_AXIS_V_user_V | {2 }
	Port: MBA_AXIS_V_last_V | {2 }
	Port: MBA_AXIS_V_id_V | {2 }
	Port: MBA_AXIS_V_dest_V | {2 }
 - Input state : 
	Port: pe : SLI_AXIS_V_data_V | {1 }
	Port: pe : SLI_AXIS_V_keep_V | {1 }
	Port: pe : SLI_AXIS_V_strb_V | {1 }
	Port: pe : SLI_AXIS_V_user_V | {1 }
	Port: pe : SLI_AXIS_V_last_V | {1 }
	Port: pe : SLI_AXIS_V_id_V | {1 }
	Port: pe : SLI_AXIS_V_dest_V | {1 }
	Port: pe : STW_AXIS_V_data_V | {1 }
	Port: pe : STW_AXIS_V_keep_V | {1 }
	Port: pe : STW_AXIS_V_strb_V | {1 }
	Port: pe : STW_AXIS_V_user_V | {1 }
	Port: pe : STW_AXIS_V_last_V | {1 }
	Port: pe : STW_AXIS_V_id_V | {1 }
	Port: pe : STW_AXIS_V_dest_V | {1 }
	Port: pe : STA_AXIS_V_data_V | {1 }
	Port: pe : STA_AXIS_V_keep_V | {1 }
	Port: pe : STA_AXIS_V_strb_V | {1 }
	Port: pe : STA_AXIS_V_user_V | {1 }
	Port: pe : STA_AXIS_V_last_V | {1 }
	Port: pe : STA_AXIS_V_id_V | {1 }
	Port: pe : STA_AXIS_V_dest_V | {1 }
  - Chain level:
	State 1
		tmp_3 : 1
		tmp_4 : 1
		prod_iw : 2
		StgValue_12 : 3
		res_ba : 3
		StgValue_14 : 4
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 4
	State 2
		empty_4 : 1
		empty_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |    prod_iw_fu_319   |    0    |    0    |    62   |
|----------|---------------------|---------|---------|---------|
|    add   |    res_ba_fu_325    |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|          |  empty_read_fu_150  |    0    |    0    |    0    |
|   read   | empty_2_read_fu_168 |    0    |    0    |    0    |
|          | empty_3_read_fu_186 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   grp_write_fu_204  |    0    |    0    |    0    |
|   write  |   grp_write_fu_235  |    0    |    0    |    0    |
|          |   grp_write_fu_266  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_data_V_fu_297  |    0    |    0    |    0    |
|extractvalue| tmp_data_V_1_fu_302 |    0    |    0    |    0    |
|          | tmp_data_V_3_fu_307 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     tmp_3_fu_311    |    0    |    0    |    0    |
|          |     tmp_4_fu_315    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    0    |    85   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   res_ba_reg_342   |   16   |
|tmp_data_V_1_reg_337|    8   |
| tmp_data_V_reg_332 |    8   |
+--------------------+--------+
|        Total       |   32   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_204 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_235 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_266 |  p8  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   32   |   112  |
+-----------+--------+--------+--------+--------+
