
*** Running vivado
<<<<<<< HEAD
<<<<<<< HEAD
    with args -log led_sw_instantiation.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_sw_instantiation.tcl -notrace
=======
    with args -log led_sw_vhdl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_sw_vhdl.tcl -notrace
>>>>>>> master
=======
    with args -log led_sw_vhdl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_sw_vhdl.tcl -notrace
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

<<<<<<< HEAD
<<<<<<< HEAD
source led_sw_instantiation.tcl -notrace
Command: link_design -top led_sw_instantiation -part xc7z007sclg400-1
=======
source led_sw_vhdl.tcl -notrace
Command: link_design -top led_sw_vhdl -part xc7z007sclg400-1
>>>>>>> master
=======
source led_sw_vhdl.tcl -notrace
Command: link_design -top led_sw_vhdl -part xc7z007sclg400-1
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
<<<<<<< HEAD
<<<<<<< HEAD
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.srcs/constrs_1/new/led_sw_vhdl_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.srcs/constrs_1/new/led_sw_vhdl_cons.xdc]
=======
Parsing XDC File [C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.srcs/constrs_1/new/led_sw_vhdl_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.srcs/constrs_1/new/led_sw_vhdl_cons.xdc]
>>>>>>> master
=======
Parsing XDC File [C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.srcs/constrs_1/new/led_sw_vhdl_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.srcs/constrs_1/new/led_sw_vhdl_cons.xdc]
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 547.391 ; gain = 311.254
=======
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 547.551 ; gain = 311.098
>>>>>>> master
=======
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 547.551 ; gain = 311.098
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
<<<<<<< HEAD
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.650 . Memory (MB): peak = 559.922 ; gain = 12.531
=======
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.949 . Memory (MB): peak = 560.340 ; gain = 12.789
>>>>>>> master
=======
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.949 . Memory (MB): peak = 560.340 ; gain = 12.789
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
<<<<<<< HEAD
Phase 1 Retarget | Checksum: fa072281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1092.473 ; gain = 0.000
=======
Phase 1 Retarget | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1091.766 ; gain = 0.000
>>>>>>> master
=======
Phase 1 Retarget | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1091.766 ; gain = 0.000
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
<<<<<<< HEAD
Phase 2 Constant propagation | Checksum: fa072281
=======
Phase 2 Constant propagation | Checksum: 12c82a74f
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fa072281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fa072281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fa072281

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1092.473 ; gain = 0.000
=======
Phase 2 Constant propagation | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1091.766 ; gain = 0.000
>>>>>>> master
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1091.766 ; gain = 0.000
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

<<<<<<< HEAD
<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1092.473 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fa072281
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1091.766 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12c82a74f
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1092.473 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fa072281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
<<<<<<< HEAD
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.473 ; gain = 545.082
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1091.766 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1091.766 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12c82a74f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1091.766 ; gain = 544.215
>>>>>>> master
=======
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1091.766 ; gain = 544.215
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_instantiation_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_sw_instantiation_drc_opted.rpt -pb led_sw_instantiation_drc_opted.pb -rpx led_sw_instantiation_drc_opted.rpx
Command: report_drc -file led_sw_instantiation_drc_opted.rpt -pb led_sw_instantiation_drc_opted.pb -rpx led_sw_instantiation_drc_opted.rpx
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_sw_vhdl_drc_opted.rpt -pb led_sw_vhdl_drc_opted.pb -rpx led_sw_vhdl_drc_opted.rpx
Command: report_drc -file led_sw_vhdl_drc_opted.rpt -pb led_sw_vhdl_drc_opted.pb -rpx led_sw_vhdl_drc_opted.rpx
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_instantiation_drc_opted.rpt.
=======
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_drc_opted.rpt.
>>>>>>> master
=======
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_drc_opted.rpt.
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.473 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5dca886e
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.766 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 668573ce
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1092.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.473 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5dca886e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1092.473 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 849629f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1092.473 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 849629f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1092.473 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 849629f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1092.473 ; gain = 0.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 849629f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 5dca886e

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.466 . Memory (MB): peak = 1092.473 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.766 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 668573ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1091.766 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1091.766 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 668573ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1091.766 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 69b489d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1091.766 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 69b489d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1091.766 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 69b489d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1091.766 ; gain = 0.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 69b489d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 668573ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1091.766 ; gain = 0.000
>>>>>>> master
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1091.766 ; gain = 0.000
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_instantiation_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_sw_instantiation_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file led_sw_instantiation_utilization_placed.rpt -pb led_sw_instantiation_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1092.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_sw_instantiation_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1092.473 ; gain = 0.000
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_sw_vhdl_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file led_sw_vhdl_utilization_placed.rpt -pb led_sw_vhdl_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1091.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_sw_vhdl_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1091.766 ; gain = 0.000
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
<<<<<<< HEAD
<<<<<<< HEAD
Checksum: PlaceDB: 3df8be91 ConstDB: 0 ShapeSum: 1fd1c9dd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14ecc0292

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1164.188 ; gain = 71.715
Post Restoration Checksum: NetGraph: 737718ac NumContArr: db54e9e6 Constraints: 0 Timing: 0
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Checksum: PlaceDB: 46b3a9f1 ConstDB: 0 ShapeSum: 1fd1c9dd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14cdcc594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1160.660 ; gain = 68.895
Post Restoration Checksum: NetGraph: 7187dbae NumContArr: db54e9e6 Constraints: 0 Timing: 0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
<<<<<<< HEAD
<<<<<<< HEAD
Phase 2.1 Fix Topology Constraints | Checksum: 14ecc0292

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.180 ; gain = 77.707

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14ecc0292

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.180 ; gain = 77.707
Phase 2 Router Initialization | Checksum: 14ecc0292

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.656 ; gain = 78.184

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Phase 2.1 Fix Topology Constraints | Checksum: 14cdcc594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.648 ; gain = 74.883

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14cdcc594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.648 ; gain = 74.883
Phase 2 Router Initialization | Checksum: 14cdcc594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.176 ; gain = 75.410

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ead26e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.184 ; gain = 75.418
<<<<<<< HEAD
>>>>>>> master

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
Phase 4.1 Global Iteration 0 | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
Phase 4 Rip-up And Reroute | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 5aa5c3dd

<<<<<<< HEAD
Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
=======
=======
Phase 4.1 Global Iteration 0
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.223 ; gain = 75.457
Phase 4 Rip-up And Reroute | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.223 ; gain = 75.457

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.223 ; gain = 75.457
<<<<<<< HEAD
>>>>>>> master

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
<<<<<<< HEAD
Phase 6.1 Hold Fix Iter | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
Phase 6 Post Hold Fix | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
=======
=======

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Phase 6.1 Hold Fix Iter | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.223 ; gain = 75.457
Phase 6 Post Hold Fix | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.223 ; gain = 75.457
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 0.033643 %
  Global Horizontal Routing Utilization  = 0.00137868 %
=======
  Global Vertical Routing Utilization    = 0.0315315 %
  Global Horizontal Routing Utilization  = 0.00183824 %
>>>>>>> master
=======
  Global Vertical Routing Utilization    = 0.0315315 %
  Global Horizontal Routing Utilization  = 0.00183824 %
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
<<<<<<< HEAD
<<<<<<< HEAD
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.660 ; gain = 78.188
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
Phase 7 Route finalize | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.223 ; gain = 75.457
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: 5aa5c3dd
=======
Phase 8 Verifying routed nets | Checksum: e3ddcfb8
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.668 ; gain = 80.195

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5aa5c3dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.668 ; gain = 80.195
INFO: [Route 35-16] Router Completed Successfully

<<<<<<< HEAD
Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.668 ; gain = 80.195
=======
Phase 8 Verifying routed nets | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.184 ; gain = 77.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e3ddcfb8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.184 ; gain = 77.418
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.184 ; gain = 77.418
>>>>>>> master
=======
Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.184 ; gain = 77.418
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
<<<<<<< HEAD
<<<<<<< HEAD
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.668 ; gain = 80.195
=======
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.184 ; gain = 77.418
>>>>>>> master
=======
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.184 ; gain = 77.418
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1172.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_instantiation_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_sw_instantiation_drc_routed.rpt -pb led_sw_instantiation_drc_routed.pb -rpx led_sw_instantiation_drc_routed.rpx
Command: report_drc -file led_sw_instantiation_drc_routed.rpt -pb led_sw_instantiation_drc_routed.pb -rpx led_sw_instantiation_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_instantiation_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_sw_instantiation_methodology_drc_routed.rpt -pb led_sw_instantiation_methodology_drc_routed.pb -rpx led_sw_instantiation_methodology_drc_routed.rpx
Command: report_methodology -file led_sw_instantiation_methodology_drc_routed.rpt -pb led_sw_instantiation_methodology_drc_routed.pb -rpx led_sw_instantiation_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_instantiation_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_sw_instantiation_power_routed.rpt -pb led_sw_instantiation_power_summary_routed.pb -rpx led_sw_instantiation_power_routed.rpx
Command: report_power -file led_sw_instantiation_power_routed.rpt -pb led_sw_instantiation_power_summary_routed.pb -rpx led_sw_instantiation_power_routed.rpx
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1169.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_sw_vhdl_drc_routed.rpt -pb led_sw_vhdl_drc_routed.pb -rpx led_sw_vhdl_drc_routed.rpx
Command: report_drc -file led_sw_vhdl_drc_routed.rpt -pb led_sw_vhdl_drc_routed.pb -rpx led_sw_vhdl_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_sw_vhdl_methodology_drc_routed.rpt -pb led_sw_vhdl_methodology_drc_routed.pb -rpx led_sw_vhdl_methodology_drc_routed.rpx
Command: report_methodology -file led_sw_vhdl_methodology_drc_routed.rpt -pb led_sw_vhdl_methodology_drc_routed.pb -rpx led_sw_vhdl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/led_sw_vhdl_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_sw_vhdl_power_routed.rpt -pb led_sw_vhdl_power_summary_routed.pb -rpx led_sw_vhdl_power_routed.rpx
Command: report_power -file led_sw_vhdl_power_routed.rpt -pb led_sw_vhdl_power_summary_routed.pb -rpx led_sw_vhdl_power_routed.rpx
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [runtcl-4] Executing : report_route_status -file led_sw_instantiation_route_status.rpt -pb led_sw_instantiation_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_sw_instantiation_timing_summary_routed.rpt -rpx led_sw_instantiation_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_sw_instantiation_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_sw_instantiation_clock_utilization_routed.rpt
Command: write_bitstream -force led_sw_instantiation.bit
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [runtcl-4] Executing : report_route_status -file led_sw_vhdl_route_status.rpt -pb led_sw_vhdl_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_sw_vhdl_timing_summary_routed.rpt -rpx led_sw_vhdl_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_sw_vhdl_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_sw_vhdl_clock_utilization_routed.rpt
Command: write_bitstream -force led_sw_vhdl.bit
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
<<<<<<< HEAD
<<<<<<< HEAD
Writing bitstream ./led_sw_instantiation.bit...
=======
Writing bitstream ./led_sw_vhdl.bit...
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Sergaljerk/WSU-CPTE/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Aug  3 17:49:34 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
<<<<<<< HEAD
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1625.859 ; gain = 418.363
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 17:49:34 2018...
=======
Writing bitstream ./led_sw_vhdl.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Sergaljerk/Project1.2_VHDL/Project1.2_VHDL.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jul 29 02:30:47 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.551 ; gain = 426.023
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 02:30:47 2018...
>>>>>>> master
=======
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.551 ; gain = 426.023
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 02:30:47 2018...
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
