
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/clock_enable.vhd:37]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/clock_enable.vhd:37]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PWM' (3#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd:43]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clock_enable2' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/clock_enable2.vhd:36]
	Parameter g_MAX bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable2' (4#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/clock_enable2.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down2' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/cnt_up_down2.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down2' (5#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/cnt_up_down2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (6#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
WARNING: [Synth 8-614] signal 'd_f_i' is read in the process but is not in the sensitivity list [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (7#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 999.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's_data7_reg' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 's_data0_reg' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:105]
WARNING: [Synth 8-327] inferring latch for variable 's_data4_reg' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 's_data3_reg' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 's_data2_reg' [C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/driver_7seg_4digits.vhd:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   7 Input   10 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	  11 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 999.777 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |     6|
|4     |LUT2   |    14|
|5     |LUT3   |    24|
|6     |LUT4   |    50|
|7     |LUT5   |    50|
|8     |LUT6   |    56|
|9     |FDRE   |   165|
|10    |FDSE   |     7|
|11    |LD     |     8|
|12    |LDC    |     2|
|13    |LDCP   |     1|
|14    |LDP    |     2|
|15    |IBUF   |     4|
|16    |OBUF   |    18|
|17    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1005.887 ; gain = 6.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1005.887 ; gain = 6.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1005.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 8 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1005.887 ; gain = 6.109
INFO: [Common 17-1381] The checkpoint 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 17:40:35 2022...
