Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
