==76648== NVPROF is profiling process 76648, command: ./a.out
==76648== Some kernel(s) will be replayed on device 0 in order to collect all events/metrics.
==76648== Profiling application: ./a.out
==76648== Profiling result:
==76648== Metric result:
"Device","Kernel","Invocations","Metric Name","Metric Description","Min","Max","Avg"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_per_warp","Instructions per warp",95.500000,95.500000,95.500000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"branch_efficiency","Branch Efficiency",100.000000%,100.000000%,100.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"warp_execution_efficiency","Warp Execution Efficiency",100.000000%,100.000000%,100.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"warp_nonpred_execution_efficiency","Warp Non-Predicated Execution Efficiency",95.386126%,95.386126%,95.386126%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_replay_overhead","Instruction Replay Overhead",0.129032,0.129032,0.129032
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_load_transactions_per_request","Shared Memory Load Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_store_transactions_per_request","Shared Memory Store Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_load_transactions_per_request","Local Memory Load Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_store_transactions_per_request","Local Memory Store Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gld_transactions_per_request","Global Load Transactions Per Request",16.000000,16.000000,16.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gst_transactions_per_request","Global Store Transactions Per Request",16.000000,16.000000,16.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_store_transactions","Shared Store Transactions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_load_transactions","Shared Load Transactions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_load_transactions","Local Load Transactions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_store_transactions","Local Store Transactions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gld_transactions","Global Load Transactions",512,512,512
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gst_transactions","Global Store Transactions",256,256,256
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_read_transactions","System Memory Read Transactions",1,1,1
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_write_transactions","System Memory Write Transactions",5,5,5
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_read_transactions","L2 Read Transactions",340,340,340
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_write_transactions","L2 Write Transactions",285,285,285
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"dram_read_transactions","Device Memory Read Transactions",197,197,197
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"dram_write_transactions","Device Memory Write Transactions",76,76,76
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"global_hit_rate","Global Hit Rate in unified l1/tex",79.166667%,79.166667%,79.166667%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_hit_rate","Local Hit Rate",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gld_requested_throughput","Requested Global Load Throughput",0.994706GB/s,0.994706GB/s,0.994706GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gst_requested_throughput","Requested Global Store Throughput",509.289439MB/s,509.289439MB/s,509.289190MB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gld_throughput","Global Load Throughput",3.978824GB/s,3.978824GB/s,3.978824GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gst_throughput","Global Store Throughput",1.989412GB/s,1.989412GB/s,1.989412GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_memory_overhead","Local Memory Overhead",58.333333%,58.333333%,58.333333%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"tex_cache_hit_rate","Unified Cache Hit Rate",50.000000%,50.000000%,50.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_tex_read_hit_rate","L2 Hit Rate (Texture Reads)",50.000000%,50.000000%,50.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_tex_write_hit_rate","L2 Hit Rate (Texture Writes)",87.500000%,87.500000%,87.500000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"dram_read_throughput","Device Memory Read Throughput",1.530915GB/s,1.530915GB/s,1.530914GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"dram_write_throughput","Device Memory Write Throughput",604.781209MB/s,604.781209MB/s,604.780960MB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"tex_cache_throughput","Unified cache to SM throughput",3.978824GB/s,3.978824GB/s,3.978824GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_tex_read_throughput","L2 Throughput (Texture Reads)",0.994706GB/s,0.994706GB/s,0.994706GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_tex_write_throughput","L2 Throughput (Texture Writes)",1.989412GB/s,1.989412GB/s,1.989412GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_read_throughput","L2 Throughput (Reads)",2.642188GB/s,2.642188GB/s,2.642187GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_write_throughput","L2 Throughput (Writes)",2.214775GB/s,2.214775GB/s,2.214775GB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_read_throughput","System Memory Read Throughput",7.957647MB/s,7.957647MB/s,7.957398MB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_write_throughput","System Memory Write Throughput",39.788237MB/s,39.788237MB/s,39.787989MB/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_load_throughput","Local Memory Load Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"local_store_throughput","Local Memory Store Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_load_throughput","Shared Memory Load Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_store_throughput","Shared Memory Store Throughput",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gld_efficiency","Global Memory Load Efficiency",25.000000%,25.000000%,25.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"gst_efficiency","Global Memory Store Efficiency",25.000000%,25.000000%,25.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"tex_cache_transactions","Unified cache to SM transactions",128,128,128
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_dp","Floating Point Operations(Double Precision)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_dp_add","Floating Point Operations(Double Precision Add)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_dp_fma","Floating Point Operations(Double Precision FMA)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_dp_mul","Floating Point Operations(Double Precision Mul)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_sp","Floating Point Operations(Single Precision)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_sp_add","Floating Point Operations(Single Precision Add)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_sp_fma","Floating Point Operations(Single Precision FMA)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_sp_mul","Floating Point Operation(Single Precision Mul)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_sp_special","Floating Point Operations(Single Precision Special)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_executed","Instructions Executed",496,496,496
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_issued","Instructions Issued",560,560,560
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"dram_utilization","Device Memory Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_utilization","System Memory Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_inst_fetch","Issue Stall Reasons (Instructions Fetch)",32.024611%,32.024611%,32.024611%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_exec_dependency","Issue Stall Reasons (Execution Dependency)",6.471183%,6.471183%,6.471183%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_memory_dependency","Issue Stall Reasons (Data Request)",18.927350%,18.927350%,18.927350%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_texture","Issue Stall Reasons (Texture)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_sync","Issue Stall Reasons (Synchronization)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_other","Issue Stall Reasons (Other)",0.189317%,0.189317%,0.189317%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_constant_memory_dependency","Issue Stall Reasons (Immediate constant)",40.746079%,40.746079%,40.746079%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_pipe_busy","Issue Stall Reasons (Pipe Busy)",0.086053%,0.086053%,0.086053%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_efficiency","Shared Memory Efficiency",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_fp_32","FP Instructions(Single)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_fp_64","FP Instructions(Double)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_integer","Integer Instructions",6144,6144,6144
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_bit_convert","Bit-Convert Instructions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_control","Control-Flow Instructions",1024,1024,1024
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_compute_ld_st","Load/Store Instructions",1536,1536,1536
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_misc","Misc Instructions",5632,5632,5632
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_inter_thread_communication","Inter-Thread Instructions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"issue_slots","Issue Slots",560,560,560
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"cf_issued","Issued Control-Flow Instructions",112,112,112
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"cf_executed","Executed Control-Flow Instructions",112,112,112
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"ldst_issued","Issued Load/Store Instructions",144,144,144
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"ldst_executed","Executed Load/Store Instructions",144,144,144
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"atomic_transactions","Atomic Transactions",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"atomic_transactions_per_request","Atomic Transactions Per Request",0.000000,0.000000,0.000000
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_atomic_throughput","L2 Throughput (Atomic requests)",0.000000B/s,0.000000B/s,0.000000B/s
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_atomic_transactions","L2 Transactions (Atomic requests)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_tex_read_transactions","L2 Transactions (Texture Reads)",128,128,128
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_memory_throttle","Issue Stall Reasons (Memory Throttle)",1.391907%,1.391907%,1.391907%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_not_selected","Issue Stall Reasons (Not Selected)",0.163501%,0.163501%,0.163501%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_tex_write_transactions","L2 Transactions (Texture Writes)",256,256,256
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_hp","Floating Point Operations(Half Precision)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_hp_add","Floating Point Operations(Half Precision Add)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_hp_mul","Floating Point Operation(Half Precision Mul)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_count_hp_fma","Floating Point Operations(Half Precision FMA)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"inst_fp_16","HP Instructions(Half)",0,0,0
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"ipc","Executed IPC",0.207271,0.207271,0.207271
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"issued_ipc","Issued IPC",0.089917,0.089917,0.089917
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"issue_slot_utilization","Issue Slot Utilization",2.247913%,2.247913%,2.247913%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sm_efficiency","Multiprocessor Activity",1.256034%,1.256034%,1.256034%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"achieved_occupancy","Achieved Occupancy",0.122289,0.122289,0.122289
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"eligible_warps_per_cycle","Eligible Warps Per Active Cycle",0.102119,0.102119,0.102119
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"shared_utilization","Shared Memory Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"l2_utilization","L2 Cache Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"tex_utilization","Unified Cache Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"ldst_fu_utilization","Load/Store Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"cf_fu_utilization","Control-Flow Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"tex_fu_utilization","Texture Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"special_fu_utilization","Special Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"half_precision_fu_utilization","Half-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"single_precision_fu_utilization","Single-Precision Function Unit Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"double_precision_fu_utilization","Double-Precision Function Unit Utilization","Idle (0)","Idle (0)","Idle (0)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_hp_efficiency","FLOP Efficiency(Peak Half)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_sp_efficiency","FLOP Efficiency(Peak Single)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"flop_dp_efficiency","FLOP Efficiency(Peak Double)",0.000000%,0.000000%,0.000000%
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_read_utilization","System Memory Read Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"sysmem_write_utilization","System Memory Write Utilization","Low (1)","Low (1)","Low (1)"
"TITAN V (0)","add(int const *, int const *, int*, int)",1,"stall_sleeping","Issue Stall Reasons (Sleeping)",0.000000%,0.000000%,0.000000%
