Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 18 21:51:53 2023
| Host         : LAPTOP-0B7GJLTP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   157 |
|    Minimum number of control sets                        |   157 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   194 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   157 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |   104 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             284 |          104 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             592 |          188 |
| Yes          | No                    | No                     |            5094 |         1506 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1660 |          537 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                              Enable Signal                                                                              |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                    |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/flow_control_loop_pipe_sequential_init_U/E[0]                                          | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/flow_control_loop_pipe_sequential_init_U/SR[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/flow_control_loop_pipe_sequential_init_U/i_fu_420                                      |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/Q[0]                                                                                                        | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state33                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state34                                                                                           | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/flow_control_loop_pipe_sequential_init_U/SR[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state34                                                                                           |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_29_12_fu_269/flow_control_loop_pipe_sequential_init_U/i_fu_380  |                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/flow_control_loop_pipe_sequential_init_U/i_fu_420                                      |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/flow_control_loop_pipe_sequential_init_U/grp_LOADBYTES_fu_174_ap_start_reg_reg_0[0]    | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/flow_control_loop_pipe_sequential_init_U/grp_LOADBYTES_fu_174_ap_start_reg_reg_1[0] |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_231/flow_control_loop_pipe_sequential_init_U/i_fu_380  |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_224/flow_control_loop_pipe_sequential_init_U/i_1_fu_420 |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state33                                                                                           |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_22_1_fu_255/flow_control_loop_pipe_sequential_init_U/i_fu_460   |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_29_1_fu_263/flow_control_loop_pipe_sequential_init_U/i_fu_380   |                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/flow_control_loop_pipe_sequential_init_U/i_fu_460 |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                 |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                 |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                       |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_224/flow_control_loop_pipe_sequential_init_U/E[0]       |                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_29_1_fu_263/p_0_in__0                                           |                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_29_12_fu_269/flow_control_loop_pipe_sequential_init_U/E[0]      |                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_231/flow_control_loop_pipe_sequential_init_U/E[0]      |                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_29_12_fu_269/E[0]                                               |                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/result_fu_421                                     | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/flow_control_loop_pipe_sequential_init_U/SR[0] |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_177_12_fu_275/E[0]                                              |                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_29_1_fu_263/flow_control_loop_pipe_sequential_init_U/E[0]       |                                                                                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                             |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/waddr                                                                                                                         |                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/add_ln29_reg_8560                                                                                           |                                                                                                                                                                      |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0          |                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                |                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                            |                                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/add_ln29_reg_9350                                                                                           |                                                                                                                                                                      |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                      |                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                      |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                       |                                                                                                                                                                      |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state32                                                                                                                           |                                                                                                                                                                      |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                 |                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state33                                                                                                                           |                                                                                                                                                                      |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_uint32ToByteArray_clone_fu_1124/ap_CS_fsm_reg[1]_0[0]                                                                                   |                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_uint32ToByteArray_clone_fu_1104/Q[0]                                                                                                    |                                                                                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_uint32ToByteArray_fu_1087/ap_CS_fsm_state1                                                                                              |                                                                                                                                                                      |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_uint32ToByteArray_clone_fu_1114/ap_CS_fsm_state1                                                                                        |                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_uint32ToByteArray_clone_fu_1134/ap_CS_fsm_state1                                                                                        |                                                                                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_uint32ToByteArray_clone_fu_1144/ap_CS_fsm_state1                                                                                        |                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state39                                                                                                                           |                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state41                                                                                                                           |                                                                                                                                                                      |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state37                                                                                                                           |                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state42                                                                                                                           |                                                                                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state31                                                                                                                           |                                                                                                                                                                      |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state35                                                                                                                           |                                                                                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state44                                                                                                                           |                                                                                                                                                                      |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state34                                                                                                                           |                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state36                                                                                                                           |                                                                                                                                                                      |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state45                                                                                                                           |                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state38                                                                                                                           |                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state40                                                                                                                           |                                                                                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state43                                                                                                                           |                                                                                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                 |                                                                                                                                                                      |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                   |                                                                                                                                                                      |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |               13 |             25 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                           |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                           |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ar_hs                                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/rdata[31]_i_1_n_4                                                                                                          |               20 |             30 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state26                                                                                                                           |                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_4[31]_i_1_n_4                                                                                                          | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_4_i[31]_i_1_n_4                                                                                                      | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_2[31]_i_1_n_4                                                                                                          | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_3[31]_i_1_n_4                                                                                                          | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_ad_1[31]_i_1_n_4                                                                                                          | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_1_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_3_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_2_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_5_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_4_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_6_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_7_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_c_8_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_k_3[31]_i_1_n_4                                                                                                           | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_k_2[31]_i_1_n_4                                                                                                           | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_k_1[31]_i_1_n_4                                                                                                           | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_k_4[31]_i_1_n_4                                                                                                           | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_1_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state23                                                                                                                           |                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state25                                                                                                                           |                                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state20                                                                                                                           |                                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state24                                                                                                                           |                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state21                                                                                                                           |                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state22                                                                                                                           |                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_3_i[31]_i_1_n_4                                                                                                      | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_2_i[31]_i_1_n_4                                                                                                      | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_npub_4[31]_i_1_n_4                                                                                                        | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_npub_3[31]_i_1_n_4                                                                                                        | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_npub_1[31]_i_1_n_4                                                                                                        | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_npub_2[31]_i_1_n_4                                                                                                        | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_4_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_nsec_1_i[31]_i_1_n_4                                                                                                      | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_2_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_m_3_i[31]_i_1_n_4                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/int_decrypt[31]_i_1_n_4                                                                                                       | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                         |                                                                                                                                                                      |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                   |                                                                                                                                                                      |               13 |             35 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                       |                                                                                                                                                                      |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                              |                                                                                                                                                                      |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                            |                                                                                                                                                                      |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                |                                                                                                                                                                      |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                            |                                                                                                                                                                      |               15 |             48 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                            |                                                                                                                                                                      |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_184/flow_control_loop_pipe_sequential_init_U/ap_loop_init                               |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state29                                                                                           |                                                                                                                                                                      |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state32                                                                                           |                                                                                                                                                                      |               29 |             64 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_NS_fsm[30]                                                                                               |                                                                                                                                                                      |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state4                                                                                            |                                                                                                                                                                      |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state4                                                                                            |                                                                                                                                                                      |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_22_1_fu_255/ap_enable_reg_pp0_iter2                             | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_22_1_fu_255/flow_control_loop_pipe_sequential_init_U/SR[0]   |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state33                                                                                           |                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state29                                                                                           |                                                                                                                                                                      |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_NS_fsm[30]                                                                                               |                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_206/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                     |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                     |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/flow_control_loop_pipe_sequential_init_U/ap_loop_init_0                             |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state15                                                                                           |                                                                                                                                                                      |               31 |            128 |         4.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state51                                                                                           |                                                                                                                                                                      |               27 |            128 |         4.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_NS_fsm[16]                                                                                               |                                                                                                                                                                      |               55 |            128 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state15                                                                                           |                                                                                                                                                                      |               25 |            128 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_NS_fsm[16]                                                                                               |                                                                                                                                                                      |               57 |            128 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/ap_CS_fsm_state2                                                                                            |                                                                                                                                                                      |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state2                                                                                            |                                                                                                                                                                      |               46 |            128 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/ap_CS_fsm_state51                                                                                           |                                                                                                                                                                      |               30 |            128 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_45_fu_1020                                                                                              |                                                                                                                                                                      |               56 |            192 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/s_0_82_fu_1220                                                                                              |                                                                                                                                                                      |               59 |            192 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               74 |            254 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/s_0_100_fu_1620                                                                                             |                                                                                                                                                                      |               67 |            256 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/s_0_48_fu_1300                                                                                              |                                                                                                                                                                      |               78 |            256 |         3.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state27                                                                                                                           | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               87 |            256 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/c_1_o_ap_vld                                                                                                                  | design_1_i/axi_ascon_0/inst/BUS_A_s_axi_U/ap_rst_n_inv                                                                                                               |               53 |            256 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         |                                                                                                                                                                      |              105 |            285 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_encrypt_fu_1178/grp_LOADBYTES_fu_174/flow_control_loop_pipe_sequential_init_U/E[0]                                          |                                                                                                                                                                      |               81 |            320 |         3.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/grp_crypto_aead_decrypt_fu_1169/grp_LOADBYTES_fu_216/flow_control_loop_pipe_sequential_init_U/E[0]                                          |                                                                                                                                                                      |               69 |            320 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_ascon_0/inst/ap_CS_fsm_state1                                                                                                                            |                                                                                                                                                                      |              206 |            896 |         4.35 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


