<?xml version="1.0" encoding="UTF-8"?><module id="EDMATC" HW_revision="" XML_version="1" description="Enhanced DMA Transfer controller.">
     <register id="REV" acronym="REV" offset="0x0000" width="32" description="Peripheral Revision ">
<bitfield id="PID" width="32" begin="31" end="0" resetval="1073756928" description="Reserved" range="" rwaccess="R"/>
</register>
     <register id="TCCFG" acronym="TCCFG" offset="0x0004" width="32" description="TC Configuration">
<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DREGDEPTH" width="2" begin="9" end="8" resetval="0" description="Dst Register FIFO Depth Parametization" range="" rwaccess="R">
<bitenum id="1ENTRY" value="0" token="1ENTRY" description="1 Entry"/>
<bitenum id="2ENTRY" value="1" token="2ENTRY" description="2 Entry"/>
<bitenum id="4ENTRY" value="2" token="4ENTRY" description="4 Entry"/>
</bitfield>
<bitfield id="_RESV_3" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BUSWIDTH" width="2" begin="5" end="4" resetval="0" description="Bus Width" range="" rwaccess="R">
<bitenum id="32BIT" value="0" token="32BIT" description="32-bit"/>
<bitenum id="64BIY" value="1" token="64BIY" description="64-bit"/>
<bitenum id="128BIT" value="2" token="128BIT" description="128-bit"/>
</bitfield>
<bitfield id="_RESV_5" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FIFOSIZE" width="3" begin="2" end="0" resetval="0" description="Fifo Size" range="" rwaccess="R">
<bitenum id="32BYTE" value="0" token="32BYTE" description="32 Byte Fifo"/>
<bitenum id="64BYTE" value="1" token="64BYTE" description="64 Byte Fifo"/>
<bitenum id="128BYTE" value="2" token="128BYTE" description="128 Byte Fifo"/>
<bitenum id="256BYTE" value="3" token="256BYTE" description="256 Byte Fifo"/>
<bitenum id="512BYTE" value="4" token="512BYTE" description="512 Byte Fifo"/>
</bitfield>
</register>
     <register id="TPTCSTAT" acronym="TPTCSTAT" offset="0x0100" width="32" description="TPTC Status">
<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DFSTRT" width="2" begin="12" end="11" resetval="0" description="Dst FIFO Start Pointer" range="" rwaccess="R"/>
<bitfield id="_RESV_3" width="2" begin="10" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="_RESV_4" width="1" begin="8" end="8" resetval="0" description="Channel Active" range="" rwaccess="N">
<bitenum id="IDLE" value="0" token="IDLE" description="Channel is Idle"/>
<bitenum id="BUSY" value="1" token="BUSY" description="Channel is busy"/>
</bitfield>
<bitfield id="_RESV_5" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DSTACT" width="3" begin="6" end="4" resetval="0" description="Destination Active State" range="" rwaccess="R">
<bitenum id="EMPTY" value="0" token="EMPTY" description="Dst FIFO is empty"/>
<bitenum id="1TR" value="1" token="1TR" description="Dst FIFO contains 1 TR"/>
<bitenum id="2TR" value="2" token="2TR" description="Dst FIFO contains 2 TR"/>
<bitenum id="3TR" value="3" token="3TR" description="Dst FIFO contains 3 TR"/>
<bitenum id="4TR" value="4" token="4TR" description="Dst FIFO contains 4 TR"/>
</bitfield>
<bitfield id="_RESV_7" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="WSACTV" width="1" begin="2" end="2" resetval="0" description="Write Status Active" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="Write status is not pending"/>
<bitenum id="PEND" value="1" token="PEND" description="Write Status is pending"/>
</bitfield>
<bitfield id="SRCACTV" width="1" begin="1" end="1" resetval="0" description="Source Active State" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description="Source Active set is idle and available for programming"/>
<bitenum id="BUSY" value="1" token="BUSY" description="Busy"/>
</bitfield>
<bitfield id="PROGBUSY" width="1" begin="0" end="0" resetval="0" description="Program Register Set Busy" range="" rwaccess="R">
<bitenum id="IDLE" value="0" token="IDLE" description="Idle and available for programming"/>
<bitenum id="BUSY" value="1" token="BUSY" description="Busy"/>
</bitfield>
</register>
     <register id="ERRSTAT" acronym="ERRSTAT" offset="0x0120" width="32" description="Error Status">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0" description="MMR Address Error Event" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="No error detected"/>
<bitenum id="ERROR" value="1" token="ERROR" description="User attempted to read/write invalid address"/>
</bitfield>
<bitfield id="TRERR" width="1" begin="2" end="2" resetval="0" description="TR Error Event" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=" Condition not detected"/>
<bitenum id="ERROR" value="1" token="ERROR" description="FIFO Mode transfer violation"/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0" description="Bus Error Event" range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description=" Condition not detected"/>
<bitenum id="ERROR" value="1" token="ERROR" description="TC has detected an error code on the read response"/>
</bitfield>
</register>
     <register id="ERREN" acronym="ERREN" offset="0x0124" width="32" description="Error Enable">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0" description="MMR Address Error Event" range="" rwaccess="R">
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
</bitfield>
<bitfield id="TRERR" width="1" begin="2" end="2" resetval="0" description="TR Error Event" range="" rwaccess="R">
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0" description="Bus Error Event" range="" rwaccess="R">
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
</bitfield>
</register>
     <register id="ERRCLR" acronym="ERRCLR" offset="0x0128" width="32" description="Error Clear Register">
<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0" description="MMR Address Error Event" range="" rwaccess="R">
<bitenum id="CLEAR" value="1" token="CLEAR" description="Error Cleared"/>
</bitfield>
<bitfield id="TRERR" width="1" begin="2" end="2" resetval="0" description="TR Error Event" range="" rwaccess="R">
<bitenum id="CLEAR" value="1" token="CLEAR" description="Error Cleared"/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0" description="Bus Error Event" range="" rwaccess="R">
<bitenum id="CLEAR" value="1" token="CLEAR" description="Error Cleared"/>
</bitfield>
</register>
     <register id="ERRDET" acronym="ERRDET" offset="0x012C" width="32" description="Error Details">
<bitfield id="_RESV_1" width="14" begin="31" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCHEN" width="1" begin="17" end="17" resetval="0" description="Transfer Completion Chaining Enable" range="" rwaccess="R"/>
<bitfield id="TCINTEN" width="1" begin="16" end="16" resetval="0" description="Transfer Completion Interrupt Enable" range="" rwaccess="R"/>
<bitfield id="_RESV_4" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="13" end="8" resetval="0" description="Transfer Completion Code" range="" rwaccess="R"/>
<bitfield id="_RESV_6" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="STAT" width="4" begin="3" end="0" resetval="0" description="Transation Status" range="" rwaccess="R ">
<bitenum id="NONE" value="0" token="NONE" description="No Error"/>
<bitenum id="READ_ADDRESS" value="1" token="READ_ADDRESS" description="Read Addressing Error"/>
<bitenum id="READ_PRIVILEGE" value="2" token="READ_PRIVILEGE" description="Read Privilege Error"/>
<bitenum id="READ_TIMEOUT" value="3" token="READ_TIMEOUT" description="Read Timeout Error"/>
<bitenum id="READ_DATA" value="4" token="READ_DATA" description="Read Data Error"/>
<bitenum id="READ_EXCLUSIVE" value="7" token="READ_EXCLUSIVE" description="Read Exclusive operation Error"/>
<bitenum id="WRITE_ADDRESS" value="9" token="WRITE_ADDRESS" description="Write Addressing Error"/>
<bitenum id="WRITE_PRIVILEGE" value="16" token="WRITE_PRIVILEGE" description="Write Privilege Error"/>
<bitenum id="WRITE_TIMEOUT" value="17" token="WRITE_TIMEOUT" description="Write Timeout Error"/>
<bitenum id="WRITE_DATA" value="18" token="WRITE_DATA" description="Write Data Error"/>
<bitenum id="WRITE_EXCLUSIVE" value="21" token="WRITE_EXCLUSIVE" description="Write Exclusive operation Error"/>
</bitfield>
</register>
     <register id="ERRCMD" acronym="ERRCMD" offset="0x0130" width="32" description="Error Command">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EVAL" width="1" begin="0" end="0" resetval="0" description="Transfer Completion Interrupt Enable" range="" rwaccess="W">
<bitenum id="EVAL" value="1" token="EVAL" description="Write of '1' causes tptc_errint to be pulsed if any of the ERRSTAT bits are set to '1'"/>
</bitfield>
</register>
     <register id="RDRATE" acronym="RDRATE" offset="0x0140" width="32" description="Read Command rate">
<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RDRATE" width="3" begin="2" end="0" resetval="0" description="Read rate" range="" rwaccess="RW">
<bitenum id="AFAP" value="0" token="AFAP" description="As Fast as possible"/>
<bitenum id="4CYCLE" value="1" token="4CYCLE" description="4 cycles between reads"/>
<bitenum id="8CYCLE" value="2" token="8CYCLE" description="8 cycles between reads"/>
<bitenum id="16CYCLE" value="3" token="16CYCLE" description="16 cycles between reads"/>
<bitenum id="32CYCLE" value="4" token="32CYCLE" description="32 cycles between reads"/>
</bitfield>
</register>
     <register id="SAOPT" acronym="SAOPT" offset="0x0240" width="32" description="Src Actv Set Options">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R"/>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R"/>
<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
<bitenum id="FIFO" value="1" token="FIFO" description="Dst addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
<bitenum id="FIFO" value="1" token="FIFO" description="Src addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
</register>
     <register id="SASRC" acronym="SASRC" offset="0x0244" width="32" description="Src Actv Set Src Address">
<bitfield id="SADDR" width="32" begin="31" end="0" resetval="0" description="Source address for Program Register Set" range="" rwaccess="R"/>
</register>
     <register id="SACNT" acronym="SACNT" offset="0x0248" width="32" description="Src Actv Set Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R"/>
</register>
     <register id="SADST" acronym="SADST" offset="0x024C" width="32" description="Src Actv Dst address">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="SABIDX" acronym="SABIDX" offset="0x0250" width="32" description="Src Actv Set B-Dim Idx">
<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="RW"/>
<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="RW"/>
</register>
     <register id="SAMPPRXY" acronym="SAMPPRXY" offset="0x0254" width="32" description="Src Actv Set Mem Protect Proxy">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R"/>
</register>
     <register id="SACNTRLD" acronym="SACNTRLD" offset="0x0258" width="32" description="Src Actv Set Cnt Reload">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ACNTRLD" width="16" begin="15" end="0" resetval="0" description="A-cnt Reload value" range="" rwaccess="R"/>
</register>
     <register id="SASRCBREF" acronym="SASRCBREF" offset="0x025C" width="32" description="Src Actv Set Src Address B-reference">
<bitfield id="SADDRBREFG" width="32" begin="31" end="0" resetval="0" description="Source address B-Reference " range="" rwaccess="R"/>
</register>
     <register id="SADSTBREF" acronym="SADSTBREF" offset="0x0260" width="32" description="Src Actv Set Dst Address B-reference">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DFCNTRLD" acronym="DFCNTRLD" offset="0x0280" width="32" description="Dst FIFO Set Cnt Reload">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ACNTRLD" width="16" begin="15" end="0" resetval="0" description="A-Cnt Reload value" range="" rwaccess="R"/>
</register>
     <register id="DFSRCBREF" acronym="DFSRCBREF" offset="0x0284" width="32" description="Dst FIFO Set Dst Addr B Reference">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DFDSTBREF" acronym="DFDSTBREF" offset="0x0288" width="32" description="Dst FIFO Set Dst Addr B Reference">
<bitfield id="DADDRBREF" width="32" begin="31" end="0" resetval="0" description="Destination address reference for Dst FIFO Register Set" range="" rwaccess="R"/>
</register>
     <register id="DFOPT0" acronym="DFOPT0" offset="0x300" width="32" description="Dst FIFO Set Option">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R"/>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R"/>
<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Dst addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Src addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
</register>
     <register id="DFSRC0" acronym="DFSRC0" offset="0x304" width="32" description="Dst Fifo Source address">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DFCNT0" acronym="DFCNT0" offset="0x308" width="32" description="Dst Fifo Set Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R"/>
</register>
     <register id="DFDST0" acronym="DFDST0" offset="0x30C" width="32" description="Dst Fifo Set Dst Count">
<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R"/>
</register>
     <register id="DFBIDX0" acronym="DFBIDX0" offset="0x310" width="32" description="Dst Fifo Set B-Dim Idx">
<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R"/>
<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R"/>
</register>
     <register id="DFMPPRXY0" acronym="DFMPPRXY0" offset="0x314" width="32" description="Dst Fifo mem Protect Proxy">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R"/>
</register>
     <register id="DFOPT1" acronym="DFOPT1" offset="0x340" width="32" description="Dst FIFO Set Option">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R"/>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R"/>
<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Dst addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Src addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
</register>
     <register id="DFSRC1" acronym="DFSRC1" offset="0x344" width="32" description="Dst Fifo Source address">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DFCNT1" acronym="DFCNT1" offset="0x348" width="32" description="Dst Fifo Set Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R"/>
</register>
     <register id="DFDST1" acronym="DFDST1" offset="0x34C" width="32" description="Dst Fifo Set Dst Count">
<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R"/>
</register>
     <register id="DFBIDX1" acronym="DFBIDX1" offset="0x350" width="32" description="Dst Fifo Set B-Dim Idx">
<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R"/>
<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R"/>
</register>
     <register id="DFMPPRXY1" acronym="DFMPPRXY1" offset="0x354" width="32" description="Dst Fifo mem Protect Proxy">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R"/>
</register>
     <register id="DFOPT2" acronym="DFOPT2" offset="0x380" width="32" description="Dst FIFO Set Option">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R"/>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R"/>
<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Dst addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Src addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
</register>
     <register id="DFSRC2" acronym="DFSRC2" offset="0x384" width="32" description="Dst Fifo Source address">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DFCNT2" acronym="DFCNT2" offset="0x388" width="32" description="Dst Fifo Set Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R"/>
</register>
     <register id="DFDST2" acronym="DFDST2" offset="0x38C" width="32" description="Dst Fifo Set Dst Count">
<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R"/>
</register>
     <register id="DFBIDX2" acronym="DFBIDX2" offset="0x390" width="32" description="Dst Fifo Set B-Dim Idx">
<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R"/>
<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R"/>
</register>
     <register id="DFMPPRXY2" acronym="DFMPPRXY2" offset="0x394" width="32" description="Dst Fifo mem Protect Proxy">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R"/>
</register>
     <register id="DFOPT3" acronym="DFOPT3" offset="0x3C0" width="32" description="Dst FIFO Set Option">
<bitfield id="_RESV_1" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0" description="Transfer Complete chaining enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete chaning disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete chaning enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0" description="Transfer Complete interrupt enable" range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Transfer complete interrupt disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Transfer complete interrupt enable"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TCC" width="6" begin="17" end="12" resetval="0" description="Transfer Complete Code" range="" rwaccess="R"/>
<bitfield id="_RESV_7" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FWID" width="3" begin="10" end="8" resetval="0" description="Fifo Width" range="" rwaccess="R">
<bitenum id="8BIT" value="0" token="8BIT" description="Fifo Width is 8-bit"/>
<bitenum id="16BIT" value="1" token="16BIT" description="Fifo Width is 16-bit"/>
<bitenum id="32BIT" value="2" token="32BIT" description="Fifo Width is 32-bit"/>
<bitenum id="64BIT" value="3" token="64BIT" description="Fifo Width is 64-bit"/>
<bitenum id="128BIT" value="4" token="128BIT" description="Fifo Width is 128-bit"/>
<bitenum id="256BIT" value="5" token="256BIT" description="Fifo Width is 256-bit"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRI" width="3" begin="6" end="4" resetval="0" description="Transfer Priority" range="" rwaccess="R"/>
<bitfield id="_RESV_11" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DAM" width="1" begin="1" end="1" resetval="0" description="Destination address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Dst addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Dst addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
<bitfield id="SAM" width="1" begin="0" end="0" resetval="0" description="Source address mode within array" range="" rwaccess="R">
<bitenum id="INCR" value="0" token="INCR" description="Src  addressing within array increments"/>
<bitenum id="CONST" value="1" token="CONST" description="Src addressing within array wraps around upon reaching FIFO width"/>
</bitfield>
</register>
     <register id="DFSRC3" acronym="DFSRC3" offset="0x3C4" width="32" description="Dst Fifo Source address">
<bitfield id="_RESV_1" width="32" begin="31" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="DFCNT3" acronym="DFCNT3" offset="0x3C8" width="32" description="Dst Fifo Set Count">
<bitfield id="BCNT" width="16" begin="31" end="16" resetval="0" description="B Dimension count" range="" rwaccess="R"/>
<bitfield id="ACNT" width="16" begin="15" end="0" resetval="0" description="A Dimension count" range="" rwaccess="R"/>
</register>
     <register id="DFDST3" acronym="DFDST3" offset="0x3CC" width="32" description="Dst Fifo Set Dst Count">
<bitfield id="DADDR" width="32" begin="31" end="0" resetval="0" description="Dst Address" range="" rwaccess="R"/>
</register>
     <register id="DFBIDX3" acronym="DFBIDX3" offset="0x3D0" width="32" description="Dst Fifo Set B-Dim Idx">
<bitfield id="DBIDX" width="16" begin="31" end="16" resetval="0" description="B-Idx offset between Destination arrays" range="" rwaccess="R"/>
<bitfield id="SBIDX" width="16" begin="15" end="0" resetval="0" description="B-Idx offset between Source arrays" range="" rwaccess="R"/>
</register>
     <register id="DFMPPRXY3" acronym="DFMPPRXY3" offset="0x3D4" width="32" description="Dst Fifo mem Protect Proxy">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIV" width="1" begin="8" end="8" resetval="0" description="Privilege Level" range="" rwaccess="R">
<bitenum id="USER" value="0" token="USER" description="User level privilege"/>
<bitenum id="SUPERVISOR" value="1" token="SUPERVISOR" description="Supervisor level privilege"/>
</bitfield>
<bitfield id="_RESV_3" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0" description="Privilege ID" range="" rwaccess="R"/>
</register>
</module>
