Warning (10268): Verilog HDL information at tproject.v(607): always construct contains both blocking and non-blocking assignments File: C:/LogicDesign/TEAM/tproject.v Line: 607
