// Seed: 3551748027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or posedge 1) id_3 = (1);
  assign module_1.type_36 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8,
    output logic id_9,
    input tri0 id_10,
    input logic id_11,
    output tri1 module_1,
    output wire id_13,
    output wire id_14,
    input wand id_15,
    input wor id_16,
    input tri1 id_17,
    input supply1 id_18,
    output wand id_19,
    output logic id_20
    , id_24,
    input tri1 id_21,
    input supply0 id_22
);
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25
  );
  logic id_26;
  assign id_3  = 1;
  assign id_24 = id_26;
  assign id_20 = id_24;
  wire id_27;
  wire id_28;
  assign id_27 = 1;
  tri0 id_29;
  wire id_30;
  assign id_29 = 1;
  always_latch @(1 + 1'd0) begin : LABEL_0
    id_9 = #id_31 id_26;
  end
endmodule
