<stg><name>receiver_Pipeline_VITIS_LOOP_165_11</name>


<trans_list>

<trans id="2088" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i12 140, i12 %i_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body384

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body384:0 %i = load i12 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body384:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384:2 %icmp_ln165 = icmp_ult  i12 %i, i12 2380

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body384:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body384:4 %br_ln165 = br i1 %icmp_ln165, void %for.end407.exitStub, void %for.body384.split

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1 %add_ln167 = add i12 %i, i12 3956

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:2 %zext_ln1271 = zext i12 %add_ln167

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:3 %lshr_ln1271_1 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:4 %zext_ln1271_7 = zext i7 %lshr_ln1271_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:5 %matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:6 %r_V = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:8 %preamble_upsampled_V_addr = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:9 %preamble_upsampled_V_load = load i12 %preamble_upsampled_V_addr

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:13 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:17 %matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:18 %r_V_33 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:24 %add_ln167_1 = add i12 %i, i12 3957

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:25 %zext_ln1271_8 = zext i12 %add_ln167_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:26 %matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_13_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:27 %r_V_35 = load i8 %matched_I_13_addr

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:29 %preamble_upsampled_V_addr_1 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_8

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:30 %preamble_upsampled_V_load_1 = load i12 %preamble_upsampled_V_addr_1

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:34 %lshr_ln167_1 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_1, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:38 %matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_13_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:39 %r_V_37 = load i8 %matched_Q_13_addr

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:45 %add_ln167_2 = add i12 %i, i12 3958

]]></Node>
<StgValue><ssdm name="add_ln167_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:46 %zext_ln1271_9 = zext i12 %add_ln167_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:47 %matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_14_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:48 %r_V_39 = load i8 %matched_I_14_addr

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:50 %preamble_upsampled_V_addr_2 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_9

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:51 %preamble_upsampled_V_load_2 = load i12 %preamble_upsampled_V_addr_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:55 %lshr_ln167_2 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_2, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:59 %matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_14_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:60 %r_V_41 = load i8 %matched_Q_14_addr

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:66 %add_ln167_3 = add i12 %i, i12 3959

]]></Node>
<StgValue><ssdm name="add_ln167_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:67 %zext_ln1271_10 = zext i12 %add_ln167_3

]]></Node>
<StgValue><ssdm name="zext_ln1271_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:68 %matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_15_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:69 %r_V_43 = load i8 %matched_I_15_addr

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:71 %preamble_upsampled_V_addr_3 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_10

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:72 %preamble_upsampled_V_load_3 = load i12 %preamble_upsampled_V_addr_3

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:76 %lshr_ln167_3 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_3, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:80 %matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_15_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:81 %r_V_45 = load i8 %matched_Q_15_addr

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:87 %add_ln167_4 = add i12 %i, i12 3960

]]></Node>
<StgValue><ssdm name="add_ln167_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:88 %zext_ln1271_11 = zext i12 %add_ln167_4

]]></Node>
<StgValue><ssdm name="zext_ln1271_11"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:89 %matched_I_16_addr = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_16_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:90 %r_V_47 = load i8 %matched_I_16_addr

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:92 %preamble_upsampled_V_addr_4 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_11

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:93 %preamble_upsampled_V_load_4 = load i12 %preamble_upsampled_V_addr_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:97 %lshr_ln167_4 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_4, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:101 %matched_Q_16_addr = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_16_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:102 %r_V_49 = load i8 %matched_Q_16_addr

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:108 %add_ln167_5 = add i12 %i, i12 3961

]]></Node>
<StgValue><ssdm name="add_ln167_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:109 %zext_ln1271_12 = zext i12 %add_ln167_5

]]></Node>
<StgValue><ssdm name="zext_ln1271_12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:110 %matched_I_17_addr = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_17_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:111 %r_V_51 = load i8 %matched_I_17_addr

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:113 %preamble_upsampled_V_addr_5 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:114 %preamble_upsampled_V_load_5 = load i12 %preamble_upsampled_V_addr_5

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:118 %lshr_ln167_5 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_5, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:122 %matched_Q_17_addr = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_17_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:123 %r_V_53 = load i8 %matched_Q_17_addr

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:129 %add_ln167_6 = add i12 %i, i12 3962

]]></Node>
<StgValue><ssdm name="add_ln167_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:130 %zext_ln1271_13 = zext i12 %add_ln167_6

]]></Node>
<StgValue><ssdm name="zext_ln1271_13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:131 %matched_I_18_addr = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_18_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:132 %r_V_55 = load i8 %matched_I_18_addr

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:134 %preamble_upsampled_V_addr_6 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_13

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:135 %preamble_upsampled_V_load_6 = load i12 %preamble_upsampled_V_addr_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:139 %lshr_ln167_6 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_6, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:143 %matched_Q_18_addr = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_18_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:144 %r_V_57 = load i8 %matched_Q_18_addr

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:150 %add_ln167_7 = add i12 %i, i12 3963

]]></Node>
<StgValue><ssdm name="add_ln167_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:151 %zext_ln1271_14 = zext i12 %add_ln167_7

]]></Node>
<StgValue><ssdm name="zext_ln1271_14"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:152 %matched_I_19_addr = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_19_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:153 %r_V_59 = load i8 %matched_I_19_addr

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:155 %preamble_upsampled_V_addr_7 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_14

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_7"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:156 %preamble_upsampled_V_load_7 = load i12 %preamble_upsampled_V_addr_7

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:160 %lshr_ln167_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_7, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:164 %matched_Q_19_addr = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_19_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:165 %r_V_61 = load i8 %matched_Q_19_addr

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:171 %add_ln167_8 = add i12 %i, i12 3964

]]></Node>
<StgValue><ssdm name="add_ln167_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:172 %zext_ln1271_15 = zext i12 %add_ln167_8

]]></Node>
<StgValue><ssdm name="zext_ln1271_15"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:173 %matched_I_20_addr = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_20_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:174 %r_V_63 = load i8 %matched_I_20_addr

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:176 %preamble_upsampled_V_addr_8 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_15

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_8"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:177 %preamble_upsampled_V_load_8 = load i12 %preamble_upsampled_V_addr_8

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_8"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:181 %lshr_ln167_8 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_8, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_8"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:185 %matched_Q_20_addr = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_20_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:186 %r_V_65 = load i8 %matched_Q_20_addr

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:192 %add_ln167_9 = add i12 %i, i12 3965

]]></Node>
<StgValue><ssdm name="add_ln167_9"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:193 %zext_ln1271_16 = zext i12 %add_ln167_9

]]></Node>
<StgValue><ssdm name="zext_ln1271_16"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:194 %matched_I_21_addr = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_21_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:195 %r_V_67 = load i8 %matched_I_21_addr

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:197 %preamble_upsampled_V_addr_9 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_16

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_9"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:198 %preamble_upsampled_V_load_9 = load i12 %preamble_upsampled_V_addr_9

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:202 %lshr_ln167_9 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_9, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_9"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:206 %matched_Q_21_addr = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_21_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:207 %r_V_69 = load i8 %matched_Q_21_addr

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:213 %add_ln167_10 = add i12 %i, i12 3966

]]></Node>
<StgValue><ssdm name="add_ln167_10"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:214 %zext_ln1271_17 = zext i12 %add_ln167_10

]]></Node>
<StgValue><ssdm name="zext_ln1271_17"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:215 %matched_I_22_addr = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_22_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:216 %r_V_71 = load i8 %matched_I_22_addr

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:218 %preamble_upsampled_V_addr_10 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_17

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:219 %preamble_upsampled_V_load_10 = load i12 %preamble_upsampled_V_addr_10

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_10"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:223 %lshr_ln167_s = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_10, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_s"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:227 %matched_Q_22_addr = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_22_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:228 %r_V_73 = load i8 %matched_Q_22_addr

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:234 %add_ln167_11 = add i12 %i, i12 3967

]]></Node>
<StgValue><ssdm name="add_ln167_11"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:235 %zext_ln1271_18 = zext i12 %add_ln167_11

]]></Node>
<StgValue><ssdm name="zext_ln1271_18"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:236 %matched_I_23_addr = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_23_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:237 %r_V_75 = load i8 %matched_I_23_addr

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:239 %preamble_upsampled_V_addr_11 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_11"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:240 %preamble_upsampled_V_load_11 = load i12 %preamble_upsampled_V_addr_11

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_11"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:244 %lshr_ln167_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_11, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_10"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:248 %matched_Q_23_addr = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_23_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:249 %r_V_77 = load i8 %matched_Q_23_addr

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:255 %add_ln167_12 = add i12 %i, i12 3968

]]></Node>
<StgValue><ssdm name="add_ln167_12"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:256 %zext_ln1271_19 = zext i12 %add_ln167_12

]]></Node>
<StgValue><ssdm name="zext_ln1271_19"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:257 %matched_I_24_addr = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_24_addr"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:258 %r_V_79 = load i8 %matched_I_24_addr

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:260 %preamble_upsampled_V_addr_12 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_19

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:261 %preamble_upsampled_V_load_12 = load i12 %preamble_upsampled_V_addr_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_12"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:265 %lshr_ln167_11 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_12, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_11"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:269 %matched_Q_24_addr = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_24_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:270 %r_V_81 = load i8 %matched_Q_24_addr

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:276 %add_ln167_13 = add i12 %i, i12 3969

]]></Node>
<StgValue><ssdm name="add_ln167_13"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:277 %zext_ln1271_20 = zext i12 %add_ln167_13

]]></Node>
<StgValue><ssdm name="zext_ln1271_20"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:278 %matched_I_25_addr = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_25_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:279 %r_V_83 = load i8 %matched_I_25_addr

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:281 %preamble_upsampled_V_addr_13 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_20

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_13"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:282 %preamble_upsampled_V_load_13 = load i12 %preamble_upsampled_V_addr_13

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_13"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:286 %lshr_ln167_12 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_13, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_12"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:290 %matched_Q_25_addr = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_25_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:291 %r_V_85 = load i8 %matched_Q_25_addr

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:297 %add_ln167_14 = add i12 %i, i12 3970

]]></Node>
<StgValue><ssdm name="add_ln167_14"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:298 %zext_ln1271_21 = zext i12 %add_ln167_14

]]></Node>
<StgValue><ssdm name="zext_ln1271_21"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:299 %matched_I_26_addr = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_26_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:300 %r_V_87 = load i8 %matched_I_26_addr

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:302 %preamble_upsampled_V_addr_14 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_21

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:303 %preamble_upsampled_V_load_14 = load i12 %preamble_upsampled_V_addr_14

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_14"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:307 %lshr_ln167_13 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_14, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_13"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:311 %matched_Q_26_addr = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_26_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:312 %r_V_89 = load i8 %matched_Q_26_addr

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:318 %add_ln167_15 = add i12 %i, i12 3971

]]></Node>
<StgValue><ssdm name="add_ln167_15"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:319 %zext_ln1271_22 = zext i12 %add_ln167_15

]]></Node>
<StgValue><ssdm name="zext_ln1271_22"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:320 %matched_I_27_addr = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_27_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:321 %r_V_91 = load i8 %matched_I_27_addr

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:323 %preamble_upsampled_V_addr_15 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_22

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_15"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:324 %preamble_upsampled_V_load_15 = load i12 %preamble_upsampled_V_addr_15

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_15"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:328 %lshr_ln167_14 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_15, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_14"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:332 %matched_Q_27_addr = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_27_addr"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:333 %r_V_93 = load i8 %matched_Q_27_addr

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:339 %add_ln167_16 = add i12 %i, i12 3972

]]></Node>
<StgValue><ssdm name="add_ln167_16"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:340 %zext_ln1271_23 = zext i12 %add_ln167_16

]]></Node>
<StgValue><ssdm name="zext_ln1271_23"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:341 %matched_I_28_addr = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_28_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:342 %r_V_95 = load i8 %matched_I_28_addr

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:344 %preamble_upsampled_V_addr_16 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_23

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_16"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:345 %preamble_upsampled_V_load_16 = load i12 %preamble_upsampled_V_addr_16

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_16"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:349 %lshr_ln167_15 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_16, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_15"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:353 %matched_Q_28_addr = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_28_addr"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:354 %r_V_97 = load i8 %matched_Q_28_addr

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:360 %add_ln167_17 = add i12 %i, i12 3973

]]></Node>
<StgValue><ssdm name="add_ln167_17"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:361 %zext_ln1271_24 = zext i12 %add_ln167_17

]]></Node>
<StgValue><ssdm name="zext_ln1271_24"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:362 %matched_I_29_addr = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_29_addr"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:363 %r_V_99 = load i8 %matched_I_29_addr

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:365 %preamble_upsampled_V_addr_17 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_24

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_17"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:366 %preamble_upsampled_V_load_17 = load i12 %preamble_upsampled_V_addr_17

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_17"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:370 %lshr_ln167_16 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_17, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_16"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:374 %matched_Q_29_addr = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_29_addr"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:375 %r_V_101 = load i8 %matched_Q_29_addr

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:381 %add_ln167_18 = add i12 %i, i12 3974

]]></Node>
<StgValue><ssdm name="add_ln167_18"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:382 %zext_ln1271_25 = zext i12 %add_ln167_18

]]></Node>
<StgValue><ssdm name="zext_ln1271_25"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:383 %matched_I_30_addr = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_30_addr"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:384 %r_V_103 = load i8 %matched_I_30_addr

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:386 %preamble_upsampled_V_addr_18 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_25

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_18"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:387 %preamble_upsampled_V_load_18 = load i12 %preamble_upsampled_V_addr_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_18"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:391 %lshr_ln167_17 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_18, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_17"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:395 %matched_Q_30_addr = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_30_addr"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:396 %r_V_105 = load i8 %matched_Q_30_addr

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:402 %add_ln167_19 = add i12 %i, i12 3975

]]></Node>
<StgValue><ssdm name="add_ln167_19"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:403 %zext_ln1271_26 = zext i12 %add_ln167_19

]]></Node>
<StgValue><ssdm name="zext_ln1271_26"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:404 %matched_I_31_addr = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_I_31_addr"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:405 %r_V_107 = load i8 %matched_I_31_addr

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:407 %preamble_upsampled_V_addr_19 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_26

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_19"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:408 %preamble_upsampled_V_load_19 = load i12 %preamble_upsampled_V_addr_19

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_19"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:412 %lshr_ln167_18 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_19, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_18"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:416 %matched_Q_31_addr = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln1271_7

]]></Node>
<StgValue><ssdm name="matched_Q_31_addr"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:417 %r_V_109 = load i8 %matched_Q_31_addr

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:423 %add_ln165 = add i12 %i, i12 20

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:424 %add_ln167_20 = add i12 %i, i12 3976

]]></Node>
<StgValue><ssdm name="add_ln167_20"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:425 %zext_ln1271_27 = zext i12 %add_ln167_20

]]></Node>
<StgValue><ssdm name="zext_ln1271_27"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:426 %lshr_ln1271_2 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_2"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:427 %zext_ln1271_28 = zext i7 %lshr_ln1271_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_28"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:428 %matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln1271_28

]]></Node>
<StgValue><ssdm name="matched_I_0_addr"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:429 %r_V_111 = load i8 %matched_I_0_addr

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:431 %preamble_upsampled_V_addr_20 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_27

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_20"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:432 %preamble_upsampled_V_load_20 = load i12 %preamble_upsampled_V_addr_20

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_20"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:436 %lshr_ln167_19 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_20, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_19"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:440 %matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln1271_28

]]></Node>
<StgValue><ssdm name="matched_Q_0_addr"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:441 %r_V_113 = load i8 %matched_Q_0_addr

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:447 %add_ln165_1 = add i12 %i, i12 21

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:448 %add_ln167_21 = add i12 %i, i12 3977

]]></Node>
<StgValue><ssdm name="add_ln167_21"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:449 %zext_ln1271_29 = zext i12 %add_ln167_21

]]></Node>
<StgValue><ssdm name="zext_ln1271_29"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:450 %lshr_ln1271_3 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_3"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:451 %zext_ln1271_30 = zext i7 %lshr_ln1271_3

]]></Node>
<StgValue><ssdm name="zext_ln1271_30"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:452 %matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln1271_30

]]></Node>
<StgValue><ssdm name="matched_I_1_addr"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:453 %r_V_115 = load i8 %matched_I_1_addr

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:455 %preamble_upsampled_V_addr_21 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_29

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_21"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:456 %preamble_upsampled_V_load_21 = load i12 %preamble_upsampled_V_addr_21

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_21"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:460 %lshr_ln167_20 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_21, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_20"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:464 %matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln1271_30

]]></Node>
<StgValue><ssdm name="matched_Q_1_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:465 %r_V_117 = load i8 %matched_Q_1_addr

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:471 %add_ln165_2 = add i12 %i, i12 22

]]></Node>
<StgValue><ssdm name="add_ln165_2"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:472 %add_ln167_22 = add i12 %i, i12 3978

]]></Node>
<StgValue><ssdm name="add_ln167_22"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:473 %zext_ln1271_31 = zext i12 %add_ln167_22

]]></Node>
<StgValue><ssdm name="zext_ln1271_31"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:474 %lshr_ln1271_4 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_2, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_4"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:475 %zext_ln1271_32 = zext i7 %lshr_ln1271_4

]]></Node>
<StgValue><ssdm name="zext_ln1271_32"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:476 %matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln1271_32

]]></Node>
<StgValue><ssdm name="matched_I_2_addr"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:477 %r_V_119 = load i8 %matched_I_2_addr

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:479 %preamble_upsampled_V_addr_22 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_31

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_22"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:480 %preamble_upsampled_V_load_22 = load i12 %preamble_upsampled_V_addr_22

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_22"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:484 %lshr_ln167_21 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_22, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_21"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:488 %matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln1271_32

]]></Node>
<StgValue><ssdm name="matched_Q_2_addr"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:489 %r_V_121 = load i8 %matched_Q_2_addr

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:495 %add_ln165_3 = add i12 %i, i12 23

]]></Node>
<StgValue><ssdm name="add_ln165_3"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:496 %add_ln167_23 = add i12 %i, i12 3979

]]></Node>
<StgValue><ssdm name="add_ln167_23"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:497 %zext_ln1271_33 = zext i12 %add_ln167_23

]]></Node>
<StgValue><ssdm name="zext_ln1271_33"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:498 %lshr_ln1271_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_5"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:499 %zext_ln1271_34 = zext i7 %lshr_ln1271_5

]]></Node>
<StgValue><ssdm name="zext_ln1271_34"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:500 %matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln1271_34

]]></Node>
<StgValue><ssdm name="matched_I_3_addr"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:501 %r_V_123 = load i8 %matched_I_3_addr

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:503 %preamble_upsampled_V_addr_23 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_33

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_23"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:504 %preamble_upsampled_V_load_23 = load i12 %preamble_upsampled_V_addr_23

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_23"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:508 %lshr_ln167_22 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_23, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_22"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:512 %matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln1271_34

]]></Node>
<StgValue><ssdm name="matched_Q_3_addr"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:513 %r_V_125 = load i8 %matched_Q_3_addr

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:519 %add_ln165_4 = add i12 %i, i12 24

]]></Node>
<StgValue><ssdm name="add_ln165_4"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:520 %add_ln167_24 = add i12 %i, i12 3980

]]></Node>
<StgValue><ssdm name="add_ln167_24"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:521 %zext_ln1271_35 = zext i12 %add_ln167_24

]]></Node>
<StgValue><ssdm name="zext_ln1271_35"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:522 %lshr_ln1271_6 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_4, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_6"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:523 %zext_ln1271_36 = zext i7 %lshr_ln1271_6

]]></Node>
<StgValue><ssdm name="zext_ln1271_36"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:524 %matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln1271_36

]]></Node>
<StgValue><ssdm name="matched_I_4_addr"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:525 %r_V_127 = load i8 %matched_I_4_addr

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:527 %preamble_upsampled_V_addr_24 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_35

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_24"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:528 %preamble_upsampled_V_load_24 = load i12 %preamble_upsampled_V_addr_24

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_24"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:532 %lshr_ln167_23 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_24, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_23"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:536 %matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln1271_36

]]></Node>
<StgValue><ssdm name="matched_Q_4_addr"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:537 %r_V_129 = load i8 %matched_Q_4_addr

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:543 %add_ln165_5 = add i12 %i, i12 25

]]></Node>
<StgValue><ssdm name="add_ln165_5"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:544 %add_ln167_25 = add i12 %i, i12 3981

]]></Node>
<StgValue><ssdm name="add_ln167_25"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:545 %zext_ln1271_37 = zext i12 %add_ln167_25

]]></Node>
<StgValue><ssdm name="zext_ln1271_37"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:546 %lshr_ln1271_7 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_5, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_7"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:547 %zext_ln1271_38 = zext i7 %lshr_ln1271_7

]]></Node>
<StgValue><ssdm name="zext_ln1271_38"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:548 %matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln1271_38

]]></Node>
<StgValue><ssdm name="matched_I_5_addr"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:549 %r_V_131 = load i8 %matched_I_5_addr

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:551 %preamble_upsampled_V_addr_25 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_37

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_25"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:552 %preamble_upsampled_V_load_25 = load i12 %preamble_upsampled_V_addr_25

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_25"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:556 %lshr_ln167_24 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_25, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_24"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:560 %matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln1271_38

]]></Node>
<StgValue><ssdm name="matched_Q_5_addr"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:561 %r_V_133 = load i8 %matched_Q_5_addr

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:567 %add_ln165_6 = add i12 %i, i12 26

]]></Node>
<StgValue><ssdm name="add_ln165_6"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:568 %add_ln167_26 = add i12 %i, i12 3982

]]></Node>
<StgValue><ssdm name="add_ln167_26"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:569 %zext_ln1271_39 = zext i12 %add_ln167_26

]]></Node>
<StgValue><ssdm name="zext_ln1271_39"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:570 %lshr_ln1271_8 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_6, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_8"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:571 %zext_ln1271_40 = zext i7 %lshr_ln1271_8

]]></Node>
<StgValue><ssdm name="zext_ln1271_40"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:572 %matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln1271_40

]]></Node>
<StgValue><ssdm name="matched_I_6_addr"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:573 %r_V_135 = load i8 %matched_I_6_addr

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:575 %preamble_upsampled_V_addr_26 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_39

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_26"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:576 %preamble_upsampled_V_load_26 = load i12 %preamble_upsampled_V_addr_26

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_26"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:580 %lshr_ln167_25 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_26, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_25"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:584 %matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln1271_40

]]></Node>
<StgValue><ssdm name="matched_Q_6_addr"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:585 %r_V_137 = load i8 %matched_Q_6_addr

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:591 %add_ln165_7 = add i12 %i, i12 27

]]></Node>
<StgValue><ssdm name="add_ln165_7"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:592 %add_ln167_27 = add i12 %i, i12 3983

]]></Node>
<StgValue><ssdm name="add_ln167_27"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:593 %zext_ln1271_41 = zext i12 %add_ln167_27

]]></Node>
<StgValue><ssdm name="zext_ln1271_41"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:594 %lshr_ln1271_9 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_7, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_9"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:595 %zext_ln1271_42 = zext i7 %lshr_ln1271_9

]]></Node>
<StgValue><ssdm name="zext_ln1271_42"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:596 %matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln1271_42

]]></Node>
<StgValue><ssdm name="matched_I_7_addr"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:597 %r_V_139 = load i8 %matched_I_7_addr

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:599 %preamble_upsampled_V_addr_27 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_41

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_27"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:600 %preamble_upsampled_V_load_27 = load i12 %preamble_upsampled_V_addr_27

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_27"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:604 %lshr_ln167_26 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_27, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_26"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:608 %matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln1271_42

]]></Node>
<StgValue><ssdm name="matched_Q_7_addr"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:609 %r_V_141 = load i8 %matched_Q_7_addr

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:615 %add_ln165_8 = add i12 %i, i12 28

]]></Node>
<StgValue><ssdm name="add_ln165_8"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:616 %add_ln167_28 = add i12 %i, i12 3984

]]></Node>
<StgValue><ssdm name="add_ln167_28"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:617 %zext_ln1271_43 = zext i12 %add_ln167_28

]]></Node>
<StgValue><ssdm name="zext_ln1271_43"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:618 %lshr_ln1271_s = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_8, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_s"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:619 %zext_ln1271_44 = zext i7 %lshr_ln1271_s

]]></Node>
<StgValue><ssdm name="zext_ln1271_44"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:620 %matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln1271_44

]]></Node>
<StgValue><ssdm name="matched_I_8_addr"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:621 %r_V_143 = load i8 %matched_I_8_addr

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:623 %preamble_upsampled_V_addr_28 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_43

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_28"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:624 %preamble_upsampled_V_load_28 = load i12 %preamble_upsampled_V_addr_28

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_28"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:628 %lshr_ln167_27 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_28, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_27"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:632 %matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln1271_44

]]></Node>
<StgValue><ssdm name="matched_Q_8_addr"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:633 %r_V_145 = load i8 %matched_Q_8_addr

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:639 %add_ln165_9 = add i12 %i, i12 29

]]></Node>
<StgValue><ssdm name="add_ln165_9"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:640 %add_ln167_29 = add i12 %i, i12 3985

]]></Node>
<StgValue><ssdm name="add_ln167_29"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:641 %zext_ln1271_45 = zext i12 %add_ln167_29

]]></Node>
<StgValue><ssdm name="zext_ln1271_45"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:642 %lshr_ln1271_10 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_9, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_10"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:643 %zext_ln1271_46 = zext i7 %lshr_ln1271_10

]]></Node>
<StgValue><ssdm name="zext_ln1271_46"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:644 %matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln1271_46

]]></Node>
<StgValue><ssdm name="matched_I_9_addr"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:645 %r_V_147 = load i8 %matched_I_9_addr

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:647 %preamble_upsampled_V_addr_29 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_45

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_29"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:648 %preamble_upsampled_V_load_29 = load i12 %preamble_upsampled_V_addr_29

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_29"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:652 %lshr_ln167_28 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_29, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_28"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:656 %matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln1271_46

]]></Node>
<StgValue><ssdm name="matched_Q_9_addr"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:657 %r_V_149 = load i8 %matched_Q_9_addr

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:663 %add_ln165_10 = add i12 %i, i12 30

]]></Node>
<StgValue><ssdm name="add_ln165_10"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:664 %add_ln167_30 = add i12 %i, i12 3986

]]></Node>
<StgValue><ssdm name="add_ln167_30"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:665 %zext_ln1271_47 = zext i12 %add_ln167_30

]]></Node>
<StgValue><ssdm name="zext_ln1271_47"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:666 %lshr_ln1271_11 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_10, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_11"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:667 %zext_ln1271_48 = zext i7 %lshr_ln1271_11

]]></Node>
<StgValue><ssdm name="zext_ln1271_48"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:668 %matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln1271_48

]]></Node>
<StgValue><ssdm name="matched_I_10_addr"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:669 %r_V_151 = load i8 %matched_I_10_addr

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:671 %preamble_upsampled_V_addr_30 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_47

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_30"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:672 %preamble_upsampled_V_load_30 = load i12 %preamble_upsampled_V_addr_30

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_30"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:676 %lshr_ln167_29 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_30, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_29"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:680 %matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln1271_48

]]></Node>
<StgValue><ssdm name="matched_Q_10_addr"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:681 %r_V_153 = load i8 %matched_Q_10_addr

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:687 %add_ln165_11 = add i12 %i, i12 31

]]></Node>
<StgValue><ssdm name="add_ln165_11"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:688 %add_ln167_31 = add i12 %i, i12 3987

]]></Node>
<StgValue><ssdm name="add_ln167_31"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:689 %zext_ln1271_49 = zext i12 %add_ln167_31

]]></Node>
<StgValue><ssdm name="zext_ln1271_49"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:690 %lshr_ln1271_12 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_11, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_12"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:691 %zext_ln1271_50 = zext i7 %lshr_ln1271_12

]]></Node>
<StgValue><ssdm name="zext_ln1271_50"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:692 %matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln1271_50

]]></Node>
<StgValue><ssdm name="matched_I_11_addr"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:693 %r_V_155 = load i8 %matched_I_11_addr

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:695 %preamble_upsampled_V_addr_31 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_49

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_31"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:696 %preamble_upsampled_V_load_31 = load i12 %preamble_upsampled_V_addr_31

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_31"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:700 %lshr_ln167_30 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_31, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_30"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:704 %matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln1271_50

]]></Node>
<StgValue><ssdm name="matched_Q_11_addr"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:705 %r_V_157 = load i8 %matched_Q_11_addr

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:711 %add_ln167_32 = add i12 %i, i12 3988

]]></Node>
<StgValue><ssdm name="add_ln167_32"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:712 %zext_ln1271_51 = zext i12 %add_ln167_32

]]></Node>
<StgValue><ssdm name="zext_ln1271_51"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body384.split:713 %add_ln1271 = add i7 %lshr_ln1271_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1271"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:714 %zext_ln1271_52 = zext i7 %add_ln1271

]]></Node>
<StgValue><ssdm name="zext_ln1271_52"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:715 %matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln1271_52

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:716 %r_V_159 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:718 %preamble_upsampled_V_addr_32 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_51

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_32"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:719 %preamble_upsampled_V_load_32 = load i12 %preamble_upsampled_V_addr_32

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_32"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:723 %lshr_ln167_31 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_32, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_31"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:727 %matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln1271_52

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_2"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:728 %r_V_161 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:734 %add_ln165_12 = add i12 %i, i12 33

]]></Node>
<StgValue><ssdm name="add_ln165_12"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:735 %add_ln167_33 = add i12 %i, i12 3989

]]></Node>
<StgValue><ssdm name="add_ln167_33"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:736 %zext_ln1271_53 = zext i12 %add_ln167_33

]]></Node>
<StgValue><ssdm name="zext_ln1271_53"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:737 %lshr_ln1271_13 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_12, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_13"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:738 %zext_ln1271_54 = zext i7 %lshr_ln1271_13

]]></Node>
<StgValue><ssdm name="zext_ln1271_54"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:739 %matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln1271_54

]]></Node>
<StgValue><ssdm name="matched_I_13_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:740 %r_V_163 = load i8 %matched_I_13_addr_1

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:742 %preamble_upsampled_V_addr_33 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_53

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_33"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:743 %preamble_upsampled_V_load_33 = load i12 %preamble_upsampled_V_addr_33

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_33"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:747 %lshr_ln167_32 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_33, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_32"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:751 %matched_Q_13_addr_1 = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln1271_54

]]></Node>
<StgValue><ssdm name="matched_Q_13_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:752 %r_V_165 = load i8 %matched_Q_13_addr_1

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:758 %add_ln165_13 = add i12 %i, i12 34

]]></Node>
<StgValue><ssdm name="add_ln165_13"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:759 %add_ln167_34 = add i12 %i, i12 3990

]]></Node>
<StgValue><ssdm name="add_ln167_34"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:760 %zext_ln1271_55 = zext i12 %add_ln167_34

]]></Node>
<StgValue><ssdm name="zext_ln1271_55"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:761 %lshr_ln1271_14 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_13, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_14"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:762 %zext_ln1271_56 = zext i7 %lshr_ln1271_14

]]></Node>
<StgValue><ssdm name="zext_ln1271_56"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:763 %matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln1271_56

]]></Node>
<StgValue><ssdm name="matched_I_14_addr_1"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:764 %r_V_167 = load i8 %matched_I_14_addr_1

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:766 %preamble_upsampled_V_addr_34 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_55

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_34"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:767 %preamble_upsampled_V_load_34 = load i12 %preamble_upsampled_V_addr_34

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_34"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:771 %lshr_ln167_33 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_34, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_33"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:775 %matched_Q_14_addr_1 = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln1271_56

]]></Node>
<StgValue><ssdm name="matched_Q_14_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:776 %r_V_169 = load i8 %matched_Q_14_addr_1

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:782 %add_ln165_14 = add i12 %i, i12 35

]]></Node>
<StgValue><ssdm name="add_ln165_14"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:783 %add_ln167_35 = add i12 %i, i12 3991

]]></Node>
<StgValue><ssdm name="add_ln167_35"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:784 %zext_ln1271_57 = zext i12 %add_ln167_35

]]></Node>
<StgValue><ssdm name="zext_ln1271_57"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:785 %lshr_ln1271_15 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_14, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_15"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:786 %zext_ln1271_58 = zext i7 %lshr_ln1271_15

]]></Node>
<StgValue><ssdm name="zext_ln1271_58"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:787 %matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln1271_58

]]></Node>
<StgValue><ssdm name="matched_I_15_addr_1"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:788 %r_V_171 = load i8 %matched_I_15_addr_1

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:790 %preamble_upsampled_V_addr_35 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_57

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_35"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:791 %preamble_upsampled_V_load_35 = load i12 %preamble_upsampled_V_addr_35

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_35"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:795 %lshr_ln167_34 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_35, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_34"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:799 %matched_Q_15_addr_1 = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln1271_58

]]></Node>
<StgValue><ssdm name="matched_Q_15_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:800 %r_V_173 = load i8 %matched_Q_15_addr_1

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:806 %add_ln165_15 = add i12 %i, i12 36

]]></Node>
<StgValue><ssdm name="add_ln165_15"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:807 %add_ln167_36 = add i12 %i, i12 3992

]]></Node>
<StgValue><ssdm name="add_ln167_36"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:808 %zext_ln1271_59 = zext i12 %add_ln167_36

]]></Node>
<StgValue><ssdm name="zext_ln1271_59"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:809 %lshr_ln1271_16 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_15, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_16"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:810 %zext_ln1271_60 = zext i7 %lshr_ln1271_16

]]></Node>
<StgValue><ssdm name="zext_ln1271_60"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:811 %matched_I_16_addr_1 = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln1271_60

]]></Node>
<StgValue><ssdm name="matched_I_16_addr_1"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:812 %r_V_175 = load i8 %matched_I_16_addr_1

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:814 %preamble_upsampled_V_addr_36 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_59

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_36"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:815 %preamble_upsampled_V_load_36 = load i12 %preamble_upsampled_V_addr_36

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_36"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:819 %lshr_ln167_35 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_36, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_35"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:823 %matched_Q_16_addr_1 = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln1271_60

]]></Node>
<StgValue><ssdm name="matched_Q_16_addr_1"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:824 %r_V_177 = load i8 %matched_Q_16_addr_1

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:830 %add_ln165_16 = add i12 %i, i12 37

]]></Node>
<StgValue><ssdm name="add_ln165_16"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:831 %add_ln167_37 = add i12 %i, i12 3993

]]></Node>
<StgValue><ssdm name="add_ln167_37"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:832 %zext_ln1271_61 = zext i12 %add_ln167_37

]]></Node>
<StgValue><ssdm name="zext_ln1271_61"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:833 %lshr_ln1271_17 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_16, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_17"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:834 %zext_ln1271_62 = zext i7 %lshr_ln1271_17

]]></Node>
<StgValue><ssdm name="zext_ln1271_62"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:835 %matched_I_17_addr_1 = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln1271_62

]]></Node>
<StgValue><ssdm name="matched_I_17_addr_1"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:836 %r_V_179 = load i8 %matched_I_17_addr_1

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:838 %preamble_upsampled_V_addr_37 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_61

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_37"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:839 %preamble_upsampled_V_load_37 = load i12 %preamble_upsampled_V_addr_37

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_37"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:843 %lshr_ln167_36 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_37, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_36"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:847 %matched_Q_17_addr_1 = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln1271_62

]]></Node>
<StgValue><ssdm name="matched_Q_17_addr_1"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:848 %r_V_181 = load i8 %matched_Q_17_addr_1

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:854 %add_ln165_17 = add i12 %i, i12 38

]]></Node>
<StgValue><ssdm name="add_ln165_17"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:855 %add_ln167_38 = add i12 %i, i12 3994

]]></Node>
<StgValue><ssdm name="add_ln167_38"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:856 %zext_ln1271_63 = zext i12 %add_ln167_38

]]></Node>
<StgValue><ssdm name="zext_ln1271_63"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:857 %lshr_ln1271_18 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_17, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_18"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:858 %zext_ln1271_64 = zext i7 %lshr_ln1271_18

]]></Node>
<StgValue><ssdm name="zext_ln1271_64"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:859 %matched_I_18_addr_1 = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln1271_64

]]></Node>
<StgValue><ssdm name="matched_I_18_addr_1"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:860 %r_V_183 = load i8 %matched_I_18_addr_1

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:862 %preamble_upsampled_V_addr_38 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_63

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_38"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:863 %preamble_upsampled_V_load_38 = load i12 %preamble_upsampled_V_addr_38

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_38"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:867 %lshr_ln167_37 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_38, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_37"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:871 %matched_Q_18_addr_1 = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln1271_64

]]></Node>
<StgValue><ssdm name="matched_Q_18_addr_1"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:872 %r_V_185 = load i8 %matched_Q_18_addr_1

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:878 %add_ln165_18 = add i12 %i, i12 39

]]></Node>
<StgValue><ssdm name="add_ln165_18"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:879 %add_ln167_39 = add i12 %i, i12 3995

]]></Node>
<StgValue><ssdm name="add_ln167_39"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:880 %zext_ln1271_65 = zext i12 %add_ln167_39

]]></Node>
<StgValue><ssdm name="zext_ln1271_65"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:881 %lshr_ln1271_19 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_18, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_19"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:882 %zext_ln1271_66 = zext i7 %lshr_ln1271_19

]]></Node>
<StgValue><ssdm name="zext_ln1271_66"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:883 %matched_I_19_addr_1 = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln1271_66

]]></Node>
<StgValue><ssdm name="matched_I_19_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:884 %r_V_187 = load i8 %matched_I_19_addr_1

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:886 %preamble_upsampled_V_addr_39 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_65

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_39"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:887 %preamble_upsampled_V_load_39 = load i12 %preamble_upsampled_V_addr_39

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_39"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:891 %lshr_ln167_38 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_39, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_38"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:895 %matched_Q_19_addr_1 = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln1271_66

]]></Node>
<StgValue><ssdm name="matched_Q_19_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:896 %r_V_189 = load i8 %matched_Q_19_addr_1

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:902 %add_ln165_19 = add i12 %i, i12 40

]]></Node>
<StgValue><ssdm name="add_ln165_19"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:903 %add_ln167_40 = add i12 %i, i12 3996

]]></Node>
<StgValue><ssdm name="add_ln167_40"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:904 %zext_ln1271_67 = zext i12 %add_ln167_40

]]></Node>
<StgValue><ssdm name="zext_ln1271_67"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:905 %lshr_ln1271_20 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_19, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_20"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:906 %zext_ln1271_68 = zext i7 %lshr_ln1271_20

]]></Node>
<StgValue><ssdm name="zext_ln1271_68"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:907 %matched_I_20_addr_1 = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln1271_68

]]></Node>
<StgValue><ssdm name="matched_I_20_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:908 %r_V_191 = load i8 %matched_I_20_addr_1

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:910 %preamble_upsampled_V_addr_40 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_67

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_40"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:911 %preamble_upsampled_V_load_40 = load i12 %preamble_upsampled_V_addr_40

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_40"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:915 %lshr_ln167_39 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_40, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_39"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:919 %matched_Q_20_addr_1 = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln1271_68

]]></Node>
<StgValue><ssdm name="matched_Q_20_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:920 %r_V_193 = load i8 %matched_Q_20_addr_1

]]></Node>
<StgValue><ssdm name="r_V_193"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:926 %add_ln165_20 = add i12 %i, i12 41

]]></Node>
<StgValue><ssdm name="add_ln165_20"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:927 %add_ln167_41 = add i12 %i, i12 3997

]]></Node>
<StgValue><ssdm name="add_ln167_41"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:928 %zext_ln1271_69 = zext i12 %add_ln167_41

]]></Node>
<StgValue><ssdm name="zext_ln1271_69"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:929 %lshr_ln1271_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_20, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_21"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:930 %zext_ln1271_70 = zext i7 %lshr_ln1271_21

]]></Node>
<StgValue><ssdm name="zext_ln1271_70"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:931 %matched_I_21_addr_1 = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln1271_70

]]></Node>
<StgValue><ssdm name="matched_I_21_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:932 %r_V_195 = load i8 %matched_I_21_addr_1

]]></Node>
<StgValue><ssdm name="r_V_195"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:934 %preamble_upsampled_V_addr_41 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_69

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_41"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:935 %preamble_upsampled_V_load_41 = load i12 %preamble_upsampled_V_addr_41

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_41"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:939 %lshr_ln167_40 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_41, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_40"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:943 %matched_Q_21_addr_1 = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln1271_70

]]></Node>
<StgValue><ssdm name="matched_Q_21_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:944 %r_V_197 = load i8 %matched_Q_21_addr_1

]]></Node>
<StgValue><ssdm name="r_V_197"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:950 %add_ln165_21 = add i12 %i, i12 42

]]></Node>
<StgValue><ssdm name="add_ln165_21"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:951 %add_ln167_42 = add i12 %i, i12 3998

]]></Node>
<StgValue><ssdm name="add_ln167_42"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:952 %zext_ln1271_71 = zext i12 %add_ln167_42

]]></Node>
<StgValue><ssdm name="zext_ln1271_71"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:953 %lshr_ln1271_22 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_21, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_22"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:954 %zext_ln1271_72 = zext i7 %lshr_ln1271_22

]]></Node>
<StgValue><ssdm name="zext_ln1271_72"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:955 %matched_I_22_addr_1 = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln1271_72

]]></Node>
<StgValue><ssdm name="matched_I_22_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:956 %r_V_199 = load i8 %matched_I_22_addr_1

]]></Node>
<StgValue><ssdm name="r_V_199"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:958 %preamble_upsampled_V_addr_42 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_71

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_42"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:959 %preamble_upsampled_V_load_42 = load i12 %preamble_upsampled_V_addr_42

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_42"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:963 %lshr_ln167_41 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_42, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_41"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:967 %matched_Q_22_addr_1 = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln1271_72

]]></Node>
<StgValue><ssdm name="matched_Q_22_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:968 %r_V_201 = load i8 %matched_Q_22_addr_1

]]></Node>
<StgValue><ssdm name="r_V_201"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:974 %add_ln165_22 = add i12 %i, i12 43

]]></Node>
<StgValue><ssdm name="add_ln165_22"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:975 %add_ln167_43 = add i12 %i, i12 3999

]]></Node>
<StgValue><ssdm name="add_ln167_43"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:976 %zext_ln1271_73 = zext i12 %add_ln167_43

]]></Node>
<StgValue><ssdm name="zext_ln1271_73"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:977 %lshr_ln1271_23 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_22, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_23"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:978 %zext_ln1271_74 = zext i7 %lshr_ln1271_23

]]></Node>
<StgValue><ssdm name="zext_ln1271_74"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:979 %matched_I_23_addr_1 = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln1271_74

]]></Node>
<StgValue><ssdm name="matched_I_23_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:980 %r_V_203 = load i8 %matched_I_23_addr_1

]]></Node>
<StgValue><ssdm name="r_V_203"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:982 %preamble_upsampled_V_addr_43 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_73

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_43"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:983 %preamble_upsampled_V_load_43 = load i12 %preamble_upsampled_V_addr_43

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_43"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:987 %lshr_ln167_42 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_43, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_42"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:991 %matched_Q_23_addr_1 = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln1271_74

]]></Node>
<StgValue><ssdm name="matched_Q_23_addr_1"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:992 %r_V_205 = load i8 %matched_Q_23_addr_1

]]></Node>
<StgValue><ssdm name="r_V_205"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:998 %add_ln165_23 = add i12 %i, i12 44

]]></Node>
<StgValue><ssdm name="add_ln165_23"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:999 %add_ln167_44 = add i12 %i, i12 4000

]]></Node>
<StgValue><ssdm name="add_ln167_44"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1000 %zext_ln1271_75 = zext i12 %add_ln167_44

]]></Node>
<StgValue><ssdm name="zext_ln1271_75"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1001 %lshr_ln1271_24 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_23, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_24"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1002 %zext_ln1271_76 = zext i7 %lshr_ln1271_24

]]></Node>
<StgValue><ssdm name="zext_ln1271_76"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1003 %matched_I_24_addr_1 = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln1271_76

]]></Node>
<StgValue><ssdm name="matched_I_24_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1004 %r_V_207 = load i8 %matched_I_24_addr_1

]]></Node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1006 %preamble_upsampled_V_addr_44 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_75

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_44"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1007 %preamble_upsampled_V_load_44 = load i12 %preamble_upsampled_V_addr_44

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_44"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1011 %lshr_ln167_43 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_44, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_43"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1015 %matched_Q_24_addr_1 = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln1271_76

]]></Node>
<StgValue><ssdm name="matched_Q_24_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1016 %r_V_209 = load i8 %matched_Q_24_addr_1

]]></Node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1022 %add_ln165_24 = add i12 %i, i12 45

]]></Node>
<StgValue><ssdm name="add_ln165_24"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1023 %add_ln167_45 = add i12 %i, i12 4001

]]></Node>
<StgValue><ssdm name="add_ln167_45"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1024 %zext_ln1271_77 = zext i12 %add_ln167_45

]]></Node>
<StgValue><ssdm name="zext_ln1271_77"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1025 %lshr_ln1271_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_24, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_25"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1026 %zext_ln1271_78 = zext i7 %lshr_ln1271_25

]]></Node>
<StgValue><ssdm name="zext_ln1271_78"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1027 %matched_I_25_addr_1 = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln1271_78

]]></Node>
<StgValue><ssdm name="matched_I_25_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1028 %r_V_211 = load i8 %matched_I_25_addr_1

]]></Node>
<StgValue><ssdm name="r_V_211"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1030 %preamble_upsampled_V_addr_45 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_77

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_45"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1031 %preamble_upsampled_V_load_45 = load i12 %preamble_upsampled_V_addr_45

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_45"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1035 %lshr_ln167_44 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_45, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_44"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1039 %matched_Q_25_addr_1 = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln1271_78

]]></Node>
<StgValue><ssdm name="matched_Q_25_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1040 %r_V_213 = load i8 %matched_Q_25_addr_1

]]></Node>
<StgValue><ssdm name="r_V_213"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1046 %add_ln165_25 = add i12 %i, i12 46

]]></Node>
<StgValue><ssdm name="add_ln165_25"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1047 %add_ln167_46 = add i12 %i, i12 4002

]]></Node>
<StgValue><ssdm name="add_ln167_46"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1048 %zext_ln1271_79 = zext i12 %add_ln167_46

]]></Node>
<StgValue><ssdm name="zext_ln1271_79"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1049 %lshr_ln1271_26 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_25, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_26"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1050 %zext_ln1271_80 = zext i7 %lshr_ln1271_26

]]></Node>
<StgValue><ssdm name="zext_ln1271_80"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1051 %matched_I_26_addr_1 = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln1271_80

]]></Node>
<StgValue><ssdm name="matched_I_26_addr_1"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1052 %r_V_215 = load i8 %matched_I_26_addr_1

]]></Node>
<StgValue><ssdm name="r_V_215"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1054 %preamble_upsampled_V_addr_46 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_79

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_46"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1055 %preamble_upsampled_V_load_46 = load i12 %preamble_upsampled_V_addr_46

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_46"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1059 %lshr_ln167_45 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_46, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_45"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1063 %matched_Q_26_addr_1 = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln1271_80

]]></Node>
<StgValue><ssdm name="matched_Q_26_addr_1"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1064 %r_V_217 = load i8 %matched_Q_26_addr_1

]]></Node>
<StgValue><ssdm name="r_V_217"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1070 %add_ln165_26 = add i12 %i, i12 47

]]></Node>
<StgValue><ssdm name="add_ln165_26"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1071 %add_ln167_47 = add i12 %i, i12 4003

]]></Node>
<StgValue><ssdm name="add_ln167_47"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1072 %zext_ln1271_81 = zext i12 %add_ln167_47

]]></Node>
<StgValue><ssdm name="zext_ln1271_81"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1073 %lshr_ln1271_27 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_26, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_27"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1074 %zext_ln1271_82 = zext i7 %lshr_ln1271_27

]]></Node>
<StgValue><ssdm name="zext_ln1271_82"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1075 %matched_I_27_addr_1 = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln1271_82

]]></Node>
<StgValue><ssdm name="matched_I_27_addr_1"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1076 %r_V_219 = load i8 %matched_I_27_addr_1

]]></Node>
<StgValue><ssdm name="r_V_219"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1078 %preamble_upsampled_V_addr_47 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_81

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_47"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1079 %preamble_upsampled_V_load_47 = load i12 %preamble_upsampled_V_addr_47

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_47"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1083 %lshr_ln167_46 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_47, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_46"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1087 %matched_Q_27_addr_1 = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln1271_82

]]></Node>
<StgValue><ssdm name="matched_Q_27_addr_1"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1088 %r_V_221 = load i8 %matched_Q_27_addr_1

]]></Node>
<StgValue><ssdm name="r_V_221"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1094 %add_ln165_27 = add i12 %i, i12 48

]]></Node>
<StgValue><ssdm name="add_ln165_27"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1095 %add_ln167_48 = add i12 %i, i12 4004

]]></Node>
<StgValue><ssdm name="add_ln167_48"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1096 %zext_ln1271_83 = zext i12 %add_ln167_48

]]></Node>
<StgValue><ssdm name="zext_ln1271_83"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1097 %lshr_ln1271_28 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_27, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_28"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1098 %zext_ln1271_84 = zext i7 %lshr_ln1271_28

]]></Node>
<StgValue><ssdm name="zext_ln1271_84"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1099 %matched_I_28_addr_1 = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln1271_84

]]></Node>
<StgValue><ssdm name="matched_I_28_addr_1"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1100 %r_V_223 = load i8 %matched_I_28_addr_1

]]></Node>
<StgValue><ssdm name="r_V_223"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1102 %preamble_upsampled_V_addr_48 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_83

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_48"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1103 %preamble_upsampled_V_load_48 = load i12 %preamble_upsampled_V_addr_48

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_48"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1107 %lshr_ln167_47 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_48, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_47"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1111 %matched_Q_28_addr_1 = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln1271_84

]]></Node>
<StgValue><ssdm name="matched_Q_28_addr_1"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1112 %r_V_225 = load i8 %matched_Q_28_addr_1

]]></Node>
<StgValue><ssdm name="r_V_225"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1118 %add_ln165_28 = add i12 %i, i12 49

]]></Node>
<StgValue><ssdm name="add_ln165_28"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1119 %add_ln167_49 = add i12 %i, i12 4005

]]></Node>
<StgValue><ssdm name="add_ln167_49"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1120 %zext_ln1271_85 = zext i12 %add_ln167_49

]]></Node>
<StgValue><ssdm name="zext_ln1271_85"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1121 %lshr_ln1271_29 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_28, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_29"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1122 %zext_ln1271_86 = zext i7 %lshr_ln1271_29

]]></Node>
<StgValue><ssdm name="zext_ln1271_86"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1123 %matched_I_29_addr_1 = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln1271_86

]]></Node>
<StgValue><ssdm name="matched_I_29_addr_1"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1124 %r_V_227 = load i8 %matched_I_29_addr_1

]]></Node>
<StgValue><ssdm name="r_V_227"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1126 %preamble_upsampled_V_addr_49 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_85

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_49"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1127 %preamble_upsampled_V_load_49 = load i12 %preamble_upsampled_V_addr_49

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_49"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1131 %lshr_ln167_48 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_49, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_48"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1135 %matched_Q_29_addr_1 = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln1271_86

]]></Node>
<StgValue><ssdm name="matched_Q_29_addr_1"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1136 %r_V_229 = load i8 %matched_Q_29_addr_1

]]></Node>
<StgValue><ssdm name="r_V_229"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1142 %add_ln165_29 = add i12 %i, i12 50

]]></Node>
<StgValue><ssdm name="add_ln165_29"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1143 %add_ln167_50 = add i12 %i, i12 4006

]]></Node>
<StgValue><ssdm name="add_ln167_50"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1144 %zext_ln1271_87 = zext i12 %add_ln167_50

]]></Node>
<StgValue><ssdm name="zext_ln1271_87"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1145 %lshr_ln1271_30 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_29, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_30"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1146 %zext_ln1271_88 = zext i7 %lshr_ln1271_30

]]></Node>
<StgValue><ssdm name="zext_ln1271_88"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1147 %matched_I_30_addr_1 = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln1271_88

]]></Node>
<StgValue><ssdm name="matched_I_30_addr_1"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1148 %r_V_231 = load i8 %matched_I_30_addr_1

]]></Node>
<StgValue><ssdm name="r_V_231"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1150 %preamble_upsampled_V_addr_50 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_87

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_50"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1151 %preamble_upsampled_V_load_50 = load i12 %preamble_upsampled_V_addr_50

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_50"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1155 %lshr_ln167_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_50, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_49"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1159 %matched_Q_30_addr_1 = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln1271_88

]]></Node>
<StgValue><ssdm name="matched_Q_30_addr_1"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1160 %r_V_233 = load i8 %matched_Q_30_addr_1

]]></Node>
<StgValue><ssdm name="r_V_233"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1166 %add_ln165_30 = add i12 %i, i12 51

]]></Node>
<StgValue><ssdm name="add_ln165_30"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1167 %add_ln167_51 = add i12 %i, i12 4007

]]></Node>
<StgValue><ssdm name="add_ln167_51"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1168 %zext_ln1271_89 = zext i12 %add_ln167_51

]]></Node>
<StgValue><ssdm name="zext_ln1271_89"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1169 %lshr_ln1271_31 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_30, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_31"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1170 %zext_ln1271_90 = zext i7 %lshr_ln1271_31

]]></Node>
<StgValue><ssdm name="zext_ln1271_90"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1171 %matched_I_31_addr_1 = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln1271_90

]]></Node>
<StgValue><ssdm name="matched_I_31_addr_1"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1172 %r_V_235 = load i8 %matched_I_31_addr_1

]]></Node>
<StgValue><ssdm name="r_V_235"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1174 %preamble_upsampled_V_addr_51 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_89

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_51"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1175 %preamble_upsampled_V_load_51 = load i12 %preamble_upsampled_V_addr_51

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_51"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1179 %lshr_ln167_50 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_51, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_50"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1183 %matched_Q_31_addr_1 = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln1271_90

]]></Node>
<StgValue><ssdm name="matched_Q_31_addr_1"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1184 %r_V_237 = load i8 %matched_Q_31_addr_1

]]></Node>
<StgValue><ssdm name="r_V_237"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1190 %add_ln165_31 = add i12 %i, i12 52

]]></Node>
<StgValue><ssdm name="add_ln165_31"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1191 %add_ln167_52 = add i12 %i, i12 4008

]]></Node>
<StgValue><ssdm name="add_ln167_52"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1192 %zext_ln1271_91 = zext i12 %add_ln167_52

]]></Node>
<StgValue><ssdm name="zext_ln1271_91"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1193 %lshr_ln1271_32 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_31, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_32"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1194 %zext_ln1271_92 = zext i7 %lshr_ln1271_32

]]></Node>
<StgValue><ssdm name="zext_ln1271_92"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1195 %matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln1271_92

]]></Node>
<StgValue><ssdm name="matched_I_0_addr_1"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1196 %r_V_239 = load i8 %matched_I_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_239"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1198 %preamble_upsampled_V_addr_52 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_91

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_52"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1199 %preamble_upsampled_V_load_52 = load i12 %preamble_upsampled_V_addr_52

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_52"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1203 %lshr_ln167_51 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_52, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_51"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1207 %matched_Q_0_addr_1 = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln1271_92

]]></Node>
<StgValue><ssdm name="matched_Q_0_addr_1"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1208 %r_V_241 = load i8 %matched_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_241"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1214 %add_ln165_32 = add i12 %i, i12 53

]]></Node>
<StgValue><ssdm name="add_ln165_32"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1215 %add_ln167_53 = add i12 %i, i12 4009

]]></Node>
<StgValue><ssdm name="add_ln167_53"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1216 %zext_ln1271_93 = zext i12 %add_ln167_53

]]></Node>
<StgValue><ssdm name="zext_ln1271_93"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1217 %lshr_ln1271_33 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_32, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_33"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1218 %zext_ln1271_94 = zext i7 %lshr_ln1271_33

]]></Node>
<StgValue><ssdm name="zext_ln1271_94"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1219 %matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln1271_94

]]></Node>
<StgValue><ssdm name="matched_I_1_addr_1"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1220 %r_V_243 = load i8 %matched_I_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_243"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1222 %preamble_upsampled_V_addr_53 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_93

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_53"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1223 %preamble_upsampled_V_load_53 = load i12 %preamble_upsampled_V_addr_53

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_53"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1227 %lshr_ln167_52 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_53, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_52"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1231 %matched_Q_1_addr_1 = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln1271_94

]]></Node>
<StgValue><ssdm name="matched_Q_1_addr_1"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1232 %r_V_245 = load i8 %matched_Q_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_245"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1238 %add_ln165_33 = add i12 %i, i12 54

]]></Node>
<StgValue><ssdm name="add_ln165_33"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1239 %add_ln167_54 = add i12 %i, i12 4010

]]></Node>
<StgValue><ssdm name="add_ln167_54"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1240 %zext_ln1271_95 = zext i12 %add_ln167_54

]]></Node>
<StgValue><ssdm name="zext_ln1271_95"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1241 %lshr_ln1271_34 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_33, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_34"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1242 %zext_ln1271_96 = zext i7 %lshr_ln1271_34

]]></Node>
<StgValue><ssdm name="zext_ln1271_96"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1243 %matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln1271_96

]]></Node>
<StgValue><ssdm name="matched_I_2_addr_1"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1244 %r_V_247 = load i8 %matched_I_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_247"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1246 %preamble_upsampled_V_addr_54 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_95

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_54"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1247 %preamble_upsampled_V_load_54 = load i12 %preamble_upsampled_V_addr_54

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_54"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1251 %lshr_ln167_53 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_54, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_53"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1255 %matched_Q_2_addr_1 = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln1271_96

]]></Node>
<StgValue><ssdm name="matched_Q_2_addr_1"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1256 %r_V_249 = load i8 %matched_Q_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_249"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1262 %add_ln165_34 = add i12 %i, i12 55

]]></Node>
<StgValue><ssdm name="add_ln165_34"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1263 %add_ln167_55 = add i12 %i, i12 4011

]]></Node>
<StgValue><ssdm name="add_ln167_55"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1264 %zext_ln1271_97 = zext i12 %add_ln167_55

]]></Node>
<StgValue><ssdm name="zext_ln1271_97"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1265 %lshr_ln1271_35 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_34, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_35"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1266 %zext_ln1271_98 = zext i7 %lshr_ln1271_35

]]></Node>
<StgValue><ssdm name="zext_ln1271_98"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1267 %matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln1271_98

]]></Node>
<StgValue><ssdm name="matched_I_3_addr_1"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1268 %r_V_251 = load i8 %matched_I_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_251"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1270 %preamble_upsampled_V_addr_55 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_97

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_55"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1271 %preamble_upsampled_V_load_55 = load i12 %preamble_upsampled_V_addr_55

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_55"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1275 %lshr_ln167_54 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_55, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_54"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1279 %matched_Q_3_addr_1 = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln1271_98

]]></Node>
<StgValue><ssdm name="matched_Q_3_addr_1"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1280 %r_V_253 = load i8 %matched_Q_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_253"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1286 %add_ln165_35 = add i12 %i, i12 56

]]></Node>
<StgValue><ssdm name="add_ln165_35"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1287 %add_ln167_56 = add i12 %i, i12 4012

]]></Node>
<StgValue><ssdm name="add_ln167_56"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1288 %zext_ln1271_99 = zext i12 %add_ln167_56

]]></Node>
<StgValue><ssdm name="zext_ln1271_99"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1289 %lshr_ln1271_36 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_35, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_36"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1290 %zext_ln1271_100 = zext i7 %lshr_ln1271_36

]]></Node>
<StgValue><ssdm name="zext_ln1271_100"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1291 %matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln1271_100

]]></Node>
<StgValue><ssdm name="matched_I_4_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1292 %r_V_255 = load i8 %matched_I_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_255"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1294 %preamble_upsampled_V_addr_56 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_99

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_56"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1295 %preamble_upsampled_V_load_56 = load i12 %preamble_upsampled_V_addr_56

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_56"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1299 %lshr_ln167_55 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_56, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_55"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1303 %matched_Q_4_addr_1 = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln1271_100

]]></Node>
<StgValue><ssdm name="matched_Q_4_addr_1"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1304 %r_V_257 = load i8 %matched_Q_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1310 %add_ln165_36 = add i12 %i, i12 57

]]></Node>
<StgValue><ssdm name="add_ln165_36"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1311 %add_ln167_57 = add i12 %i, i12 4013

]]></Node>
<StgValue><ssdm name="add_ln167_57"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1312 %zext_ln1271_101 = zext i12 %add_ln167_57

]]></Node>
<StgValue><ssdm name="zext_ln1271_101"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1313 %lshr_ln1271_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_36, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_37"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1314 %zext_ln1271_102 = zext i7 %lshr_ln1271_37

]]></Node>
<StgValue><ssdm name="zext_ln1271_102"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1315 %matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln1271_102

]]></Node>
<StgValue><ssdm name="matched_I_5_addr_1"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1316 %r_V_259 = load i8 %matched_I_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1318 %preamble_upsampled_V_addr_57 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_101

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_57"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1319 %preamble_upsampled_V_load_57 = load i12 %preamble_upsampled_V_addr_57

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_57"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1323 %lshr_ln167_56 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_57, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_56"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1327 %matched_Q_5_addr_1 = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln1271_102

]]></Node>
<StgValue><ssdm name="matched_Q_5_addr_1"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1328 %r_V_261 = load i8 %matched_Q_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1334 %add_ln165_37 = add i12 %i, i12 58

]]></Node>
<StgValue><ssdm name="add_ln165_37"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1335 %add_ln167_58 = add i12 %i, i12 4014

]]></Node>
<StgValue><ssdm name="add_ln167_58"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1336 %zext_ln1271_103 = zext i12 %add_ln167_58

]]></Node>
<StgValue><ssdm name="zext_ln1271_103"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1337 %lshr_ln1271_38 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_37, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_38"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1338 %zext_ln1271_104 = zext i7 %lshr_ln1271_38

]]></Node>
<StgValue><ssdm name="zext_ln1271_104"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1339 %matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln1271_104

]]></Node>
<StgValue><ssdm name="matched_I_6_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1340 %r_V_263 = load i8 %matched_I_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1342 %preamble_upsampled_V_addr_58 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_103

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_58"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1343 %preamble_upsampled_V_load_58 = load i12 %preamble_upsampled_V_addr_58

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_58"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1347 %lshr_ln167_57 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_58, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_57"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1351 %matched_Q_6_addr_1 = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln1271_104

]]></Node>
<StgValue><ssdm name="matched_Q_6_addr_1"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1352 %r_V_265 = load i8 %matched_Q_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1358 %add_ln165_38 = add i12 %i, i12 59

]]></Node>
<StgValue><ssdm name="add_ln165_38"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1359 %add_ln167_59 = add i12 %i, i12 4015

]]></Node>
<StgValue><ssdm name="add_ln167_59"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1360 %zext_ln1271_105 = zext i12 %add_ln167_59

]]></Node>
<StgValue><ssdm name="zext_ln1271_105"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1361 %lshr_ln1271_39 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_38, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_39"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1362 %zext_ln1271_106 = zext i7 %lshr_ln1271_39

]]></Node>
<StgValue><ssdm name="zext_ln1271_106"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1363 %matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln1271_106

]]></Node>
<StgValue><ssdm name="matched_I_7_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1364 %r_V_267 = load i8 %matched_I_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1366 %preamble_upsampled_V_addr_59 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_105

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_59"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1367 %preamble_upsampled_V_load_59 = load i12 %preamble_upsampled_V_addr_59

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_59"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1371 %lshr_ln167_58 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_59, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_58"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1375 %matched_Q_7_addr_1 = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln1271_106

]]></Node>
<StgValue><ssdm name="matched_Q_7_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1376 %r_V_269 = load i8 %matched_Q_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1382 %add_ln165_39 = add i12 %i, i12 60

]]></Node>
<StgValue><ssdm name="add_ln165_39"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1383 %add_ln167_60 = add i12 %i, i12 4016

]]></Node>
<StgValue><ssdm name="add_ln167_60"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1384 %zext_ln1271_107 = zext i12 %add_ln167_60

]]></Node>
<StgValue><ssdm name="zext_ln1271_107"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1385 %lshr_ln1271_40 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_39, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_40"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1386 %zext_ln1271_108 = zext i7 %lshr_ln1271_40

]]></Node>
<StgValue><ssdm name="zext_ln1271_108"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1387 %matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln1271_108

]]></Node>
<StgValue><ssdm name="matched_I_8_addr_1"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1388 %r_V_271 = load i8 %matched_I_8_addr_1

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1390 %preamble_upsampled_V_addr_60 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_107

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_60"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1391 %preamble_upsampled_V_load_60 = load i12 %preamble_upsampled_V_addr_60

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_60"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1395 %lshr_ln167_59 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_60, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_59"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1399 %matched_Q_8_addr_1 = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln1271_108

]]></Node>
<StgValue><ssdm name="matched_Q_8_addr_1"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1400 %r_V_273 = load i8 %matched_Q_8_addr_1

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1406 %add_ln165_40 = add i12 %i, i12 61

]]></Node>
<StgValue><ssdm name="add_ln165_40"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1407 %add_ln167_61 = add i12 %i, i12 4017

]]></Node>
<StgValue><ssdm name="add_ln167_61"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1408 %zext_ln1271_109 = zext i12 %add_ln167_61

]]></Node>
<StgValue><ssdm name="zext_ln1271_109"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1409 %lshr_ln1271_41 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_40, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_41"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1410 %zext_ln1271_110 = zext i7 %lshr_ln1271_41

]]></Node>
<StgValue><ssdm name="zext_ln1271_110"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1411 %matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln1271_110

]]></Node>
<StgValue><ssdm name="matched_I_9_addr_1"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1412 %r_V_275 = load i8 %matched_I_9_addr_1

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1414 %preamble_upsampled_V_addr_61 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_109

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_61"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1415 %preamble_upsampled_V_load_61 = load i12 %preamble_upsampled_V_addr_61

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_61"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1419 %lshr_ln167_60 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_61, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_60"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1423 %matched_Q_9_addr_1 = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln1271_110

]]></Node>
<StgValue><ssdm name="matched_Q_9_addr_1"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1424 %r_V_277 = load i8 %matched_Q_9_addr_1

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1430 %add_ln165_41 = add i12 %i, i12 62

]]></Node>
<StgValue><ssdm name="add_ln165_41"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1431 %add_ln167_62 = add i12 %i, i12 4018

]]></Node>
<StgValue><ssdm name="add_ln167_62"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1432 %zext_ln1271_111 = zext i12 %add_ln167_62

]]></Node>
<StgValue><ssdm name="zext_ln1271_111"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1433 %lshr_ln1271_42 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_41, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_42"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1434 %zext_ln1271_112 = zext i7 %lshr_ln1271_42

]]></Node>
<StgValue><ssdm name="zext_ln1271_112"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1435 %matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln1271_112

]]></Node>
<StgValue><ssdm name="matched_I_10_addr_1"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1436 %r_V_279 = load i8 %matched_I_10_addr_1

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1438 %preamble_upsampled_V_addr_62 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_111

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_62"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1439 %preamble_upsampled_V_load_62 = load i12 %preamble_upsampled_V_addr_62

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_62"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1443 %lshr_ln167_61 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_62, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_61"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1447 %matched_Q_10_addr_1 = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln1271_112

]]></Node>
<StgValue><ssdm name="matched_Q_10_addr_1"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1448 %r_V_281 = load i8 %matched_Q_10_addr_1

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1454 %add_ln165_42 = add i12 %i, i12 63

]]></Node>
<StgValue><ssdm name="add_ln165_42"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1455 %add_ln167_63 = add i12 %i, i12 4019

]]></Node>
<StgValue><ssdm name="add_ln167_63"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="12">
<![CDATA[
for.body384.split:1456 %zext_ln1271_113 = zext i12 %add_ln167_63

]]></Node>
<StgValue><ssdm name="zext_ln1271_113"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1457 %lshr_ln1271_43 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln165_42, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln1271_43"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="7">
<![CDATA[
for.body384.split:1458 %zext_ln1271_114 = zext i7 %lshr_ln1271_43

]]></Node>
<StgValue><ssdm name="zext_ln1271_114"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1459 %matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln1271_114

]]></Node>
<StgValue><ssdm name="matched_I_11_addr_1"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1460 %r_V_283 = load i8 %matched_I_11_addr_1

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1462 %preamble_upsampled_V_addr_63 = getelementptr i16 %preamble_upsampled_V, i64 0, i64 %zext_ln1271_113

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_addr_63"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1463 %preamble_upsampled_V_load_63 = load i12 %preamble_upsampled_V_addr_63

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_63"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1467 %lshr_ln167_62 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln167_63, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln167_62"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1471 %matched_Q_11_addr_1 = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln1271_114

]]></Node>
<StgValue><ssdm name="matched_Q_11_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1472 %r_V_285 = load i8 %matched_Q_11_addr_1

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body384.split:1478 %add_ln165_43 = add i12 %i, i12 64

]]></Node>
<StgValue><ssdm name="add_ln165_43"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body384.split:1479 %store_ln165 = store i12 %add_ln165_43, i12 %i_10

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="727" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:6 %r_V = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:7 %sext_ln1270 = sext i18 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:9 %preamble_upsampled_V_load = load i12 %preamble_upsampled_V_addr

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:10 %sext_ln1273_8 = sext i16 %preamble_upsampled_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:11 %r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:18 %r_V_33 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:19 %sext_ln1270_16 = sext i18 %r_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1270_16"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:20 %r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:27 %r_V_35 = load i8 %matched_I_13_addr

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:28 %sext_ln1270_17 = sext i18 %r_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1270_17"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:30 %preamble_upsampled_V_load_1 = load i12 %preamble_upsampled_V_addr_1

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_1"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:31 %sext_ln1273_9 = sext i16 %preamble_upsampled_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:32 %r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:39 %r_V_37 = load i8 %matched_Q_13_addr

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:40 %sext_ln1270_18 = sext i18 %r_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1270_18"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:41 %r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:48 %r_V_39 = load i8 %matched_I_14_addr

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:49 %sext_ln1270_19 = sext i18 %r_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1270_19"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:51 %preamble_upsampled_V_load_2 = load i12 %preamble_upsampled_V_addr_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_2"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:52 %sext_ln1273_10 = sext i16 %preamble_upsampled_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:53 %r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:60 %r_V_41 = load i8 %matched_Q_14_addr

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:61 %sext_ln1270_20 = sext i18 %r_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1270_20"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:62 %r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:69 %r_V_43 = load i8 %matched_I_15_addr

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:70 %sext_ln1270_21 = sext i18 %r_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1270_21"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:72 %preamble_upsampled_V_load_3 = load i12 %preamble_upsampled_V_addr_3

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_3"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:73 %sext_ln1273_11 = sext i16 %preamble_upsampled_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:74 %r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:81 %r_V_45 = load i8 %matched_Q_15_addr

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:82 %sext_ln1270_22 = sext i18 %r_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1270_22"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:83 %r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:90 %r_V_47 = load i8 %matched_I_16_addr

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:91 %sext_ln1270_23 = sext i18 %r_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1270_23"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:93 %preamble_upsampled_V_load_4 = load i12 %preamble_upsampled_V_addr_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_4"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:94 %sext_ln1273_12 = sext i16 %preamble_upsampled_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:95 %r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:102 %r_V_49 = load i8 %matched_Q_16_addr

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:103 %sext_ln1270_24 = sext i18 %r_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1270_24"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:104 %r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:111 %r_V_51 = load i8 %matched_I_17_addr

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:112 %sext_ln1270_25 = sext i18 %r_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1270_25"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:114 %preamble_upsampled_V_load_5 = load i12 %preamble_upsampled_V_addr_5

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_5"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:115 %sext_ln1273_13 = sext i16 %preamble_upsampled_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:116 %r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:123 %r_V_53 = load i8 %matched_Q_17_addr

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:124 %sext_ln1270_26 = sext i18 %r_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1270_26"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:125 %r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:132 %r_V_55 = load i8 %matched_I_18_addr

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:133 %sext_ln1270_27 = sext i18 %r_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1270_27"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:135 %preamble_upsampled_V_load_6 = load i12 %preamble_upsampled_V_addr_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_6"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:136 %sext_ln1273_14 = sext i16 %preamble_upsampled_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:137 %r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:144 %r_V_57 = load i8 %matched_Q_18_addr

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:145 %sext_ln1270_28 = sext i18 %r_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1270_28"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:146 %r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:153 %r_V_59 = load i8 %matched_I_19_addr

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:154 %sext_ln1270_29 = sext i18 %r_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1270_29"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:156 %preamble_upsampled_V_load_7 = load i12 %preamble_upsampled_V_addr_7

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_7"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:157 %sext_ln1273_15 = sext i16 %preamble_upsampled_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_15"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:158 %r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:165 %r_V_61 = load i8 %matched_Q_19_addr

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:166 %sext_ln1270_30 = sext i18 %r_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1270_30"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:167 %r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:174 %r_V_63 = load i8 %matched_I_20_addr

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:175 %sext_ln1270_31 = sext i18 %r_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1270_31"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:177 %preamble_upsampled_V_load_8 = load i12 %preamble_upsampled_V_addr_8

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_8"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:178 %sext_ln1273_16 = sext i16 %preamble_upsampled_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1273_16"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:179 %r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:186 %r_V_65 = load i8 %matched_Q_20_addr

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:187 %sext_ln1270_32 = sext i18 %r_V_65

]]></Node>
<StgValue><ssdm name="sext_ln1270_32"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:188 %r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:195 %r_V_67 = load i8 %matched_I_21_addr

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:196 %sext_ln1270_33 = sext i18 %r_V_67

]]></Node>
<StgValue><ssdm name="sext_ln1270_33"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:198 %preamble_upsampled_V_load_9 = load i12 %preamble_upsampled_V_addr_9

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_9"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:199 %sext_ln1273_17 = sext i16 %preamble_upsampled_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1273_17"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:200 %r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:207 %r_V_69 = load i8 %matched_Q_21_addr

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:208 %sext_ln1270_34 = sext i18 %r_V_69

]]></Node>
<StgValue><ssdm name="sext_ln1270_34"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:209 %r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:216 %r_V_71 = load i8 %matched_I_22_addr

]]></Node>
<StgValue><ssdm name="r_V_71"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:217 %sext_ln1270_35 = sext i18 %r_V_71

]]></Node>
<StgValue><ssdm name="sext_ln1270_35"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:219 %preamble_upsampled_V_load_10 = load i12 %preamble_upsampled_V_addr_10

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_10"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:220 %sext_ln1273_18 = sext i16 %preamble_upsampled_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1273_18"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:221 %r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:228 %r_V_73 = load i8 %matched_Q_22_addr

]]></Node>
<StgValue><ssdm name="r_V_73"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:229 %sext_ln1270_36 = sext i18 %r_V_73

]]></Node>
<StgValue><ssdm name="sext_ln1270_36"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:230 %r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:237 %r_V_75 = load i8 %matched_I_23_addr

]]></Node>
<StgValue><ssdm name="r_V_75"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:238 %sext_ln1270_37 = sext i18 %r_V_75

]]></Node>
<StgValue><ssdm name="sext_ln1270_37"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:240 %preamble_upsampled_V_load_11 = load i12 %preamble_upsampled_V_addr_11

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_11"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:241 %sext_ln1273_19 = sext i16 %preamble_upsampled_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1273_19"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:242 %r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:249 %r_V_77 = load i8 %matched_Q_23_addr

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:250 %sext_ln1270_38 = sext i18 %r_V_77

]]></Node>
<StgValue><ssdm name="sext_ln1270_38"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:251 %r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:258 %r_V_79 = load i8 %matched_I_24_addr

]]></Node>
<StgValue><ssdm name="r_V_79"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:259 %sext_ln1270_39 = sext i18 %r_V_79

]]></Node>
<StgValue><ssdm name="sext_ln1270_39"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:261 %preamble_upsampled_V_load_12 = load i12 %preamble_upsampled_V_addr_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_12"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:262 %sext_ln1273_20 = sext i16 %preamble_upsampled_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1273_20"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:263 %r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:270 %r_V_81 = load i8 %matched_Q_24_addr

]]></Node>
<StgValue><ssdm name="r_V_81"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:271 %sext_ln1270_40 = sext i18 %r_V_81

]]></Node>
<StgValue><ssdm name="sext_ln1270_40"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:272 %r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:279 %r_V_83 = load i8 %matched_I_25_addr

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:280 %sext_ln1270_41 = sext i18 %r_V_83

]]></Node>
<StgValue><ssdm name="sext_ln1270_41"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:282 %preamble_upsampled_V_load_13 = load i12 %preamble_upsampled_V_addr_13

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_13"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:283 %sext_ln1273_21 = sext i16 %preamble_upsampled_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1273_21"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:284 %r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:291 %r_V_85 = load i8 %matched_Q_25_addr

]]></Node>
<StgValue><ssdm name="r_V_85"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:292 %sext_ln1270_42 = sext i18 %r_V_85

]]></Node>
<StgValue><ssdm name="sext_ln1270_42"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:293 %r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:300 %r_V_87 = load i8 %matched_I_26_addr

]]></Node>
<StgValue><ssdm name="r_V_87"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:301 %sext_ln1270_43 = sext i18 %r_V_87

]]></Node>
<StgValue><ssdm name="sext_ln1270_43"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:303 %preamble_upsampled_V_load_14 = load i12 %preamble_upsampled_V_addr_14

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_14"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:304 %sext_ln1273_22 = sext i16 %preamble_upsampled_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1273_22"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:305 %r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:312 %r_V_89 = load i8 %matched_Q_26_addr

]]></Node>
<StgValue><ssdm name="r_V_89"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:313 %sext_ln1270_44 = sext i18 %r_V_89

]]></Node>
<StgValue><ssdm name="sext_ln1270_44"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:314 %r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:321 %r_V_91 = load i8 %matched_I_27_addr

]]></Node>
<StgValue><ssdm name="r_V_91"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:322 %sext_ln1270_45 = sext i18 %r_V_91

]]></Node>
<StgValue><ssdm name="sext_ln1270_45"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:324 %preamble_upsampled_V_load_15 = load i12 %preamble_upsampled_V_addr_15

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_15"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:325 %sext_ln1273_23 = sext i16 %preamble_upsampled_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1273_23"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:326 %r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:333 %r_V_93 = load i8 %matched_Q_27_addr

]]></Node>
<StgValue><ssdm name="r_V_93"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:334 %sext_ln1270_46 = sext i18 %r_V_93

]]></Node>
<StgValue><ssdm name="sext_ln1270_46"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:335 %r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:342 %r_V_95 = load i8 %matched_I_28_addr

]]></Node>
<StgValue><ssdm name="r_V_95"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:343 %sext_ln1270_47 = sext i18 %r_V_95

]]></Node>
<StgValue><ssdm name="sext_ln1270_47"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:345 %preamble_upsampled_V_load_16 = load i12 %preamble_upsampled_V_addr_16

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_16"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:346 %sext_ln1273_24 = sext i16 %preamble_upsampled_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1273_24"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:347 %r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:354 %r_V_97 = load i8 %matched_Q_28_addr

]]></Node>
<StgValue><ssdm name="r_V_97"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:355 %sext_ln1270_48 = sext i18 %r_V_97

]]></Node>
<StgValue><ssdm name="sext_ln1270_48"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:356 %r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:363 %r_V_99 = load i8 %matched_I_29_addr

]]></Node>
<StgValue><ssdm name="r_V_99"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:364 %sext_ln1270_49 = sext i18 %r_V_99

]]></Node>
<StgValue><ssdm name="sext_ln1270_49"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:366 %preamble_upsampled_V_load_17 = load i12 %preamble_upsampled_V_addr_17

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_17"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:367 %sext_ln1273_25 = sext i16 %preamble_upsampled_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1273_25"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:368 %r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:375 %r_V_101 = load i8 %matched_Q_29_addr

]]></Node>
<StgValue><ssdm name="r_V_101"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:376 %sext_ln1270_50 = sext i18 %r_V_101

]]></Node>
<StgValue><ssdm name="sext_ln1270_50"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:377 %r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:384 %r_V_103 = load i8 %matched_I_30_addr

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:385 %sext_ln1270_51 = sext i18 %r_V_103

]]></Node>
<StgValue><ssdm name="sext_ln1270_51"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:387 %preamble_upsampled_V_load_18 = load i12 %preamble_upsampled_V_addr_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_18"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:388 %sext_ln1273_26 = sext i16 %preamble_upsampled_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1273_26"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:389 %r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:396 %r_V_105 = load i8 %matched_Q_30_addr

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:397 %sext_ln1270_52 = sext i18 %r_V_105

]]></Node>
<StgValue><ssdm name="sext_ln1270_52"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:398 %r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:405 %r_V_107 = load i8 %matched_I_31_addr

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:406 %sext_ln1270_53 = sext i18 %r_V_107

]]></Node>
<StgValue><ssdm name="sext_ln1270_53"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:408 %preamble_upsampled_V_load_19 = load i12 %preamble_upsampled_V_addr_19

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_19"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:409 %sext_ln1273_27 = sext i16 %preamble_upsampled_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1273_27"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:410 %r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:417 %r_V_109 = load i8 %matched_Q_31_addr

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:418 %sext_ln1270_54 = sext i18 %r_V_109

]]></Node>
<StgValue><ssdm name="sext_ln1270_54"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:419 %r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:429 %r_V_111 = load i8 %matched_I_0_addr

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:430 %sext_ln1270_55 = sext i18 %r_V_111

]]></Node>
<StgValue><ssdm name="sext_ln1270_55"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:432 %preamble_upsampled_V_load_20 = load i12 %preamble_upsampled_V_addr_20

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_20"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:433 %sext_ln1273_28 = sext i16 %preamble_upsampled_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1273_28"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:434 %r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:441 %r_V_113 = load i8 %matched_Q_0_addr

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:442 %sext_ln1270_56 = sext i18 %r_V_113

]]></Node>
<StgValue><ssdm name="sext_ln1270_56"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:443 %r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:453 %r_V_115 = load i8 %matched_I_1_addr

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:454 %sext_ln1270_57 = sext i18 %r_V_115

]]></Node>
<StgValue><ssdm name="sext_ln1270_57"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:456 %preamble_upsampled_V_load_21 = load i12 %preamble_upsampled_V_addr_21

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_21"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:457 %sext_ln1273_29 = sext i16 %preamble_upsampled_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1273_29"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:458 %r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:465 %r_V_117 = load i8 %matched_Q_1_addr

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:466 %sext_ln1270_58 = sext i18 %r_V_117

]]></Node>
<StgValue><ssdm name="sext_ln1270_58"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:467 %r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:477 %r_V_119 = load i8 %matched_I_2_addr

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:478 %sext_ln1270_59 = sext i18 %r_V_119

]]></Node>
<StgValue><ssdm name="sext_ln1270_59"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:480 %preamble_upsampled_V_load_22 = load i12 %preamble_upsampled_V_addr_22

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_22"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:481 %sext_ln1273_30 = sext i16 %preamble_upsampled_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1273_30"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:482 %r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:489 %r_V_121 = load i8 %matched_Q_2_addr

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:490 %sext_ln1270_60 = sext i18 %r_V_121

]]></Node>
<StgValue><ssdm name="sext_ln1270_60"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:491 %r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:501 %r_V_123 = load i8 %matched_I_3_addr

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:502 %sext_ln1270_61 = sext i18 %r_V_123

]]></Node>
<StgValue><ssdm name="sext_ln1270_61"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:504 %preamble_upsampled_V_load_23 = load i12 %preamble_upsampled_V_addr_23

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_23"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:505 %sext_ln1273_31 = sext i16 %preamble_upsampled_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1273_31"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:506 %r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:513 %r_V_125 = load i8 %matched_Q_3_addr

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:514 %sext_ln1270_62 = sext i18 %r_V_125

]]></Node>
<StgValue><ssdm name="sext_ln1270_62"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:515 %r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:525 %r_V_127 = load i8 %matched_I_4_addr

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:526 %sext_ln1270_63 = sext i18 %r_V_127

]]></Node>
<StgValue><ssdm name="sext_ln1270_63"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:528 %preamble_upsampled_V_load_24 = load i12 %preamble_upsampled_V_addr_24

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_24"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:529 %sext_ln1273_32 = sext i16 %preamble_upsampled_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1273_32"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:530 %r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:537 %r_V_129 = load i8 %matched_Q_4_addr

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:538 %sext_ln1270_64 = sext i18 %r_V_129

]]></Node>
<StgValue><ssdm name="sext_ln1270_64"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:539 %r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:549 %r_V_131 = load i8 %matched_I_5_addr

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:550 %sext_ln1270_65 = sext i18 %r_V_131

]]></Node>
<StgValue><ssdm name="sext_ln1270_65"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:552 %preamble_upsampled_V_load_25 = load i12 %preamble_upsampled_V_addr_25

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_25"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:553 %sext_ln1273_33 = sext i16 %preamble_upsampled_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1273_33"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:554 %r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:561 %r_V_133 = load i8 %matched_Q_5_addr

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:562 %sext_ln1270_66 = sext i18 %r_V_133

]]></Node>
<StgValue><ssdm name="sext_ln1270_66"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:563 %r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:573 %r_V_135 = load i8 %matched_I_6_addr

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:574 %sext_ln1270_67 = sext i18 %r_V_135

]]></Node>
<StgValue><ssdm name="sext_ln1270_67"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:576 %preamble_upsampled_V_load_26 = load i12 %preamble_upsampled_V_addr_26

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_26"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:577 %sext_ln1273_34 = sext i16 %preamble_upsampled_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1273_34"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:578 %r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:585 %r_V_137 = load i8 %matched_Q_6_addr

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:586 %sext_ln1270_68 = sext i18 %r_V_137

]]></Node>
<StgValue><ssdm name="sext_ln1270_68"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:587 %r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:597 %r_V_139 = load i8 %matched_I_7_addr

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:598 %sext_ln1270_69 = sext i18 %r_V_139

]]></Node>
<StgValue><ssdm name="sext_ln1270_69"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:600 %preamble_upsampled_V_load_27 = load i12 %preamble_upsampled_V_addr_27

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_27"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:601 %sext_ln1273_35 = sext i16 %preamble_upsampled_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1273_35"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:602 %r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:609 %r_V_141 = load i8 %matched_Q_7_addr

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:610 %sext_ln1270_70 = sext i18 %r_V_141

]]></Node>
<StgValue><ssdm name="sext_ln1270_70"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:611 %r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:621 %r_V_143 = load i8 %matched_I_8_addr

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:622 %sext_ln1270_71 = sext i18 %r_V_143

]]></Node>
<StgValue><ssdm name="sext_ln1270_71"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:624 %preamble_upsampled_V_load_28 = load i12 %preamble_upsampled_V_addr_28

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_28"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:625 %sext_ln1273_36 = sext i16 %preamble_upsampled_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1273_36"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:626 %r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:633 %r_V_145 = load i8 %matched_Q_8_addr

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:634 %sext_ln1270_72 = sext i18 %r_V_145

]]></Node>
<StgValue><ssdm name="sext_ln1270_72"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:635 %r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:645 %r_V_147 = load i8 %matched_I_9_addr

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:646 %sext_ln1270_73 = sext i18 %r_V_147

]]></Node>
<StgValue><ssdm name="sext_ln1270_73"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:648 %preamble_upsampled_V_load_29 = load i12 %preamble_upsampled_V_addr_29

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_29"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:649 %sext_ln1273_37 = sext i16 %preamble_upsampled_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1273_37"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:650 %r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:657 %r_V_149 = load i8 %matched_Q_9_addr

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:658 %sext_ln1270_74 = sext i18 %r_V_149

]]></Node>
<StgValue><ssdm name="sext_ln1270_74"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:659 %r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:669 %r_V_151 = load i8 %matched_I_10_addr

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:670 %sext_ln1270_75 = sext i18 %r_V_151

]]></Node>
<StgValue><ssdm name="sext_ln1270_75"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:672 %preamble_upsampled_V_load_30 = load i12 %preamble_upsampled_V_addr_30

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_30"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:673 %sext_ln1273_38 = sext i16 %preamble_upsampled_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1273_38"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:674 %r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:681 %r_V_153 = load i8 %matched_Q_10_addr

]]></Node>
<StgValue><ssdm name="r_V_153"/></StgValue>
</operation>

<operation id="973" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:682 %sext_ln1270_76 = sext i18 %r_V_153

]]></Node>
<StgValue><ssdm name="sext_ln1270_76"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:683 %r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:693 %r_V_155 = load i8 %matched_I_11_addr

]]></Node>
<StgValue><ssdm name="r_V_155"/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:694 %sext_ln1270_77 = sext i18 %r_V_155

]]></Node>
<StgValue><ssdm name="sext_ln1270_77"/></StgValue>
</operation>

<operation id="977" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:696 %preamble_upsampled_V_load_31 = load i12 %preamble_upsampled_V_addr_31

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_31"/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:697 %sext_ln1273 = sext i16 %preamble_upsampled_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="979" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:698 %r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:705 %r_V_157 = load i8 %matched_Q_11_addr

]]></Node>
<StgValue><ssdm name="r_V_157"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:706 %sext_ln1270_78 = sext i18 %r_V_157

]]></Node>
<StgValue><ssdm name="sext_ln1270_78"/></StgValue>
</operation>

<operation id="982" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:707 %r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="983" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:716 %r_V_159 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="r_V_159"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:717 %sext_ln1270_79 = sext i18 %r_V_159

]]></Node>
<StgValue><ssdm name="sext_ln1270_79"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:719 %preamble_upsampled_V_load_32 = load i12 %preamble_upsampled_V_addr_32

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_32"/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:720 %sext_ln1273_39 = sext i16 %preamble_upsampled_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1273_39"/></StgValue>
</operation>

<operation id="987" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:721 %r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:728 %r_V_161 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="989" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:729 %sext_ln1270_80 = sext i18 %r_V_161

]]></Node>
<StgValue><ssdm name="sext_ln1270_80"/></StgValue>
</operation>

<operation id="990" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:730 %r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="991" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:740 %r_V_163 = load i8 %matched_I_13_addr_1

]]></Node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:741 %sext_ln1270_81 = sext i18 %r_V_163

]]></Node>
<StgValue><ssdm name="sext_ln1270_81"/></StgValue>
</operation>

<operation id="993" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:743 %preamble_upsampled_V_load_33 = load i12 %preamble_upsampled_V_addr_33

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_33"/></StgValue>
</operation>

<operation id="994" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:744 %sext_ln1273_40 = sext i16 %preamble_upsampled_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1273_40"/></StgValue>
</operation>

<operation id="995" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:745 %r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="996" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:752 %r_V_165 = load i8 %matched_Q_13_addr_1

]]></Node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="997" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:753 %sext_ln1270_82 = sext i18 %r_V_165

]]></Node>
<StgValue><ssdm name="sext_ln1270_82"/></StgValue>
</operation>

<operation id="998" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:754 %r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="999" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:764 %r_V_167 = load i8 %matched_I_14_addr_1

]]></Node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="1000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:765 %sext_ln1270_83 = sext i18 %r_V_167

]]></Node>
<StgValue><ssdm name="sext_ln1270_83"/></StgValue>
</operation>

<operation id="1001" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:767 %preamble_upsampled_V_load_34 = load i12 %preamble_upsampled_V_addr_34

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_34"/></StgValue>
</operation>

<operation id="1002" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:768 %sext_ln1273_41 = sext i16 %preamble_upsampled_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1273_41"/></StgValue>
</operation>

<operation id="1003" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:769 %r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="1004" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:776 %r_V_169 = load i8 %matched_Q_14_addr_1

]]></Node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="1005" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:777 %sext_ln1270_84 = sext i18 %r_V_169

]]></Node>
<StgValue><ssdm name="sext_ln1270_84"/></StgValue>
</operation>

<operation id="1006" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:778 %r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="1007" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:788 %r_V_171 = load i8 %matched_I_15_addr_1

]]></Node>
<StgValue><ssdm name="r_V_171"/></StgValue>
</operation>

<operation id="1008" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:789 %sext_ln1270_85 = sext i18 %r_V_171

]]></Node>
<StgValue><ssdm name="sext_ln1270_85"/></StgValue>
</operation>

<operation id="1009" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:791 %preamble_upsampled_V_load_35 = load i12 %preamble_upsampled_V_addr_35

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_35"/></StgValue>
</operation>

<operation id="1010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:792 %sext_ln1273_42 = sext i16 %preamble_upsampled_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1273_42"/></StgValue>
</operation>

<operation id="1011" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:793 %r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="1012" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:800 %r_V_173 = load i8 %matched_Q_15_addr_1

]]></Node>
<StgValue><ssdm name="r_V_173"/></StgValue>
</operation>

<operation id="1013" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:801 %sext_ln1270_86 = sext i18 %r_V_173

]]></Node>
<StgValue><ssdm name="sext_ln1270_86"/></StgValue>
</operation>

<operation id="1014" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:802 %r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="1015" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:812 %r_V_175 = load i8 %matched_I_16_addr_1

]]></Node>
<StgValue><ssdm name="r_V_175"/></StgValue>
</operation>

<operation id="1016" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:813 %sext_ln1270_87 = sext i18 %r_V_175

]]></Node>
<StgValue><ssdm name="sext_ln1270_87"/></StgValue>
</operation>

<operation id="1017" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:815 %preamble_upsampled_V_load_36 = load i12 %preamble_upsampled_V_addr_36

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_36"/></StgValue>
</operation>

<operation id="1018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:816 %sext_ln1273_43 = sext i16 %preamble_upsampled_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1273_43"/></StgValue>
</operation>

<operation id="1019" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:817 %r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="1020" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:824 %r_V_177 = load i8 %matched_Q_16_addr_1

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="1021" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:825 %sext_ln1270_88 = sext i18 %r_V_177

]]></Node>
<StgValue><ssdm name="sext_ln1270_88"/></StgValue>
</operation>

<operation id="1022" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:826 %r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="1023" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:836 %r_V_179 = load i8 %matched_I_17_addr_1

]]></Node>
<StgValue><ssdm name="r_V_179"/></StgValue>
</operation>

<operation id="1024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:837 %sext_ln1270_89 = sext i18 %r_V_179

]]></Node>
<StgValue><ssdm name="sext_ln1270_89"/></StgValue>
</operation>

<operation id="1025" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:839 %preamble_upsampled_V_load_37 = load i12 %preamble_upsampled_V_addr_37

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_37"/></StgValue>
</operation>

<operation id="1026" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:840 %sext_ln1273_44 = sext i16 %preamble_upsampled_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1273_44"/></StgValue>
</operation>

<operation id="1027" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:841 %r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:848 %r_V_181 = load i8 %matched_Q_17_addr_1

]]></Node>
<StgValue><ssdm name="r_V_181"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:849 %sext_ln1270_90 = sext i18 %r_V_181

]]></Node>
<StgValue><ssdm name="sext_ln1270_90"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:850 %r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:860 %r_V_183 = load i8 %matched_I_18_addr_1

]]></Node>
<StgValue><ssdm name="r_V_183"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:861 %sext_ln1270_91 = sext i18 %r_V_183

]]></Node>
<StgValue><ssdm name="sext_ln1270_91"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:863 %preamble_upsampled_V_load_38 = load i12 %preamble_upsampled_V_addr_38

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_38"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:864 %sext_ln1273_45 = sext i16 %preamble_upsampled_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1273_45"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:865 %r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:872 %r_V_185 = load i8 %matched_Q_18_addr_1

]]></Node>
<StgValue><ssdm name="r_V_185"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:873 %sext_ln1270_92 = sext i18 %r_V_185

]]></Node>
<StgValue><ssdm name="sext_ln1270_92"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:874 %r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:884 %r_V_187 = load i8 %matched_I_19_addr_1

]]></Node>
<StgValue><ssdm name="r_V_187"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:885 %sext_ln1270_93 = sext i18 %r_V_187

]]></Node>
<StgValue><ssdm name="sext_ln1270_93"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:887 %preamble_upsampled_V_load_39 = load i12 %preamble_upsampled_V_addr_39

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_39"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:888 %sext_ln1273_46 = sext i16 %preamble_upsampled_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1273_46"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:889 %r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:896 %r_V_189 = load i8 %matched_Q_19_addr_1

]]></Node>
<StgValue><ssdm name="r_V_189"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:897 %sext_ln1270_94 = sext i18 %r_V_189

]]></Node>
<StgValue><ssdm name="sext_ln1270_94"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:898 %r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:908 %r_V_191 = load i8 %matched_I_20_addr_1

]]></Node>
<StgValue><ssdm name="r_V_191"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:909 %sext_ln1270_95 = sext i18 %r_V_191

]]></Node>
<StgValue><ssdm name="sext_ln1270_95"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:911 %preamble_upsampled_V_load_40 = load i12 %preamble_upsampled_V_addr_40

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_40"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:912 %sext_ln1273_47 = sext i16 %preamble_upsampled_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1273_47"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:913 %r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:920 %r_V_193 = load i8 %matched_Q_20_addr_1

]]></Node>
<StgValue><ssdm name="r_V_193"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:921 %sext_ln1270_96 = sext i18 %r_V_193

]]></Node>
<StgValue><ssdm name="sext_ln1270_96"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:922 %r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_194"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:932 %r_V_195 = load i8 %matched_I_21_addr_1

]]></Node>
<StgValue><ssdm name="r_V_195"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:933 %sext_ln1270_97 = sext i18 %r_V_195

]]></Node>
<StgValue><ssdm name="sext_ln1270_97"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:935 %preamble_upsampled_V_load_41 = load i12 %preamble_upsampled_V_addr_41

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_41"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:936 %sext_ln1273_48 = sext i16 %preamble_upsampled_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1273_48"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:937 %r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97

]]></Node>
<StgValue><ssdm name="r_V_196"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:944 %r_V_197 = load i8 %matched_Q_21_addr_1

]]></Node>
<StgValue><ssdm name="r_V_197"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:945 %sext_ln1270_98 = sext i18 %r_V_197

]]></Node>
<StgValue><ssdm name="sext_ln1270_98"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:946 %r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_198"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:956 %r_V_199 = load i8 %matched_I_22_addr_1

]]></Node>
<StgValue><ssdm name="r_V_199"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:957 %sext_ln1270_99 = sext i18 %r_V_199

]]></Node>
<StgValue><ssdm name="sext_ln1270_99"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:959 %preamble_upsampled_V_load_42 = load i12 %preamble_upsampled_V_addr_42

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_42"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:960 %sext_ln1273_49 = sext i16 %preamble_upsampled_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1273_49"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:961 %r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99

]]></Node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:968 %r_V_201 = load i8 %matched_Q_22_addr_1

]]></Node>
<StgValue><ssdm name="r_V_201"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:969 %sext_ln1270_100 = sext i18 %r_V_201

]]></Node>
<StgValue><ssdm name="sext_ln1270_100"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:970 %r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_202"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:980 %r_V_203 = load i8 %matched_I_23_addr_1

]]></Node>
<StgValue><ssdm name="r_V_203"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:981 %sext_ln1270_101 = sext i18 %r_V_203

]]></Node>
<StgValue><ssdm name="sext_ln1270_101"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:983 %preamble_upsampled_V_load_43 = load i12 %preamble_upsampled_V_addr_43

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_43"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:984 %sext_ln1273_50 = sext i16 %preamble_upsampled_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1273_50"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:985 %r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101

]]></Node>
<StgValue><ssdm name="r_V_204"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:992 %r_V_205 = load i8 %matched_Q_23_addr_1

]]></Node>
<StgValue><ssdm name="r_V_205"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:993 %sext_ln1270_102 = sext i18 %r_V_205

]]></Node>
<StgValue><ssdm name="sext_ln1270_102"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:994 %r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1004 %r_V_207 = load i8 %matched_I_24_addr_1

]]></Node>
<StgValue><ssdm name="r_V_207"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1005 %sext_ln1270_103 = sext i18 %r_V_207

]]></Node>
<StgValue><ssdm name="sext_ln1270_103"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1007 %preamble_upsampled_V_load_44 = load i12 %preamble_upsampled_V_addr_44

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_44"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1008 %sext_ln1273_51 = sext i16 %preamble_upsampled_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1273_51"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1009 %r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1016 %r_V_209 = load i8 %matched_Q_24_addr_1

]]></Node>
<StgValue><ssdm name="r_V_209"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1017 %sext_ln1270_104 = sext i18 %r_V_209

]]></Node>
<StgValue><ssdm name="sext_ln1270_104"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1018 %r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_210"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1028 %r_V_211 = load i8 %matched_I_25_addr_1

]]></Node>
<StgValue><ssdm name="r_V_211"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1029 %sext_ln1270_105 = sext i18 %r_V_211

]]></Node>
<StgValue><ssdm name="sext_ln1270_105"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1031 %preamble_upsampled_V_load_45 = load i12 %preamble_upsampled_V_addr_45

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_45"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1032 %sext_ln1273_52 = sext i16 %preamble_upsampled_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1273_52"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1033 %r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105

]]></Node>
<StgValue><ssdm name="r_V_212"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1040 %r_V_213 = load i8 %matched_Q_25_addr_1

]]></Node>
<StgValue><ssdm name="r_V_213"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1041 %sext_ln1270_106 = sext i18 %r_V_213

]]></Node>
<StgValue><ssdm name="sext_ln1270_106"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1042 %r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_214"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1052 %r_V_215 = load i8 %matched_I_26_addr_1

]]></Node>
<StgValue><ssdm name="r_V_215"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1053 %sext_ln1270_107 = sext i18 %r_V_215

]]></Node>
<StgValue><ssdm name="sext_ln1270_107"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1055 %preamble_upsampled_V_load_46 = load i12 %preamble_upsampled_V_addr_46

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_46"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1056 %sext_ln1273_53 = sext i16 %preamble_upsampled_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1273_53"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1057 %r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107

]]></Node>
<StgValue><ssdm name="r_V_216"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1064 %r_V_217 = load i8 %matched_Q_26_addr_1

]]></Node>
<StgValue><ssdm name="r_V_217"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1065 %sext_ln1270_108 = sext i18 %r_V_217

]]></Node>
<StgValue><ssdm name="sext_ln1270_108"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1066 %r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1076 %r_V_219 = load i8 %matched_I_27_addr_1

]]></Node>
<StgValue><ssdm name="r_V_219"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1077 %sext_ln1270_109 = sext i18 %r_V_219

]]></Node>
<StgValue><ssdm name="sext_ln1270_109"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1079 %preamble_upsampled_V_load_47 = load i12 %preamble_upsampled_V_addr_47

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_47"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1080 %sext_ln1273_54 = sext i16 %preamble_upsampled_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1273_54"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1081 %r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109

]]></Node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1088 %r_V_221 = load i8 %matched_Q_27_addr_1

]]></Node>
<StgValue><ssdm name="r_V_221"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1089 %sext_ln1270_110 = sext i18 %r_V_221

]]></Node>
<StgValue><ssdm name="sext_ln1270_110"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1090 %r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1100 %r_V_223 = load i8 %matched_I_28_addr_1

]]></Node>
<StgValue><ssdm name="r_V_223"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1101 %sext_ln1270_111 = sext i18 %r_V_223

]]></Node>
<StgValue><ssdm name="sext_ln1270_111"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1103 %preamble_upsampled_V_load_48 = load i12 %preamble_upsampled_V_addr_48

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_48"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1104 %sext_ln1273_55 = sext i16 %preamble_upsampled_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1273_55"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1105 %r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1112 %r_V_225 = load i8 %matched_Q_28_addr_1

]]></Node>
<StgValue><ssdm name="r_V_225"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1113 %sext_ln1270_112 = sext i18 %r_V_225

]]></Node>
<StgValue><ssdm name="sext_ln1270_112"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1114 %r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1124 %r_V_227 = load i8 %matched_I_29_addr_1

]]></Node>
<StgValue><ssdm name="r_V_227"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1125 %sext_ln1270_113 = sext i18 %r_V_227

]]></Node>
<StgValue><ssdm name="sext_ln1270_113"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1127 %preamble_upsampled_V_load_49 = load i12 %preamble_upsampled_V_addr_49

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_49"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1128 %sext_ln1273_56 = sext i16 %preamble_upsampled_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1273_56"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1129 %r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113

]]></Node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1136 %r_V_229 = load i8 %matched_Q_29_addr_1

]]></Node>
<StgValue><ssdm name="r_V_229"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1137 %sext_ln1270_114 = sext i18 %r_V_229

]]></Node>
<StgValue><ssdm name="sext_ln1270_114"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1138 %r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_230"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1148 %r_V_231 = load i8 %matched_I_30_addr_1

]]></Node>
<StgValue><ssdm name="r_V_231"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1149 %sext_ln1270_115 = sext i18 %r_V_231

]]></Node>
<StgValue><ssdm name="sext_ln1270_115"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1151 %preamble_upsampled_V_load_50 = load i12 %preamble_upsampled_V_addr_50

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_50"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1152 %sext_ln1273_57 = sext i16 %preamble_upsampled_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1273_57"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1153 %r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115

]]></Node>
<StgValue><ssdm name="r_V_232"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1160 %r_V_233 = load i8 %matched_Q_30_addr_1

]]></Node>
<StgValue><ssdm name="r_V_233"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1161 %sext_ln1270_116 = sext i18 %r_V_233

]]></Node>
<StgValue><ssdm name="sext_ln1270_116"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1162 %r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_234"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1172 %r_V_235 = load i8 %matched_I_31_addr_1

]]></Node>
<StgValue><ssdm name="r_V_235"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1173 %sext_ln1270_117 = sext i18 %r_V_235

]]></Node>
<StgValue><ssdm name="sext_ln1270_117"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1175 %preamble_upsampled_V_load_51 = load i12 %preamble_upsampled_V_addr_51

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_51"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1176 %sext_ln1273_58 = sext i16 %preamble_upsampled_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1273_58"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1177 %r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117

]]></Node>
<StgValue><ssdm name="r_V_236"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1184 %r_V_237 = load i8 %matched_Q_31_addr_1

]]></Node>
<StgValue><ssdm name="r_V_237"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1185 %sext_ln1270_118 = sext i18 %r_V_237

]]></Node>
<StgValue><ssdm name="sext_ln1270_118"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1186 %r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_238"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1196 %r_V_239 = load i8 %matched_I_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_239"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1197 %sext_ln1270_119 = sext i18 %r_V_239

]]></Node>
<StgValue><ssdm name="sext_ln1270_119"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1199 %preamble_upsampled_V_load_52 = load i12 %preamble_upsampled_V_addr_52

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_52"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1200 %sext_ln1273_59 = sext i16 %preamble_upsampled_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1273_59"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1201 %r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1208 %r_V_241 = load i8 %matched_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_241"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1209 %sext_ln1270_120 = sext i18 %r_V_241

]]></Node>
<StgValue><ssdm name="sext_ln1270_120"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1210 %r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_242"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1220 %r_V_243 = load i8 %matched_I_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_243"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1221 %sext_ln1270_121 = sext i18 %r_V_243

]]></Node>
<StgValue><ssdm name="sext_ln1270_121"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1223 %preamble_upsampled_V_load_53 = load i12 %preamble_upsampled_V_addr_53

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_53"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1224 %sext_ln1273_60 = sext i16 %preamble_upsampled_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1273_60"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1225 %r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121

]]></Node>
<StgValue><ssdm name="r_V_244"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1232 %r_V_245 = load i8 %matched_Q_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_245"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1233 %sext_ln1270_122 = sext i18 %r_V_245

]]></Node>
<StgValue><ssdm name="sext_ln1270_122"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1234 %r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_246"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1244 %r_V_247 = load i8 %matched_I_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_247"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1245 %sext_ln1270_123 = sext i18 %r_V_247

]]></Node>
<StgValue><ssdm name="sext_ln1270_123"/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1247 %preamble_upsampled_V_load_54 = load i12 %preamble_upsampled_V_addr_54

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_54"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1248 %sext_ln1273_61 = sext i16 %preamble_upsampled_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1273_61"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1249 %r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123

]]></Node>
<StgValue><ssdm name="r_V_248"/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1256 %r_V_249 = load i8 %matched_Q_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_249"/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1257 %sext_ln1270_124 = sext i18 %r_V_249

]]></Node>
<StgValue><ssdm name="sext_ln1270_124"/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1258 %r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_250"/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1268 %r_V_251 = load i8 %matched_I_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_251"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1269 %sext_ln1270_125 = sext i18 %r_V_251

]]></Node>
<StgValue><ssdm name="sext_ln1270_125"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1271 %preamble_upsampled_V_load_55 = load i12 %preamble_upsampled_V_addr_55

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_55"/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1272 %sext_ln1273_62 = sext i16 %preamble_upsampled_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1273_62"/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1273 %r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125

]]></Node>
<StgValue><ssdm name="r_V_252"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1280 %r_V_253 = load i8 %matched_Q_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_253"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1281 %sext_ln1270_126 = sext i18 %r_V_253

]]></Node>
<StgValue><ssdm name="sext_ln1270_126"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1282 %r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_254"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1292 %r_V_255 = load i8 %matched_I_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_255"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1293 %sext_ln1270_127 = sext i18 %r_V_255

]]></Node>
<StgValue><ssdm name="sext_ln1270_127"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1295 %preamble_upsampled_V_load_56 = load i12 %preamble_upsampled_V_addr_56

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_56"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1296 %sext_ln1273_63 = sext i16 %preamble_upsampled_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1273_63"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1297 %r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1304 %r_V_257 = load i8 %matched_Q_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1305 %sext_ln1270_128 = sext i18 %r_V_257

]]></Node>
<StgValue><ssdm name="sext_ln1270_128"/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1306 %r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1316 %r_V_259 = load i8 %matched_I_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1317 %sext_ln1270_129 = sext i18 %r_V_259

]]></Node>
<StgValue><ssdm name="sext_ln1270_129"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1319 %preamble_upsampled_V_load_57 = load i12 %preamble_upsampled_V_addr_57

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_57"/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1320 %sext_ln1273_64 = sext i16 %preamble_upsampled_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1273_64"/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1321 %r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1328 %r_V_261 = load i8 %matched_Q_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1329 %sext_ln1270_130 = sext i18 %r_V_261

]]></Node>
<StgValue><ssdm name="sext_ln1270_130"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1330 %r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1340 %r_V_263 = load i8 %matched_I_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1341 %sext_ln1270_131 = sext i18 %r_V_263

]]></Node>
<StgValue><ssdm name="sext_ln1270_131"/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1343 %preamble_upsampled_V_load_58 = load i12 %preamble_upsampled_V_addr_58

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_58"/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1344 %sext_ln1273_65 = sext i16 %preamble_upsampled_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1273_65"/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1345 %r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1352 %r_V_265 = load i8 %matched_Q_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1353 %sext_ln1270_132 = sext i18 %r_V_265

]]></Node>
<StgValue><ssdm name="sext_ln1270_132"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1354 %r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1364 %r_V_267 = load i8 %matched_I_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1365 %sext_ln1270_133 = sext i18 %r_V_267

]]></Node>
<StgValue><ssdm name="sext_ln1270_133"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1367 %preamble_upsampled_V_load_59 = load i12 %preamble_upsampled_V_addr_59

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_59"/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1368 %sext_ln1273_66 = sext i16 %preamble_upsampled_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1273_66"/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1369 %r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1376 %r_V_269 = load i8 %matched_Q_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1377 %sext_ln1270_134 = sext i18 %r_V_269

]]></Node>
<StgValue><ssdm name="sext_ln1270_134"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1378 %r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1388 %r_V_271 = load i8 %matched_I_8_addr_1

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1389 %sext_ln1270_135 = sext i18 %r_V_271

]]></Node>
<StgValue><ssdm name="sext_ln1270_135"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1391 %preamble_upsampled_V_load_60 = load i12 %preamble_upsampled_V_addr_60

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_60"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1392 %sext_ln1273_67 = sext i16 %preamble_upsampled_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1273_67"/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1393 %r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1400 %r_V_273 = load i8 %matched_Q_8_addr_1

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1401 %sext_ln1270_136 = sext i18 %r_V_273

]]></Node>
<StgValue><ssdm name="sext_ln1270_136"/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1402 %r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1412 %r_V_275 = load i8 %matched_I_9_addr_1

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1413 %sext_ln1270_137 = sext i18 %r_V_275

]]></Node>
<StgValue><ssdm name="sext_ln1270_137"/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1415 %preamble_upsampled_V_load_61 = load i12 %preamble_upsampled_V_addr_61

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_61"/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1416 %sext_ln1273_68 = sext i16 %preamble_upsampled_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1273_68"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1417 %r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="1220" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1424 %r_V_277 = load i8 %matched_Q_9_addr_1

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="1221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1425 %sext_ln1270_138 = sext i18 %r_V_277

]]></Node>
<StgValue><ssdm name="sext_ln1270_138"/></StgValue>
</operation>

<operation id="1222" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1426 %r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1436 %r_V_279 = load i8 %matched_I_10_addr_1

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="1224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1437 %sext_ln1270_139 = sext i18 %r_V_279

]]></Node>
<StgValue><ssdm name="sext_ln1270_139"/></StgValue>
</operation>

<operation id="1225" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1439 %preamble_upsampled_V_load_62 = load i12 %preamble_upsampled_V_addr_62

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_62"/></StgValue>
</operation>

<operation id="1226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1440 %sext_ln1273_69 = sext i16 %preamble_upsampled_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1273_69"/></StgValue>
</operation>

<operation id="1227" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1441 %r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1228" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1448 %r_V_281 = load i8 %matched_Q_10_addr_1

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="1229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1449 %sext_ln1270_140 = sext i18 %r_V_281

]]></Node>
<StgValue><ssdm name="sext_ln1270_140"/></StgValue>
</operation>

<operation id="1230" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1450 %r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1460 %r_V_283 = load i8 %matched_I_11_addr_1

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="1232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1461 %sext_ln1270_141 = sext i18 %r_V_283

]]></Node>
<StgValue><ssdm name="sext_ln1270_141"/></StgValue>
</operation>

<operation id="1233" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="12">
<![CDATA[
for.body384.split:1463 %preamble_upsampled_V_load_63 = load i12 %preamble_upsampled_V_addr_63

]]></Node>
<StgValue><ssdm name="preamble_upsampled_V_load_63"/></StgValue>
</operation>

<operation id="1234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="34" op_0_bw="16">
<![CDATA[
for.body384.split:1464 %sext_ln1273_70 = sext i16 %preamble_upsampled_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1273_70"/></StgValue>
</operation>

<operation id="1235" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1465 %r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="1236" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="18" op_0_bw="8">
<![CDATA[
for.body384.split:1472 %r_V_285 = load i8 %matched_Q_11_addr_1

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="1237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="34" op_0_bw="18">
<![CDATA[
for.body384.split:1473 %sext_ln1270_142 = sext i18 %r_V_285

]]></Node>
<StgValue><ssdm name="sext_ln1270_142"/></StgValue>
</operation>

<operation id="1238" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1474 %r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="1239" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:11 %r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="1240" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:20 %r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1241" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:32 %r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1242" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:41 %r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1243" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:53 %r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1244" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:62 %r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1245" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:74 %r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1246" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:83 %r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="1247" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:95 %r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1248" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:104 %r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="1249" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:116 %r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="1250" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:125 %r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="1251" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:137 %r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="1252" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:146 %r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="1253" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:158 %r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="1254" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:167 %r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="1255" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:179 %r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="1256" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:188 %r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="1257" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:200 %r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="1258" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:209 %r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="1259" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:221 %r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="1260" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:230 %r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="1261" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:242 %r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="1262" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:251 %r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="1263" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:263 %r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="1264" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:272 %r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="1265" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:284 %r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="1266" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:293 %r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="1267" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:305 %r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="1268" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:314 %r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="1269" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:326 %r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="1270" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:335 %r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="1271" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:347 %r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="1272" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:356 %r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="1273" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:368 %r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="1274" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:377 %r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="1275" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:389 %r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="1276" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:398 %r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="1277" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:410 %r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="1278" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:419 %r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="1279" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:434 %r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="1280" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:443 %r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="1281" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:458 %r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="1282" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:467 %r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="1283" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:482 %r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="1284" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:491 %r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="1285" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:506 %r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="1286" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:515 %r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="1287" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:530 %r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="1288" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:539 %r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="1289" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:554 %r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="1290" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:563 %r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="1291" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:578 %r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="1292" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:587 %r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="1293" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:602 %r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="1294" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:611 %r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="1295" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:626 %r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1296" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:635 %r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1297" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:650 %r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1298" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:659 %r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1299" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:674 %r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1300" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:683 %r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1301" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:698 %r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1302" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:707 %r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1303" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:721 %r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1304" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:730 %r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1305" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:745 %r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="1306" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:754 %r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="1307" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:769 %r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="1308" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:778 %r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="1309" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:793 %r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="1310" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:802 %r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="1311" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:817 %r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="1312" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:826 %r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="1313" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:841 %r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="1314" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:850 %r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="1315" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:865 %r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="1316" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:874 %r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="1317" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:889 %r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="1318" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:898 %r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="1319" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:913 %r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="1320" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:922 %r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_194"/></StgValue>
</operation>

<operation id="1321" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:937 %r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97

]]></Node>
<StgValue><ssdm name="r_V_196"/></StgValue>
</operation>

<operation id="1322" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:946 %r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_198"/></StgValue>
</operation>

<operation id="1323" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:961 %r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99

]]></Node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="1324" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:970 %r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_202"/></StgValue>
</operation>

<operation id="1325" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:985 %r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101

]]></Node>
<StgValue><ssdm name="r_V_204"/></StgValue>
</operation>

<operation id="1326" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:994 %r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="1327" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1009 %r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="1328" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1018 %r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_210"/></StgValue>
</operation>

<operation id="1329" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1033 %r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105

]]></Node>
<StgValue><ssdm name="r_V_212"/></StgValue>
</operation>

<operation id="1330" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1042 %r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_214"/></StgValue>
</operation>

<operation id="1331" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1057 %r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107

]]></Node>
<StgValue><ssdm name="r_V_216"/></StgValue>
</operation>

<operation id="1332" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1066 %r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="1333" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1081 %r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109

]]></Node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="1334" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1090 %r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="1335" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1105 %r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="1336" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1114 %r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="1337" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1129 %r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113

]]></Node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="1338" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1138 %r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_230"/></StgValue>
</operation>

<operation id="1339" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1153 %r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115

]]></Node>
<StgValue><ssdm name="r_V_232"/></StgValue>
</operation>

<operation id="1340" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1162 %r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_234"/></StgValue>
</operation>

<operation id="1341" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1177 %r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117

]]></Node>
<StgValue><ssdm name="r_V_236"/></StgValue>
</operation>

<operation id="1342" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1186 %r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_238"/></StgValue>
</operation>

<operation id="1343" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1201 %r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="1344" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1210 %r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_242"/></StgValue>
</operation>

<operation id="1345" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1225 %r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121

]]></Node>
<StgValue><ssdm name="r_V_244"/></StgValue>
</operation>

<operation id="1346" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1234 %r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_246"/></StgValue>
</operation>

<operation id="1347" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1249 %r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123

]]></Node>
<StgValue><ssdm name="r_V_248"/></StgValue>
</operation>

<operation id="1348" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1258 %r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_250"/></StgValue>
</operation>

<operation id="1349" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1273 %r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125

]]></Node>
<StgValue><ssdm name="r_V_252"/></StgValue>
</operation>

<operation id="1350" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1282 %r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_254"/></StgValue>
</operation>

<operation id="1351" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1297 %r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="1352" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1306 %r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="1353" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1321 %r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="1354" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1330 %r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1355" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1345 %r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1356" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1354 %r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1357" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1369 %r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="1358" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1378 %r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="1359" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1393 %r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="1360" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1402 %r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="1361" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1417 %r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="1362" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1426 %r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1363" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1441 %r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1364" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1450 %r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1365" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1465 %r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="1366" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1474 %r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="1367" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:11 %r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:20 %r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:32 %r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:41 %r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:53 %r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:62 %r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:74 %r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:83 %r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:95 %r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:104 %r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:116 %r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:125 %r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:137 %r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:146 %r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:158 %r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:167 %r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:179 %r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:188 %r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:200 %r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:209 %r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:221 %r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:230 %r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:242 %r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:251 %r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:263 %r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:272 %r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:284 %r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:293 %r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:305 %r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:314 %r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:326 %r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:335 %r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:347 %r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:356 %r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:368 %r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:377 %r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:389 %r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:398 %r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:410 %r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:419 %r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:434 %r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:443 %r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:458 %r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:467 %r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:482 %r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:491 %r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:506 %r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:515 %r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:530 %r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:539 %r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:554 %r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:563 %r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:578 %r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:587 %r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:602 %r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:611 %r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:626 %r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:635 %r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:650 %r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:659 %r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:674 %r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:683 %r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:698 %r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:707 %r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:721 %r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:730 %r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:745 %r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:754 %r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:769 %r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:778 %r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:793 %r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:802 %r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:817 %r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:826 %r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:841 %r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:850 %r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:865 %r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:874 %r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:889 %r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:898 %r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:913 %r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:922 %r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_194"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:937 %r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97

]]></Node>
<StgValue><ssdm name="r_V_196"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:946 %r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_198"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:961 %r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99

]]></Node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:970 %r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_202"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:985 %r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101

]]></Node>
<StgValue><ssdm name="r_V_204"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:994 %r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1009 %r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1018 %r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_210"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1033 %r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105

]]></Node>
<StgValue><ssdm name="r_V_212"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1042 %r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_214"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1057 %r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107

]]></Node>
<StgValue><ssdm name="r_V_216"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1066 %r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1081 %r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109

]]></Node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1090 %r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1105 %r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1114 %r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1129 %r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113

]]></Node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1138 %r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_230"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1153 %r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115

]]></Node>
<StgValue><ssdm name="r_V_232"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1162 %r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_234"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1177 %r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117

]]></Node>
<StgValue><ssdm name="r_V_236"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1186 %r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_238"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1201 %r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1210 %r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_242"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1225 %r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121

]]></Node>
<StgValue><ssdm name="r_V_244"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1234 %r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_246"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1249 %r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123

]]></Node>
<StgValue><ssdm name="r_V_248"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1258 %r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_250"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1273 %r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125

]]></Node>
<StgValue><ssdm name="r_V_252"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1282 %r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_254"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1297 %r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1306 %r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1321 %r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1330 %r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1345 %r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1354 %r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1369 %r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1378 %r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1393 %r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1402 %r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1417 %r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1426 %r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1441 %r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1450 %r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1465 %r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1474 %r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="2073" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0">
<![CDATA[
for.end407.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="1495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body384.split:0 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:11 %r_V_32 = mul i34 %sext_ln1273_8, i34 %sext_ln1270

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:12 %trunc_ln818_15 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_32, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_15"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:14 %zext_ln167 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:15 %arr_I_V_addr = getelementptr i18 %arr_I_V, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="arr_I_V_addr"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:16 %store_ln167 = store i18 %trunc_ln818_15, i6 %arr_I_V_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:20 %r_V_34 = mul i34 %sext_ln1270_16, i34 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:21 %trunc_ln818_16 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_34, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_16"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:22 %arr_Q_V_addr = getelementptr i18 %arr_Q_V, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="arr_Q_V_addr"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:23 %store_ln168 = store i18 %trunc_ln818_16, i6 %arr_Q_V_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:32 %r_V_36 = mul i34 %sext_ln1273_9, i34 %sext_ln1270_17

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:33 %trunc_ln818_17 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_36, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_17"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:35 %zext_ln167_1 = zext i6 %lshr_ln167_1

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:36 %arr_I_V_1_addr = getelementptr i18 %arr_I_V_1, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="arr_I_V_1_addr"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:37 %store_ln167 = store i18 %trunc_ln818_17, i6 %arr_I_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:41 %r_V_38 = mul i34 %sext_ln1270_18, i34 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:42 %trunc_ln818_18 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_38, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_18"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:43 %arr_Q_V_1_addr = getelementptr i18 %arr_Q_V_1, i64 0, i64 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="arr_Q_V_1_addr"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:44 %store_ln168 = store i18 %trunc_ln818_18, i6 %arr_Q_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:53 %r_V_40 = mul i34 %sext_ln1273_10, i34 %sext_ln1270_19

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:54 %trunc_ln818_19 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_40, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_19"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:56 %zext_ln167_2 = zext i6 %lshr_ln167_2

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:57 %arr_I_V_2_addr = getelementptr i18 %arr_I_V_2, i64 0, i64 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="arr_I_V_2_addr"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:58 %store_ln167 = store i18 %trunc_ln818_19, i6 %arr_I_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:62 %r_V_42 = mul i34 %sext_ln1270_20, i34 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:63 %trunc_ln818_20 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_42, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_20"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:64 %arr_Q_V_2_addr = getelementptr i18 %arr_Q_V_2, i64 0, i64 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="arr_Q_V_2_addr"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:65 %store_ln168 = store i18 %trunc_ln818_20, i6 %arr_Q_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:74 %r_V_44 = mul i34 %sext_ln1273_11, i34 %sext_ln1270_21

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:75 %trunc_ln818_21 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_44, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_21"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:77 %zext_ln167_3 = zext i6 %lshr_ln167_3

]]></Node>
<StgValue><ssdm name="zext_ln167_3"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:78 %arr_I_V_3_addr = getelementptr i18 %arr_I_V_3, i64 0, i64 %zext_ln167_3

]]></Node>
<StgValue><ssdm name="arr_I_V_3_addr"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:79 %store_ln167 = store i18 %trunc_ln818_21, i6 %arr_I_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:83 %r_V_46 = mul i34 %sext_ln1270_22, i34 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:84 %trunc_ln818_22 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_46, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_22"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:85 %arr_Q_V_3_addr = getelementptr i18 %arr_Q_V_3, i64 0, i64 %zext_ln167_3

]]></Node>
<StgValue><ssdm name="arr_Q_V_3_addr"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:86 %store_ln168 = store i18 %trunc_ln818_22, i6 %arr_Q_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:95 %r_V_48 = mul i34 %sext_ln1273_12, i34 %sext_ln1270_23

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:96 %trunc_ln818_23 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_48, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_23"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:98 %zext_ln167_4 = zext i6 %lshr_ln167_4

]]></Node>
<StgValue><ssdm name="zext_ln167_4"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:99 %arr_I_V_4_addr = getelementptr i18 %arr_I_V_4, i64 0, i64 %zext_ln167_4

]]></Node>
<StgValue><ssdm name="arr_I_V_4_addr"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:100 %store_ln167 = store i18 %trunc_ln818_23, i6 %arr_I_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:104 %r_V_50 = mul i34 %sext_ln1270_24, i34 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:105 %trunc_ln818_24 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_50, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_24"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:106 %arr_Q_V_4_addr = getelementptr i18 %arr_Q_V_4, i64 0, i64 %zext_ln167_4

]]></Node>
<StgValue><ssdm name="arr_Q_V_4_addr"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:107 %store_ln168 = store i18 %trunc_ln818_24, i6 %arr_Q_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:116 %r_V_52 = mul i34 %sext_ln1273_13, i34 %sext_ln1270_25

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:117 %trunc_ln818_25 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_52, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_25"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:119 %zext_ln167_5 = zext i6 %lshr_ln167_5

]]></Node>
<StgValue><ssdm name="zext_ln167_5"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:120 %arr_I_V_5_addr = getelementptr i18 %arr_I_V_5, i64 0, i64 %zext_ln167_5

]]></Node>
<StgValue><ssdm name="arr_I_V_5_addr"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:121 %store_ln167 = store i18 %trunc_ln818_25, i6 %arr_I_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:125 %r_V_54 = mul i34 %sext_ln1270_26, i34 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:126 %trunc_ln818_26 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_54, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_26"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:127 %arr_Q_V_5_addr = getelementptr i18 %arr_Q_V_5, i64 0, i64 %zext_ln167_5

]]></Node>
<StgValue><ssdm name="arr_Q_V_5_addr"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:128 %store_ln168 = store i18 %trunc_ln818_26, i6 %arr_Q_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:137 %r_V_56 = mul i34 %sext_ln1273_14, i34 %sext_ln1270_27

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:138 %trunc_ln818_27 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_56, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_27"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:140 %zext_ln167_6 = zext i6 %lshr_ln167_6

]]></Node>
<StgValue><ssdm name="zext_ln167_6"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:141 %arr_I_V_6_addr = getelementptr i18 %arr_I_V_6, i64 0, i64 %zext_ln167_6

]]></Node>
<StgValue><ssdm name="arr_I_V_6_addr"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:142 %store_ln167 = store i18 %trunc_ln818_27, i6 %arr_I_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:146 %r_V_58 = mul i34 %sext_ln1270_28, i34 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:147 %trunc_ln818_28 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_58, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_28"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:148 %arr_Q_V_6_addr = getelementptr i18 %arr_Q_V_6, i64 0, i64 %zext_ln167_6

]]></Node>
<StgValue><ssdm name="arr_Q_V_6_addr"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:149 %store_ln168 = store i18 %trunc_ln818_28, i6 %arr_Q_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:158 %r_V_60 = mul i34 %sext_ln1273_15, i34 %sext_ln1270_29

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:159 %trunc_ln818_29 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_60, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_29"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:161 %zext_ln167_7 = zext i6 %lshr_ln167_7

]]></Node>
<StgValue><ssdm name="zext_ln167_7"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:162 %arr_I_V_7_addr = getelementptr i18 %arr_I_V_7, i64 0, i64 %zext_ln167_7

]]></Node>
<StgValue><ssdm name="arr_I_V_7_addr"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:163 %store_ln167 = store i18 %trunc_ln818_29, i6 %arr_I_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:167 %r_V_62 = mul i34 %sext_ln1270_30, i34 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:168 %trunc_ln818_30 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_62, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_30"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:169 %arr_Q_V_7_addr = getelementptr i18 %arr_Q_V_7, i64 0, i64 %zext_ln167_7

]]></Node>
<StgValue><ssdm name="arr_Q_V_7_addr"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:170 %store_ln168 = store i18 %trunc_ln818_30, i6 %arr_Q_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:179 %r_V_64 = mul i34 %sext_ln1273_16, i34 %sext_ln1270_31

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:180 %trunc_ln818_31 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_64, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_31"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:182 %zext_ln167_8 = zext i6 %lshr_ln167_8

]]></Node>
<StgValue><ssdm name="zext_ln167_8"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:183 %arr_I_V_8_addr = getelementptr i18 %arr_I_V_8, i64 0, i64 %zext_ln167_8

]]></Node>
<StgValue><ssdm name="arr_I_V_8_addr"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:184 %store_ln167 = store i18 %trunc_ln818_31, i6 %arr_I_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:188 %r_V_66 = mul i34 %sext_ln1270_32, i34 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:189 %trunc_ln818_32 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_66, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_32"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:190 %arr_Q_V_8_addr = getelementptr i18 %arr_Q_V_8, i64 0, i64 %zext_ln167_8

]]></Node>
<StgValue><ssdm name="arr_Q_V_8_addr"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:191 %store_ln168 = store i18 %trunc_ln818_32, i6 %arr_Q_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:200 %r_V_68 = mul i34 %sext_ln1273_17, i34 %sext_ln1270_33

]]></Node>
<StgValue><ssdm name="r_V_68"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:201 %trunc_ln818_33 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_68, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_33"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:203 %zext_ln167_9 = zext i6 %lshr_ln167_9

]]></Node>
<StgValue><ssdm name="zext_ln167_9"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:204 %arr_I_V_9_addr = getelementptr i18 %arr_I_V_9, i64 0, i64 %zext_ln167_9

]]></Node>
<StgValue><ssdm name="arr_I_V_9_addr"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:205 %store_ln167 = store i18 %trunc_ln818_33, i6 %arr_I_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:209 %r_V_70 = mul i34 %sext_ln1270_34, i34 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_70"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:210 %trunc_ln818_34 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_70, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_34"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:211 %arr_Q_V_9_addr = getelementptr i18 %arr_Q_V_9, i64 0, i64 %zext_ln167_9

]]></Node>
<StgValue><ssdm name="arr_Q_V_9_addr"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:212 %store_ln168 = store i18 %trunc_ln818_34, i6 %arr_Q_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:221 %r_V_72 = mul i34 %sext_ln1273_18, i34 %sext_ln1270_35

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:222 %trunc_ln818_35 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_72, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_35"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:224 %zext_ln167_10 = zext i6 %lshr_ln167_s

]]></Node>
<StgValue><ssdm name="zext_ln167_10"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:225 %arr_I_V_10_addr = getelementptr i18 %arr_I_V_10, i64 0, i64 %zext_ln167_10

]]></Node>
<StgValue><ssdm name="arr_I_V_10_addr"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:226 %store_ln167 = store i18 %trunc_ln818_35, i6 %arr_I_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:230 %r_V_74 = mul i34 %sext_ln1270_36, i34 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:231 %trunc_ln818_36 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_74, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_36"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:232 %arr_Q_V_10_addr = getelementptr i18 %arr_Q_V_10, i64 0, i64 %zext_ln167_10

]]></Node>
<StgValue><ssdm name="arr_Q_V_10_addr"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:233 %store_ln168 = store i18 %trunc_ln818_36, i6 %arr_Q_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:242 %r_V_76 = mul i34 %sext_ln1273_19, i34 %sext_ln1270_37

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:243 %trunc_ln818_37 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_76, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_37"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:245 %zext_ln167_11 = zext i6 %lshr_ln167_10

]]></Node>
<StgValue><ssdm name="zext_ln167_11"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:246 %arr_I_V_11_addr = getelementptr i18 %arr_I_V_11, i64 0, i64 %zext_ln167_11

]]></Node>
<StgValue><ssdm name="arr_I_V_11_addr"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:247 %store_ln167 = store i18 %trunc_ln818_37, i6 %arr_I_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:251 %r_V_78 = mul i34 %sext_ln1270_38, i34 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:252 %trunc_ln818_38 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_78, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_38"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:253 %arr_Q_V_11_addr = getelementptr i18 %arr_Q_V_11, i64 0, i64 %zext_ln167_11

]]></Node>
<StgValue><ssdm name="arr_Q_V_11_addr"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:254 %store_ln168 = store i18 %trunc_ln818_38, i6 %arr_Q_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:263 %r_V_80 = mul i34 %sext_ln1273_20, i34 %sext_ln1270_39

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:264 %trunc_ln818_39 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_80, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_39"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:266 %zext_ln167_12 = zext i6 %lshr_ln167_11

]]></Node>
<StgValue><ssdm name="zext_ln167_12"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:267 %arr_I_V_12_addr = getelementptr i18 %arr_I_V_12, i64 0, i64 %zext_ln167_12

]]></Node>
<StgValue><ssdm name="arr_I_V_12_addr"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:268 %store_ln167 = store i18 %trunc_ln818_39, i6 %arr_I_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:272 %r_V_82 = mul i34 %sext_ln1270_40, i34 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:273 %trunc_ln818_40 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_82, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_40"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:274 %arr_Q_V_12_addr = getelementptr i18 %arr_Q_V_12, i64 0, i64 %zext_ln167_12

]]></Node>
<StgValue><ssdm name="arr_Q_V_12_addr"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:275 %store_ln168 = store i18 %trunc_ln818_40, i6 %arr_Q_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:284 %r_V_84 = mul i34 %sext_ln1273_21, i34 %sext_ln1270_41

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:285 %trunc_ln818_41 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_84, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_41"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:287 %zext_ln167_13 = zext i6 %lshr_ln167_12

]]></Node>
<StgValue><ssdm name="zext_ln167_13"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:288 %arr_I_V_13_addr = getelementptr i18 %arr_I_V_13, i64 0, i64 %zext_ln167_13

]]></Node>
<StgValue><ssdm name="arr_I_V_13_addr"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:289 %store_ln167 = store i18 %trunc_ln818_41, i6 %arr_I_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:293 %r_V_86 = mul i34 %sext_ln1270_42, i34 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:294 %trunc_ln818_42 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_86, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_42"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:295 %arr_Q_V_13_addr = getelementptr i18 %arr_Q_V_13, i64 0, i64 %zext_ln167_13

]]></Node>
<StgValue><ssdm name="arr_Q_V_13_addr"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:296 %store_ln168 = store i18 %trunc_ln818_42, i6 %arr_Q_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:305 %r_V_88 = mul i34 %sext_ln1273_22, i34 %sext_ln1270_43

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:306 %trunc_ln818_43 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_88, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_43"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:308 %zext_ln167_14 = zext i6 %lshr_ln167_13

]]></Node>
<StgValue><ssdm name="zext_ln167_14"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:309 %arr_I_V_14_addr = getelementptr i18 %arr_I_V_14, i64 0, i64 %zext_ln167_14

]]></Node>
<StgValue><ssdm name="arr_I_V_14_addr"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:310 %store_ln167 = store i18 %trunc_ln818_43, i6 %arr_I_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:314 %r_V_90 = mul i34 %sext_ln1270_44, i34 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:315 %trunc_ln818_44 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_90, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_44"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:316 %arr_Q_V_14_addr = getelementptr i18 %arr_Q_V_14, i64 0, i64 %zext_ln167_14

]]></Node>
<StgValue><ssdm name="arr_Q_V_14_addr"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:317 %store_ln168 = store i18 %trunc_ln818_44, i6 %arr_Q_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:326 %r_V_92 = mul i34 %sext_ln1273_23, i34 %sext_ln1270_45

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:327 %trunc_ln818_45 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_92, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_45"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:329 %zext_ln167_15 = zext i6 %lshr_ln167_14

]]></Node>
<StgValue><ssdm name="zext_ln167_15"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:330 %arr_I_V_15_addr = getelementptr i18 %arr_I_V_15, i64 0, i64 %zext_ln167_15

]]></Node>
<StgValue><ssdm name="arr_I_V_15_addr"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:331 %store_ln167 = store i18 %trunc_ln818_45, i6 %arr_I_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:335 %r_V_94 = mul i34 %sext_ln1270_46, i34 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:336 %trunc_ln818_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_94, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_s"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:337 %arr_Q_V_15_addr = getelementptr i18 %arr_Q_V_15, i64 0, i64 %zext_ln167_15

]]></Node>
<StgValue><ssdm name="arr_Q_V_15_addr"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:338 %store_ln168 = store i18 %trunc_ln818_s, i6 %arr_Q_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:347 %r_V_96 = mul i34 %sext_ln1273_24, i34 %sext_ln1270_47

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:348 %trunc_ln818_46 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_96, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_46"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:350 %zext_ln167_16 = zext i6 %lshr_ln167_15

]]></Node>
<StgValue><ssdm name="zext_ln167_16"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:351 %arr_I_V_16_addr = getelementptr i18 %arr_I_V_16, i64 0, i64 %zext_ln167_16

]]></Node>
<StgValue><ssdm name="arr_I_V_16_addr"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:352 %store_ln167 = store i18 %trunc_ln818_46, i6 %arr_I_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:356 %r_V_98 = mul i34 %sext_ln1270_48, i34 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_98"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:357 %trunc_ln818_47 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_98, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_47"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:358 %arr_Q_V_16_addr = getelementptr i18 %arr_Q_V_16, i64 0, i64 %zext_ln167_16

]]></Node>
<StgValue><ssdm name="arr_Q_V_16_addr"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:359 %store_ln168 = store i18 %trunc_ln818_47, i6 %arr_Q_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:368 %r_V_100 = mul i34 %sext_ln1273_25, i34 %sext_ln1270_49

]]></Node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:369 %trunc_ln818_48 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_100, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_48"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:371 %zext_ln167_17 = zext i6 %lshr_ln167_16

]]></Node>
<StgValue><ssdm name="zext_ln167_17"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:372 %arr_I_V_17_addr = getelementptr i18 %arr_I_V_17, i64 0, i64 %zext_ln167_17

]]></Node>
<StgValue><ssdm name="arr_I_V_17_addr"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:373 %store_ln167 = store i18 %trunc_ln818_48, i6 %arr_I_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:377 %r_V_102 = mul i34 %sext_ln1270_50, i34 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_102"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:378 %trunc_ln818_49 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_102, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_49"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:379 %arr_Q_V_17_addr = getelementptr i18 %arr_Q_V_17, i64 0, i64 %zext_ln167_17

]]></Node>
<StgValue><ssdm name="arr_Q_V_17_addr"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:380 %store_ln168 = store i18 %trunc_ln818_49, i6 %arr_Q_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:389 %r_V_104 = mul i34 %sext_ln1273_26, i34 %sext_ln1270_51

]]></Node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:390 %trunc_ln818_50 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_104, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_50"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:392 %zext_ln167_18 = zext i6 %lshr_ln167_17

]]></Node>
<StgValue><ssdm name="zext_ln167_18"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:393 %arr_I_V_18_addr = getelementptr i18 %arr_I_V_18, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="arr_I_V_18_addr"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:394 %store_ln167 = store i18 %trunc_ln818_50, i6 %arr_I_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:398 %r_V_106 = mul i34 %sext_ln1270_52, i34 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_106"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:399 %trunc_ln818_51 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_106, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_51"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:400 %arr_Q_V_18_addr = getelementptr i18 %arr_Q_V_18, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="arr_Q_V_18_addr"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:401 %store_ln168 = store i18 %trunc_ln818_51, i6 %arr_Q_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:410 %r_V_108 = mul i34 %sext_ln1273_27, i34 %sext_ln1270_53

]]></Node>
<StgValue><ssdm name="r_V_108"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:411 %trunc_ln818_52 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_108, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_52"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:413 %zext_ln167_19 = zext i6 %lshr_ln167_18

]]></Node>
<StgValue><ssdm name="zext_ln167_19"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:414 %arr_I_V_19_addr = getelementptr i18 %arr_I_V_19, i64 0, i64 %zext_ln167_19

]]></Node>
<StgValue><ssdm name="arr_I_V_19_addr"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:415 %store_ln167 = store i18 %trunc_ln818_52, i6 %arr_I_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:419 %r_V_110 = mul i34 %sext_ln1270_54, i34 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_110"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:420 %trunc_ln818_53 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_110, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_53"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:421 %arr_Q_V_19_addr = getelementptr i18 %arr_Q_V_19, i64 0, i64 %zext_ln167_19

]]></Node>
<StgValue><ssdm name="arr_Q_V_19_addr"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:422 %store_ln168 = store i18 %trunc_ln818_53, i6 %arr_Q_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:434 %r_V_112 = mul i34 %sext_ln1273_28, i34 %sext_ln1270_55

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:435 %trunc_ln818_54 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_112, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_54"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:437 %zext_ln167_20 = zext i6 %lshr_ln167_19

]]></Node>
<StgValue><ssdm name="zext_ln167_20"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:438 %arr_I_V_20_addr = getelementptr i18 %arr_I_V_20, i64 0, i64 %zext_ln167_20

]]></Node>
<StgValue><ssdm name="arr_I_V_20_addr"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:439 %store_ln167 = store i18 %trunc_ln818_54, i6 %arr_I_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:443 %r_V_114 = mul i34 %sext_ln1270_56, i34 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:444 %trunc_ln818_55 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_114, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_55"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:445 %arr_Q_V_20_addr = getelementptr i18 %arr_Q_V_20, i64 0, i64 %zext_ln167_20

]]></Node>
<StgValue><ssdm name="arr_Q_V_20_addr"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:446 %store_ln168 = store i18 %trunc_ln818_55, i6 %arr_Q_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:458 %r_V_116 = mul i34 %sext_ln1273_29, i34 %sext_ln1270_57

]]></Node>
<StgValue><ssdm name="r_V_116"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:459 %trunc_ln818_56 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_116, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_56"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:461 %zext_ln167_21 = zext i6 %lshr_ln167_20

]]></Node>
<StgValue><ssdm name="zext_ln167_21"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:462 %arr_I_V_21_addr = getelementptr i18 %arr_I_V_21, i64 0, i64 %zext_ln167_21

]]></Node>
<StgValue><ssdm name="arr_I_V_21_addr"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:463 %store_ln167 = store i18 %trunc_ln818_56, i6 %arr_I_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:467 %r_V_118 = mul i34 %sext_ln1270_58, i34 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_118"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:468 %trunc_ln818_57 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_118, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_57"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:469 %arr_Q_V_21_addr = getelementptr i18 %arr_Q_V_21, i64 0, i64 %zext_ln167_21

]]></Node>
<StgValue><ssdm name="arr_Q_V_21_addr"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:470 %store_ln168 = store i18 %trunc_ln818_57, i6 %arr_Q_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:482 %r_V_120 = mul i34 %sext_ln1273_30, i34 %sext_ln1270_59

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:483 %trunc_ln818_58 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_120, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_58"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:485 %zext_ln167_22 = zext i6 %lshr_ln167_21

]]></Node>
<StgValue><ssdm name="zext_ln167_22"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:486 %arr_I_V_22_addr = getelementptr i18 %arr_I_V_22, i64 0, i64 %zext_ln167_22

]]></Node>
<StgValue><ssdm name="arr_I_V_22_addr"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:487 %store_ln167 = store i18 %trunc_ln818_58, i6 %arr_I_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:491 %r_V_122 = mul i34 %sext_ln1270_60, i34 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:492 %trunc_ln818_59 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_122, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_59"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:493 %arr_Q_V_22_addr = getelementptr i18 %arr_Q_V_22, i64 0, i64 %zext_ln167_22

]]></Node>
<StgValue><ssdm name="arr_Q_V_22_addr"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:494 %store_ln168 = store i18 %trunc_ln818_59, i6 %arr_Q_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:506 %r_V_124 = mul i34 %sext_ln1273_31, i34 %sext_ln1270_61

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:507 %trunc_ln818_60 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_124, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_60"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:509 %zext_ln167_23 = zext i6 %lshr_ln167_22

]]></Node>
<StgValue><ssdm name="zext_ln167_23"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:510 %arr_I_V_23_addr = getelementptr i18 %arr_I_V_23, i64 0, i64 %zext_ln167_23

]]></Node>
<StgValue><ssdm name="arr_I_V_23_addr"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:511 %store_ln167 = store i18 %trunc_ln818_60, i6 %arr_I_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:515 %r_V_126 = mul i34 %sext_ln1270_62, i34 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:516 %trunc_ln818_61 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_126, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_61"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:517 %arr_Q_V_23_addr = getelementptr i18 %arr_Q_V_23, i64 0, i64 %zext_ln167_23

]]></Node>
<StgValue><ssdm name="arr_Q_V_23_addr"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:518 %store_ln168 = store i18 %trunc_ln818_61, i6 %arr_Q_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:530 %r_V_128 = mul i34 %sext_ln1273_32, i34 %sext_ln1270_63

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:531 %trunc_ln818_62 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_128, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_62"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:533 %zext_ln167_24 = zext i6 %lshr_ln167_23

]]></Node>
<StgValue><ssdm name="zext_ln167_24"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:534 %arr_I_V_24_addr = getelementptr i18 %arr_I_V_24, i64 0, i64 %zext_ln167_24

]]></Node>
<StgValue><ssdm name="arr_I_V_24_addr"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:535 %store_ln167 = store i18 %trunc_ln818_62, i6 %arr_I_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:539 %r_V_130 = mul i34 %sext_ln1270_64, i34 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:540 %trunc_ln818_63 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_130, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_63"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:541 %arr_Q_V_24_addr = getelementptr i18 %arr_Q_V_24, i64 0, i64 %zext_ln167_24

]]></Node>
<StgValue><ssdm name="arr_Q_V_24_addr"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:542 %store_ln168 = store i18 %trunc_ln818_63, i6 %arr_Q_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:554 %r_V_132 = mul i34 %sext_ln1273_33, i34 %sext_ln1270_65

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:555 %trunc_ln818_64 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_132, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_64"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:557 %zext_ln167_25 = zext i6 %lshr_ln167_24

]]></Node>
<StgValue><ssdm name="zext_ln167_25"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:558 %arr_I_V_25_addr = getelementptr i18 %arr_I_V_25, i64 0, i64 %zext_ln167_25

]]></Node>
<StgValue><ssdm name="arr_I_V_25_addr"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:559 %store_ln167 = store i18 %trunc_ln818_64, i6 %arr_I_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:563 %r_V_134 = mul i34 %sext_ln1270_66, i34 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:564 %trunc_ln818_65 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_134, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_65"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:565 %arr_Q_V_25_addr = getelementptr i18 %arr_Q_V_25, i64 0, i64 %zext_ln167_25

]]></Node>
<StgValue><ssdm name="arr_Q_V_25_addr"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:566 %store_ln168 = store i18 %trunc_ln818_65, i6 %arr_Q_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:578 %r_V_136 = mul i34 %sext_ln1273_34, i34 %sext_ln1270_67

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:579 %trunc_ln818_66 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_136, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_66"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:581 %zext_ln167_26 = zext i6 %lshr_ln167_25

]]></Node>
<StgValue><ssdm name="zext_ln167_26"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:582 %arr_I_V_26_addr = getelementptr i18 %arr_I_V_26, i64 0, i64 %zext_ln167_26

]]></Node>
<StgValue><ssdm name="arr_I_V_26_addr"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:583 %store_ln167 = store i18 %trunc_ln818_66, i6 %arr_I_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:587 %r_V_138 = mul i34 %sext_ln1270_68, i34 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:588 %trunc_ln818_67 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_138, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_67"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:589 %arr_Q_V_26_addr = getelementptr i18 %arr_Q_V_26, i64 0, i64 %zext_ln167_26

]]></Node>
<StgValue><ssdm name="arr_Q_V_26_addr"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:590 %store_ln168 = store i18 %trunc_ln818_67, i6 %arr_Q_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:602 %r_V_140 = mul i34 %sext_ln1273_35, i34 %sext_ln1270_69

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:603 %trunc_ln818_68 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_140, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_68"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:605 %zext_ln167_27 = zext i6 %lshr_ln167_26

]]></Node>
<StgValue><ssdm name="zext_ln167_27"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:606 %arr_I_V_27_addr = getelementptr i18 %arr_I_V_27, i64 0, i64 %zext_ln167_27

]]></Node>
<StgValue><ssdm name="arr_I_V_27_addr"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:607 %store_ln167 = store i18 %trunc_ln818_68, i6 %arr_I_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:611 %r_V_142 = mul i34 %sext_ln1270_70, i34 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:612 %trunc_ln818_69 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_142, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_69"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:613 %arr_Q_V_27_addr = getelementptr i18 %arr_Q_V_27, i64 0, i64 %zext_ln167_27

]]></Node>
<StgValue><ssdm name="arr_Q_V_27_addr"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:614 %store_ln168 = store i18 %trunc_ln818_69, i6 %arr_Q_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:626 %r_V_144 = mul i34 %sext_ln1273_36, i34 %sext_ln1270_71

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:627 %trunc_ln818_70 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_144, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_70"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:629 %zext_ln167_28 = zext i6 %lshr_ln167_27

]]></Node>
<StgValue><ssdm name="zext_ln167_28"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:630 %arr_I_V_28_addr = getelementptr i18 %arr_I_V_28, i64 0, i64 %zext_ln167_28

]]></Node>
<StgValue><ssdm name="arr_I_V_28_addr"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:631 %store_ln167 = store i18 %trunc_ln818_70, i6 %arr_I_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:635 %r_V_146 = mul i34 %sext_ln1270_72, i34 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:636 %trunc_ln818_71 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_146, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_71"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:637 %arr_Q_V_28_addr = getelementptr i18 %arr_Q_V_28, i64 0, i64 %zext_ln167_28

]]></Node>
<StgValue><ssdm name="arr_Q_V_28_addr"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:638 %store_ln168 = store i18 %trunc_ln818_71, i6 %arr_Q_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:650 %r_V_148 = mul i34 %sext_ln1273_37, i34 %sext_ln1270_73

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:651 %trunc_ln818_72 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_148, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_72"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:653 %zext_ln167_29 = zext i6 %lshr_ln167_28

]]></Node>
<StgValue><ssdm name="zext_ln167_29"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:654 %arr_I_V_29_addr = getelementptr i18 %arr_I_V_29, i64 0, i64 %zext_ln167_29

]]></Node>
<StgValue><ssdm name="arr_I_V_29_addr"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:655 %store_ln167 = store i18 %trunc_ln818_72, i6 %arr_I_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:659 %r_V_150 = mul i34 %sext_ln1270_74, i34 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:660 %trunc_ln818_73 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_150, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_73"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:661 %arr_Q_V_29_addr = getelementptr i18 %arr_Q_V_29, i64 0, i64 %zext_ln167_29

]]></Node>
<StgValue><ssdm name="arr_Q_V_29_addr"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:662 %store_ln168 = store i18 %trunc_ln818_73, i6 %arr_Q_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:674 %r_V_152 = mul i34 %sext_ln1273_38, i34 %sext_ln1270_75

]]></Node>
<StgValue><ssdm name="r_V_152"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:675 %trunc_ln818_74 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_152, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_74"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:677 %zext_ln167_30 = zext i6 %lshr_ln167_29

]]></Node>
<StgValue><ssdm name="zext_ln167_30"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:678 %arr_I_V_30_addr = getelementptr i18 %arr_I_V_30, i64 0, i64 %zext_ln167_30

]]></Node>
<StgValue><ssdm name="arr_I_V_30_addr"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:679 %store_ln167 = store i18 %trunc_ln818_74, i6 %arr_I_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:683 %r_V_154 = mul i34 %sext_ln1270_76, i34 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:684 %trunc_ln818_75 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_154, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_75"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:685 %arr_Q_V_30_addr = getelementptr i18 %arr_Q_V_30, i64 0, i64 %zext_ln167_30

]]></Node>
<StgValue><ssdm name="arr_Q_V_30_addr"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:686 %store_ln168 = store i18 %trunc_ln818_75, i6 %arr_Q_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:698 %r_V_156 = mul i34 %sext_ln1273, i34 %sext_ln1270_77

]]></Node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:699 %trunc_ln818_76 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_156, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_76"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:701 %zext_ln167_31 = zext i6 %lshr_ln167_30

]]></Node>
<StgValue><ssdm name="zext_ln167_31"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:702 %arr_I_V_31_addr = getelementptr i18 %arr_I_V_31, i64 0, i64 %zext_ln167_31

]]></Node>
<StgValue><ssdm name="arr_I_V_31_addr"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:703 %store_ln167 = store i18 %trunc_ln818_76, i6 %arr_I_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:707 %r_V_158 = mul i34 %sext_ln1270_78, i34 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_158"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:708 %trunc_ln818_77 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_158, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_77"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:709 %arr_Q_V_31_addr = getelementptr i18 %arr_Q_V_31, i64 0, i64 %zext_ln167_31

]]></Node>
<StgValue><ssdm name="arr_Q_V_31_addr"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:710 %store_ln168 = store i18 %trunc_ln818_77, i6 %arr_Q_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:721 %r_V_160 = mul i34 %sext_ln1273_39, i34 %sext_ln1270_79

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:722 %trunc_ln818_78 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_160, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_78"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:724 %zext_ln167_32 = zext i6 %lshr_ln167_31

]]></Node>
<StgValue><ssdm name="zext_ln167_32"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:725 %arr_I_V_32_addr = getelementptr i18 %arr_I_V_32, i64 0, i64 %zext_ln167_32

]]></Node>
<StgValue><ssdm name="arr_I_V_32_addr"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:726 %store_ln167 = store i18 %trunc_ln818_78, i6 %arr_I_V_32_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:730 %r_V_162 = mul i34 %sext_ln1270_80, i34 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:731 %trunc_ln818_79 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_162, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_79"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:732 %arr_Q_V_32_addr = getelementptr i18 %arr_Q_V_32, i64 0, i64 %zext_ln167_32

]]></Node>
<StgValue><ssdm name="arr_Q_V_32_addr"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:733 %store_ln168 = store i18 %trunc_ln818_79, i6 %arr_Q_V_32_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:745 %r_V_164 = mul i34 %sext_ln1273_40, i34 %sext_ln1270_81

]]></Node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:746 %trunc_ln818_80 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_164, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_80"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:748 %zext_ln167_33 = zext i6 %lshr_ln167_32

]]></Node>
<StgValue><ssdm name="zext_ln167_33"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:749 %arr_I_V_33_addr = getelementptr i18 %arr_I_V_33, i64 0, i64 %zext_ln167_33

]]></Node>
<StgValue><ssdm name="arr_I_V_33_addr"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:750 %store_ln167 = store i18 %trunc_ln818_80, i6 %arr_I_V_33_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:754 %r_V_166 = mul i34 %sext_ln1270_82, i34 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:755 %trunc_ln818_81 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_166, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_81"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:756 %arr_Q_V_33_addr = getelementptr i18 %arr_Q_V_33, i64 0, i64 %zext_ln167_33

]]></Node>
<StgValue><ssdm name="arr_Q_V_33_addr"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:757 %store_ln168 = store i18 %trunc_ln818_81, i6 %arr_Q_V_33_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:769 %r_V_168 = mul i34 %sext_ln1273_41, i34 %sext_ln1270_83

]]></Node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:770 %trunc_ln818_82 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_168, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_82"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:772 %zext_ln167_34 = zext i6 %lshr_ln167_33

]]></Node>
<StgValue><ssdm name="zext_ln167_34"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:773 %arr_I_V_34_addr = getelementptr i18 %arr_I_V_34, i64 0, i64 %zext_ln167_34

]]></Node>
<StgValue><ssdm name="arr_I_V_34_addr"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:774 %store_ln167 = store i18 %trunc_ln818_82, i6 %arr_I_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:778 %r_V_170 = mul i34 %sext_ln1270_84, i34 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_170"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:779 %trunc_ln818_83 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_170, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_83"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:780 %arr_Q_V_34_addr = getelementptr i18 %arr_Q_V_34, i64 0, i64 %zext_ln167_34

]]></Node>
<StgValue><ssdm name="arr_Q_V_34_addr"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:781 %store_ln168 = store i18 %trunc_ln818_83, i6 %arr_Q_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:793 %r_V_172 = mul i34 %sext_ln1273_42, i34 %sext_ln1270_85

]]></Node>
<StgValue><ssdm name="r_V_172"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:794 %trunc_ln818_84 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_172, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_84"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:796 %zext_ln167_35 = zext i6 %lshr_ln167_34

]]></Node>
<StgValue><ssdm name="zext_ln167_35"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:797 %arr_I_V_35_addr = getelementptr i18 %arr_I_V_35, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="arr_I_V_35_addr"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:798 %store_ln167 = store i18 %trunc_ln818_84, i6 %arr_I_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:802 %r_V_174 = mul i34 %sext_ln1270_86, i34 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:803 %trunc_ln818_85 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_174, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_85"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:804 %arr_Q_V_35_addr = getelementptr i18 %arr_Q_V_35, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="arr_Q_V_35_addr"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:805 %store_ln168 = store i18 %trunc_ln818_85, i6 %arr_Q_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:817 %r_V_176 = mul i34 %sext_ln1273_43, i34 %sext_ln1270_87

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:818 %trunc_ln818_86 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_176, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_86"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:820 %zext_ln167_36 = zext i6 %lshr_ln167_35

]]></Node>
<StgValue><ssdm name="zext_ln167_36"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:821 %arr_I_V_36_addr = getelementptr i18 %arr_I_V_36, i64 0, i64 %zext_ln167_36

]]></Node>
<StgValue><ssdm name="arr_I_V_36_addr"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:822 %store_ln167 = store i18 %trunc_ln818_86, i6 %arr_I_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:826 %r_V_178 = mul i34 %sext_ln1270_88, i34 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:827 %trunc_ln818_87 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_178, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_87"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:828 %arr_Q_V_36_addr = getelementptr i18 %arr_Q_V_36, i64 0, i64 %zext_ln167_36

]]></Node>
<StgValue><ssdm name="arr_Q_V_36_addr"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:829 %store_ln168 = store i18 %trunc_ln818_87, i6 %arr_Q_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:841 %r_V_180 = mul i34 %sext_ln1273_44, i34 %sext_ln1270_89

]]></Node>
<StgValue><ssdm name="r_V_180"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:842 %trunc_ln818_88 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_180, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_88"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:844 %zext_ln167_37 = zext i6 %lshr_ln167_36

]]></Node>
<StgValue><ssdm name="zext_ln167_37"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:845 %arr_I_V_37_addr = getelementptr i18 %arr_I_V_37, i64 0, i64 %zext_ln167_37

]]></Node>
<StgValue><ssdm name="arr_I_V_37_addr"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:846 %store_ln167 = store i18 %trunc_ln818_88, i6 %arr_I_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:850 %r_V_182 = mul i34 %sext_ln1270_90, i34 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:851 %trunc_ln818_89 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_182, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_89"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:852 %arr_Q_V_37_addr = getelementptr i18 %arr_Q_V_37, i64 0, i64 %zext_ln167_37

]]></Node>
<StgValue><ssdm name="arr_Q_V_37_addr"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:853 %store_ln168 = store i18 %trunc_ln818_89, i6 %arr_Q_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:865 %r_V_184 = mul i34 %sext_ln1273_45, i34 %sext_ln1270_91

]]></Node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:866 %trunc_ln818_90 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_184, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_90"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:868 %zext_ln167_38 = zext i6 %lshr_ln167_37

]]></Node>
<StgValue><ssdm name="zext_ln167_38"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:869 %arr_I_V_38_addr = getelementptr i18 %arr_I_V_38, i64 0, i64 %zext_ln167_38

]]></Node>
<StgValue><ssdm name="arr_I_V_38_addr"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:870 %store_ln167 = store i18 %trunc_ln818_90, i6 %arr_I_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:874 %r_V_186 = mul i34 %sext_ln1270_92, i34 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_186"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:875 %trunc_ln818_91 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_186, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_91"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:876 %arr_Q_V_38_addr = getelementptr i18 %arr_Q_V_38, i64 0, i64 %zext_ln167_38

]]></Node>
<StgValue><ssdm name="arr_Q_V_38_addr"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:877 %store_ln168 = store i18 %trunc_ln818_91, i6 %arr_Q_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:889 %r_V_188 = mul i34 %sext_ln1273_46, i34 %sext_ln1270_93

]]></Node>
<StgValue><ssdm name="r_V_188"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:890 %trunc_ln818_92 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_188, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_92"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:892 %zext_ln167_39 = zext i6 %lshr_ln167_38

]]></Node>
<StgValue><ssdm name="zext_ln167_39"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:893 %arr_I_V_39_addr = getelementptr i18 %arr_I_V_39, i64 0, i64 %zext_ln167_39

]]></Node>
<StgValue><ssdm name="arr_I_V_39_addr"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:894 %store_ln167 = store i18 %trunc_ln818_92, i6 %arr_I_V_39_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:898 %r_V_190 = mul i34 %sext_ln1270_94, i34 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:899 %trunc_ln818_93 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_190, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_93"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:900 %arr_Q_V_39_addr = getelementptr i18 %arr_Q_V_39, i64 0, i64 %zext_ln167_39

]]></Node>
<StgValue><ssdm name="arr_Q_V_39_addr"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:901 %store_ln168 = store i18 %trunc_ln818_93, i6 %arr_Q_V_39_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:913 %r_V_192 = mul i34 %sext_ln1273_47, i34 %sext_ln1270_95

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:914 %trunc_ln818_94 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_192, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_94"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:916 %zext_ln167_40 = zext i6 %lshr_ln167_39

]]></Node>
<StgValue><ssdm name="zext_ln167_40"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:917 %arr_I_V_40_addr = getelementptr i18 %arr_I_V_40, i64 0, i64 %zext_ln167_40

]]></Node>
<StgValue><ssdm name="arr_I_V_40_addr"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:918 %store_ln167 = store i18 %trunc_ln818_94, i6 %arr_I_V_40_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:922 %r_V_194 = mul i34 %sext_ln1270_96, i34 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_194"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:923 %trunc_ln818_95 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_194, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_95"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:924 %arr_Q_V_40_addr = getelementptr i18 %arr_Q_V_40, i64 0, i64 %zext_ln167_40

]]></Node>
<StgValue><ssdm name="arr_Q_V_40_addr"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:925 %store_ln168 = store i18 %trunc_ln818_95, i6 %arr_Q_V_40_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:937 %r_V_196 = mul i34 %sext_ln1273_48, i34 %sext_ln1270_97

]]></Node>
<StgValue><ssdm name="r_V_196"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:938 %trunc_ln818_96 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_196, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_96"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:940 %zext_ln167_41 = zext i6 %lshr_ln167_40

]]></Node>
<StgValue><ssdm name="zext_ln167_41"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:941 %arr_I_V_41_addr = getelementptr i18 %arr_I_V_41, i64 0, i64 %zext_ln167_41

]]></Node>
<StgValue><ssdm name="arr_I_V_41_addr"/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:942 %store_ln167 = store i18 %trunc_ln818_96, i6 %arr_I_V_41_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:946 %r_V_198 = mul i34 %sext_ln1270_98, i34 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_198"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:947 %trunc_ln818_97 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_198, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_97"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:948 %arr_Q_V_41_addr = getelementptr i18 %arr_Q_V_41, i64 0, i64 %zext_ln167_41

]]></Node>
<StgValue><ssdm name="arr_Q_V_41_addr"/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:949 %store_ln168 = store i18 %trunc_ln818_97, i6 %arr_Q_V_41_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:961 %r_V_200 = mul i34 %sext_ln1273_49, i34 %sext_ln1270_99

]]></Node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:962 %trunc_ln818_98 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_200, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_98"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:964 %zext_ln167_42 = zext i6 %lshr_ln167_41

]]></Node>
<StgValue><ssdm name="zext_ln167_42"/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:965 %arr_I_V_42_addr = getelementptr i18 %arr_I_V_42, i64 0, i64 %zext_ln167_42

]]></Node>
<StgValue><ssdm name="arr_I_V_42_addr"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:966 %store_ln167 = store i18 %trunc_ln818_98, i6 %arr_I_V_42_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:970 %r_V_202 = mul i34 %sext_ln1270_100, i34 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_202"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:971 %trunc_ln818_99 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_202, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_99"/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:972 %arr_Q_V_42_addr = getelementptr i18 %arr_Q_V_42, i64 0, i64 %zext_ln167_42

]]></Node>
<StgValue><ssdm name="arr_Q_V_42_addr"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:973 %store_ln168 = store i18 %trunc_ln818_99, i6 %arr_Q_V_42_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:985 %r_V_204 = mul i34 %sext_ln1273_50, i34 %sext_ln1270_101

]]></Node>
<StgValue><ssdm name="r_V_204"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:986 %trunc_ln818_100 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_204, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_100"/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:988 %zext_ln167_43 = zext i6 %lshr_ln167_42

]]></Node>
<StgValue><ssdm name="zext_ln167_43"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:989 %arr_I_V_43_addr = getelementptr i18 %arr_I_V_43, i64 0, i64 %zext_ln167_43

]]></Node>
<StgValue><ssdm name="arr_I_V_43_addr"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:990 %store_ln167 = store i18 %trunc_ln818_100, i6 %arr_I_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:994 %r_V_206 = mul i34 %sext_ln1270_102, i34 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:995 %trunc_ln818_101 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_206, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_101"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:996 %arr_Q_V_43_addr = getelementptr i18 %arr_Q_V_43, i64 0, i64 %zext_ln167_43

]]></Node>
<StgValue><ssdm name="arr_Q_V_43_addr"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:997 %store_ln168 = store i18 %trunc_ln818_101, i6 %arr_Q_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1009 %r_V_208 = mul i34 %sext_ln1273_51, i34 %sext_ln1270_103

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1010 %trunc_ln818_102 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_208, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_102"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1012 %zext_ln167_44 = zext i6 %lshr_ln167_43

]]></Node>
<StgValue><ssdm name="zext_ln167_44"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1013 %arr_I_V_44_addr = getelementptr i18 %arr_I_V_44, i64 0, i64 %zext_ln167_44

]]></Node>
<StgValue><ssdm name="arr_I_V_44_addr"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1014 %store_ln167 = store i18 %trunc_ln818_102, i6 %arr_I_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1018 %r_V_210 = mul i34 %sext_ln1270_104, i34 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_210"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1019 %trunc_ln818_103 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_210, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_103"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1020 %arr_Q_V_44_addr = getelementptr i18 %arr_Q_V_44, i64 0, i64 %zext_ln167_44

]]></Node>
<StgValue><ssdm name="arr_Q_V_44_addr"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1021 %store_ln168 = store i18 %trunc_ln818_103, i6 %arr_Q_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1033 %r_V_212 = mul i34 %sext_ln1273_52, i34 %sext_ln1270_105

]]></Node>
<StgValue><ssdm name="r_V_212"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1034 %trunc_ln818_104 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_212, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_104"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1036 %zext_ln167_45 = zext i6 %lshr_ln167_44

]]></Node>
<StgValue><ssdm name="zext_ln167_45"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1037 %arr_I_V_45_addr = getelementptr i18 %arr_I_V_45, i64 0, i64 %zext_ln167_45

]]></Node>
<StgValue><ssdm name="arr_I_V_45_addr"/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1038 %store_ln167 = store i18 %trunc_ln818_104, i6 %arr_I_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1042 %r_V_214 = mul i34 %sext_ln1270_106, i34 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_214"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1043 %trunc_ln818_105 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_214, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_105"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1044 %arr_Q_V_45_addr = getelementptr i18 %arr_Q_V_45, i64 0, i64 %zext_ln167_45

]]></Node>
<StgValue><ssdm name="arr_Q_V_45_addr"/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1045 %store_ln168 = store i18 %trunc_ln818_105, i6 %arr_Q_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1057 %r_V_216 = mul i34 %sext_ln1273_53, i34 %sext_ln1270_107

]]></Node>
<StgValue><ssdm name="r_V_216"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1058 %trunc_ln818_106 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_216, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_106"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1060 %zext_ln167_46 = zext i6 %lshr_ln167_45

]]></Node>
<StgValue><ssdm name="zext_ln167_46"/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1061 %arr_I_V_46_addr = getelementptr i18 %arr_I_V_46, i64 0, i64 %zext_ln167_46

]]></Node>
<StgValue><ssdm name="arr_I_V_46_addr"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1062 %store_ln167 = store i18 %trunc_ln818_106, i6 %arr_I_V_46_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1066 %r_V_218 = mul i34 %sext_ln1270_108, i34 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1067 %trunc_ln818_107 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_218, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_107"/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1068 %arr_Q_V_46_addr = getelementptr i18 %arr_Q_V_46, i64 0, i64 %zext_ln167_46

]]></Node>
<StgValue><ssdm name="arr_Q_V_46_addr"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1069 %store_ln168 = store i18 %trunc_ln818_107, i6 %arr_Q_V_46_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1081 %r_V_220 = mul i34 %sext_ln1273_54, i34 %sext_ln1270_109

]]></Node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1082 %trunc_ln818_108 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_220, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_108"/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1084 %zext_ln167_47 = zext i6 %lshr_ln167_46

]]></Node>
<StgValue><ssdm name="zext_ln167_47"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1085 %arr_I_V_47_addr = getelementptr i18 %arr_I_V_47, i64 0, i64 %zext_ln167_47

]]></Node>
<StgValue><ssdm name="arr_I_V_47_addr"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1086 %store_ln167 = store i18 %trunc_ln818_108, i6 %arr_I_V_47_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1090 %r_V_222 = mul i34 %sext_ln1270_110, i34 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1091 %trunc_ln818_109 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_222, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_109"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1092 %arr_Q_V_47_addr = getelementptr i18 %arr_Q_V_47, i64 0, i64 %zext_ln167_47

]]></Node>
<StgValue><ssdm name="arr_Q_V_47_addr"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1093 %store_ln168 = store i18 %trunc_ln818_109, i6 %arr_Q_V_47_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1105 %r_V_224 = mul i34 %sext_ln1273_55, i34 %sext_ln1270_111

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1106 %trunc_ln818_110 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_224, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_110"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1108 %zext_ln167_48 = zext i6 %lshr_ln167_47

]]></Node>
<StgValue><ssdm name="zext_ln167_48"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1109 %arr_I_V_48_addr = getelementptr i18 %arr_I_V_48, i64 0, i64 %zext_ln167_48

]]></Node>
<StgValue><ssdm name="arr_I_V_48_addr"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1110 %store_ln167 = store i18 %trunc_ln818_110, i6 %arr_I_V_48_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1114 %r_V_226 = mul i34 %sext_ln1270_112, i34 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1115 %trunc_ln818_111 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_226, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_111"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1116 %arr_Q_V_48_addr = getelementptr i18 %arr_Q_V_48, i64 0, i64 %zext_ln167_48

]]></Node>
<StgValue><ssdm name="arr_Q_V_48_addr"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1117 %store_ln168 = store i18 %trunc_ln818_111, i6 %arr_Q_V_48_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1129 %r_V_228 = mul i34 %sext_ln1273_56, i34 %sext_ln1270_113

]]></Node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1130 %trunc_ln818_112 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_228, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_112"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1132 %zext_ln167_49 = zext i6 %lshr_ln167_48

]]></Node>
<StgValue><ssdm name="zext_ln167_49"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1133 %arr_I_V_49_addr = getelementptr i18 %arr_I_V_49, i64 0, i64 %zext_ln167_49

]]></Node>
<StgValue><ssdm name="arr_I_V_49_addr"/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1134 %store_ln167 = store i18 %trunc_ln818_112, i6 %arr_I_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1138 %r_V_230 = mul i34 %sext_ln1270_114, i34 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_230"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1139 %trunc_ln818_113 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_230, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_113"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1140 %arr_Q_V_49_addr = getelementptr i18 %arr_Q_V_49, i64 0, i64 %zext_ln167_49

]]></Node>
<StgValue><ssdm name="arr_Q_V_49_addr"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1141 %store_ln168 = store i18 %trunc_ln818_113, i6 %arr_Q_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1153 %r_V_232 = mul i34 %sext_ln1273_57, i34 %sext_ln1270_115

]]></Node>
<StgValue><ssdm name="r_V_232"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1154 %trunc_ln818_114 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_232, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_114"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1156 %zext_ln167_50 = zext i6 %lshr_ln167_49

]]></Node>
<StgValue><ssdm name="zext_ln167_50"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1157 %arr_I_V_50_addr = getelementptr i18 %arr_I_V_50, i64 0, i64 %zext_ln167_50

]]></Node>
<StgValue><ssdm name="arr_I_V_50_addr"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1158 %store_ln167 = store i18 %trunc_ln818_114, i6 %arr_I_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1162 %r_V_234 = mul i34 %sext_ln1270_116, i34 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_234"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1163 %trunc_ln818_115 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_234, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_115"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1164 %arr_Q_V_50_addr = getelementptr i18 %arr_Q_V_50, i64 0, i64 %zext_ln167_50

]]></Node>
<StgValue><ssdm name="arr_Q_V_50_addr"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1165 %store_ln168 = store i18 %trunc_ln818_115, i6 %arr_Q_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1177 %r_V_236 = mul i34 %sext_ln1273_58, i34 %sext_ln1270_117

]]></Node>
<StgValue><ssdm name="r_V_236"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1178 %trunc_ln818_116 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_236, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_116"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1180 %zext_ln167_51 = zext i6 %lshr_ln167_50

]]></Node>
<StgValue><ssdm name="zext_ln167_51"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1181 %arr_I_V_51_addr = getelementptr i18 %arr_I_V_51, i64 0, i64 %zext_ln167_51

]]></Node>
<StgValue><ssdm name="arr_I_V_51_addr"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1182 %store_ln167 = store i18 %trunc_ln818_116, i6 %arr_I_V_51_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1186 %r_V_238 = mul i34 %sext_ln1270_118, i34 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_238"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1187 %trunc_ln818_117 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_238, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_117"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1188 %arr_Q_V_51_addr = getelementptr i18 %arr_Q_V_51, i64 0, i64 %zext_ln167_51

]]></Node>
<StgValue><ssdm name="arr_Q_V_51_addr"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1189 %store_ln168 = store i18 %trunc_ln818_117, i6 %arr_Q_V_51_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1201 %r_V_240 = mul i34 %sext_ln1273_59, i34 %sext_ln1270_119

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1202 %trunc_ln818_118 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_240, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_118"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1204 %zext_ln167_52 = zext i6 %lshr_ln167_51

]]></Node>
<StgValue><ssdm name="zext_ln167_52"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1205 %arr_I_V_52_addr = getelementptr i18 %arr_I_V_52, i64 0, i64 %zext_ln167_52

]]></Node>
<StgValue><ssdm name="arr_I_V_52_addr"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1206 %store_ln167 = store i18 %trunc_ln818_118, i6 %arr_I_V_52_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1210 %r_V_242 = mul i34 %sext_ln1270_120, i34 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_242"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1211 %trunc_ln818_119 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_242, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_119"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1212 %arr_Q_V_52_addr = getelementptr i18 %arr_Q_V_52, i64 0, i64 %zext_ln167_52

]]></Node>
<StgValue><ssdm name="arr_Q_V_52_addr"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1213 %store_ln168 = store i18 %trunc_ln818_119, i6 %arr_Q_V_52_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1225 %r_V_244 = mul i34 %sext_ln1273_60, i34 %sext_ln1270_121

]]></Node>
<StgValue><ssdm name="r_V_244"/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1226 %trunc_ln818_120 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_244, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_120"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1228 %zext_ln167_53 = zext i6 %lshr_ln167_52

]]></Node>
<StgValue><ssdm name="zext_ln167_53"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1229 %arr_I_V_53_addr = getelementptr i18 %arr_I_V_53, i64 0, i64 %zext_ln167_53

]]></Node>
<StgValue><ssdm name="arr_I_V_53_addr"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1230 %store_ln167 = store i18 %trunc_ln818_120, i6 %arr_I_V_53_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1234 %r_V_246 = mul i34 %sext_ln1270_122, i34 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_246"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1235 %trunc_ln818_121 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_246, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_121"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1236 %arr_Q_V_53_addr = getelementptr i18 %arr_Q_V_53, i64 0, i64 %zext_ln167_53

]]></Node>
<StgValue><ssdm name="arr_Q_V_53_addr"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1237 %store_ln168 = store i18 %trunc_ln818_121, i6 %arr_Q_V_53_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1249 %r_V_248 = mul i34 %sext_ln1273_61, i34 %sext_ln1270_123

]]></Node>
<StgValue><ssdm name="r_V_248"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1250 %trunc_ln818_122 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_248, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_122"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1252 %zext_ln167_54 = zext i6 %lshr_ln167_53

]]></Node>
<StgValue><ssdm name="zext_ln167_54"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1253 %arr_I_V_54_addr = getelementptr i18 %arr_I_V_54, i64 0, i64 %zext_ln167_54

]]></Node>
<StgValue><ssdm name="arr_I_V_54_addr"/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1254 %store_ln167 = store i18 %trunc_ln818_122, i6 %arr_I_V_54_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1258 %r_V_250 = mul i34 %sext_ln1270_124, i34 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_250"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1259 %trunc_ln818_123 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_250, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_123"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1260 %arr_Q_V_54_addr = getelementptr i18 %arr_Q_V_54, i64 0, i64 %zext_ln167_54

]]></Node>
<StgValue><ssdm name="arr_Q_V_54_addr"/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1261 %store_ln168 = store i18 %trunc_ln818_123, i6 %arr_Q_V_54_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1273 %r_V_252 = mul i34 %sext_ln1273_62, i34 %sext_ln1270_125

]]></Node>
<StgValue><ssdm name="r_V_252"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1274 %trunc_ln818_124 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_252, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_124"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1276 %zext_ln167_55 = zext i6 %lshr_ln167_54

]]></Node>
<StgValue><ssdm name="zext_ln167_55"/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1277 %arr_I_V_55_addr = getelementptr i18 %arr_I_V_55, i64 0, i64 %zext_ln167_55

]]></Node>
<StgValue><ssdm name="arr_I_V_55_addr"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1278 %store_ln167 = store i18 %trunc_ln818_124, i6 %arr_I_V_55_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1282 %r_V_254 = mul i34 %sext_ln1270_126, i34 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_254"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1283 %trunc_ln818_125 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_254, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_125"/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1284 %arr_Q_V_55_addr = getelementptr i18 %arr_Q_V_55, i64 0, i64 %zext_ln167_55

]]></Node>
<StgValue><ssdm name="arr_Q_V_55_addr"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1285 %store_ln168 = store i18 %trunc_ln818_125, i6 %arr_Q_V_55_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1297 %r_V_256 = mul i34 %sext_ln1273_63, i34 %sext_ln1270_127

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1298 %trunc_ln818_126 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_256, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_126"/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1300 %zext_ln167_56 = zext i6 %lshr_ln167_55

]]></Node>
<StgValue><ssdm name="zext_ln167_56"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1301 %arr_I_V_56_addr = getelementptr i18 %arr_I_V_56, i64 0, i64 %zext_ln167_56

]]></Node>
<StgValue><ssdm name="arr_I_V_56_addr"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1302 %store_ln167 = store i18 %trunc_ln818_126, i6 %arr_I_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1306 %r_V_258 = mul i34 %sext_ln1270_128, i34 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1307 %trunc_ln818_127 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_258, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_127"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1308 %arr_Q_V_56_addr = getelementptr i18 %arr_Q_V_56, i64 0, i64 %zext_ln167_56

]]></Node>
<StgValue><ssdm name="arr_Q_V_56_addr"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1309 %store_ln168 = store i18 %trunc_ln818_127, i6 %arr_Q_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1321 %r_V_260 = mul i34 %sext_ln1273_64, i34 %sext_ln1270_129

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1322 %trunc_ln818_128 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_260, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_128"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1324 %zext_ln167_57 = zext i6 %lshr_ln167_56

]]></Node>
<StgValue><ssdm name="zext_ln167_57"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1325 %arr_I_V_57_addr = getelementptr i18 %arr_I_V_57, i64 0, i64 %zext_ln167_57

]]></Node>
<StgValue><ssdm name="arr_I_V_57_addr"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1326 %store_ln167 = store i18 %trunc_ln818_128, i6 %arr_I_V_57_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1330 %r_V_262 = mul i34 %sext_ln1270_130, i34 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1331 %trunc_ln818_129 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_262, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_129"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1332 %arr_Q_V_57_addr = getelementptr i18 %arr_Q_V_57, i64 0, i64 %zext_ln167_57

]]></Node>
<StgValue><ssdm name="arr_Q_V_57_addr"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1333 %store_ln168 = store i18 %trunc_ln818_129, i6 %arr_Q_V_57_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1345 %r_V_264 = mul i34 %sext_ln1273_65, i34 %sext_ln1270_131

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1346 %trunc_ln818_130 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_264, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_130"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1348 %zext_ln167_58 = zext i6 %lshr_ln167_57

]]></Node>
<StgValue><ssdm name="zext_ln167_58"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1349 %arr_I_V_58_addr = getelementptr i18 %arr_I_V_58, i64 0, i64 %zext_ln167_58

]]></Node>
<StgValue><ssdm name="arr_I_V_58_addr"/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1350 %store_ln167 = store i18 %trunc_ln818_130, i6 %arr_I_V_58_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1354 %r_V_266 = mul i34 %sext_ln1270_132, i34 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1355 %trunc_ln818_131 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_266, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_131"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1356 %arr_Q_V_58_addr = getelementptr i18 %arr_Q_V_58, i64 0, i64 %zext_ln167_58

]]></Node>
<StgValue><ssdm name="arr_Q_V_58_addr"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1357 %store_ln168 = store i18 %trunc_ln818_131, i6 %arr_Q_V_58_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1369 %r_V_268 = mul i34 %sext_ln1273_66, i34 %sext_ln1270_133

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1370 %trunc_ln818_132 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_268, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_132"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1372 %zext_ln167_59 = zext i6 %lshr_ln167_58

]]></Node>
<StgValue><ssdm name="zext_ln167_59"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1373 %arr_I_V_59_addr = getelementptr i18 %arr_I_V_59, i64 0, i64 %zext_ln167_59

]]></Node>
<StgValue><ssdm name="arr_I_V_59_addr"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1374 %store_ln167 = store i18 %trunc_ln818_132, i6 %arr_I_V_59_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1378 %r_V_270 = mul i34 %sext_ln1270_134, i34 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1379 %trunc_ln818_133 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_270, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_133"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1380 %arr_Q_V_59_addr = getelementptr i18 %arr_Q_V_59, i64 0, i64 %zext_ln167_59

]]></Node>
<StgValue><ssdm name="arr_Q_V_59_addr"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1381 %store_ln168 = store i18 %trunc_ln818_133, i6 %arr_Q_V_59_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1393 %r_V_272 = mul i34 %sext_ln1273_67, i34 %sext_ln1270_135

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1394 %trunc_ln818_134 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_272, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_134"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1396 %zext_ln167_60 = zext i6 %lshr_ln167_59

]]></Node>
<StgValue><ssdm name="zext_ln167_60"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1397 %arr_I_V_60_addr = getelementptr i18 %arr_I_V_60, i64 0, i64 %zext_ln167_60

]]></Node>
<StgValue><ssdm name="arr_I_V_60_addr"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1398 %store_ln167 = store i18 %trunc_ln818_134, i6 %arr_I_V_60_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1402 %r_V_274 = mul i34 %sext_ln1270_136, i34 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1403 %trunc_ln818_135 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_274, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_135"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1404 %arr_Q_V_60_addr = getelementptr i18 %arr_Q_V_60, i64 0, i64 %zext_ln167_60

]]></Node>
<StgValue><ssdm name="arr_Q_V_60_addr"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1405 %store_ln168 = store i18 %trunc_ln818_135, i6 %arr_Q_V_60_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1417 %r_V_276 = mul i34 %sext_ln1273_68, i34 %sext_ln1270_137

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1418 %trunc_ln818_136 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_276, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_136"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1420 %zext_ln167_61 = zext i6 %lshr_ln167_60

]]></Node>
<StgValue><ssdm name="zext_ln167_61"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1421 %arr_I_V_61_addr = getelementptr i18 %arr_I_V_61, i64 0, i64 %zext_ln167_61

]]></Node>
<StgValue><ssdm name="arr_I_V_61_addr"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1422 %store_ln167 = store i18 %trunc_ln818_136, i6 %arr_I_V_61_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1426 %r_V_278 = mul i34 %sext_ln1270_138, i34 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1427 %trunc_ln818_137 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_278, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_137"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1428 %arr_Q_V_61_addr = getelementptr i18 %arr_Q_V_61, i64 0, i64 %zext_ln167_61

]]></Node>
<StgValue><ssdm name="arr_Q_V_61_addr"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1429 %store_ln168 = store i18 %trunc_ln818_137, i6 %arr_Q_V_61_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1441 %r_V_280 = mul i34 %sext_ln1273_69, i34 %sext_ln1270_139

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1442 %trunc_ln818_138 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_280, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_138"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1444 %zext_ln167_62 = zext i6 %lshr_ln167_61

]]></Node>
<StgValue><ssdm name="zext_ln167_62"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1445 %arr_I_V_62_addr = getelementptr i18 %arr_I_V_62, i64 0, i64 %zext_ln167_62

]]></Node>
<StgValue><ssdm name="arr_I_V_62_addr"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1446 %store_ln167 = store i18 %trunc_ln818_138, i6 %arr_I_V_62_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1450 %r_V_282 = mul i34 %sext_ln1270_140, i34 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1451 %trunc_ln818_139 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_282, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_139"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1452 %arr_Q_V_62_addr = getelementptr i18 %arr_Q_V_62, i64 0, i64 %zext_ln167_62

]]></Node>
<StgValue><ssdm name="arr_Q_V_62_addr"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1453 %store_ln168 = store i18 %trunc_ln818_139, i6 %arr_Q_V_62_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1465 %r_V_284 = mul i34 %sext_ln1273_70, i34 %sext_ln1270_141

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1466 %trunc_ln818_140 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_284, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_140"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="6">
<![CDATA[
for.body384.split:1468 %zext_ln167_63 = zext i6 %lshr_ln167_62

]]></Node>
<StgValue><ssdm name="zext_ln167_63"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1469 %arr_I_V_63_addr = getelementptr i18 %arr_I_V_63, i64 0, i64 %zext_ln167_63

]]></Node>
<StgValue><ssdm name="arr_I_V_63_addr"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1470 %store_ln167 = store i18 %trunc_ln818_140, i6 %arr_I_V_63_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body384.split:1474 %r_V_286 = mul i34 %sext_ln1270_142, i34 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body384.split:1475 %trunc_ln818_141 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %r_V_286, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln818_141"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body384.split:1476 %arr_Q_V_63_addr = getelementptr i18 %arr_Q_V_63, i64 0, i64 %zext_ln167_63

]]></Node>
<StgValue><ssdm name="arr_Q_V_63_addr"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="18" op_1_bw="6">
<![CDATA[
for.body384.split:1477 %store_ln168 = store i18 %trunc_ln818_141, i6 %arr_Q_V_63_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
for.body384.split:1480 %br_ln165 = br void %for.body384

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
