#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LCMXO2-7000HE-4TG144C
family = MachXO2
device = LCMXO2-7000HE
speed = 4
package = TQFP144
operation = Commercial

#design options
[Design]
title = usb_1p1_demo
path = C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo
core_generate = C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo
search_path = C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation
top = usb_2_spi_top_lat_bb
lpf = C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo.lpf
synthesis = synplify

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_phy.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_rx_phy_60MHz.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_phy/usb_tx_phy.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_control.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_init.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_packet.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_pkg.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_serial.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_serial/usb_transact.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_fs_port.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/cores/pll_60MHz.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/spi_master/spi_master.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi_top_lat_bb.vhd = VHDL, work
C:/work/upwork/projects/USB_DEMO_XO2_BoB/soucre/usb_top/usb_2_spi.vhd = VHDL, work
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2upper_la0_trig_gen.v=Verilog
C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2upper_la0_gen.v=Verilog
C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_rvl_top.vhd=VHDL,work
