
Build/temp.elf:     file format elf32-littlearm


Disassembly of section .flash_interrupts:

00000000 <VTABLE>:
   0:	20007000 	.word	0x20007000
   4:	00000411 	.word	0x00000411
   8:	000005a3 	.word	0x000005a3
   c:	0000181f 	.word	0x0000181f
  10:	00001821 	.word	0x00001821
  14:	00001823 	.word	0x00001823
  18:	00001825 	.word	0x00001825
	...
  2c:	00001827 	.word	0x00001827
  30:	00001829 	.word	0x00001829
  34:	00000000 	.word	0x00000000
  38:	0000182b 	.word	0x0000182b
  3c:	0000182d 	.word	0x0000182d
  40:	0000182f 	.word	0x0000182f
  44:	0000182f 	.word	0x0000182f
  48:	0000182f 	.word	0x0000182f
  4c:	0000182f 	.word	0x0000182f
  50:	0000182f 	.word	0x0000182f
  54:	0000182f 	.word	0x0000182f
  58:	0000182f 	.word	0x0000182f
  5c:	0000182f 	.word	0x0000182f
  60:	0000182f 	.word	0x0000182f
  64:	0000182f 	.word	0x0000182f
  68:	0000182f 	.word	0x0000182f
  6c:	0000182f 	.word	0x0000182f
  70:	0000182f 	.word	0x0000182f
  74:	0000182f 	.word	0x0000182f
  78:	0000182f 	.word	0x0000182f
  7c:	0000182f 	.word	0x0000182f
  80:	0000182f 	.word	0x0000182f
  84:	0000182f 	.word	0x0000182f
  88:	0000182f 	.word	0x0000182f
  8c:	0000182f 	.word	0x0000182f
  90:	0000182f 	.word	0x0000182f
  94:	0000182f 	.word	0x0000182f
  98:	0000182f 	.word	0x0000182f
  9c:	0000182f 	.word	0x0000182f
  a0:	0000182f 	.word	0x0000182f
  a4:	0000182f 	.word	0x0000182f
  a8:	0000182f 	.word	0x0000182f
  ac:	0000182f 	.word	0x0000182f
  b0:	0000182f 	.word	0x0000182f
  b4:	0000182f 	.word	0x0000182f
  b8:	0000182f 	.word	0x0000182f
  bc:	0000182f 	.word	0x0000182f
  c0:	0000182f 	.word	0x0000182f
  c4:	0000182f 	.word	0x0000182f
  c8:	0000182f 	.word	0x0000182f
  cc:	0000182f 	.word	0x0000182f
  d0:	0000182f 	.word	0x0000182f
  d4:	0000182f 	.word	0x0000182f
  d8:	0000182f 	.word	0x0000182f
  dc:	0000182f 	.word	0x0000182f
  e0:	0000182f 	.word	0x0000182f
  e4:	0000182f 	.word	0x0000182f
  e8:	0000182f 	.word	0x0000182f
  ec:	0000182f 	.word	0x0000182f
  f0:	0000182f 	.word	0x0000182f
  f4:	0000182f 	.word	0x0000182f
  f8:	0000182f 	.word	0x0000182f
  fc:	0000182f 	.word	0x0000182f
 100:	0000182f 	.word	0x0000182f
 104:	0000182f 	.word	0x0000182f
 108:	0000182f 	.word	0x0000182f
 10c:	0000182f 	.word	0x0000182f
 110:	0000182f 	.word	0x0000182f
 114:	0000182f 	.word	0x0000182f
 118:	0000182f 	.word	0x0000182f
 11c:	0000182f 	.word	0x0000182f
 120:	0000182f 	.word	0x0000182f
 124:	0000182f 	.word	0x0000182f
 128:	0000182f 	.word	0x0000182f
 12c:	0000182f 	.word	0x0000182f
 130:	0000182f 	.word	0x0000182f
 134:	0000182f 	.word	0x0000182f
 138:	0000182f 	.word	0x0000182f
 13c:	0000182f 	.word	0x0000182f
 140:	0000182f 	.word	0x0000182f
 144:	0000182f 	.word	0x0000182f
 148:	0000182f 	.word	0x0000182f
 14c:	0000182f 	.word	0x0000182f
 150:	0000182f 	.word	0x0000182f
 154:	0000182f 	.word	0x0000182f
 158:	0000182f 	.word	0x0000182f
 15c:	0000182f 	.word	0x0000182f
 160:	0000182f 	.word	0x0000182f
 164:	0000182f 	.word	0x0000182f
 168:	0000182f 	.word	0x0000182f
 16c:	0000182f 	.word	0x0000182f
 170:	0000182f 	.word	0x0000182f
 174:	0000182f 	.word	0x0000182f
 178:	0000182f 	.word	0x0000182f
 17c:	0000182f 	.word	0x0000182f
 180:	0000182f 	.word	0x0000182f
 184:	0000182f 	.word	0x0000182f
 188:	0000182f 	.word	0x0000182f
 18c:	0000182f 	.word	0x0000182f
 190:	0000182f 	.word	0x0000182f
 194:	0000182f 	.word	0x0000182f
 198:	0000182f 	.word	0x0000182f
 19c:	0000182f 	.word	0x0000182f
 1a0:	0000182f 	.word	0x0000182f
 1a4:	0000182f 	.word	0x0000182f
 1a8:	0000182f 	.word	0x0000182f
 1ac:	0000182f 	.word	0x0000182f
 1b0:	0000182f 	.word	0x0000182f
 1b4:	0000182f 	.word	0x0000182f
 1b8:	0000182f 	.word	0x0000182f
 1bc:	0000182f 	.word	0x0000182f
 1c0:	0000182f 	.word	0x0000182f
 1c4:	0000182f 	.word	0x0000182f
 1c8:	0000182f 	.word	0x0000182f
 1cc:	0000182f 	.word	0x0000182f
 1d0:	0000182f 	.word	0x0000182f
 1d4:	0000182f 	.word	0x0000182f
 1d8:	0000182f 	.word	0x0000182f
 1dc:	0000182f 	.word	0x0000182f
 1e0:	0000182f 	.word	0x0000182f
 1e4:	0000182f 	.word	0x0000182f
 1e8:	0000182f 	.word	0x0000182f
 1ec:	0000182f 	.word	0x0000182f
 1f0:	0000182f 	.word	0x0000182f
 1f4:	0000182f 	.word	0x0000182f
 1f8:	0000182f 	.word	0x0000182f
 1fc:	0000182f 	.word	0x0000182f
 200:	0000182f 	.word	0x0000182f
 204:	0000182f 	.word	0x0000182f
 208:	0000182f 	.word	0x0000182f
 20c:	0000182f 	.word	0x0000182f
 210:	0000182f 	.word	0x0000182f
 214:	0000182f 	.word	0x0000182f
 218:	0000182f 	.word	0x0000182f
 21c:	0000182f 	.word	0x0000182f
 220:	0000182f 	.word	0x0000182f
 224:	0000182f 	.word	0x0000182f
 228:	0000182f 	.word	0x0000182f
 22c:	0000182f 	.word	0x0000182f
 230:	0000182f 	.word	0x0000182f
 234:	0000182f 	.word	0x0000182f
 238:	0000182f 	.word	0x0000182f
 23c:	0000182f 	.word	0x0000182f
 240:	0000182f 	.word	0x0000182f
 244:	0000182f 	.word	0x0000182f
 248:	0000182f 	.word	0x0000182f
 24c:	0000182f 	.word	0x0000182f
 250:	0000182f 	.word	0x0000182f
 254:	0000182f 	.word	0x0000182f
 258:	0000182f 	.word	0x0000182f
 25c:	0000182f 	.word	0x0000182f
 260:	0000182f 	.word	0x0000182f
 264:	0000182f 	.word	0x0000182f
 268:	0000182f 	.word	0x0000182f
 26c:	0000182f 	.word	0x0000182f
 270:	0000182f 	.word	0x0000182f
 274:	0000182f 	.word	0x0000182f
 278:	0000182f 	.word	0x0000182f
 27c:	0000182f 	.word	0x0000182f
 280:	0000182f 	.word	0x0000182f
 284:	0000182f 	.word	0x0000182f
 288:	0000182f 	.word	0x0000182f
 28c:	0000182f 	.word	0x0000182f
 290:	0000182f 	.word	0x0000182f
 294:	0000182f 	.word	0x0000182f
 298:	0000182f 	.word	0x0000182f
 29c:	0000182f 	.word	0x0000182f
 2a0:	0000182f 	.word	0x0000182f
 2a4:	0000182f 	.word	0x0000182f
 2a8:	0000182f 	.word	0x0000182f
 2ac:	0000182f 	.word	0x0000182f
 2b0:	0000182f 	.word	0x0000182f
 2b4:	0000182f 	.word	0x0000182f
 2b8:	0000182f 	.word	0x0000182f
 2bc:	0000182f 	.word	0x0000182f
 2c0:	0000182f 	.word	0x0000182f
 2c4:	0000182f 	.word	0x0000182f
 2c8:	0000182f 	.word	0x0000182f
 2cc:	0000182f 	.word	0x0000182f
 2d0:	0000182f 	.word	0x0000182f
 2d4:	0000182f 	.word	0x0000182f
 2d8:	0000182f 	.word	0x0000182f
 2dc:	0000182f 	.word	0x0000182f
 2e0:	0000182f 	.word	0x0000182f
 2e4:	0000182f 	.word	0x0000182f
 2e8:	0000182f 	.word	0x0000182f
 2ec:	0000182f 	.word	0x0000182f
 2f0:	0000182f 	.word	0x0000182f
 2f4:	0000182f 	.word	0x0000182f
 2f8:	0000182f 	.word	0x0000182f
 2fc:	0000182f 	.word	0x0000182f
 300:	0000182f 	.word	0x0000182f
 304:	0000182f 	.word	0x0000182f
 308:	0000182f 	.word	0x0000182f
 30c:	0000182f 	.word	0x0000182f

Disassembly of section .flash:

00000410 <_start>:
     410:	b672      	cpsid	i
     412:	f04f 0000 	mov.w	r0, #0
     416:	f04f 0100 	mov.w	r1, #0
     41a:	f04f 0200 	mov.w	r2, #0
     41e:	f04f 0300 	mov.w	r3, #0
     422:	f04f 0400 	mov.w	r4, #0
     426:	f04f 0500 	mov.w	r5, #0
     42a:	f04f 0600 	mov.w	r6, #0
     42e:	f04f 0700 	mov.w	r7, #0
     432:	481b      	ldr	r0, [pc, #108]	; (4a0 <_end_of_eunit_test+0xa>)
     434:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
     438:	6001      	str	r1, [r0, #0]

0000043a <SetVTOR>:
     43a:	481a      	ldr	r0, [pc, #104]	; (4a4 <_end_of_eunit_test+0xe>)
     43c:	491a      	ldr	r1, [pc, #104]	; (4a8 <_end_of_eunit_test+0x12>)
     43e:	6001      	str	r1, [r0, #0]

00000440 <SetCore0Stack>:
     440:	481a      	ldr	r0, [pc, #104]	; (4ac <_end_of_eunit_test+0x16>)
     442:	f380 8808 	msr	MSP, r0
     446:	e7ff      	b.n	448 <DisableSWT0>

00000448 <DisableSWT0>:
     448:	4819      	ldr	r0, [pc, #100]	; (4b0 <_end_of_eunit_test+0x1a>)
     44a:	f242 5120 	movw	r1, #9504	; 0x2520
     44e:	6001      	str	r1, [r0, #0]
     450:	4818      	ldr	r0, [pc, #96]	; (4b4 <_end_of_eunit_test+0x1e>)
     452:	f64f 71ff 	movw	r1, #65535	; 0xffff
     456:	6001      	str	r1, [r0, #0]
     458:	e7ff      	b.n	45a <RamInit>

0000045a <RamInit>:
     45a:	4817      	ldr	r0, [pc, #92]	; (4b8 <_end_of_eunit_test+0x22>)
     45c:	2800      	cmp	r0, #0
     45e:	d009      	beq.n	474 <DebuggerHeldCoreLoop>
     460:	4916      	ldr	r1, [pc, #88]	; (4bc <_end_of_eunit_test+0x26>)
     462:	4a17      	ldr	r2, [pc, #92]	; (4c0 <_end_of_eunit_test+0x2a>)
     464:	1a52      	subs	r2, r2, r1
     466:	3a01      	subs	r2, #1
     468:	dd04      	ble.n	474 <DebuggerHeldCoreLoop>
     46a:	2000      	movs	r0, #0
     46c:	2300      	movs	r3, #0

0000046e <SRAM_LOOP>:
     46e:	c109      	stmia	r1!, {r0, r3}
     470:	3a08      	subs	r2, #8
     472:	dafc      	bge.n	46e <SRAM_LOOP>

00000474 <DebuggerHeldCoreLoop>:
     474:	4813      	ldr	r0, [pc, #76]	; (4c4 <_end_of_eunit_test+0x2e>)
     476:	6800      	ldr	r0, [r0, #0]
     478:	f04f 315a 	mov.w	r1, #1515870810	; 0x5a5a5a5a
     47c:	4288      	cmp	r0, r1
     47e:	d0f9      	beq.n	474 <DebuggerHeldCoreLoop>

00000480 <_DATA_INIT>:
     480:	e7ff      	b.n	482 <_INIT_DATA_BSS>

00000482 <_INIT_DATA_BSS>:
     482:	f001 f903 	bl	168c <init_data_bss>

00000486 <__SYSTEM_INIT>:
     486:	f000 f81f 	bl	4c8 <SystemInit>

0000048a <_MAIN>:
     48a:	b662      	cpsie	i
     48c:	f001 f9c2 	bl	1814 <startup_go_to_user_mode>
     490:	f000 fa0e 	bl	8b0 <main>

00000494 <MCAL_LTB_TRACE_OFF>:
     494:	bf00      	nop

00000496 <_end_of_eunit_test>:
     496:	e7fe      	b.n	496 <_end_of_eunit_test>
     498:	f3af 8000 	nop.w
     49c:	f3af 8000 	nop.w
     4a0:	40048004 	.word	0x40048004
     4a4:	e000ed08 	.word	0xe000ed08
     4a8:	1fff8800 	.word	0x1fff8800
     4ac:	20007000 	.word	0x20007000
     4b0:	40052000 	.word	0x40052000
     4b4:	40052008 	.word	0x40052008
     4b8:	00000001 	.word	0x00000001
     4bc:	1fff8000 	.word	0x1fff8000
     4c0:	20007000 	.word	0x20007000
     4c4:	1fff97ec 	.word	0x1fff97ec

000004c8 <SystemInit>:
#else
    __attribute__ ((section (".systeminit")))
#endif 

void SystemInit(void)
{
     4c8:	b508      	push	{r3, lr}
/**************************************************************************/
                      /* FPU ENABLE*/
/**************************************************************************/
#ifdef ENABLE_FPU
    /* Enable CP10 and CP11 coprocessors */
    S32_SCB->CPACR |= (S32_SCB_CPACR_CPx(10U, 3U) | S32_SCB_CPACR_CPx(11U, 3U)); 
     4ca:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4ce:	f8d3 3d88 	ldr.w	r3, [r3, #3464]	; 0xd88
     4d2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     4da:	f8c2 3d88 	str.w	r3, [r2, #3464]	; 0xd88

    ASM_KEYWORD("dsb");
     4de:	f3bf 8f4f 	dsb	sy
    ASM_KEYWORD("isb");
     4e2:	f3bf 8f6f 	isb	sy
#endif /* ENABLE_FPU */

#ifdef ENABLE_THREAD_MODE_ENTRY_CONFIGURATION
    S32_SCB->CCR    |=  1u;       /**< processor can enter Thread mode from any level under the 
     4e6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4ea:	f8d3 3d14 	ldr.w	r3, [r3, #3348]	; 0xd14
     4ee:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4f2:	f043 0301 	orr.w	r3, r3, #1
     4f6:	f8c2 3d14 	str.w	r3, [r2, #3348]	; 0xd14
                                   control of an EXC_RETURN value, PendSV priority set to 0*/
#endif
    S32_SCB->SHPR3 &= ~S32_SCB_SHPR3_PRI_14_MASK; 
     4fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4fe:	f8d3 3d20 	ldr.w	r3, [r3, #3360]	; 0xd20
     502:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     506:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     50a:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    
    /* enable the AIPS */
    IP_AIPS->MPRA = 0x77777777;      
     50e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     512:	f04f 3277 	mov.w	r2, #2004318071	; 0x77777777
     516:	601a      	str	r2, [r3, #0]
    IP_AIPS->PACRA  = 0x0; 
     518:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     51c:	2200      	movs	r2, #0
     51e:	621a      	str	r2, [r3, #32]
    IP_AIPS->PACRB  = 0x0; 
     520:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     524:	2200      	movs	r2, #0
     526:	625a      	str	r2, [r3, #36]	; 0x24
    IP_AIPS->PACRD  = 0x0;
     528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     52c:	2200      	movs	r2, #0
     52e:	62da      	str	r2, [r3, #44]	; 0x2c
    IP_AIPS->OPACR[0] = 0x0; 
     530:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     534:	2200      	movs	r2, #0
     536:	641a      	str	r2, [r3, #64]	; 0x40
    IP_AIPS->OPACR[1] = 0x0; 
     538:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     53c:	2200      	movs	r2, #0
     53e:	645a      	str	r2, [r3, #68]	; 0x44
    IP_AIPS->OPACR[2] = 0x0; 
     540:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     544:	2200      	movs	r2, #0
     546:	649a      	str	r2, [r3, #72]	; 0x48
    IP_AIPS->OPACR[3] = 0x0; 
     548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     54c:	2200      	movs	r2, #0
     54e:	64da      	str	r2, [r3, #76]	; 0x4c
    IP_AIPS->OPACR[4] = 0x0; 
     550:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     554:	2200      	movs	r2, #0
     556:	651a      	str	r2, [r3, #80]	; 0x50
    IP_AIPS->OPACR[5] = 0x0; 
     558:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     55c:	2200      	movs	r2, #0
     55e:	655a      	str	r2, [r3, #84]	; 0x54
    IP_AIPS->OPACR[6] = 0x0; 
     560:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     564:	2200      	movs	r2, #0
     566:	659a      	str	r2, [r3, #88]	; 0x58
    IP_AIPS->OPACR[7] = 0x0; 
     568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     56c:	2200      	movs	r2, #0
     56e:	65da      	str	r2, [r3, #92]	; 0x5c
    IP_AIPS->OPACR[8] = 0x0; 
     570:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     574:	2200      	movs	r2, #0
     576:	661a      	str	r2, [r3, #96]	; 0x60
    IP_AIPS->OPACR[9] = 0x0; 
     578:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     57c:	2200      	movs	r2, #0
     57e:	665a      	str	r2, [r3, #100]	; 0x64
    IP_AIPS->OPACR[10] = 0x0;
     580:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     584:	2200      	movs	r2, #0
     586:	669a      	str	r2, [r3, #104]	; 0x68
    IP_AIPS->OPACR[11] = 0x0;
     588:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     58c:	2200      	movs	r2, #0
     58e:	66da      	str	r2, [r3, #108]	; 0x6c

/**************************************************************************/
                      /* DEFAULT MEMORY ENABLE*/
/**************************************************************************/
    ASM_KEYWORD("dsb");
     590:	f3bf 8f4f 	dsb	sy
    ASM_KEYWORD("isb");
     594:	f3bf 8f6f 	isb	sy

#ifdef I_CACHE_ENABLE  
/**************************************************************************/
            /* ENABLE CACHE */
/**************************************************************************/
    (void)sys_m4_cache_init(CODE_CACHE);    
     598:	2000      	movs	r0, #0
     59a:	f001 f90d 	bl	17b8 <sys_m4_cache_init>
#endif
}
     59e:	bf00      	nop
     5a0:	bd08      	pop	{r3, pc}

000005a2 <NMI_Handler>:
#endif


void NMI_Handler(void)
{
    while(TRUE){};
     5a2:	e7fe      	b.n	5a2 <NMI_Handler>

000005a4 <__aeabi_uldivmod>:
     5a4:	b953      	cbnz	r3, 5bc <__aeabi_uldivmod+0x18>
     5a6:	b94a      	cbnz	r2, 5bc <__aeabi_uldivmod+0x18>
     5a8:	2900      	cmp	r1, #0
     5aa:	bf08      	it	eq
     5ac:	2800      	cmpeq	r0, #0
     5ae:	bf1c      	itt	ne
     5b0:	f04f 31ff 	movne.w	r1, #4294967295
     5b4:	f04f 30ff 	movne.w	r0, #4294967295
     5b8:	f000 b978 	b.w	8ac <__aeabi_idiv0>
     5bc:	f1ad 0c08 	sub.w	ip, sp, #8
     5c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     5c4:	f000 f806 	bl	5d4 <__udivmoddi4>
     5c8:	f8dd e004 	ldr.w	lr, [sp, #4]
     5cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     5d0:	b004      	add	sp, #16
     5d2:	4770      	bx	lr

000005d4 <__udivmoddi4>:
     5d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     5d8:	9d08      	ldr	r5, [sp, #32]
     5da:	460e      	mov	r6, r1
     5dc:	4604      	mov	r4, r0
     5de:	468e      	mov	lr, r1
     5e0:	2b00      	cmp	r3, #0
     5e2:	d14c      	bne.n	67e <__udivmoddi4+0xaa>
     5e4:	428a      	cmp	r2, r1
     5e6:	4694      	mov	ip, r2
     5e8:	d967      	bls.n	6ba <__udivmoddi4+0xe6>
     5ea:	fab2 f282 	clz	r2, r2
     5ee:	b152      	cbz	r2, 606 <__udivmoddi4+0x32>
     5f0:	fa01 f302 	lsl.w	r3, r1, r2
     5f4:	f1c2 0120 	rsb	r1, r2, #32
     5f8:	fa20 f101 	lsr.w	r1, r0, r1
     5fc:	fa0c fc02 	lsl.w	ip, ip, r2
     600:	ea41 0e03 	orr.w	lr, r1, r3
     604:	4094      	lsls	r4, r2
     606:	ea4f 481c 	mov.w	r8, ip, lsr #16
     60a:	0c21      	lsrs	r1, r4, #16
     60c:	fbbe f6f8 	udiv	r6, lr, r8
     610:	fa1f f78c 	uxth.w	r7, ip
     614:	fb08 e316 	mls	r3, r8, r6, lr
     618:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
     61c:	fb06 f107 	mul.w	r1, r6, r7
     620:	4299      	cmp	r1, r3
     622:	d90a      	bls.n	63a <__udivmoddi4+0x66>
     624:	eb1c 0303 	adds.w	r3, ip, r3
     628:	f106 30ff 	add.w	r0, r6, #4294967295
     62c:	f080 811e 	bcs.w	86c <__udivmoddi4+0x298>
     630:	4299      	cmp	r1, r3
     632:	f240 811b 	bls.w	86c <__udivmoddi4+0x298>
     636:	3e02      	subs	r6, #2
     638:	4463      	add	r3, ip
     63a:	1a5b      	subs	r3, r3, r1
     63c:	b2a4      	uxth	r4, r4
     63e:	fbb3 f0f8 	udiv	r0, r3, r8
     642:	fb08 3310 	mls	r3, r8, r0, r3
     646:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     64a:	fb00 f707 	mul.w	r7, r0, r7
     64e:	42a7      	cmp	r7, r4
     650:	d90a      	bls.n	668 <__udivmoddi4+0x94>
     652:	eb1c 0404 	adds.w	r4, ip, r4
     656:	f100 33ff 	add.w	r3, r0, #4294967295
     65a:	f080 8109 	bcs.w	870 <__udivmoddi4+0x29c>
     65e:	42a7      	cmp	r7, r4
     660:	f240 8106 	bls.w	870 <__udivmoddi4+0x29c>
     664:	4464      	add	r4, ip
     666:	3802      	subs	r0, #2
     668:	1be4      	subs	r4, r4, r7
     66a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
     66e:	2100      	movs	r1, #0
     670:	b11d      	cbz	r5, 67a <__udivmoddi4+0xa6>
     672:	40d4      	lsrs	r4, r2
     674:	2300      	movs	r3, #0
     676:	e9c5 4300 	strd	r4, r3, [r5]
     67a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     67e:	428b      	cmp	r3, r1
     680:	d908      	bls.n	694 <__udivmoddi4+0xc0>
     682:	2d00      	cmp	r5, #0
     684:	f000 80ef 	beq.w	866 <__udivmoddi4+0x292>
     688:	2100      	movs	r1, #0
     68a:	e9c5 0600 	strd	r0, r6, [r5]
     68e:	4608      	mov	r0, r1
     690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     694:	fab3 f183 	clz	r1, r3
     698:	2900      	cmp	r1, #0
     69a:	d149      	bne.n	730 <__udivmoddi4+0x15c>
     69c:	42b3      	cmp	r3, r6
     69e:	d302      	bcc.n	6a6 <__udivmoddi4+0xd2>
     6a0:	4282      	cmp	r2, r0
     6a2:	f200 80ff 	bhi.w	8a4 <__udivmoddi4+0x2d0>
     6a6:	1a84      	subs	r4, r0, r2
     6a8:	eb66 0303 	sbc.w	r3, r6, r3
     6ac:	2001      	movs	r0, #1
     6ae:	469e      	mov	lr, r3
     6b0:	2d00      	cmp	r5, #0
     6b2:	d0e2      	beq.n	67a <__udivmoddi4+0xa6>
     6b4:	e9c5 4e00 	strd	r4, lr, [r5]
     6b8:	e7df      	b.n	67a <__udivmoddi4+0xa6>
     6ba:	b902      	cbnz	r2, 6be <__udivmoddi4+0xea>
     6bc:	deff      	udf	#255	; 0xff
     6be:	fab2 f282 	clz	r2, r2
     6c2:	2a00      	cmp	r2, #0
     6c4:	f040 808e 	bne.w	7e4 <__udivmoddi4+0x210>
     6c8:	eba1 060c 	sub.w	r6, r1, ip
     6cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
     6d0:	fa1f f38c 	uxth.w	r3, ip
     6d4:	2101      	movs	r1, #1
     6d6:	fbb6 fef7 	udiv	lr, r6, r7
     6da:	fb07 601e 	mls	r0, r7, lr, r6
     6de:	0c26      	lsrs	r6, r4, #16
     6e0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     6e4:	fb03 f00e 	mul.w	r0, r3, lr
     6e8:	42b0      	cmp	r0, r6
     6ea:	d908      	bls.n	6fe <__udivmoddi4+0x12a>
     6ec:	eb1c 0606 	adds.w	r6, ip, r6
     6f0:	f10e 38ff 	add.w	r8, lr, #4294967295
     6f4:	d202      	bcs.n	6fc <__udivmoddi4+0x128>
     6f6:	42b0      	cmp	r0, r6
     6f8:	f200 80d0 	bhi.w	89c <__udivmoddi4+0x2c8>
     6fc:	46c6      	mov	lr, r8
     6fe:	1a36      	subs	r6, r6, r0
     700:	b2a4      	uxth	r4, r4
     702:	fbb6 f0f7 	udiv	r0, r6, r7
     706:	fb07 6610 	mls	r6, r7, r0, r6
     70a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
     70e:	fb00 f303 	mul.w	r3, r0, r3
     712:	42a3      	cmp	r3, r4
     714:	d908      	bls.n	728 <__udivmoddi4+0x154>
     716:	eb1c 0404 	adds.w	r4, ip, r4
     71a:	f100 36ff 	add.w	r6, r0, #4294967295
     71e:	d202      	bcs.n	726 <__udivmoddi4+0x152>
     720:	42a3      	cmp	r3, r4
     722:	f200 80b8 	bhi.w	896 <__udivmoddi4+0x2c2>
     726:	4630      	mov	r0, r6
     728:	1ae4      	subs	r4, r4, r3
     72a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     72e:	e79f      	b.n	670 <__udivmoddi4+0x9c>
     730:	f1c1 0720 	rsb	r7, r1, #32
     734:	fa22 f407 	lsr.w	r4, r2, r7
     738:	408b      	lsls	r3, r1
     73a:	4323      	orrs	r3, r4
     73c:	fa06 fc01 	lsl.w	ip, r6, r1
     740:	fa26 f407 	lsr.w	r4, r6, r7
     744:	fa20 f607 	lsr.w	r6, r0, r7
     748:	ea46 060c 	orr.w	r6, r6, ip
     74c:	ea4f 4913 	mov.w	r9, r3, lsr #16
     750:	fa00 f801 	lsl.w	r8, r0, r1
     754:	fbb4 fef9 	udiv	lr, r4, r9
     758:	0c30      	lsrs	r0, r6, #16
     75a:	fa1f fc83 	uxth.w	ip, r3
     75e:	fb09 441e 	mls	r4, r9, lr, r4
     762:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
     766:	fb0e f00c 	mul.w	r0, lr, ip
     76a:	42a0      	cmp	r0, r4
     76c:	fa02 f201 	lsl.w	r2, r2, r1
     770:	d90a      	bls.n	788 <__udivmoddi4+0x1b4>
     772:	191c      	adds	r4, r3, r4
     774:	f10e 3aff 	add.w	sl, lr, #4294967295
     778:	f080 808b 	bcs.w	892 <__udivmoddi4+0x2be>
     77c:	42a0      	cmp	r0, r4
     77e:	f240 8088 	bls.w	892 <__udivmoddi4+0x2be>
     782:	f1ae 0e02 	sub.w	lr, lr, #2
     786:	441c      	add	r4, r3
     788:	1a24      	subs	r4, r4, r0
     78a:	b2b6      	uxth	r6, r6
     78c:	fbb4 f0f9 	udiv	r0, r4, r9
     790:	fb09 4410 	mls	r4, r9, r0, r4
     794:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
     798:	fb00 fc0c 	mul.w	ip, r0, ip
     79c:	45a4      	cmp	ip, r4
     79e:	d907      	bls.n	7b0 <__udivmoddi4+0x1dc>
     7a0:	191c      	adds	r4, r3, r4
     7a2:	f100 36ff 	add.w	r6, r0, #4294967295
     7a6:	d270      	bcs.n	88a <__udivmoddi4+0x2b6>
     7a8:	45a4      	cmp	ip, r4
     7aa:	d96e      	bls.n	88a <__udivmoddi4+0x2b6>
     7ac:	3802      	subs	r0, #2
     7ae:	441c      	add	r4, r3
     7b0:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     7b4:	fba0 e602 	umull	lr, r6, r0, r2
     7b8:	eba4 040c 	sub.w	r4, r4, ip
     7bc:	42b4      	cmp	r4, r6
     7be:	46f4      	mov	ip, lr
     7c0:	46b1      	mov	r9, r6
     7c2:	d359      	bcc.n	878 <__udivmoddi4+0x2a4>
     7c4:	d056      	beq.n	874 <__udivmoddi4+0x2a0>
     7c6:	2d00      	cmp	r5, #0
     7c8:	d06e      	beq.n	8a8 <__udivmoddi4+0x2d4>
     7ca:	ebb8 030c 	subs.w	r3, r8, ip
     7ce:	eb64 0409 	sbc.w	r4, r4, r9
     7d2:	40cb      	lsrs	r3, r1
     7d4:	fa04 f707 	lsl.w	r7, r4, r7
     7d8:	431f      	orrs	r7, r3
     7da:	40cc      	lsrs	r4, r1
     7dc:	e9c5 7400 	strd	r7, r4, [r5]
     7e0:	2100      	movs	r1, #0
     7e2:	e74a      	b.n	67a <__udivmoddi4+0xa6>
     7e4:	f1c2 0020 	rsb	r0, r2, #32
     7e8:	fa24 f100 	lsr.w	r1, r4, r0
     7ec:	fa0c fc02 	lsl.w	ip, ip, r2
     7f0:	fa06 f302 	lsl.w	r3, r6, r2
     7f4:	fa26 f000 	lsr.w	r0, r6, r0
     7f8:	ea4f 471c 	mov.w	r7, ip, lsr #16
     7fc:	ea41 0603 	orr.w	r6, r1, r3
     800:	fbb0 f1f7 	udiv	r1, r0, r7
     804:	fa1f f38c 	uxth.w	r3, ip
     808:	fb07 0e11 	mls	lr, r7, r1, r0
     80c:	0c30      	lsrs	r0, r6, #16
     80e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     812:	fb01 fe03 	mul.w	lr, r1, r3
     816:	4586      	cmp	lr, r0
     818:	fa04 f402 	lsl.w	r4, r4, r2
     81c:	d908      	bls.n	830 <__udivmoddi4+0x25c>
     81e:	eb1c 0000 	adds.w	r0, ip, r0
     822:	f101 38ff 	add.w	r8, r1, #4294967295
     826:	d232      	bcs.n	88e <__udivmoddi4+0x2ba>
     828:	4586      	cmp	lr, r0
     82a:	d930      	bls.n	88e <__udivmoddi4+0x2ba>
     82c:	3902      	subs	r1, #2
     82e:	4460      	add	r0, ip
     830:	eba0 000e 	sub.w	r0, r0, lr
     834:	b2b6      	uxth	r6, r6
     836:	fbb0 fef7 	udiv	lr, r0, r7
     83a:	fb07 001e 	mls	r0, r7, lr, r0
     83e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     842:	fb0e f003 	mul.w	r0, lr, r3
     846:	42b0      	cmp	r0, r6
     848:	d909      	bls.n	85e <__udivmoddi4+0x28a>
     84a:	eb1c 0606 	adds.w	r6, ip, r6
     84e:	f10e 38ff 	add.w	r8, lr, #4294967295
     852:	d218      	bcs.n	886 <__udivmoddi4+0x2b2>
     854:	42b0      	cmp	r0, r6
     856:	d916      	bls.n	886 <__udivmoddi4+0x2b2>
     858:	f1ae 0e02 	sub.w	lr, lr, #2
     85c:	4466      	add	r6, ip
     85e:	1a36      	subs	r6, r6, r0
     860:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
     864:	e737      	b.n	6d6 <__udivmoddi4+0x102>
     866:	4629      	mov	r1, r5
     868:	4628      	mov	r0, r5
     86a:	e706      	b.n	67a <__udivmoddi4+0xa6>
     86c:	4606      	mov	r6, r0
     86e:	e6e4      	b.n	63a <__udivmoddi4+0x66>
     870:	4618      	mov	r0, r3
     872:	e6f9      	b.n	668 <__udivmoddi4+0x94>
     874:	45f0      	cmp	r8, lr
     876:	d2a6      	bcs.n	7c6 <__udivmoddi4+0x1f2>
     878:	ebbe 0c02 	subs.w	ip, lr, r2
     87c:	eb66 0303 	sbc.w	r3, r6, r3
     880:	3801      	subs	r0, #1
     882:	4699      	mov	r9, r3
     884:	e79f      	b.n	7c6 <__udivmoddi4+0x1f2>
     886:	46c6      	mov	lr, r8
     888:	e7e9      	b.n	85e <__udivmoddi4+0x28a>
     88a:	4630      	mov	r0, r6
     88c:	e790      	b.n	7b0 <__udivmoddi4+0x1dc>
     88e:	4641      	mov	r1, r8
     890:	e7ce      	b.n	830 <__udivmoddi4+0x25c>
     892:	46d6      	mov	lr, sl
     894:	e778      	b.n	788 <__udivmoddi4+0x1b4>
     896:	4464      	add	r4, ip
     898:	3802      	subs	r0, #2
     89a:	e745      	b.n	728 <__udivmoddi4+0x154>
     89c:	f1ae 0e02 	sub.w	lr, lr, #2
     8a0:	4466      	add	r6, ip
     8a2:	e72c      	b.n	6fe <__udivmoddi4+0x12a>
     8a4:	4608      	mov	r0, r1
     8a6:	e703      	b.n	6b0 <__udivmoddi4+0xdc>
     8a8:	4629      	mov	r1, r5
     8aa:	e6e6      	b.n	67a <__udivmoddi4+0xa6>

000008ac <__aeabi_idiv0>:
     8ac:	4770      	bx	lr
     8ae:	bf00      	nop

000008b0 <main>:
 * 
 * This is the main function of the project, it is the entry point of the program
 * 
 * @return Always zero
*/
int main( void ) {
     8b0:	b508      	push	{r3, lr}
    EcuM_Init();    //MCU configuration.
     8b2:	f001 fcd9 	bl	2268 <EcuM_Init>
    IoHwAb_Init0( NULL_PTR );  //Initializing IO hardware abstractions.
     8b6:	2000      	movs	r0, #0
     8b8:	f000 fed0 	bl	165c <IoHwAb_Init0>
    SEGGER_RTT_Init();  //Initializing RTT library.
     8bc:	f001 f94a 	bl	1b54 <SEGGER_RTT_Init>
    Scheduler_Init( &Scheduler_Control );   //Initializing control structure for scheduler.
     8c0:	4802      	ldr	r0, [pc, #8]	; (8cc <main+0x1c>)
     8c2:	f000 f8eb 	bl	a9c <Scheduler_Init>

    while( 1u ) {
        Scheduler_MainFunction();
     8c6:	f000 f9c3 	bl	c50 <Scheduler_MainFunction>
     8ca:	e7fc      	b.n	8c6 <main+0x16>
     8cc:	1fff9780 	.word	0x1fff9780

000008d0 <DevAssert>:
    #error "Unsupported architecture!"
#endif

/* Implement default assert macro */
static inline void DevAssert(volatile boolean x)
{
     8d0:	b082      	sub	sp, #8
     8d2:	4603      	mov	r3, r0
     8d4:	f88d 3007 	strb.w	r3, [sp, #7]
    if(x) { } else { for(;;) {ASM_KEYWORD(BREAKPOINT_INSTR);} }
     8d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
     8dc:	b2db      	uxtb	r3, r3
     8de:	2b00      	cmp	r3, #0
     8e0:	d101      	bne.n	8e6 <DevAssert+0x16>
     8e2:	be00      	bkpt	0x0000
     8e4:	e7fd      	b.n	8e2 <DevAssert+0x12>
}
     8e6:	bf00      	nop
     8e8:	b002      	add	sp, #8
     8ea:	4770      	bx	lr

000008ec <DevAssert>:
{
     8ec:	b082      	sub	sp, #8
     8ee:	4603      	mov	r3, r0
     8f0:	f88d 3007 	strb.w	r3, [sp, #7]
    if(x) { } else { for(;;) {ASM_KEYWORD(BREAKPOINT_INSTR);} }
     8f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
     8f8:	b2db      	uxtb	r3, r3
     8fa:	2b00      	cmp	r3, #0
     8fc:	d101      	bne.n	902 <DevAssert+0x16>
     8fe:	be00      	bkpt	0x0000
     900:	e7fd      	b.n	8fe <DevAssert+0x12>
}
     902:	bf00      	nop
     904:	b002      	add	sp, #8
     906:	4770      	bx	lr

00000908 <Adc_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Adc_schm_read_msr(void)
{
     908:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     90a:	f3ef 8310 	mrs	r3, PRIMASK
     90e:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     910:	4623      	mov	r3, r4
}
     912:	4618      	mov	r0, r3
     914:	f85d 4b04 	ldr.w	r4, [sp], #4
     918:	4770      	bx	lr

0000091a <Dio_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Dio_schm_read_msr(void)
{
     91a:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     91c:	f3ef 8310 	mrs	r3, PRIMASK
     920:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     922:	4623      	mov	r3, r4
}
     924:	4618      	mov	r0, r3
     926:	f85d 4b04 	ldr.w	r4, [sp], #4
     92a:	4770      	bx	lr

0000092c <Mcu_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Mcu_schm_read_msr(void)
{
     92c:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     92e:	f3ef 8310 	mrs	r3, PRIMASK
     932:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     934:	4623      	mov	r3, r4
}
     936:	4618      	mov	r0, r3
     938:	f85d 4b04 	ldr.w	r4, [sp], #4
     93c:	4770      	bx	lr

0000093e <Port_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Port_schm_read_msr(void)
{
     93e:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     940:	f3ef 8310 	mrs	r3, PRIMASK
     944:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     946:	4623      	mov	r3, r4
}
     948:	4618      	mov	r0, r3
     94a:	f85d 4b04 	ldr.w	r4, [sp], #4
     94e:	4770      	bx	lr

00000950 <Pwm_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Pwm_schm_read_msr(void)
{
     950:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
     952:	f3ef 8310 	mrs	r3, PRIMASK
     956:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
     958:	4623      	mov	r3, r4
}
     95a:	4618      	mov	r0, r3
     95c:	f85d 4b04 	ldr.w	r4, [sp], #4
     960:	4770      	bx	lr

00000962 <Bfx_SetBit_u32u8>:
 * @param[in] BitPn Bit position.
 * 
 * @note The operation is done by pointer dereference.
 * @note The max BitPn value is 31.
 */
static inline void Bfx_SetBit_u32u8( uint32* Data, uint8 BitPn ) {
     962:	b082      	sub	sp, #8
     964:	9001      	str	r0, [sp, #4]
     966:	460b      	mov	r3, r1
     968:	f88d 3003 	strb.w	r3, [sp, #3]
    *Data |= ( 1 << BitPn ); 
     96c:	9b01      	ldr	r3, [sp, #4]
     96e:	681b      	ldr	r3, [r3, #0]
     970:	f89d 2003 	ldrb.w	r2, [sp, #3]
     974:	2101      	movs	r1, #1
     976:	fa01 f202 	lsl.w	r2, r1, r2
     97a:	431a      	orrs	r2, r3
     97c:	9b01      	ldr	r3, [sp, #4]
     97e:	601a      	str	r2, [r3, #0]
}
     980:	bf00      	nop
     982:	b002      	add	sp, #8
     984:	4770      	bx	lr

00000986 <Bfx_ClrBit_u32u8>:
 * @param[in] BitPn Bit position.
 * 
 * @note The operation is done by pointer dereference.
 * @note The max BitPn value is 31.
 */
static inline void Bfx_ClrBit_u32u8( uint32* Data, uint8 BitPn ) {
     986:	b082      	sub	sp, #8
     988:	9001      	str	r0, [sp, #4]
     98a:	460b      	mov	r3, r1
     98c:	f88d 3003 	strb.w	r3, [sp, #3]
    *Data &= ~( 1 << BitPn );
     990:	9b01      	ldr	r3, [sp, #4]
     992:	681b      	ldr	r3, [r3, #0]
     994:	f89d 2003 	ldrb.w	r2, [sp, #3]
     998:	2101      	movs	r1, #1
     99a:	fa01 f202 	lsl.w	r2, r1, r2
     99e:	43d2      	mvns	r2, r2
     9a0:	401a      	ands	r2, r3
     9a2:	9b01      	ldr	r3, [sp, #4]
     9a4:	601a      	str	r2, [r3, #0]
}
     9a6:	bf00      	nop
     9a8:	b002      	add	sp, #8
     9aa:	4770      	bx	lr

000009ac <Bfx_GetBit_u32u8_u8>:
 * @param[in] BitPn Bit position.
 * @retval Result It indicates the value of the bit of interest.
 * 
 * @note The max BitPn value is 31
 */
static inline boolean Bfx_GetBit_u32u8_u8( uint32 Data, uint8 BitPn ) {
     9ac:	b084      	sub	sp, #16
     9ae:	9001      	str	r0, [sp, #4]
     9b0:	460b      	mov	r3, r1
     9b2:	f88d 3003 	strb.w	r3, [sp, #3]
    //local data.
    boolean Result = FALSE;
     9b6:	2300      	movs	r3, #0
     9b8:	f88d 300f 	strb.w	r3, [sp, #15]
    
    Result = ( Data & ( 1 << BitPn ) ) != 0;
     9bc:	f89d 3003 	ldrb.w	r3, [sp, #3]
     9c0:	2201      	movs	r2, #1
     9c2:	fa02 f303 	lsl.w	r3, r2, r3
     9c6:	461a      	mov	r2, r3
     9c8:	9b01      	ldr	r3, [sp, #4]
     9ca:	4013      	ands	r3, r2
     9cc:	2b00      	cmp	r3, #0
     9ce:	bf14      	ite	ne
     9d0:	2301      	movne	r3, #1
     9d2:	2300      	moveq	r3, #0
     9d4:	f88d 300f 	strb.w	r3, [sp, #15]
    return Result;
     9d8:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
     9dc:	4618      	mov	r0, r3
     9de:	b004      	add	sp, #16
     9e0:	4770      	bx	lr

000009e2 <Bfx_PutBit_u32u8u8>:
 * @param[in] Status Status value (TRUE or FALSE).
 * 
 * @note The operation is done by pointer dereference.
 * @note The max BitPn value is 31.
 */
static inline void Bfx_PutBit_u32u8u8( uint32* Data, uint8 BitPn, boolean Status ) {
     9e2:	b082      	sub	sp, #8
     9e4:	9001      	str	r0, [sp, #4]
     9e6:	460b      	mov	r3, r1
     9e8:	f88d 3003 	strb.w	r3, [sp, #3]
     9ec:	4613      	mov	r3, r2
     9ee:	f88d 3002 	strb.w	r3, [sp, #2]
    if ( Status == TRUE ) { //Setting bit.
     9f2:	f89d 3002 	ldrb.w	r3, [sp, #2]
     9f6:	2b00      	cmp	r3, #0
     9f8:	d00a      	beq.n	a10 <Bfx_PutBit_u32u8u8+0x2e>
        *Data |= ( 1 << BitPn ); 
     9fa:	9b01      	ldr	r3, [sp, #4]
     9fc:	681b      	ldr	r3, [r3, #0]
     9fe:	f89d 2003 	ldrb.w	r2, [sp, #3]
     a02:	2101      	movs	r1, #1
     a04:	fa01 f202 	lsl.w	r2, r1, r2
     a08:	431a      	orrs	r2, r3
     a0a:	9b01      	ldr	r3, [sp, #4]
     a0c:	601a      	str	r2, [r3, #0]
    }

    else { //Clearing bit.
        *Data &= ~( 1 << BitPn );
    }
}
     a0e:	e00a      	b.n	a26 <Bfx_PutBit_u32u8u8+0x44>
        *Data &= ~( 1 << BitPn );
     a10:	9b01      	ldr	r3, [sp, #4]
     a12:	681b      	ldr	r3, [r3, #0]
     a14:	f89d 2003 	ldrb.w	r2, [sp, #3]
     a18:	2101      	movs	r1, #1
     a1a:	fa01 f202 	lsl.w	r2, r1, r2
     a1e:	43d2      	mvns	r2, r2
     a20:	401a      	ands	r2, r3
     a22:	9b01      	ldr	r3, [sp, #4]
     a24:	601a      	str	r2, [r3, #0]
}
     a26:	bf00      	nop
     a28:	b002      	add	sp, #8
     a2a:	4770      	bx	lr

00000a2c <Scheduler_InitQueue>:
/**
 * @brief This function initialices the queue buffer control members.
 * 
 * @param SchedulerPtr Ptr to control struct instance, it allows the init of the members.
 */
void Scheduler_InitQueue( Scheduler_CtrlType *SchedulerPtr ) {
     a2c:	b500      	push	{lr}
     a2e:	b085      	sub	sp, #20
     a30:	9001      	str	r0, [sp, #4]
    //local data.
    uint8 i = 0;
     a32:	2300      	movs	r3, #0
     a34:	f88d 300f 	strb.w	r3, [sp, #15]

    //Initializing members.
    for ( i = 0; i < SCHEDULER_QUEUES; i++ ) {
     a38:	2300      	movs	r3, #0
     a3a:	f88d 300f 	strb.w	r3, [sp, #15]
     a3e:	e023      	b.n	a88 <Scheduler_InitQueue+0x5c>
        SchedulerPtr->QueueHeads[i] = 0;
     a40:	f89d 200f 	ldrb.w	r2, [sp, #15]
     a44:	9b01      	ldr	r3, [sp, #4]
     a46:	3208      	adds	r2, #8
     a48:	2100      	movs	r1, #0
     a4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        SchedulerPtr->QueueTails[i] = 0;
     a4e:	f89d 300f 	ldrb.w	r3, [sp, #15]
     a52:	9a01      	ldr	r2, [sp, #4]
     a54:	3308      	adds	r3, #8
     a56:	009b      	lsls	r3, r3, #2
     a58:	4413      	add	r3, r2
     a5a:	2200      	movs	r2, #0
     a5c:	605a      	str	r2, [r3, #4]
        Bfx_ClrBit_u32u8( &SchedulerPtr->QueueFulls, i );
     a5e:	9b01      	ldr	r3, [sp, #4]
     a60:	332c      	adds	r3, #44	; 0x2c
     a62:	f89d 200f 	ldrb.w	r2, [sp, #15]
     a66:	4611      	mov	r1, r2
     a68:	4618      	mov	r0, r3
     a6a:	f7ff ff8c 	bl	986 <Bfx_ClrBit_u32u8>
        Bfx_SetBit_u32u8( &SchedulerPtr->QueueEmpties, i );
     a6e:	9b01      	ldr	r3, [sp, #4]
     a70:	3328      	adds	r3, #40	; 0x28
     a72:	f89d 200f 	ldrb.w	r2, [sp, #15]
     a76:	4611      	mov	r1, r2
     a78:	4618      	mov	r0, r3
     a7a:	f7ff ff72 	bl	962 <Bfx_SetBit_u32u8>
    for ( i = 0; i < SCHEDULER_QUEUES; i++ ) {
     a7e:	f89d 300f 	ldrb.w	r3, [sp, #15]
     a82:	3301      	adds	r3, #1
     a84:	f88d 300f 	strb.w	r3, [sp, #15]
     a88:	f89d 300f 	ldrb.w	r3, [sp, #15]
     a8c:	2b00      	cmp	r3, #0
     a8e:	d0d7      	beq.n	a40 <Scheduler_InitQueue+0x14>
    }
}
     a90:	bf00      	nop
     a92:	bf00      	nop
     a94:	b005      	add	sp, #20
     a96:	f85d fb04 	ldr.w	pc, [sp], #4
	...

00000a9c <Scheduler_Init>:
 *
 * @note The timeout and periodicity values are the initial values registered in the buffers.
 * @note The elapsed and count values are initialized to 0 and timeout values respectively.
 * @note All the flags are initialiced to the initial values registered in the buffers.
 */
Std_ReturnType Scheduler_Init( Scheduler_CtrlType *SchedulerPtr ) {
     a9c:	b500      	push	{lr}
     a9e:	b085      	sub	sp, #20
     aa0:	9001      	str	r0, [sp, #4]
    //local data 
    Std_ReturnType status = TRUE;
     aa2:	2301      	movs	r3, #1
     aa4:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 i = 0;
     aa8:	2300      	movs	r3, #0
     aaa:	f88d 300e 	strb.w	r3, [sp, #14]

    //Verifying config pointer.
    #if ( SCHEDULER_DEV_ERROR_DETECT == STD_ON )
        if ( SchedulerPtr == NULL_PTR ) { //Invalid pointer
     aae:	9b01      	ldr	r3, [sp, #4]
     ab0:	2b00      	cmp	r3, #0
     ab2:	d109      	bne.n	ac8 <Scheduler_Init+0x2c>
            Det_ReportError( SCHEDULER_MODULE_ID, SCHEDULER_INSTANCE_ID, SCHEDULER_INIT_ID, SCHEDULER_E_PARAM_CONFIG );
     ab4:	2300      	movs	r3, #0
     ab6:	2200      	movs	r2, #0
     ab8:	2100      	movs	r1, #0
     aba:	f44f 7096 	mov.w	r0, #300	; 0x12c
     abe:	f017 ff95 	bl	189ec <Det_ReportError>
            status = FALSE;
     ac2:	2300      	movs	r3, #0
     ac4:	f88d 300f 	strb.w	r3, [sp, #15]
        }
    #endif

    if ( status == TRUE ) {
     ac8:	f89d 300f 	ldrb.w	r3, [sp, #15]
     acc:	2b01      	cmp	r3, #1
     ace:	f040 8087 	bne.w	be0 <Scheduler_Init+0x144>
        //Initializing tasks related parameters.
        for ( i = 0; i < SCHEDULER_TASKS; i++ ) {
     ad2:	2300      	movs	r3, #0
     ad4:	f88d 300e 	strb.w	r3, [sp, #14]
     ad8:	e033      	b.n	b42 <Scheduler_Init+0xa6>
            SchedulerPtr->TaskPeriod[i] = SchedulerConfig_Ptr->TaskPtr[i].InitPeriod;   //Registering initial periodicity value of each task.
     ada:	4b44      	ldr	r3, [pc, #272]	; (bec <Scheduler_Init+0x150>)
     adc:	681b      	ldr	r3, [r3, #0]
     ade:	6899      	ldr	r1, [r3, #8]
     ae0:	f89d 200e 	ldrb.w	r2, [sp, #14]
     ae4:	4613      	mov	r3, r2
     ae6:	005b      	lsls	r3, r3, #1
     ae8:	4413      	add	r3, r2
     aea:	009b      	lsls	r3, r3, #2
     aec:	440b      	add	r3, r1
     aee:	f89d 200e 	ldrb.w	r2, [sp, #14]
     af2:	6819      	ldr	r1, [r3, #0]
     af4:	9b01      	ldr	r3, [sp, #4]
     af6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            SchedulerPtr->TaskElapsed[i] = 0;   //Initializing time follow up of each task.
     afa:	f89d 200e 	ldrb.w	r2, [sp, #14]
     afe:	9b01      	ldr	r3, [sp, #4]
     b00:	3202      	adds	r2, #2
     b02:	2100      	movs	r1, #0
     b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            Bfx_PutBit_u32u8u8( &SchedulerPtr->TaskFlags, i, SchedulerConfig_Ptr->TaskPtr[i].InitFlag  );   //Registering initial flag of each task. 
     b08:	9b01      	ldr	r3, [sp, #4]
     b0a:	f103 0018 	add.w	r0, r3, #24
     b0e:	4b37      	ldr	r3, [pc, #220]	; (bec <Scheduler_Init+0x150>)
     b10:	681b      	ldr	r3, [r3, #0]
     b12:	6899      	ldr	r1, [r3, #8]
     b14:	f89d 200e 	ldrb.w	r2, [sp, #14]
     b18:	4613      	mov	r3, r2
     b1a:	005b      	lsls	r3, r3, #1
     b1c:	4413      	add	r3, r2
     b1e:	009b      	lsls	r3, r3, #2
     b20:	440b      	add	r3, r1
     b22:	791b      	ldrb	r3, [r3, #4]
     b24:	2b00      	cmp	r3, #0
     b26:	bf14      	ite	ne
     b28:	2301      	movne	r3, #1
     b2a:	2300      	moveq	r3, #0
     b2c:	b2da      	uxtb	r2, r3
     b2e:	f89d 300e 	ldrb.w	r3, [sp, #14]
     b32:	4619      	mov	r1, r3
     b34:	f7ff ff55 	bl	9e2 <Bfx_PutBit_u32u8u8>
        for ( i = 0; i < SCHEDULER_TASKS; i++ ) {
     b38:	f89d 300e 	ldrb.w	r3, [sp, #14]
     b3c:	3301      	adds	r3, #1
     b3e:	f88d 300e 	strb.w	r3, [sp, #14]
     b42:	f89d 300e 	ldrb.w	r3, [sp, #14]
     b46:	2b01      	cmp	r3, #1
     b48:	d9c7      	bls.n	ada <Scheduler_Init+0x3e>
        }

        //Initializing timers related parameters.
        for ( i = 0; i < SCHEDULER_TIMERS; i++ ) {
     b4a:	2300      	movs	r3, #0
     b4c:	f88d 300e 	strb.w	r3, [sp, #14]
     b50:	e03f      	b.n	bd2 <Scheduler_Init+0x136>
            SchedulerPtr->TimerTimeout[i] = SchedulerConfig_Ptr->TimerPtr[i].InitTimeout;   //Registering initial timeout value of each timer.
     b52:	4b26      	ldr	r3, [pc, #152]	; (bec <Scheduler_Init+0x150>)
     b54:	681b      	ldr	r3, [r3, #0]
     b56:	6919      	ldr	r1, [r3, #16]
     b58:	f89d 200e 	ldrb.w	r2, [sp, #14]
     b5c:	4613      	mov	r3, r2
     b5e:	005b      	lsls	r3, r3, #1
     b60:	4413      	add	r3, r2
     b62:	009b      	lsls	r3, r3, #2
     b64:	440b      	add	r3, r1
     b66:	f89d 200e 	ldrb.w	r2, [sp, #14]
     b6a:	6819      	ldr	r1, [r3, #0]
     b6c:	9b01      	ldr	r3, [sp, #4]
     b6e:	3204      	adds	r2, #4
     b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            SchedulerPtr->TimerCount[i] = SchedulerConfig_Ptr->TimerPtr[i].InitTimeout; //Initializing timer count of each timer.
     b74:	4b1d      	ldr	r3, [pc, #116]	; (bec <Scheduler_Init+0x150>)
     b76:	681b      	ldr	r3, [r3, #0]
     b78:	6919      	ldr	r1, [r3, #16]
     b7a:	f89d 200e 	ldrb.w	r2, [sp, #14]
     b7e:	4613      	mov	r3, r2
     b80:	005b      	lsls	r3, r3, #1
     b82:	4413      	add	r3, r2
     b84:	009b      	lsls	r3, r3, #2
     b86:	18ca      	adds	r2, r1, r3
     b88:	f89d 300e 	ldrb.w	r3, [sp, #14]
     b8c:	6812      	ldr	r2, [r2, #0]
     b8e:	9901      	ldr	r1, [sp, #4]
     b90:	3304      	adds	r3, #4
     b92:	009b      	lsls	r3, r3, #2
     b94:	440b      	add	r3, r1
     b96:	605a      	str	r2, [r3, #4]
            Bfx_PutBit_u32u8u8( &SchedulerPtr->TimerFlags, i, SchedulerConfig_Ptr->TimerPtr[i].InitFlag  );   //Registering initial flag of each timer.
     b98:	9b01      	ldr	r3, [sp, #4]
     b9a:	f103 001c 	add.w	r0, r3, #28
     b9e:	4b13      	ldr	r3, [pc, #76]	; (bec <Scheduler_Init+0x150>)
     ba0:	681b      	ldr	r3, [r3, #0]
     ba2:	6919      	ldr	r1, [r3, #16]
     ba4:	f89d 200e 	ldrb.w	r2, [sp, #14]
     ba8:	4613      	mov	r3, r2
     baa:	005b      	lsls	r3, r3, #1
     bac:	4413      	add	r3, r2
     bae:	009b      	lsls	r3, r3, #2
     bb0:	440b      	add	r3, r1
     bb2:	791b      	ldrb	r3, [r3, #4]
     bb4:	2b00      	cmp	r3, #0
     bb6:	bf14      	ite	ne
     bb8:	2301      	movne	r3, #1
     bba:	2300      	moveq	r3, #0
     bbc:	b2da      	uxtb	r2, r3
     bbe:	f89d 300e 	ldrb.w	r3, [sp, #14]
     bc2:	4619      	mov	r1, r3
     bc4:	f7ff ff0d 	bl	9e2 <Bfx_PutBit_u32u8u8>
        for ( i = 0; i < SCHEDULER_TIMERS; i++ ) {
     bc8:	f89d 300e 	ldrb.w	r3, [sp, #14]
     bcc:	3301      	adds	r3, #1
     bce:	f88d 300e 	strb.w	r3, [sp, #14]
     bd2:	f89d 300e 	ldrb.w	r3, [sp, #14]
     bd6:	2b00      	cmp	r3, #0
     bd8:	d0bb      	beq.n	b52 <Scheduler_Init+0xb6>
        } 

        Scheduler_InitQueue( SchedulerPtr ); //Initializing queues related parameters.   
     bda:	9801      	ldr	r0, [sp, #4]
     bdc:	f7ff ff26 	bl	a2c <Scheduler_InitQueue>
    }

    return status;
     be0:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
     be4:	4618      	mov	r0, r3
     be6:	b005      	add	sp, #20
     be8:	f85d fb04 	ldr.w	pc, [sp], #4
     bec:	1fff8b54 	.word	0x1fff8b54

00000bf0 <Scheduler_GetTimer>:
 *
 * @retval counter_value Actual count value of timer, if operation was a success counter_value = n, otherwise 0. 
 *
 * @note The timer ID must be valid.
 */
uint32 Scheduler_GetTimer( TimerType Timer ) {
     bf0:	b500      	push	{lr}
     bf2:	b085      	sub	sp, #20
     bf4:	4603      	mov	r3, r0
     bf6:	f88d 3007 	strb.w	r3, [sp, #7]
    //local data
    uint32 counter_value = 0;
     bfa:	2300      	movs	r3, #0
     bfc:	9303      	str	r3, [sp, #12]

    //Verifying if the timer ID is valid.
    if ( ( Timer != 0 ) && ( Timer <= SchedulerConfig_Ptr->Timers ) ) { //valid ID
     bfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
     c02:	2b00      	cmp	r3, #0
     c04:	d011      	beq.n	c2a <Scheduler_GetTimer+0x3a>
     c06:	4b10      	ldr	r3, [pc, #64]	; (c48 <Scheduler_GetTimer+0x58>)
     c08:	681b      	ldr	r3, [r3, #0]
     c0a:	7b1b      	ldrb	r3, [r3, #12]
     c0c:	f89d 2007 	ldrb.w	r2, [sp, #7]
     c10:	429a      	cmp	r2, r3
     c12:	d80a      	bhi.n	c2a <Scheduler_GetTimer+0x3a>
        counter_value = SchedulerCtrl_Ptr->TimerCount[ Timer - 1 ];
     c14:	4b0d      	ldr	r3, [pc, #52]	; (c4c <Scheduler_GetTimer+0x5c>)
     c16:	681a      	ldr	r2, [r3, #0]
     c18:	f89d 3007 	ldrb.w	r3, [sp, #7]
     c1c:	3b01      	subs	r3, #1
     c1e:	3304      	adds	r3, #4
     c20:	009b      	lsls	r3, r3, #2
     c22:	4413      	add	r3, r2
     c24:	685b      	ldr	r3, [r3, #4]
     c26:	9303      	str	r3, [sp, #12]
     c28:	e008      	b.n	c3c <Scheduler_GetTimer+0x4c>
    }

    else {
        #if ( SCHEDULER_DEV_ERROR_DETECT == STD_ON )
            Det_ReportError( SCHEDULER_MODULE_ID, SCHEDULER_INSTANCE_ID, SCHEDULER_GETTIMER_ID, SCHEDULER_E_TIMER_ID );
     c2a:	2305      	movs	r3, #5
     c2c:	220b      	movs	r2, #11
     c2e:	2100      	movs	r1, #0
     c30:	f44f 7096 	mov.w	r0, #300	; 0x12c
     c34:	f017 feda 	bl	189ec <Det_ReportError>
        #endif
        counter_value = FALSE;  //invalid ID.
     c38:	2300      	movs	r3, #0
     c3a:	9303      	str	r3, [sp, #12]
    }

    return counter_value;
     c3c:	9b03      	ldr	r3, [sp, #12]
}
     c3e:	4618      	mov	r0, r3
     c40:	b005      	add	sp, #20
     c42:	f85d fb04 	ldr.w	pc, [sp], #4
     c46:	bf00      	nop
     c48:	1fff8b54 	.word	0x1fff8b54
     c4c:	1fff8b58 	.word	0x1fff8b58

00000c50 <Scheduler_MainFunction>:
 *
 * @note At least 1 timer and 1 task needs to be register in order to the scheduler to work.
 * @note After a timer reaches 0 is important to restart, stop or reload that timer else it will still decrement --> risk of overflow.
 * @note It´s important that previous to using the scheduler the buffers for the timers and task must be correctly defined, specially their flags.
 */
void Scheduler_MainFunction( void ) {
     c50:	b500      	push	{lr}
     c52:	b085      	sub	sp, #20
    //local data
    uint32 tick_value = OsIf_MicrosToTicks( SchedulerConfig_Ptr->Tick * 1000, OSIF_COUNTER_SYSTEM );    //Translating tick value from us to counter increments.
     c54:	4b5e      	ldr	r3, [pc, #376]	; (dd0 <Scheduler_MainFunction+0x180>)
     c56:	681b      	ldr	r3, [r3, #0]
     c58:	681b      	ldr	r3, [r3, #0]
     c5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     c5e:	fb02 f303 	mul.w	r3, r2, r3
     c62:	2101      	movs	r1, #1
     c64:	4618      	mov	r0, r3
     c66:	f001 ff0b 	bl	2a80 <OsIf_MicrosToTicks>
     c6a:	9001      	str	r0, [sp, #4]
    uint32 count_value = OsIf_GetCounter( OSIF_COUNTER_SYSTEM );    //First counter value capture.
     c6c:	2001      	movs	r0, #1
     c6e:	f001 febb 	bl	29e8 <OsIf_GetCounter>
     c72:	4603      	mov	r3, r0
     c74:	9300      	str	r3, [sp, #0]
    uint32 elapsed_time = 0;    //Time follow up for tick (timer increments).
     c76:	2300      	movs	r3, #0
     c78:	9303      	str	r3, [sp, #12]
    uint8 i = 0;
     c7a:	2300      	movs	r3, #0
     c7c:	f88d 300b 	strb.w	r3, [sp, #11]

    while( 1 ) {    //tasks are executed during timeout.
        //Time follow up update for tick.
        elapsed_time += OsIf_GetElapsed( &count_value, OSIF_COUNTER_SYSTEM );   //time capture update
     c80:	466b      	mov	r3, sp
     c82:	2101      	movs	r1, #1
     c84:	4618      	mov	r0, r3
     c86:	f001 fec8 	bl	2a1a <OsIf_GetElapsed>
     c8a:	4602      	mov	r2, r0
     c8c:	9b03      	ldr	r3, [sp, #12]
     c8e:	4413      	add	r3, r2
     c90:	9303      	str	r3, [sp, #12]
        
        //Verifying if a scheduler´s tick has occurred.
        if ( elapsed_time >= tick_value ) {          
     c92:	9a03      	ldr	r2, [sp, #12]
     c94:	9b01      	ldr	r3, [sp, #4]
     c96:	429a      	cmp	r2, r3
     c98:	d3f2      	bcc.n	c80 <Scheduler_MainFunction+0x30>
            
            //Executing timers
            for ( i = 0; i < SchedulerConfig_Ptr->Timers; i++ ) {
     c9a:	2300      	movs	r3, #0
     c9c:	f88d 300b 	strb.w	r3, [sp, #11]
     ca0:	e03a      	b.n	d18 <Scheduler_MainFunction+0xc8>
                //Verifying execution of timer i
                if ( Bfx_GetBit_u32u8_u8( SchedulerCtrl_Ptr->TimerFlags, i ) == TRUE ) {    //timer activated
     ca2:	4b4c      	ldr	r3, [pc, #304]	; (dd4 <Scheduler_MainFunction+0x184>)
     ca4:	681b      	ldr	r3, [r3, #0]
     ca6:	69db      	ldr	r3, [r3, #28]
     ca8:	f89d 200b 	ldrb.w	r2, [sp, #11]
     cac:	4611      	mov	r1, r2
     cae:	4618      	mov	r0, r3
     cb0:	f7ff fe7c 	bl	9ac <Bfx_GetBit_u32u8_u8>
     cb4:	4603      	mov	r3, r0
     cb6:	2b00      	cmp	r3, #0
     cb8:	d029      	beq.n	d0e <Scheduler_MainFunction+0xbe>
                    SchedulerCtrl_Ptr->TimerCount[i] -= SchedulerConfig_Ptr->Tick;    //decrement
     cba:	4b46      	ldr	r3, [pc, #280]	; (dd4 <Scheduler_MainFunction+0x184>)
     cbc:	681a      	ldr	r2, [r3, #0]
     cbe:	f89d 300b 	ldrb.w	r3, [sp, #11]
     cc2:	3304      	adds	r3, #4
     cc4:	009b      	lsls	r3, r3, #2
     cc6:	4413      	add	r3, r2
     cc8:	6858      	ldr	r0, [r3, #4]
     cca:	4b41      	ldr	r3, [pc, #260]	; (dd0 <Scheduler_MainFunction+0x180>)
     ccc:	681b      	ldr	r3, [r3, #0]
     cce:	681a      	ldr	r2, [r3, #0]
     cd0:	4b40      	ldr	r3, [pc, #256]	; (dd4 <Scheduler_MainFunction+0x184>)
     cd2:	6819      	ldr	r1, [r3, #0]
     cd4:	f89d 300b 	ldrb.w	r3, [sp, #11]
     cd8:	1a82      	subs	r2, r0, r2
     cda:	3304      	adds	r3, #4
     cdc:	009b      	lsls	r3, r3, #2
     cde:	440b      	add	r3, r1
     ce0:	605a      	str	r2, [r3, #4]
                    
                    //Verifying execution of callback i
                    if ( Scheduler_GetTimer( i + 1 ) == 0 ) {   //timeout achieved.
     ce2:	f89d 300b 	ldrb.w	r3, [sp, #11]
     ce6:	3301      	adds	r3, #1
     ce8:	b2db      	uxtb	r3, r3
     cea:	4618      	mov	r0, r3
     cec:	f7ff ff80 	bl	bf0 <Scheduler_GetTimer>
     cf0:	4603      	mov	r3, r0
     cf2:	2b00      	cmp	r3, #0
     cf4:	d10b      	bne.n	d0e <Scheduler_MainFunction+0xbe>
                        SchedulerConfig_Ptr->TimerPtr[i].CallbackFunc();
     cf6:	4b36      	ldr	r3, [pc, #216]	; (dd0 <Scheduler_MainFunction+0x180>)
     cf8:	681b      	ldr	r3, [r3, #0]
     cfa:	6919      	ldr	r1, [r3, #16]
     cfc:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d00:	4613      	mov	r3, r2
     d02:	005b      	lsls	r3, r3, #1
     d04:	4413      	add	r3, r2
     d06:	009b      	lsls	r3, r3, #2
     d08:	440b      	add	r3, r1
     d0a:	689b      	ldr	r3, [r3, #8]
     d0c:	4798      	blx	r3
            for ( i = 0; i < SchedulerConfig_Ptr->Timers; i++ ) {
     d0e:	f89d 300b 	ldrb.w	r3, [sp, #11]
     d12:	3301      	adds	r3, #1
     d14:	f88d 300b 	strb.w	r3, [sp, #11]
     d18:	4b2d      	ldr	r3, [pc, #180]	; (dd0 <Scheduler_MainFunction+0x180>)
     d1a:	681b      	ldr	r3, [r3, #0]
     d1c:	7b1b      	ldrb	r3, [r3, #12]
     d1e:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d22:	429a      	cmp	r2, r3
     d24:	d3bd      	bcc.n	ca2 <Scheduler_MainFunction+0x52>
                    }
                }
            }

            //Executing tasks.
            for ( i = 0; i < SchedulerConfig_Ptr->Tasks; i++ ) {
     d26:	2300      	movs	r3, #0
     d28:	f88d 300b 	strb.w	r3, [sp, #11]
     d2c:	e045      	b.n	dba <Scheduler_MainFunction+0x16a>
                //Verifying execution of task i
                if ( Bfx_GetBit_u32u8_u8( SchedulerCtrl_Ptr->TaskFlags, i ) == TRUE ) {
     d2e:	4b29      	ldr	r3, [pc, #164]	; (dd4 <Scheduler_MainFunction+0x184>)
     d30:	681b      	ldr	r3, [r3, #0]
     d32:	699b      	ldr	r3, [r3, #24]
     d34:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d38:	4611      	mov	r1, r2
     d3a:	4618      	mov	r0, r3
     d3c:	f7ff fe36 	bl	9ac <Bfx_GetBit_u32u8_u8>
     d40:	4603      	mov	r3, r0
     d42:	2b00      	cmp	r3, #0
     d44:	d034      	beq.n	db0 <Scheduler_MainFunction+0x160>
                    SchedulerCtrl_Ptr->TaskElapsed[i] += SchedulerConfig_Ptr->Tick;   //Time follow-up update for task i.
     d46:	4b23      	ldr	r3, [pc, #140]	; (dd4 <Scheduler_MainFunction+0x184>)
     d48:	681b      	ldr	r3, [r3, #0]
     d4a:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d4e:	3202      	adds	r2, #2
     d50:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
     d54:	4b1e      	ldr	r3, [pc, #120]	; (dd0 <Scheduler_MainFunction+0x180>)
     d56:	681b      	ldr	r3, [r3, #0]
     d58:	6819      	ldr	r1, [r3, #0]
     d5a:	4b1e      	ldr	r3, [pc, #120]	; (dd4 <Scheduler_MainFunction+0x184>)
     d5c:	681b      	ldr	r3, [r3, #0]
     d5e:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d62:	4401      	add	r1, r0
     d64:	3202      	adds	r2, #2
     d66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                
                    //Verifying the execution of callback i.
                    if ( SchedulerCtrl_Ptr->TaskElapsed[i] >= SchedulerCtrl_Ptr->TaskPeriod[i] ) {  //periodicity achieved.
     d6a:	4b1a      	ldr	r3, [pc, #104]	; (dd4 <Scheduler_MainFunction+0x184>)
     d6c:	681b      	ldr	r3, [r3, #0]
     d6e:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d72:	3202      	adds	r2, #2
     d74:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
     d78:	4b16      	ldr	r3, [pc, #88]	; (dd4 <Scheduler_MainFunction+0x184>)
     d7a:	681b      	ldr	r3, [r3, #0]
     d7c:	f89d 100b 	ldrb.w	r1, [sp, #11]
     d80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
     d84:	429a      	cmp	r2, r3
     d86:	d313      	bcc.n	db0 <Scheduler_MainFunction+0x160>
                        SchedulerConfig_Ptr->TaskPtr[i].TaskFunc();
     d88:	4b11      	ldr	r3, [pc, #68]	; (dd0 <Scheduler_MainFunction+0x180>)
     d8a:	681b      	ldr	r3, [r3, #0]
     d8c:	6899      	ldr	r1, [r3, #8]
     d8e:	f89d 200b 	ldrb.w	r2, [sp, #11]
     d92:	4613      	mov	r3, r2
     d94:	005b      	lsls	r3, r3, #1
     d96:	4413      	add	r3, r2
     d98:	009b      	lsls	r3, r3, #2
     d9a:	440b      	add	r3, r1
     d9c:	689b      	ldr	r3, [r3, #8]
     d9e:	4798      	blx	r3
                        SchedulerCtrl_Ptr->TaskElapsed[i] = 0;  //Time follow-up reset for task i.
     da0:	4b0c      	ldr	r3, [pc, #48]	; (dd4 <Scheduler_MainFunction+0x184>)
     da2:	681b      	ldr	r3, [r3, #0]
     da4:	f89d 200b 	ldrb.w	r2, [sp, #11]
     da8:	3202      	adds	r2, #2
     daa:	2100      	movs	r1, #0
     dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            for ( i = 0; i < SchedulerConfig_Ptr->Tasks; i++ ) {
     db0:	f89d 300b 	ldrb.w	r3, [sp, #11]
     db4:	3301      	adds	r3, #1
     db6:	f88d 300b 	strb.w	r3, [sp, #11]
     dba:	4b05      	ldr	r3, [pc, #20]	; (dd0 <Scheduler_MainFunction+0x180>)
     dbc:	681b      	ldr	r3, [r3, #0]
     dbe:	791b      	ldrb	r3, [r3, #4]
     dc0:	f89d 200b 	ldrb.w	r2, [sp, #11]
     dc4:	429a      	cmp	r2, r3
     dc6:	d3b2      	bcc.n	d2e <Scheduler_MainFunction+0xde>
                    }
                }
            }

            elapsed_time = 0;   //Reset time follow up for tick.
     dc8:	2300      	movs	r3, #0
     dca:	9303      	str	r3, [sp, #12]
        elapsed_time += OsIf_GetElapsed( &count_value, OSIF_COUNTER_SYSTEM );   //time capture update
     dcc:	e758      	b.n	c80 <Scheduler_MainFunction+0x30>
     dce:	bf00      	nop
     dd0:	1fff8b54 	.word	0x1fff8b54
     dd4:	1fff8b58 	.word	0x1fff8b58

00000dd8 <Task1_callback>:
/**
 * @brief This is the callback function for the task 1.
 *
 * This function executes the state machine every 50ms.
 */
void Task1_callback( void ) {
     dd8:	b508      	push	{r3, lr}
    HwIoAb_Buttons_MainFunction();
     dda:	f000 f967 	bl	10ac <HwIoAb_Buttons_MainFunction>
}
     dde:	bf00      	nop
     de0:	bd08      	pop	{r3, pc}
	...

00000de4 <Task2_callback>:
 * @note Button 1, Single click toggle only led0 (PTC8), double click prints ohms value of pot 1 main, hold click tone 1 for buzzer, release stops buzzer.
 * @note Button 2, Single click toggle only led1 (PTC9), double click prints ohms value of pot 2 main, hold click tone 2 for buzzer, release stops buzzer.
 * @note Button 3, Single click toggle only led2 (PTC10), double click prints ohms values of pot1 and pot 2 alter , hold click tone 3 for buzzer, release stops buzzer.
 * @note The tone of the buzzer is always the last activated.
 */
void Task2_callback( void ) {
     de4:	b500      	push	{lr}
     de6:	b083      	sub	sp, #12
    //local data.
    static boolean flags[3] = { TRUE, TRUE, TRUE }; //Flags for executing buzzer tones.
    uint8 i = 0;
     de8:	2300      	movs	r3, #0
     dea:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 actual_event = 0; //Actual event of button.
     dee:	2300      	movs	r3, #0
     df0:	f88d 3006 	strb.w	r3, [sp, #6]


    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) { //Checking each button and its event detected.
     df4:	2300      	movs	r3, #0
     df6:	f88d 3007 	strb.w	r3, [sp, #7]
     dfa:	e0e0      	b.n	fbe <Task2_callback+0x1da>
        actual_event =  HwIoAb_Buttons_GetEvent( i + 1 );   //Obtaining event of actual button.
     dfc:	f89d 3007 	ldrb.w	r3, [sp, #7]
     e00:	3301      	adds	r3, #1
     e02:	b2db      	uxtb	r3, r3
     e04:	4618      	mov	r0, r3
     e06:	f000 f927 	bl	1058 <HwIoAb_Buttons_GetEvent>
     e0a:	4603      	mov	r3, r0
     e0c:	f88d 3006 	strb.w	r3, [sp, #6]
        if ( actual_event != HWIOAB_BTN_EVENT_IDLE ) {  //A click was detected.
     e10:	f89d 3006 	ldrb.w	r3, [sp, #6]
     e14:	2b00      	cmp	r3, #0
     e16:	f000 80ca 	beq.w	fae <Task2_callback+0x1ca>
            switch ( i ) {    
     e1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
     e1e:	2b02      	cmp	r3, #2
     e20:	f000 8084 	beq.w	f2c <Task2_callback+0x148>
     e24:	2b02      	cmp	r3, #2
     e26:	f300 80c4 	bgt.w	fb2 <Task2_callback+0x1ce>
     e2a:	2b00      	cmp	r3, #0
     e2c:	d002      	beq.n	e34 <Task2_callback+0x50>
     e2e:	2b01      	cmp	r3, #1
     e30:	d03e      	beq.n	eb0 <Task2_callback+0xcc>
                            break;
                        }
                break;

                default:    //Invalid button.
                break;
     e32:	e0be      	b.n	fb2 <Task2_callback+0x1ce>
                    switch ( actual_event ) {
     e34:	f89d 3006 	ldrb.w	r3, [sp, #6]
     e38:	3b01      	subs	r3, #1
     e3a:	2b03      	cmp	r3, #3
     e3c:	d834      	bhi.n	ea8 <Task2_callback+0xc4>
     e3e:	a201      	add	r2, pc, #4	; (adr r2, e44 <Task2_callback+0x60>)
     e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     e44:	00000e55 	.word	0x00000e55
     e48:	00000e5d 	.word	0x00000e5d
     e4c:	00000e7b 	.word	0x00000e7b
     e50:	00000e99 	.word	0x00000e99
                            HwIoAb_Leds_TurnToggle( HWIOAB_LEDS_0_ID );
     e54:	2000      	movs	r0, #0
     e56:	f000 fac1 	bl	13dc <HwIoAb_Leds_TurnToggle>
                        break;
     e5a:	e028      	b.n	eae <Task2_callback+0xca>
                            HwIoAb_Pots_GetValue( HWIOAB_POTS_MAIN_RESULTS );
     e5c:	4b5e      	ldr	r3, [pc, #376]	; (fd8 <Task2_callback+0x1f4>)
     e5e:	681b      	ldr	r3, [r3, #0]
     e60:	330a      	adds	r3, #10
     e62:	4618      	mov	r0, r3
     e64:	f000 fafe 	bl	1464 <HwIoAb_Pots_GetValue>
                            SEGGER_RTT_printf( 0, "Pot 1 resistance value in ohms: %d\n", PotsControl_Ptr->Ohms_results_main[0] );
     e68:	4b5b      	ldr	r3, [pc, #364]	; (fd8 <Task2_callback+0x1f4>)
     e6a:	681b      	ldr	r3, [r3, #0]
     e6c:	895b      	ldrh	r3, [r3, #10]
     e6e:	461a      	mov	r2, r3
     e70:	495a      	ldr	r1, [pc, #360]	; (fdc <Task2_callback+0x1f8>)
     e72:	2000      	movs	r0, #0
     e74:	f001 f9d6 	bl	2224 <SEGGER_RTT_printf>
                        break;
     e78:	e019      	b.n	eae <Task2_callback+0xca>
                            if ( flags[i]  == TRUE ) {  //Just executes the first time it was detected.
     e7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
     e7e:	4a58      	ldr	r2, [pc, #352]	; (fe0 <Task2_callback+0x1fc>)
     e80:	5cd3      	ldrb	r3, [r2, r3]
     e82:	2b00      	cmp	r3, #0
     e84:	d012      	beq.n	eac <Task2_callback+0xc8>
                                HwIoAb_Buzzer_Beep( HWIOAB_BUZZER_TONE_1 );
     e86:	2000      	movs	r0, #0
     e88:	f000 fbb5 	bl	15f6 <HwIoAb_Buzzer_Beep>
                                flags[i] = FALSE;
     e8c:	f89d 3007 	ldrb.w	r3, [sp, #7]
     e90:	4a53      	ldr	r2, [pc, #332]	; (fe0 <Task2_callback+0x1fc>)
     e92:	2100      	movs	r1, #0
     e94:	54d1      	strb	r1, [r2, r3]
                        break;
     e96:	e009      	b.n	eac <Task2_callback+0xc8>
                            HwIoAb_Buzzer_Stop();
     e98:	f000 fbda 	bl	1650 <HwIoAb_Buzzer_Stop>
                            flags[i] = TRUE;
     e9c:	f89d 3007 	ldrb.w	r3, [sp, #7]
     ea0:	4a4f      	ldr	r2, [pc, #316]	; (fe0 <Task2_callback+0x1fc>)
     ea2:	2101      	movs	r1, #1
     ea4:	54d1      	strb	r1, [r2, r3]
                        break;
     ea6:	e002      	b.n	eae <Task2_callback+0xca>
                        break;
     ea8:	bf00      	nop
     eaa:	e083      	b.n	fb4 <Task2_callback+0x1d0>
                        break;
     eac:	bf00      	nop
                break;
     eae:	e081      	b.n	fb4 <Task2_callback+0x1d0>
                    switch ( actual_event ) {
     eb0:	f89d 3006 	ldrb.w	r3, [sp, #6]
     eb4:	3b01      	subs	r3, #1
     eb6:	2b03      	cmp	r3, #3
     eb8:	d834      	bhi.n	f24 <Task2_callback+0x140>
     eba:	a201      	add	r2, pc, #4	; (adr r2, ec0 <Task2_callback+0xdc>)
     ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     ec0:	00000ed1 	.word	0x00000ed1
     ec4:	00000ed9 	.word	0x00000ed9
     ec8:	00000ef7 	.word	0x00000ef7
     ecc:	00000f15 	.word	0x00000f15
                            HwIoAb_Leds_TurnToggle( HWI0AB_LEDS_1_ID );
     ed0:	2001      	movs	r0, #1
     ed2:	f000 fa83 	bl	13dc <HwIoAb_Leds_TurnToggle>
                        break;
     ed6:	e028      	b.n	f2a <Task2_callback+0x146>
                            HwIoAb_Pots_GetValue( HWIOAB_POTS_MAIN_RESULTS );
     ed8:	4b3f      	ldr	r3, [pc, #252]	; (fd8 <Task2_callback+0x1f4>)
     eda:	681b      	ldr	r3, [r3, #0]
     edc:	330a      	adds	r3, #10
     ede:	4618      	mov	r0, r3
     ee0:	f000 fac0 	bl	1464 <HwIoAb_Pots_GetValue>
                            SEGGER_RTT_printf( 0, "Pot 2 resistance value in ohms: %d\n", PotsControl_Ptr->Ohms_results_main[1] );
     ee4:	4b3c      	ldr	r3, [pc, #240]	; (fd8 <Task2_callback+0x1f4>)
     ee6:	681b      	ldr	r3, [r3, #0]
     ee8:	899b      	ldrh	r3, [r3, #12]
     eea:	461a      	mov	r2, r3
     eec:	493d      	ldr	r1, [pc, #244]	; (fe4 <Task2_callback+0x200>)
     eee:	2000      	movs	r0, #0
     ef0:	f001 f998 	bl	2224 <SEGGER_RTT_printf>
                        break;
     ef4:	e019      	b.n	f2a <Task2_callback+0x146>
                            if ( flags[i]  == TRUE ) {  //Just executes the first time it was detected.
     ef6:	f89d 3007 	ldrb.w	r3, [sp, #7]
     efa:	4a39      	ldr	r2, [pc, #228]	; (fe0 <Task2_callback+0x1fc>)
     efc:	5cd3      	ldrb	r3, [r2, r3]
     efe:	2b00      	cmp	r3, #0
     f00:	d012      	beq.n	f28 <Task2_callback+0x144>
                                HwIoAb_Buzzer_Beep( HWIOAB_BUZZER_TONE_2 );
     f02:	2001      	movs	r0, #1
     f04:	f000 fb77 	bl	15f6 <HwIoAb_Buzzer_Beep>
                                flags[i] = FALSE;
     f08:	f89d 3007 	ldrb.w	r3, [sp, #7]
     f0c:	4a34      	ldr	r2, [pc, #208]	; (fe0 <Task2_callback+0x1fc>)
     f0e:	2100      	movs	r1, #0
     f10:	54d1      	strb	r1, [r2, r3]
                        break;
     f12:	e009      	b.n	f28 <Task2_callback+0x144>
                            HwIoAb_Buzzer_Stop();
     f14:	f000 fb9c 	bl	1650 <HwIoAb_Buzzer_Stop>
                            flags[i] = TRUE;
     f18:	f89d 3007 	ldrb.w	r3, [sp, #7]
     f1c:	4a30      	ldr	r2, [pc, #192]	; (fe0 <Task2_callback+0x1fc>)
     f1e:	2101      	movs	r1, #1
     f20:	54d1      	strb	r1, [r2, r3]
                        break;
     f22:	e002      	b.n	f2a <Task2_callback+0x146>
                        break;
     f24:	bf00      	nop
     f26:	e045      	b.n	fb4 <Task2_callback+0x1d0>
                        break;
     f28:	bf00      	nop
                break;
     f2a:	e043      	b.n	fb4 <Task2_callback+0x1d0>
                        switch ( actual_event ) {
     f2c:	f89d 3006 	ldrb.w	r3, [sp, #6]
     f30:	3b01      	subs	r3, #1
     f32:	2b03      	cmp	r3, #3
     f34:	d837      	bhi.n	fa6 <Task2_callback+0x1c2>
     f36:	a201      	add	r2, pc, #4	; (adr r2, f3c <Task2_callback+0x158>)
     f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     f3c:	00000f4d 	.word	0x00000f4d
     f40:	00000f55 	.word	0x00000f55
     f44:	00000f79 	.word	0x00000f79
     f48:	00000f97 	.word	0x00000f97
                                HwIoAb_Leds_TurnToggle( HWIOAB_LEDS_2_ID );
     f4c:	2002      	movs	r0, #2
     f4e:	f000 fa45 	bl	13dc <HwIoAb_Leds_TurnToggle>
                            break;
     f52:	e02b      	b.n	fac <Task2_callback+0x1c8>
                                HwIoAb_Pots_GetAltValue( HWIOAB_POTS_ALTER_RESULTS );
     f54:	4b20      	ldr	r3, [pc, #128]	; (fd8 <Task2_callback+0x1f4>)
     f56:	681b      	ldr	r3, [r3, #0]
     f58:	330e      	adds	r3, #14
     f5a:	4618      	mov	r0, r3
     f5c:	f000 fae4 	bl	1528 <HwIoAb_Pots_GetAltValue>
                                    PotsControl_Ptr->Ohms_results_alter[0], PotsControl_Ptr->Ohms_results_alter[1] );
     f60:	4b1d      	ldr	r3, [pc, #116]	; (fd8 <Task2_callback+0x1f4>)
     f62:	681b      	ldr	r3, [r3, #0]
     f64:	89db      	ldrh	r3, [r3, #14]
                                SEGGER_RTT_printf( 0, "Pot 1 resistance value in ohms: %d, Pot 2 resistance value in ohms: %d\n", 
     f66:	461a      	mov	r2, r3
                                    PotsControl_Ptr->Ohms_results_alter[0], PotsControl_Ptr->Ohms_results_alter[1] );
     f68:	4b1b      	ldr	r3, [pc, #108]	; (fd8 <Task2_callback+0x1f4>)
     f6a:	681b      	ldr	r3, [r3, #0]
     f6c:	8a1b      	ldrh	r3, [r3, #16]
                                SEGGER_RTT_printf( 0, "Pot 1 resistance value in ohms: %d, Pot 2 resistance value in ohms: %d\n", 
     f6e:	491e      	ldr	r1, [pc, #120]	; (fe8 <Task2_callback+0x204>)
     f70:	2000      	movs	r0, #0
     f72:	f001 f957 	bl	2224 <SEGGER_RTT_printf>
                            break;
     f76:	e019      	b.n	fac <Task2_callback+0x1c8>
                                if ( flags[i]  == TRUE ) {  //Just executes the first time it was detected.
     f78:	f89d 3007 	ldrb.w	r3, [sp, #7]
     f7c:	4a18      	ldr	r2, [pc, #96]	; (fe0 <Task2_callback+0x1fc>)
     f7e:	5cd3      	ldrb	r3, [r2, r3]
     f80:	2b00      	cmp	r3, #0
     f82:	d012      	beq.n	faa <Task2_callback+0x1c6>
                                    HwIoAb_Buzzer_Beep( HWIOAB_BUZZER_TONE_3 );
     f84:	2002      	movs	r0, #2
     f86:	f000 fb36 	bl	15f6 <HwIoAb_Buzzer_Beep>
                                    flags[i] = FALSE;
     f8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
     f8e:	4a14      	ldr	r2, [pc, #80]	; (fe0 <Task2_callback+0x1fc>)
     f90:	2100      	movs	r1, #0
     f92:	54d1      	strb	r1, [r2, r3]
                            break;
     f94:	e009      	b.n	faa <Task2_callback+0x1c6>
                                HwIoAb_Buzzer_Stop();
     f96:	f000 fb5b 	bl	1650 <HwIoAb_Buzzer_Stop>
                                flags[i] = TRUE;
     f9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
     f9e:	4a10      	ldr	r2, [pc, #64]	; (fe0 <Task2_callback+0x1fc>)
     fa0:	2101      	movs	r1, #1
     fa2:	54d1      	strb	r1, [r2, r3]
                            break;
     fa4:	e002      	b.n	fac <Task2_callback+0x1c8>
                            break;
     fa6:	bf00      	nop
     fa8:	e004      	b.n	fb4 <Task2_callback+0x1d0>
                            break;
     faa:	bf00      	nop
                break;
     fac:	e002      	b.n	fb4 <Task2_callback+0x1d0>
            }
        }
     fae:	bf00      	nop
     fb0:	e000      	b.n	fb4 <Task2_callback+0x1d0>
                break;
     fb2:	bf00      	nop
    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) { //Checking each button and its event detected.
     fb4:	f89d 3007 	ldrb.w	r3, [sp, #7]
     fb8:	3301      	adds	r3, #1
     fba:	f88d 3007 	strb.w	r3, [sp, #7]
     fbe:	4b0b      	ldr	r3, [pc, #44]	; (fec <Task2_callback+0x208>)
     fc0:	681b      	ldr	r3, [r3, #0]
     fc2:	781b      	ldrb	r3, [r3, #0]
     fc4:	f89d 2007 	ldrb.w	r2, [sp, #7]
     fc8:	429a      	cmp	r2, r3
     fca:	f4ff af17 	bcc.w	dfc <Task2_callback+0x18>
    }
}
     fce:	bf00      	nop
     fd0:	bf00      	nop
     fd2:	b003      	add	sp, #12
     fd4:	f85d fb04 	ldr.w	pc, [sp], #4
     fd8:	1fff8b68 	.word	0x1fff8b68
     fdc:	000192f4 	.word	0x000192f4
     fe0:	1fff8b5c 	.word	0x1fff8b5c
     fe4:	00019318 	.word	0x00019318
     fe8:	0001933c 	.word	0x0001933c
     fec:	1fff8b60 	.word	0x1fff8b60

00000ff0 <Timer1_callback>:
/**
 * @brief This is the callback function for the timer 1.
 *
 */
void Timer1_callback( void ) {
}
     ff0:	bf00      	nop
     ff2:	4770      	bx	lr

00000ff4 <HwIoAb_Buttons_Init>:
 * @brief This function initialices the control structure for the double click state machine. 
 * 
 * @param Buttons_Config Pointer to configuration array.
 * 
 */
void HwIoAb_Buttons_Init( const HwIoAb_Buttons_Config *Buttons_Config ) {
     ff4:	b084      	sub	sp, #16
     ff6:	9001      	str	r0, [sp, #4]
    //local data 
    uint8 i = 0;
     ff8:	2300      	movs	r3, #0
     ffa:	f88d 300f 	strb.w	r3, [sp, #15]

    //Initializing members.
    ButtonsControl_Ptr->Buttons = HWIOAB_BUTTONS_MAX;
     ffe:	4b15      	ldr	r3, [pc, #84]	; (1054 <HwIoAb_Buttons_Init+0x60>)
    1000:	681b      	ldr	r3, [r3, #0]
    1002:	2203      	movs	r2, #3
    1004:	701a      	strb	r2, [r3, #0]
    ButtonsControl_Ptr->ButtonsConfig_Ptr = Buttons_Config;
    1006:	4b13      	ldr	r3, [pc, #76]	; (1054 <HwIoAb_Buttons_Init+0x60>)
    1008:	681b      	ldr	r3, [r3, #0]
    100a:	9a01      	ldr	r2, [sp, #4]
    100c:	605a      	str	r2, [r3, #4]

    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) {   //All button states and events to IDLE.
    100e:	2300      	movs	r3, #0
    1010:	f88d 300f 	strb.w	r3, [sp, #15]
    1014:	e012      	b.n	103c <HwIoAb_Buttons_Init+0x48>
        ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_IDLE;
    1016:	4b0f      	ldr	r3, [pc, #60]	; (1054 <HwIoAb_Buttons_Init+0x60>)
    1018:	681a      	ldr	r2, [r3, #0]
    101a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    101e:	4413      	add	r3, r2
    1020:	2200      	movs	r2, #0
    1022:	721a      	strb	r2, [r3, #8]
        ButtonsControl_Ptr->Events[i] = HWIOAB_BTN_EVENT_IDLE;
    1024:	4b0b      	ldr	r3, [pc, #44]	; (1054 <HwIoAb_Buttons_Init+0x60>)
    1026:	681a      	ldr	r2, [r3, #0]
    1028:	f89d 300f 	ldrb.w	r3, [sp, #15]
    102c:	4413      	add	r3, r2
    102e:	2200      	movs	r2, #0
    1030:	72da      	strb	r2, [r3, #11]
    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) {   //All button states and events to IDLE.
    1032:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1036:	3301      	adds	r3, #1
    1038:	f88d 300f 	strb.w	r3, [sp, #15]
    103c:	4b05      	ldr	r3, [pc, #20]	; (1054 <HwIoAb_Buttons_Init+0x60>)
    103e:	681b      	ldr	r3, [r3, #0]
    1040:	781b      	ldrb	r3, [r3, #0]
    1042:	f89d 200f 	ldrb.w	r2, [sp, #15]
    1046:	429a      	cmp	r2, r3
    1048:	d3e5      	bcc.n	1016 <HwIoAb_Buttons_Init+0x22>
    }
}
    104a:	bf00      	nop
    104c:	bf00      	nop
    104e:	b004      	add	sp, #16
    1050:	4770      	bx	lr
    1052:	bf00      	nop
    1054:	1fff8b60 	.word	0x1fff8b60

00001058 <HwIoAb_Buttons_GetEvent>:
 * @param Button Button ID. 
 * @return event Last event detected in button.
 * 
 * @note The Button ID must be valid.
 */
uint8 HwIoAb_Buttons_GetEvent( uint8 Button ) {
    1058:	b084      	sub	sp, #16
    105a:	4603      	mov	r3, r0
    105c:	f88d 3007 	strb.w	r3, [sp, #7]
    //local data.
    uint8 event = 0;
    1060:	2300      	movs	r3, #0
    1062:	f88d 300f 	strb.w	r3, [sp, #15]

    //Verifying if ID is valid
    if ( ( Button != 0 ) && ( Button <= ButtonsControl_Ptr->Buttons ) ) {
    1066:	f89d 3007 	ldrb.w	r3, [sp, #7]
    106a:	2b00      	cmp	r3, #0
    106c:	d017      	beq.n	109e <HwIoAb_Buttons_GetEvent+0x46>
    106e:	4b0e      	ldr	r3, [pc, #56]	; (10a8 <HwIoAb_Buttons_GetEvent+0x50>)
    1070:	681b      	ldr	r3, [r3, #0]
    1072:	781b      	ldrb	r3, [r3, #0]
    1074:	f89d 2007 	ldrb.w	r2, [sp, #7]
    1078:	429a      	cmp	r2, r3
    107a:	d810      	bhi.n	109e <HwIoAb_Buttons_GetEvent+0x46>
        event = ButtonsControl_Ptr->Events[ Button - 1 ]; //Obtaining last event.
    107c:	4b0a      	ldr	r3, [pc, #40]	; (10a8 <HwIoAb_Buttons_GetEvent+0x50>)
    107e:	681a      	ldr	r2, [r3, #0]
    1080:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1084:	3b01      	subs	r3, #1
    1086:	4413      	add	r3, r2
    1088:	7adb      	ldrb	r3, [r3, #11]
    108a:	f88d 300f 	strb.w	r3, [sp, #15]
        ButtonsControl_Ptr->Events[ Button - 1 ] = HWIOAB_BTN_EVENT_IDLE;   //Clearing event of button.
    108e:	4b06      	ldr	r3, [pc, #24]	; (10a8 <HwIoAb_Buttons_GetEvent+0x50>)
    1090:	681a      	ldr	r2, [r3, #0]
    1092:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1096:	3b01      	subs	r3, #1
    1098:	4413      	add	r3, r2
    109a:	2200      	movs	r2, #0
    109c:	72da      	strb	r2, [r3, #11]
    }

    return event;
    109e:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    10a2:	4618      	mov	r0, r3
    10a4:	b004      	add	sp, #16
    10a6:	4770      	bx	lr
    10a8:	1fff8b60 	.word	0x1fff8b60

000010ac <HwIoAb_Buttons_MainFunction>:
 * @note This function is called every HWIOAB_BUTTONS_PERIOD.
 * @note Remember that the timeout count is for detecting a hold click when the button is pressed 1 and 2 times.
 * @note Each button has its own dedicated count.
 * 
 */
void HwIoAb_Buttons_MainFunction( void ) {
    10ac:	b500      	push	{lr}
    10ae:	b083      	sub	sp, #12
    //local data
    static boolean count_flags[ HWIOAB_BUTTONS_MAX ] = { FALSE, FALSE, FALSE };
    static uint32 count[ HWIOAB_BUTTONS_MAX ] = { 0, 0, 0 };
    uint8 i = 0;
    10b0:	2300      	movs	r3, #0
    10b2:	f88d 3007 	strb.w	r3, [sp, #7]
    boolean active = FALSE;
    10b6:	2300      	movs	r3, #0
    10b8:	f88d 3006 	strb.w	r3, [sp, #6]
    
    //Counting in every function call
    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) {   //Counting for each button.
    10bc:	2300      	movs	r3, #0
    10be:	f88d 3007 	strb.w	r3, [sp, #7]
    10c2:	e029      	b.n	1118 <HwIoAb_Buttons_MainFunction+0x6c>
        if ( count_flags[i] == TRUE ) {
    10c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    10c8:	4ab9      	ldr	r2, [pc, #740]	; (13b0 <__BSS_SRAM_SIZE+0x270>)
    10ca:	5cd3      	ldrb	r3, [r2, r3]
    10cc:	2b00      	cmp	r3, #0
    10ce:	d01e      	beq.n	110e <HwIoAb_Buttons_MainFunction+0x62>
            count[i] += HWIOAB_BUTTONS_PERIOD;
    10d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    10d4:	4ab7      	ldr	r2, [pc, #732]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    10d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    10da:	f89d 3007 	ldrb.w	r3, [sp, #7]
    10de:	3232      	adds	r2, #50	; 0x32
    10e0:	49b4      	ldr	r1, [pc, #720]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    10e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

            if ( count[i] == ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Timeout ) {   //Once reaching timeout count stops.
    10e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    10ea:	4ab2      	ldr	r2, [pc, #712]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    10ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    10f0:	4bb1      	ldr	r3, [pc, #708]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    10f2:	681b      	ldr	r3, [r3, #0]
    10f4:	6859      	ldr	r1, [r3, #4]
    10f6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    10fa:	00db      	lsls	r3, r3, #3
    10fc:	440b      	add	r3, r1
    10fe:	685b      	ldr	r3, [r3, #4]
    1100:	429a      	cmp	r2, r3
    1102:	d104      	bne.n	110e <HwIoAb_Buttons_MainFunction+0x62>
                count_flags[i] = FALSE;
    1104:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1108:	4aa9      	ldr	r2, [pc, #676]	; (13b0 <__BSS_SRAM_SIZE+0x270>)
    110a:	2100      	movs	r1, #0
    110c:	54d1      	strb	r1, [r2, r3]
    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) {   //Counting for each button.
    110e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1112:	3301      	adds	r3, #1
    1114:	f88d 3007 	strb.w	r3, [sp, #7]
    1118:	4ba7      	ldr	r3, [pc, #668]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    111a:	681b      	ldr	r3, [r3, #0]
    111c:	781b      	ldrb	r3, [r3, #0]
    111e:	f89d 2007 	ldrb.w	r2, [sp, #7]
    1122:	429a      	cmp	r2, r3
    1124:	d3ce      	bcc.n	10c4 <HwIoAb_Buttons_MainFunction+0x18>
            }
        }
    }

    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) { //Executing state machine for each button.
    1126:	2300      	movs	r3, #0
    1128:	f88d 3007 	strb.w	r3, [sp, #7]
    112c:	e132      	b.n	1394 <__BSS_SRAM_SIZE+0x254>
        
        //Defining the active value according to the active status.
        if ( ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Active == HWIOAB_BTN_ACTIVE_HIGH ) {  //Pull down.
    112e:	4ba2      	ldr	r3, [pc, #648]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1130:	681b      	ldr	r3, [r3, #0]
    1132:	685a      	ldr	r2, [r3, #4]
    1134:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1138:	00db      	lsls	r3, r3, #3
    113a:	4413      	add	r3, r2
    113c:	789b      	ldrb	r3, [r3, #2]
    113e:	2b01      	cmp	r3, #1
    1140:	d103      	bne.n	114a <__BSS_SRAM_SIZE+0xa>
            active = STD_HIGH;
    1142:	2301      	movs	r3, #1
    1144:	f88d 3006 	strb.w	r3, [sp, #6]
    1148:	e002      	b.n	1150 <__BSS_SRAM_SIZE+0x10>
        }

        else {  //Pull up.
            active = STD_LOW;
    114a:	2300      	movs	r3, #0
    114c:	f88d 3006 	strb.w	r3, [sp, #6]
        }
        
        switch( ButtonsControl_Ptr->States[i] ) {
    1150:	4b99      	ldr	r3, [pc, #612]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1152:	681a      	ldr	r2, [r3, #0]
    1154:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1158:	4413      	add	r3, r2
    115a:	7a1b      	ldrb	r3, [r3, #8]
    115c:	2b04      	cmp	r3, #4
    115e:	f200 8109 	bhi.w	1374 <__BSS_SRAM_SIZE+0x234>
    1162:	a201      	add	r2, pc, #4	; (adr r2, 1168 <__BSS_SRAM_SIZE+0x28>)
    1164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1168:	0000117d 	.word	0x0000117d
    116c:	000011c7 	.word	0x000011c7
    1170:	000012af 	.word	0x000012af
    1174:	00001321 	.word	0x00001321
    1178:	0000122d 	.word	0x0000122d
            case HWIOAB_BTN_STATE_IDLE :
                //Checks if the button is pressed.
                if ( Dio_ReadChannel( ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Button ) == active ) {
    117c:	4b8e      	ldr	r3, [pc, #568]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    117e:	681b      	ldr	r3, [r3, #0]
    1180:	685a      	ldr	r2, [r3, #4]
    1182:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1186:	00db      	lsls	r3, r3, #3
    1188:	4413      	add	r3, r2
    118a:	881b      	ldrh	r3, [r3, #0]
    118c:	4618      	mov	r0, r3
    118e:	f007 f97d 	bl	848c <Dio_ReadChannel>
    1192:	4603      	mov	r3, r0
    1194:	461a      	mov	r2, r3
    1196:	f89d 3006 	ldrb.w	r3, [sp, #6]
    119a:	429a      	cmp	r2, r3
    119c:	f040 80ec 	bne.w	1378 <__BSS_SRAM_SIZE+0x238>
                    count_flags[i] = TRUE;  //Starting count.
    11a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11a4:	4a82      	ldr	r2, [pc, #520]	; (13b0 <__BSS_SRAM_SIZE+0x270>)
    11a6:	2101      	movs	r1, #1
    11a8:	54d1      	strb	r1, [r2, r3]
                    count[i] = 0;   //Restarting count.
    11aa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11ae:	4a81      	ldr	r2, [pc, #516]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    11b0:	2100      	movs	r1, #0
    11b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_SINGLE_PRESS;
    11b6:	4b80      	ldr	r3, [pc, #512]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    11b8:	681a      	ldr	r2, [r3, #0]
    11ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11be:	4413      	add	r3, r2
    11c0:	2201      	movs	r2, #1
    11c2:	721a      	strb	r2, [r3, #8]
                }
            break;
    11c4:	e0d8      	b.n	1378 <__BSS_SRAM_SIZE+0x238>
        
            case HWIOAB_BTN_STATE_SINGLE_PRESS :
                //Checking count timeout.
                if ( count[i] == ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Timeout ) {
    11c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11ca:	4a7a      	ldr	r2, [pc, #488]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    11cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    11d0:	4b79      	ldr	r3, [pc, #484]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    11d2:	681b      	ldr	r3, [r3, #0]
    11d4:	6859      	ldr	r1, [r3, #4]
    11d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11da:	00db      	lsls	r3, r3, #3
    11dc:	440b      	add	r3, r1
    11de:	685b      	ldr	r3, [r3, #4]
    11e0:	429a      	cmp	r2, r3
    11e2:	d106      	bne.n	11f2 <__BSS_SRAM_SIZE+0xb2>
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_HOLD_PRESS;
    11e4:	4b74      	ldr	r3, [pc, #464]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    11e6:	681a      	ldr	r2, [r3, #0]
    11e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11ec:	4413      	add	r3, r2
    11ee:	2203      	movs	r2, #3
    11f0:	721a      	strb	r2, [r3, #8]
                }

                //Checking if the button is released.
                if ( Dio_ReadChannel( ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Button ) == !active ) {
    11f2:	4b71      	ldr	r3, [pc, #452]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    11f4:	681b      	ldr	r3, [r3, #0]
    11f6:	685a      	ldr	r2, [r3, #4]
    11f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    11fc:	00db      	lsls	r3, r3, #3
    11fe:	4413      	add	r3, r2
    1200:	881b      	ldrh	r3, [r3, #0]
    1202:	4618      	mov	r0, r3
    1204:	f007 f942 	bl	848c <Dio_ReadChannel>
    1208:	4603      	mov	r3, r0
    120a:	461a      	mov	r2, r3
    120c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    1210:	f083 0301 	eor.w	r3, r3, #1
    1214:	b2db      	uxtb	r3, r3
    1216:	429a      	cmp	r2, r3
    1218:	f040 80b0 	bne.w	137c <__BSS_SRAM_SIZE+0x23c>
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_RELEASE;
    121c:	4b66      	ldr	r3, [pc, #408]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    121e:	681a      	ldr	r2, [r3, #0]
    1220:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1224:	4413      	add	r3, r2
    1226:	2204      	movs	r2, #4
    1228:	721a      	strb	r2, [r3, #8]
                }
            break;
    122a:	e0a7      	b.n	137c <__BSS_SRAM_SIZE+0x23c>
        
            case HWIOAB_BTN_STATE_RELEASE :
                //Checking count timeout.
                if ( count[i] == ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Timeout ) { //Single click
    122c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1230:	4a60      	ldr	r2, [pc, #384]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    1232:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    1236:	4b60      	ldr	r3, [pc, #384]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1238:	681b      	ldr	r3, [r3, #0]
    123a:	6859      	ldr	r1, [r3, #4]
    123c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1240:	00db      	lsls	r3, r3, #3
    1242:	440b      	add	r3, r1
    1244:	685b      	ldr	r3, [r3, #4]
    1246:	429a      	cmp	r2, r3
    1248:	d10d      	bne.n	1266 <__BSS_SRAM_SIZE+0x126>
                    ButtonsControl_Ptr->Events[i] = HWIOAB_BTN_EVENT_SINGLE_CLICK;
    124a:	4b5b      	ldr	r3, [pc, #364]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    124c:	681a      	ldr	r2, [r3, #0]
    124e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1252:	4413      	add	r3, r2
    1254:	2201      	movs	r2, #1
    1256:	72da      	strb	r2, [r3, #11]
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_IDLE;
    1258:	4b57      	ldr	r3, [pc, #348]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    125a:	681a      	ldr	r2, [r3, #0]
    125c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1260:	4413      	add	r3, r2
    1262:	2200      	movs	r2, #0
    1264:	721a      	strb	r2, [r3, #8]
                }

                //Checks if the button is pressed.
                if ( Dio_ReadChannel( ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Button ) == active ) {
    1266:	4b54      	ldr	r3, [pc, #336]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1268:	681b      	ldr	r3, [r3, #0]
    126a:	685a      	ldr	r2, [r3, #4]
    126c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1270:	00db      	lsls	r3, r3, #3
    1272:	4413      	add	r3, r2
    1274:	881b      	ldrh	r3, [r3, #0]
    1276:	4618      	mov	r0, r3
    1278:	f007 f908 	bl	848c <Dio_ReadChannel>
    127c:	4603      	mov	r3, r0
    127e:	461a      	mov	r2, r3
    1280:	f89d 3006 	ldrb.w	r3, [sp, #6]
    1284:	429a      	cmp	r2, r3
    1286:	d17b      	bne.n	1380 <__BSS_SRAM_SIZE+0x240>
                    count_flags[i] = TRUE;  //Starting count.
    1288:	f89d 3007 	ldrb.w	r3, [sp, #7]
    128c:	4a48      	ldr	r2, [pc, #288]	; (13b0 <__BSS_SRAM_SIZE+0x270>)
    128e:	2101      	movs	r1, #1
    1290:	54d1      	strb	r1, [r2, r3]
                    count[i] = 0;   //Restarting count.
    1292:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1296:	4a47      	ldr	r2, [pc, #284]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    1298:	2100      	movs	r1, #0
    129a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_DOUBLE_PRESS;
    129e:	4b46      	ldr	r3, [pc, #280]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    12a0:	681a      	ldr	r2, [r3, #0]
    12a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    12a6:	4413      	add	r3, r2
    12a8:	2202      	movs	r2, #2
    12aa:	721a      	strb	r2, [r3, #8]
                }
            break;
    12ac:	e068      	b.n	1380 <__BSS_SRAM_SIZE+0x240>
        
            case HWIOAB_BTN_STATE_DOUBLE_PRESS :
                //Checking count timeout.
                if ( count[i] == ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Timeout ) {
    12ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    12b2:	4a40      	ldr	r2, [pc, #256]	; (13b4 <__BSS_SRAM_SIZE+0x274>)
    12b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    12b8:	4b3f      	ldr	r3, [pc, #252]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    12ba:	681b      	ldr	r3, [r3, #0]
    12bc:	6859      	ldr	r1, [r3, #4]
    12be:	f89d 3007 	ldrb.w	r3, [sp, #7]
    12c2:	00db      	lsls	r3, r3, #3
    12c4:	440b      	add	r3, r1
    12c6:	685b      	ldr	r3, [r3, #4]
    12c8:	429a      	cmp	r2, r3
    12ca:	d106      	bne.n	12da <__BSS_SRAM_SIZE+0x19a>
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_HOLD_PRESS;
    12cc:	4b3a      	ldr	r3, [pc, #232]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    12ce:	681a      	ldr	r2, [r3, #0]
    12d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    12d4:	4413      	add	r3, r2
    12d6:	2203      	movs	r2, #3
    12d8:	721a      	strb	r2, [r3, #8]
                }

                //Checking if the button is released.
                if ( Dio_ReadChannel( ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Button ) == !active ) {  //Double click.
    12da:	4b37      	ldr	r3, [pc, #220]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    12dc:	681b      	ldr	r3, [r3, #0]
    12de:	685a      	ldr	r2, [r3, #4]
    12e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    12e4:	00db      	lsls	r3, r3, #3
    12e6:	4413      	add	r3, r2
    12e8:	881b      	ldrh	r3, [r3, #0]
    12ea:	4618      	mov	r0, r3
    12ec:	f007 f8ce 	bl	848c <Dio_ReadChannel>
    12f0:	4603      	mov	r3, r0
    12f2:	461a      	mov	r2, r3
    12f4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    12f8:	f083 0301 	eor.w	r3, r3, #1
    12fc:	b2db      	uxtb	r3, r3
    12fe:	429a      	cmp	r2, r3
    1300:	d140      	bne.n	1384 <__BSS_SRAM_SIZE+0x244>
                    ButtonsControl_Ptr->Events[i] = HWIOAB_BTN_EVENT_DOUBLE_CLICK;
    1302:	4b2d      	ldr	r3, [pc, #180]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1304:	681a      	ldr	r2, [r3, #0]
    1306:	f89d 3007 	ldrb.w	r3, [sp, #7]
    130a:	4413      	add	r3, r2
    130c:	2202      	movs	r2, #2
    130e:	72da      	strb	r2, [r3, #11]
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_IDLE;
    1310:	4b29      	ldr	r3, [pc, #164]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1312:	681a      	ldr	r2, [r3, #0]
    1314:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1318:	4413      	add	r3, r2
    131a:	2200      	movs	r2, #0
    131c:	721a      	strb	r2, [r3, #8]
                }
            break;
    131e:	e031      	b.n	1384 <__BSS_SRAM_SIZE+0x244>
        
            case HWIOAB_BTN_STATE_HOLD_PRESS :  //Hold click.
                ButtonsControl_Ptr->Events[i] = HWIOAB_BTN_EVENT_HOLD_CLICK;
    1320:	4b25      	ldr	r3, [pc, #148]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1322:	681a      	ldr	r2, [r3, #0]
    1324:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1328:	4413      	add	r3, r2
    132a:	2203      	movs	r2, #3
    132c:	72da      	strb	r2, [r3, #11]
                //Checking if the button is released.
                if ( Dio_ReadChannel( ButtonsControl_Ptr->ButtonsConfig_Ptr[i].Button ) == !active ) {
    132e:	4b22      	ldr	r3, [pc, #136]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1330:	681b      	ldr	r3, [r3, #0]
    1332:	685a      	ldr	r2, [r3, #4]
    1334:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1338:	00db      	lsls	r3, r3, #3
    133a:	4413      	add	r3, r2
    133c:	881b      	ldrh	r3, [r3, #0]
    133e:	4618      	mov	r0, r3
    1340:	f007 f8a4 	bl	848c <Dio_ReadChannel>
    1344:	4603      	mov	r3, r0
    1346:	461a      	mov	r2, r3
    1348:	f89d 3006 	ldrb.w	r3, [sp, #6]
    134c:	f083 0301 	eor.w	r3, r3, #1
    1350:	b2db      	uxtb	r3, r3
    1352:	429a      	cmp	r2, r3
    1354:	d118      	bne.n	1388 <__BSS_SRAM_SIZE+0x248>
                    ButtonsControl_Ptr->Events[i] = HWIOAB_BTN_EVENT_RELEASE;
    1356:	4b18      	ldr	r3, [pc, #96]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1358:	681a      	ldr	r2, [r3, #0]
    135a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    135e:	4413      	add	r3, r2
    1360:	2204      	movs	r2, #4
    1362:	72da      	strb	r2, [r3, #11]
                    ButtonsControl_Ptr->States[i] = HWIOAB_BTN_STATE_IDLE;
    1364:	4b14      	ldr	r3, [pc, #80]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1366:	681a      	ldr	r2, [r3, #0]
    1368:	f89d 3007 	ldrb.w	r3, [sp, #7]
    136c:	4413      	add	r3, r2
    136e:	2200      	movs	r2, #0
    1370:	721a      	strb	r2, [r3, #8]
                }
            break;
    1372:	e009      	b.n	1388 <__BSS_SRAM_SIZE+0x248>
        
            default :
            break;
    1374:	bf00      	nop
    1376:	e008      	b.n	138a <__BSS_SRAM_SIZE+0x24a>
            break;
    1378:	bf00      	nop
    137a:	e006      	b.n	138a <__BSS_SRAM_SIZE+0x24a>
            break;
    137c:	bf00      	nop
    137e:	e004      	b.n	138a <__BSS_SRAM_SIZE+0x24a>
            break;
    1380:	bf00      	nop
    1382:	e002      	b.n	138a <__BSS_SRAM_SIZE+0x24a>
            break;
    1384:	bf00      	nop
    1386:	e000      	b.n	138a <__BSS_SRAM_SIZE+0x24a>
            break;
    1388:	bf00      	nop
    for ( i = 0; i < ButtonsControl_Ptr->Buttons; i++ ) { //Executing state machine for each button.
    138a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    138e:	3301      	adds	r3, #1
    1390:	f88d 3007 	strb.w	r3, [sp, #7]
    1394:	4b08      	ldr	r3, [pc, #32]	; (13b8 <__BSS_SRAM_SIZE+0x278>)
    1396:	681b      	ldr	r3, [r3, #0]
    1398:	781b      	ldrb	r3, [r3, #0]
    139a:	f89d 2007 	ldrb.w	r2, [sp, #7]
    139e:	429a      	cmp	r2, r3
    13a0:	f4ff aec5 	bcc.w	112e <HwIoAb_Buttons_MainFunction+0x82>
        }
    }
}
    13a4:	bf00      	nop
    13a6:	bf00      	nop
    13a8:	b003      	add	sp, #12
    13aa:	f85d fb04 	ldr.w	pc, [sp], #4
    13ae:	bf00      	nop
    13b0:	1fff97b0 	.word	0x1fff97b0
    13b4:	1fff97b4 	.word	0x1fff97b4
    13b8:	1fff8b60 	.word	0x1fff8b60

000013bc <HwIoAb_Leds_Init>:
/**
 * @brief This function initialices the control structure for the leds.
 * 
 * @param [in] Leds_Config Pointer to configuration array.
 */
void HwIoAb_Leds_Init( const HwIoAb_Leds_Config *Leds_Config ) {
    13bc:	b082      	sub	sp, #8
    13be:	9001      	str	r0, [sp, #4]
    //Initializing members.
    LedsControl_Ptr->Leds = HWIOAB_LEDS;
    13c0:	4b05      	ldr	r3, [pc, #20]	; (13d8 <HwIoAb_Leds_Init+0x1c>)
    13c2:	681b      	ldr	r3, [r3, #0]
    13c4:	2203      	movs	r2, #3
    13c6:	701a      	strb	r2, [r3, #0]
    LedsControl_Ptr->LedsConfig_Ptr = Leds_Config;
    13c8:	4b03      	ldr	r3, [pc, #12]	; (13d8 <HwIoAb_Leds_Init+0x1c>)
    13ca:	681b      	ldr	r3, [r3, #0]
    13cc:	9a01      	ldr	r2, [sp, #4]
    13ce:	605a      	str	r2, [r3, #4]
}
    13d0:	bf00      	nop
    13d2:	b002      	add	sp, #8
    13d4:	4770      	bx	lr
    13d6:	bf00      	nop
    13d8:	1fff8b64 	.word	0x1fff8b64

000013dc <HwIoAb_Leds_TurnToggle>:
 * 
 * @param Led Led ID.
 * 
 * @note The led ID must be valid.
 */
void HwIoAb_Leds_TurnToggle( uint8 Led ) {
    13dc:	b500      	push	{lr}
    13de:	b083      	sub	sp, #12
    13e0:	4603      	mov	r3, r0
    13e2:	f88d 3007 	strb.w	r3, [sp, #7]
    //Verifying if the ID is valid.
    if ( Led <= LedsControl_Ptr->Leds - 1 ) {   //Valid ID.
    13e6:	4b0b      	ldr	r3, [pc, #44]	; (1414 <HwIoAb_Leds_TurnToggle+0x38>)
    13e8:	681b      	ldr	r3, [r3, #0]
    13ea:	781b      	ldrb	r3, [r3, #0]
    13ec:	f89d 2007 	ldrb.w	r2, [sp, #7]
    13f0:	429a      	cmp	r2, r3
    13f2:	d20a      	bcs.n	140a <HwIoAb_Leds_TurnToggle+0x2e>
        Dio_FlipChannel( LedsControl_Ptr->LedsConfig_Ptr[ Led ].Led );
    13f4:	4b07      	ldr	r3, [pc, #28]	; (1414 <HwIoAb_Leds_TurnToggle+0x38>)
    13f6:	681b      	ldr	r3, [r3, #0]
    13f8:	685a      	ldr	r2, [r3, #4]
    13fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    13fe:	009b      	lsls	r3, r3, #2
    1400:	4413      	add	r3, r2
    1402:	881b      	ldrh	r3, [r3, #0]
    1404:	4618      	mov	r0, r3
    1406:	f007 f892 	bl	852e <Dio_FlipChannel>
    }
}
    140a:	bf00      	nop
    140c:	b003      	add	sp, #12
    140e:	f85d fb04 	ldr.w	pc, [sp], #4
    1412:	bf00      	nop
    1414:	1fff8b64 	.word	0x1fff8b64

00001418 <HwIoAb_Pots_Init>:
 * 
 * It calibrates both ADC modules and initialices the raw results arrays for the conversions.
 * 
 * @param Pots_Config Pointer to configuration structure instance, in this case is not use. 
 */
void HwIoAb_Pots_Init( const HwIoAb_Pots_Config *Pots_Config ) {
    1418:	b500      	push	{lr}
    141a:	b085      	sub	sp, #20
    141c:	9001      	str	r0, [sp, #4]
    //local data.
    Adc_CalibrationStatusType Calib_Status_ADC0;
    Adc_CalibrationStatusType Calib_Status_ADC1;

    //Calibrating ADC modules.
    Adc_Calibrate( Adc0, &Calib_Status_ADC0 );
    141e:	ab03      	add	r3, sp, #12
    1420:	4619      	mov	r1, r3
    1422:	2000      	movs	r0, #0
    1424:	f008 ffd9 	bl	a3da <Adc_Calibrate>
    Adc_Calibrate( Adc1, &Calib_Status_ADC1 );
    1428:	ab02      	add	r3, sp, #8
    142a:	4619      	mov	r1, r3
    142c:	2001      	movs	r0, #1
    142e:	f008 ffd4 	bl	a3da <Adc_Calibrate>

    //Initializing raw results array.
    Adc_SetupResultBuffer( Adc0Group_0, HWIOAB_POTS_MAIN_RAW_RESULTS );
    1432:	4b0b      	ldr	r3, [pc, #44]	; (1460 <HwIoAb_Pots_Init+0x48>)
    1434:	681b      	ldr	r3, [r3, #0]
    1436:	3302      	adds	r3, #2
    1438:	4619      	mov	r1, r3
    143a:	2000      	movs	r0, #0
    143c:	f008 fcc6 	bl	9dcc <Adc_SetupResultBuffer>
    Adc_SetupResultBuffer( Adc1Group_0, HWIOAB_POTS_ALTER_RAW_RESULTS );
    1440:	4b07      	ldr	r3, [pc, #28]	; (1460 <HwIoAb_Pots_Init+0x48>)
    1442:	681b      	ldr	r3, [r3, #0]
    1444:	3306      	adds	r3, #6
    1446:	4619      	mov	r1, r3
    1448:	2001      	movs	r0, #1
    144a:	f008 fcbf 	bl	9dcc <Adc_SetupResultBuffer>

    PotsControl_Ptr->Pots = HWIOAB_POTS;
    144e:	4b04      	ldr	r3, [pc, #16]	; (1460 <HwIoAb_Pots_Init+0x48>)
    1450:	681b      	ldr	r3, [r3, #0]
    1452:	2202      	movs	r2, #2
    1454:	701a      	strb	r2, [r3, #0]
}
    1456:	bf00      	nop
    1458:	b005      	add	sp, #20
    145a:	f85d fb04 	ldr.w	pc, [sp], #4
    145e:	bf00      	nop
    1460:	1fff8b68 	.word	0x1fff8b68

00001464 <HwIoAb_Pots_GetValue>:
 * @param Pots Pointer to array of results in Ohms.
 * 
 * @note The group uses hardware average of 4 samples. 
 * @note The total conversion time is 117.42us
 */
void HwIoAb_Pots_GetValue( uint16 *Pots ) {
    1464:	b500      	push	{lr}
    1466:	b085      	sub	sp, #20
    1468:	9001      	str	r0, [sp, #4]
    //local data.
    uint8 i = 0;
    146a:	2300      	movs	r3, #0
    146c:	f88d 300f 	strb.w	r3, [sp, #15]

    Adc_StartGroupConversion( Adc0Group_0 );    //Triggering group conversion.
    1470:	2000      	movs	r0, #0
    1472:	f008 fd79 	bl	9f68 <Adc_StartGroupConversion>
    while( Adc_GetGroupStatus( Adc0Group_0 ) == ADC_BUSY ); //Wating until group conversion is done.
    1476:	bf00      	nop
    1478:	2000      	movs	r0, #0
    147a:	f008 fe95 	bl	a1a8 <Adc_GetGroupStatus>
    147e:	4603      	mov	r3, r0
    1480:	2b01      	cmp	r3, #1
    1482:	d0f9      	beq.n	1478 <HwIoAb_Pots_GetValue+0x14>
    Adc_ReadGroup( Adc0Group_0, HWIOAB_POTS_MAIN_RAW_RESULTS ); //Reading group conversion values and storing them to the raw result array.
    1484:	4b25      	ldr	r3, [pc, #148]	; (151c <HwIoAb_Pots_GetValue+0xb8>)
    1486:	681b      	ldr	r3, [r3, #0]
    1488:	3302      	adds	r3, #2
    148a:	4619      	mov	r1, r3
    148c:	2000      	movs	r0, #0
    148e:	f008 fe33 	bl	a0f8 <Adc_ReadGroup>

    //Calculating resistance of each Pot.
    for ( i = 0; i < PotsControl_Ptr->Pots; i++ ) {
    1492:	2300      	movs	r3, #0
    1494:	f88d 300f 	strb.w	r3, [sp, #15]
    1498:	e034      	b.n	1504 <HwIoAb_Pots_GetValue+0xa0>
        Pots[i] = HWIOAB_POTS_TOTAL_RESISTANCE * 
        ( ( float ) PotsControl_Ptr->Raw_results_main[i] / HWIOAB_MAX_ADC_VALUE_12_B );
    149a:	4b20      	ldr	r3, [pc, #128]	; (151c <HwIoAb_Pots_GetValue+0xb8>)
    149c:	681a      	ldr	r2, [r3, #0]
    149e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    14a2:	005b      	lsls	r3, r3, #1
    14a4:	4413      	add	r3, r2
    14a6:	885b      	ldrh	r3, [r3, #2]
    14a8:	ee07 3a90 	vmov	s15, r3
    14ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    14b0:	eddf 6a1b 	vldr	s13, [pc, #108]	; 1520 <HwIoAb_Pots_GetValue+0xbc>
    14b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
        Pots[i] = HWIOAB_POTS_TOTAL_RESISTANCE * 
    14b8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 1524 <HwIoAb_Pots_GetValue+0xc0>
    14bc:	ee67 7a87 	vmul.f32	s15, s15, s14
    14c0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    14c4:	005b      	lsls	r3, r3, #1
    14c6:	9a01      	ldr	r2, [sp, #4]
    14c8:	4413      	add	r3, r2
    14ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    14ce:	ee17 2a90 	vmov	r2, s15
    14d2:	b292      	uxth	r2, r2
    14d4:	801a      	strh	r2, [r3, #0]

        if ( Pots[i] > HWIOAB_POTS_TOTAL_RESISTANCE ) { //Saturating value if needed.
    14d6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    14da:	005b      	lsls	r3, r3, #1
    14dc:	9a01      	ldr	r2, [sp, #4]
    14de:	4413      	add	r3, r2
    14e0:	881b      	ldrh	r3, [r3, #0]
    14e2:	f242 7210 	movw	r2, #10000	; 0x2710
    14e6:	4293      	cmp	r3, r2
    14e8:	d907      	bls.n	14fa <HwIoAb_Pots_GetValue+0x96>
            Pots[i] = HWIOAB_POTS_TOTAL_RESISTANCE;
    14ea:	f89d 300f 	ldrb.w	r3, [sp, #15]
    14ee:	005b      	lsls	r3, r3, #1
    14f0:	9a01      	ldr	r2, [sp, #4]
    14f2:	4413      	add	r3, r2
    14f4:	f242 7210 	movw	r2, #10000	; 0x2710
    14f8:	801a      	strh	r2, [r3, #0]
    for ( i = 0; i < PotsControl_Ptr->Pots; i++ ) {
    14fa:	f89d 300f 	ldrb.w	r3, [sp, #15]
    14fe:	3301      	adds	r3, #1
    1500:	f88d 300f 	strb.w	r3, [sp, #15]
    1504:	4b05      	ldr	r3, [pc, #20]	; (151c <HwIoAb_Pots_GetValue+0xb8>)
    1506:	681b      	ldr	r3, [r3, #0]
    1508:	781b      	ldrb	r3, [r3, #0]
    150a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    150e:	429a      	cmp	r2, r3
    1510:	d3c3      	bcc.n	149a <HwIoAb_Pots_GetValue+0x36>
        }
    }
}
    1512:	bf00      	nop
    1514:	bf00      	nop
    1516:	b005      	add	sp, #20
    1518:	f85d fb04 	ldr.w	pc, [sp], #4
    151c:	1fff8b68 	.word	0x1fff8b68
    1520:	45310000 	.word	0x45310000
    1524:	461c4000 	.word	0x461c4000

00001528 <HwIoAb_Pots_GetAltValue>:
 * @param AltPots Pointer to array of results in Ohms.
 * 
 * @note The group uses hardware average of 4 samples.
 * @note The total conversion time is 117.42us
 */
void HwIoAb_Pots_GetAltValue( uint16 *AltPots ) {
    1528:	b500      	push	{lr}
    152a:	b085      	sub	sp, #20
    152c:	9001      	str	r0, [sp, #4]
    //local data.
    uint8 i = 0;
    152e:	2300      	movs	r3, #0
    1530:	f88d 300f 	strb.w	r3, [sp, #15]

    Adc_StartGroupConversion( Adc1Group_0 );    //Triggering group conversion.
    1534:	2001      	movs	r0, #1
    1536:	f008 fd17 	bl	9f68 <Adc_StartGroupConversion>
    while( Adc_GetGroupStatus( Adc1Group_0 ) == ADC_BUSY ); //Wating until group conversion is done.
    153a:	bf00      	nop
    153c:	2001      	movs	r0, #1
    153e:	f008 fe33 	bl	a1a8 <Adc_GetGroupStatus>
    1542:	4603      	mov	r3, r0
    1544:	2b01      	cmp	r3, #1
    1546:	d0f9      	beq.n	153c <HwIoAb_Pots_GetAltValue+0x14>
    Adc_ReadGroup( Adc1Group_0, HWIOAB_POTS_ALTER_RAW_RESULTS ); //Reading group conversion values and storing them to the raw result array.
    1548:	4b25      	ldr	r3, [pc, #148]	; (15e0 <HwIoAb_Pots_GetAltValue+0xb8>)
    154a:	681b      	ldr	r3, [r3, #0]
    154c:	3306      	adds	r3, #6
    154e:	4619      	mov	r1, r3
    1550:	2001      	movs	r0, #1
    1552:	f008 fdd1 	bl	a0f8 <Adc_ReadGroup>

    //Calculating resistance of each Pot.
    for ( i = 0; i < PotsControl_Ptr->Pots; i++ ) {
    1556:	2300      	movs	r3, #0
    1558:	f88d 300f 	strb.w	r3, [sp, #15]
    155c:	e034      	b.n	15c8 <HwIoAb_Pots_GetAltValue+0xa0>
        AltPots[i] = HWIOAB_POTS_TOTAL_RESISTANCE *
        ( ( float ) PotsControl_Ptr->Raw_results_alter[i] / HWIOAB_MAX_ADC_VALUE_12_B );
    155e:	4b20      	ldr	r3, [pc, #128]	; (15e0 <HwIoAb_Pots_GetAltValue+0xb8>)
    1560:	681a      	ldr	r2, [r3, #0]
    1562:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1566:	005b      	lsls	r3, r3, #1
    1568:	4413      	add	r3, r2
    156a:	88db      	ldrh	r3, [r3, #6]
    156c:	ee07 3a90 	vmov	s15, r3
    1570:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    1574:	eddf 6a1b 	vldr	s13, [pc, #108]	; 15e4 <HwIoAb_Pots_GetAltValue+0xbc>
    1578:	eec7 7a26 	vdiv.f32	s15, s14, s13
        AltPots[i] = HWIOAB_POTS_TOTAL_RESISTANCE *
    157c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 15e8 <HwIoAb_Pots_GetAltValue+0xc0>
    1580:	ee67 7a87 	vmul.f32	s15, s15, s14
    1584:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1588:	005b      	lsls	r3, r3, #1
    158a:	9a01      	ldr	r2, [sp, #4]
    158c:	4413      	add	r3, r2
    158e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    1592:	ee17 2a90 	vmov	r2, s15
    1596:	b292      	uxth	r2, r2
    1598:	801a      	strh	r2, [r3, #0]

        if ( AltPots[i] > HWIOAB_POTS_TOTAL_RESISTANCE ) { //Saturating value if needed.
    159a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    159e:	005b      	lsls	r3, r3, #1
    15a0:	9a01      	ldr	r2, [sp, #4]
    15a2:	4413      	add	r3, r2
    15a4:	881b      	ldrh	r3, [r3, #0]
    15a6:	f242 7210 	movw	r2, #10000	; 0x2710
    15aa:	4293      	cmp	r3, r2
    15ac:	d907      	bls.n	15be <HwIoAb_Pots_GetAltValue+0x96>
            AltPots[i] = HWIOAB_POTS_TOTAL_RESISTANCE;
    15ae:	f89d 300f 	ldrb.w	r3, [sp, #15]
    15b2:	005b      	lsls	r3, r3, #1
    15b4:	9a01      	ldr	r2, [sp, #4]
    15b6:	4413      	add	r3, r2
    15b8:	f242 7210 	movw	r2, #10000	; 0x2710
    15bc:	801a      	strh	r2, [r3, #0]
    for ( i = 0; i < PotsControl_Ptr->Pots; i++ ) {
    15be:	f89d 300f 	ldrb.w	r3, [sp, #15]
    15c2:	3301      	adds	r3, #1
    15c4:	f88d 300f 	strb.w	r3, [sp, #15]
    15c8:	4b05      	ldr	r3, [pc, #20]	; (15e0 <HwIoAb_Pots_GetAltValue+0xb8>)
    15ca:	681b      	ldr	r3, [r3, #0]
    15cc:	781b      	ldrb	r3, [r3, #0]
    15ce:	f89d 200f 	ldrb.w	r2, [sp, #15]
    15d2:	429a      	cmp	r2, r3
    15d4:	d3c3      	bcc.n	155e <HwIoAb_Pots_GetAltValue+0x36>
        }
    }
    15d6:	bf00      	nop
    15d8:	bf00      	nop
    15da:	b005      	add	sp, #20
    15dc:	f85d fb04 	ldr.w	pc, [sp], #4
    15e0:	1fff8b68 	.word	0x1fff8b68
    15e4:	45310000 	.word	0x45310000
    15e8:	461c4000 	.word	0x461c4000

000015ec <HwIoAb_Buzzer_Init>:
 * It does the configurations neccesary for using the buzzer.
 * In this case no configurations are needeed.
 * 
 * @param Buzzer_Config Pointer to config structure instance, in this case is not use.
 */
void HwIoAb_Buzzer_Init( const HwIoAb_Buzzer_Config *Buzzer_Config ) {
    15ec:	b082      	sub	sp, #8
    15ee:	9001      	str	r0, [sp, #4]

}
    15f0:	bf00      	nop
    15f2:	b002      	add	sp, #8
    15f4:	4770      	bx	lr

000015f6 <HwIoAb_Buzzer_Beep>:
/**
 * @brief This function beeps the buzzer according to the tone given.
 * 
 * @param Tone Tone of interest.
 */
void HwIoAb_Buzzer_Beep( uint8 Tone ) {
    15f6:	b500      	push	{lr}
    15f8:	b083      	sub	sp, #12
    15fa:	4603      	mov	r3, r0
    15fc:	f88d 3007 	strb.w	r3, [sp, #7]
    switch ( Tone ) {
    1600:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1604:	2b02      	cmp	r3, #2
    1606:	d016      	beq.n	1636 <HwIoAb_Buzzer_Beep+0x40>
    1608:	2b02      	cmp	r3, #2
    160a:	dc1c      	bgt.n	1646 <HwIoAb_Buzzer_Beep+0x50>
    160c:	2b00      	cmp	r3, #0
    160e:	d002      	beq.n	1616 <HwIoAb_Buzzer_Beep+0x20>
    1610:	2b01      	cmp	r3, #1
    1612:	d008      	beq.n	1626 <HwIoAb_Buzzer_Beep+0x30>
        break;
        case HWIOAB_BUZZER_TONE_3:  //Setting frequency to 5Khz and 25% duty cycle.
            Pwm_SetPeriodAndDuty( HWIOAB_BUZZER_CH, HWIOAB_BUZZER_PERIOD_3, HWIOAB_BUZZER_25_DUTY_CYCLE );
        break;
        default:    //Invalid tone.
        break;
    1614:	e017      	b.n	1646 <HwIoAb_Buzzer_Beep+0x50>
            Pwm_SetPeriodAndDuty( HWIOAB_BUZZER_CH, HWIOAB_BUZZER_PERIOD_1, HWIOAB_BUZZER_25_DUTY_CYCLE );
    1616:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    161a:	f241 41d5 	movw	r1, #5333	; 0x14d5
    161e:	2000      	movs	r0, #0
    1620:	f00f fcc6 	bl	10fb0 <Pwm_SetPeriodAndDuty>
        break;
    1624:	e010      	b.n	1648 <HwIoAb_Buzzer_Beep+0x52>
            Pwm_SetPeriodAndDuty( HWIOAB_BUZZER_CH, HWIOAB_BUZZER_PERIOD_2, HWIOAB_BUZZER_25_DUTY_CYCLE );
    1626:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    162a:	f640 216a 	movw	r1, #2666	; 0xa6a
    162e:	2000      	movs	r0, #0
    1630:	f00f fcbe 	bl	10fb0 <Pwm_SetPeriodAndDuty>
        break;
    1634:	e008      	b.n	1648 <HwIoAb_Buzzer_Beep+0x52>
            Pwm_SetPeriodAndDuty( HWIOAB_BUZZER_CH, HWIOAB_BUZZER_PERIOD_3, HWIOAB_BUZZER_25_DUTY_CYCLE );
    1636:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    163a:	f44f 61c8 	mov.w	r1, #1600	; 0x640
    163e:	2000      	movs	r0, #0
    1640:	f00f fcb6 	bl	10fb0 <Pwm_SetPeriodAndDuty>
        break;
    1644:	e000      	b.n	1648 <HwIoAb_Buzzer_Beep+0x52>
        break;
    1646:	bf00      	nop
    }
}
    1648:	bf00      	nop
    164a:	b003      	add	sp, #12
    164c:	f85d fb04 	ldr.w	pc, [sp], #4

00001650 <HwIoAb_Buzzer_Stop>:

/**
 * @brief This function stops the beep of the buzzer.
 * 
 */
void HwIoAb_Buzzer_Stop( void ) {
    1650:	b508      	push	{r3, lr}
    Pwm_SetOutputToIdle( HWIOAB_BUZZER_CH );    //Stopping buzzer.
    1652:	2000      	movs	r0, #0
    1654:	f00f fd16 	bl	11084 <Pwm_SetOutputToIdle>
}
    1658:	bf00      	nop
    165a:	bd08      	pop	{r3, pc}

0000165c <IoHwAb_Init0>:
/**
 * @brief This function initialices all the IO hardware abstractions.
 * 
 * @param ConfigPtr Pointer to configuration structure instance, in this case is not used.
 */
void IoHwAb_Init0( const IoHwAb0_ConfigType* ConfigPtr ) {
    165c:	b500      	push	{lr}
    165e:	b083      	sub	sp, #12
    1660:	9001      	str	r0, [sp, #4]
    HwIoAb_Buttons_Init( ButtonsCfg );  //Buttons init.
    1662:	4808      	ldr	r0, [pc, #32]	; (1684 <IoHwAb_Init0+0x28>)
    1664:	f7ff fcc6 	bl	ff4 <HwIoAb_Buttons_Init>
    HwIoAb_Leds_Init( LedsCfg );    //Leds init.
    1668:	4807      	ldr	r0, [pc, #28]	; (1688 <IoHwAb_Init0+0x2c>)
    166a:	f7ff fea7 	bl	13bc <HwIoAb_Leds_Init>
    HwIoAb_Pots_Init( NULL_PTR );   //Pots init.
    166e:	2000      	movs	r0, #0
    1670:	f7ff fed2 	bl	1418 <HwIoAb_Pots_Init>
    HwIoAb_Buzzer_Init( NULL_PTR ); //Buzzer init.
    1674:	2000      	movs	r0, #0
    1676:	f7ff ffb9 	bl	15ec <HwIoAb_Buzzer_Init>
}
    167a:	bf00      	nop
    167c:	b003      	add	sp, #12
    167e:	f85d fb04 	ldr.w	pc, [sp], #4
    1682:	bf00      	nop
    1684:	00019bb4 	.word	0x00019bb4
    1688:	00019bcc 	.word	0x00019bcc

0000168c <init_data_bss>:
 * Implements    : init_data_bss_Activity
 *END**************************************************************************/
void init_data_bss(void);

void init_data_bss(void)
{
    168c:	b08a      	sub	sp, #40	; 0x28
    const Sys_CopyLayoutType * copy_layout;
    const Sys_ZeroLayoutType * zero_layout;
    const uint8 * rom;
    uint8 * ram;
    uint32 len = 0U;
    168e:	2300      	movs	r3, #0
    1690:	9307      	str	r3, [sp, #28]
    uint32 size = 0U;
    1692:	2300      	movs	r3, #0
    1694:	9306      	str	r3, [sp, #24]
    uint32 i = 0U;
    1696:	2300      	movs	r3, #0
    1698:	9309      	str	r3, [sp, #36]	; 0x24
    uint32 j = 0U;
    169a:	2300      	movs	r3, #0
    169c:	9308      	str	r3, [sp, #32]

    const uint32 * initTable_Ptr = (uint32 *)__INIT_TABLE;
    169e:	4b44      	ldr	r3, [pc, #272]	; (17b0 <init_data_bss+0x124>)
    16a0:	9305      	str	r3, [sp, #20]
    const uint32 * zeroTable_Ptr = (uint32*)__ZERO_TABLE;
    16a2:	4b44      	ldr	r3, [pc, #272]	; (17b4 <init_data_bss+0x128>)
    16a4:	9304      	str	r3, [sp, #16]

    /* Copy initialized table */
    len = *initTable_Ptr;
    16a6:	9b05      	ldr	r3, [sp, #20]
    16a8:	681b      	ldr	r3, [r3, #0]
    16aa:	9307      	str	r3, [sp, #28]
    initTable_Ptr++;
    16ac:	9b05      	ldr	r3, [sp, #20]
    16ae:	3304      	adds	r3, #4
    16b0:	9305      	str	r3, [sp, #20]
    copy_layout = (const Sys_CopyLayoutType *)initTable_Ptr;
    16b2:	9b05      	ldr	r3, [sp, #20]
    16b4:	9303      	str	r3, [sp, #12]
    for(i = 0; i < len; i++)
    16b6:	2300      	movs	r3, #0
    16b8:	9309      	str	r3, [sp, #36]	; 0x24
    16ba:	e03d      	b.n	1738 <init_data_bss+0xac>
    {
        rom = copy_layout[i].rom_start;
    16bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    16be:	4613      	mov	r3, r2
    16c0:	005b      	lsls	r3, r3, #1
    16c2:	4413      	add	r3, r2
    16c4:	009b      	lsls	r3, r3, #2
    16c6:	461a      	mov	r2, r3
    16c8:	9b03      	ldr	r3, [sp, #12]
    16ca:	4413      	add	r3, r2
    16cc:	685b      	ldr	r3, [r3, #4]
    16ce:	9300      	str	r3, [sp, #0]
        ram = copy_layout[i].ram_start;
    16d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    16d2:	4613      	mov	r3, r2
    16d4:	005b      	lsls	r3, r3, #1
    16d6:	4413      	add	r3, r2
    16d8:	009b      	lsls	r3, r3, #2
    16da:	461a      	mov	r2, r3
    16dc:	9b03      	ldr	r3, [sp, #12]
    16de:	4413      	add	r3, r2
    16e0:	681b      	ldr	r3, [r3, #0]
    16e2:	9301      	str	r3, [sp, #4]
        size = (uint32)copy_layout[i].rom_end - (uint32)copy_layout[i].rom_start;
    16e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    16e6:	4613      	mov	r3, r2
    16e8:	005b      	lsls	r3, r3, #1
    16ea:	4413      	add	r3, r2
    16ec:	009b      	lsls	r3, r3, #2
    16ee:	461a      	mov	r2, r3
    16f0:	9b03      	ldr	r3, [sp, #12]
    16f2:	4413      	add	r3, r2
    16f4:	689b      	ldr	r3, [r3, #8]
    16f6:	4619      	mov	r1, r3
    16f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    16fa:	4613      	mov	r3, r2
    16fc:	005b      	lsls	r3, r3, #1
    16fe:	4413      	add	r3, r2
    1700:	009b      	lsls	r3, r3, #2
    1702:	461a      	mov	r2, r3
    1704:	9b03      	ldr	r3, [sp, #12]
    1706:	4413      	add	r3, r2
    1708:	685b      	ldr	r3, [r3, #4]
    170a:	1acb      	subs	r3, r1, r3
    170c:	9306      	str	r3, [sp, #24]

        for(j = 0UL; j < size; j++)
    170e:	2300      	movs	r3, #0
    1710:	9308      	str	r3, [sp, #32]
    1712:	e00a      	b.n	172a <init_data_bss+0x9e>
        {
            ram[j] = rom[j];
    1714:	9a00      	ldr	r2, [sp, #0]
    1716:	9b08      	ldr	r3, [sp, #32]
    1718:	441a      	add	r2, r3
    171a:	9901      	ldr	r1, [sp, #4]
    171c:	9b08      	ldr	r3, [sp, #32]
    171e:	440b      	add	r3, r1
    1720:	7812      	ldrb	r2, [r2, #0]
    1722:	701a      	strb	r2, [r3, #0]
        for(j = 0UL; j < size; j++)
    1724:	9b08      	ldr	r3, [sp, #32]
    1726:	3301      	adds	r3, #1
    1728:	9308      	str	r3, [sp, #32]
    172a:	9a08      	ldr	r2, [sp, #32]
    172c:	9b06      	ldr	r3, [sp, #24]
    172e:	429a      	cmp	r2, r3
    1730:	d3f0      	bcc.n	1714 <init_data_bss+0x88>
    for(i = 0; i < len; i++)
    1732:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1734:	3301      	adds	r3, #1
    1736:	9309      	str	r3, [sp, #36]	; 0x24
    1738:	9a09      	ldr	r2, [sp, #36]	; 0x24
    173a:	9b07      	ldr	r3, [sp, #28]
    173c:	429a      	cmp	r2, r3
    173e:	d3bd      	bcc.n	16bc <init_data_bss+0x30>
        }
    }
    
    /* Clear zero table */
    len = *zeroTable_Ptr;
    1740:	9b04      	ldr	r3, [sp, #16]
    1742:	681b      	ldr	r3, [r3, #0]
    1744:	9307      	str	r3, [sp, #28]
    zeroTable_Ptr++;
    1746:	9b04      	ldr	r3, [sp, #16]
    1748:	3304      	adds	r3, #4
    174a:	9304      	str	r3, [sp, #16]
    zero_layout = (const Sys_ZeroLayoutType *)zeroTable_Ptr;
    174c:	9b04      	ldr	r3, [sp, #16]
    174e:	9302      	str	r3, [sp, #8]
    for(i = 0; i < len; i++)
    1750:	2300      	movs	r3, #0
    1752:	9309      	str	r3, [sp, #36]	; 0x24
    1754:	e024      	b.n	17a0 <init_data_bss+0x114>
    {
        ram = zero_layout[i].ram_start;
    1756:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1758:	00db      	lsls	r3, r3, #3
    175a:	9a02      	ldr	r2, [sp, #8]
    175c:	4413      	add	r3, r2
    175e:	681b      	ldr	r3, [r3, #0]
    1760:	9301      	str	r3, [sp, #4]
        size = (uint32)zero_layout[i].ram_end - (uint32)zero_layout[i].ram_start;
    1762:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1764:	00db      	lsls	r3, r3, #3
    1766:	9a02      	ldr	r2, [sp, #8]
    1768:	4413      	add	r3, r2
    176a:	685b      	ldr	r3, [r3, #4]
    176c:	4619      	mov	r1, r3
    176e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1770:	00db      	lsls	r3, r3, #3
    1772:	9a02      	ldr	r2, [sp, #8]
    1774:	4413      	add	r3, r2
    1776:	681b      	ldr	r3, [r3, #0]
    1778:	1acb      	subs	r3, r1, r3
    177a:	9306      	str	r3, [sp, #24]

        for(j = 0UL; j < size; j++)
    177c:	2300      	movs	r3, #0
    177e:	9308      	str	r3, [sp, #32]
    1780:	e007      	b.n	1792 <init_data_bss+0x106>
        {
            ram[j] = 0U;
    1782:	9a01      	ldr	r2, [sp, #4]
    1784:	9b08      	ldr	r3, [sp, #32]
    1786:	4413      	add	r3, r2
    1788:	2200      	movs	r2, #0
    178a:	701a      	strb	r2, [r3, #0]
        for(j = 0UL; j < size; j++)
    178c:	9b08      	ldr	r3, [sp, #32]
    178e:	3301      	adds	r3, #1
    1790:	9308      	str	r3, [sp, #32]
    1792:	9a08      	ldr	r2, [sp, #32]
    1794:	9b06      	ldr	r3, [sp, #24]
    1796:	429a      	cmp	r2, r3
    1798:	d3f3      	bcc.n	1782 <init_data_bss+0xf6>
    for(i = 0; i < len; i++)
    179a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    179c:	3301      	adds	r3, #1
    179e:	9309      	str	r3, [sp, #36]	; 0x24
    17a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    17a2:	9b07      	ldr	r3, [sp, #28]
    17a4:	429a      	cmp	r2, r3
    17a6:	d3d6      	bcc.n	1756 <init_data_bss+0xca>
        }
    }
}
    17a8:	bf00      	nop
    17aa:	bf00      	nop
    17ac:	b00a      	add	sp, #40	; 0x28
    17ae:	4770      	bx	lr
    17b0:	0001aa14 	.word	0x0001aa14
    17b4:	0001aa30 	.word	0x0001aa30

000017b8 <sys_m4_cache_init>:
{
    17b8:	b084      	sub	sp, #16
    17ba:	4603      	mov	r3, r0
    17bc:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 RetValue = CACHE_OK;
    17c0:	2300      	movs	r3, #0
    17c2:	f88d 300f 	strb.w	r3, [sp, #15]
  if (cache == CODE_CACHE)
    17c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    17ca:	2b00      	cmp	r3, #0
    17cc:	d118      	bne.n	1800 <sys_m4_cache_init+0x48>
      IP_LMEM->PCCCR = 0x05000000UL;
    17ce:	4b10      	ldr	r3, [pc, #64]	; (1810 <sys_m4_cache_init+0x58>)
    17d0:	f04f 62a0 	mov.w	r2, #83886080	; 0x5000000
    17d4:	601a      	str	r2, [r3, #0]
      IP_LMEM->PCCCR |= LMEM_PCCCR_GO(1);
    17d6:	4b0e      	ldr	r3, [pc, #56]	; (1810 <sys_m4_cache_init+0x58>)
    17d8:	681b      	ldr	r3, [r3, #0]
    17da:	4a0d      	ldr	r2, [pc, #52]	; (1810 <sys_m4_cache_init+0x58>)
    17dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    17e0:	6013      	str	r3, [r2, #0]
      while((IP_LMEM->PCCCR & LMEM_PCCCR_GO_MASK) == LMEM_PCCCR_GO_MASK){};
    17e2:	bf00      	nop
    17e4:	4b0a      	ldr	r3, [pc, #40]	; (1810 <sys_m4_cache_init+0x58>)
    17e6:	681b      	ldr	r3, [r3, #0]
    17e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    17ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    17f0:	d0f8      	beq.n	17e4 <sys_m4_cache_init+0x2c>
      IP_LMEM->PCCCR |= LMEM_PCCCR_ENCACHE(1);
    17f2:	4b07      	ldr	r3, [pc, #28]	; (1810 <sys_m4_cache_init+0x58>)
    17f4:	681b      	ldr	r3, [r3, #0]
    17f6:	4a06      	ldr	r2, [pc, #24]	; (1810 <sys_m4_cache_init+0x58>)
    17f8:	f043 0301 	orr.w	r3, r3, #1
    17fc:	6013      	str	r3, [r2, #0]
    17fe:	e002      	b.n	1806 <sys_m4_cache_init+0x4e>
     RetValue = CACHE_INVALID_PARAM;
    1800:	2301      	movs	r3, #1
    1802:	f88d 300f 	strb.w	r3, [sp, #15]
  return RetValue;
    1806:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    180a:	4618      	mov	r0, r3
    180c:	b004      	add	sp, #16
    180e:	4770      	bx	lr
    1810:	e0082000 	.word	0xe0082000

00001814 <startup_go_to_user_mode>:
}
    1814:	bf00      	nop
    1816:	4770      	bx	lr

00001818 <Sys_GetCoreID>:
    return 0U;
    1818:	2300      	movs	r3, #0
}
    181a:	4618      	mov	r0, r3
    181c:	4770      	bx	lr

0000181e <HardFault_Handler>:
}
void HardFault_Handler(void)
{
    while(TRUE){};
    181e:	e7fe      	b.n	181e <HardFault_Handler>

00001820 <MemManage_Handler>:
}
void MemManage_Handler(void)
{
    while(TRUE){};
    1820:	e7fe      	b.n	1820 <MemManage_Handler>

00001822 <BusFault_Handler>:
}
void BusFault_Handler(void)
{
    while(TRUE){};
    1822:	e7fe      	b.n	1822 <BusFault_Handler>

00001824 <UsageFault_Handler>:
}
void UsageFault_Handler(void)
{
    while(TRUE){};
    1824:	e7fe      	b.n	1824 <UsageFault_Handler>

00001826 <SVC_Handler>:

#ifndef MCAL_ENABLE_USER_MODE_SUPPORT
void SVC_Handler(void)  __attribute__ ((weak));               /* SVCall Handler */
void SVC_Handler(void)
{
    while(TRUE){};
    1826:	e7fe      	b.n	1826 <SVC_Handler>

00001828 <DebugMon_Handler>:
    ASM_KEYWORD("pop {r0}");
}
#endif
void DebugMon_Handler(void)
{
    while(TRUE){};
    1828:	e7fe      	b.n	1828 <DebugMon_Handler>

0000182a <PendSV_Handler>:
}
void PendSV_Handler(void)
{
    while(TRUE){};
    182a:	e7fe      	b.n	182a <PendSV_Handler>

0000182c <SysTick_Handler>:
}
void SysTick_Handler(void)
{
    while(TRUE){};
    182c:	e7fe      	b.n	182c <SysTick_Handler>

0000182e <undefined_handler>:
}
void undefined_handler(void)
{
   while(TRUE){};
    182e:	e7fe      	b.n	182e <undefined_handler>

00001830 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
    1830:	b500      	push	{lr}
    1832:	b083      	sub	sp, #12
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
    1834:	4b26      	ldr	r3, [pc, #152]	; (18d0 <_DoInit+0xa0>)
    1836:	9300      	str	r3, [sp, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
    1838:	22a8      	movs	r2, #168	; 0xa8
    183a:	2100      	movs	r1, #0
    183c:	9800      	ldr	r0, [sp, #0]
    183e:	f000 fd47 	bl	22d0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    1842:	9b00      	ldr	r3, [sp, #0]
    1844:	2203      	movs	r2, #3
    1846:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    1848:	9b00      	ldr	r3, [sp, #0]
    184a:	2203      	movs	r2, #3
    184c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    184e:	9b00      	ldr	r3, [sp, #0]
    1850:	4a20      	ldr	r2, [pc, #128]	; (18d4 <_DoInit+0xa4>)
    1852:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    1854:	9b00      	ldr	r3, [sp, #0]
    1856:	4a20      	ldr	r2, [pc, #128]	; (18d8 <_DoInit+0xa8>)
    1858:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    185a:	9b00      	ldr	r3, [sp, #0]
    185c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1860:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    1862:	9b00      	ldr	r3, [sp, #0]
    1864:	2200      	movs	r2, #0
    1866:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    1868:	9b00      	ldr	r3, [sp, #0]
    186a:	2200      	movs	r2, #0
    186c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    186e:	9b00      	ldr	r3, [sp, #0]
    1870:	2200      	movs	r2, #0
    1872:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    1874:	9b00      	ldr	r3, [sp, #0]
    1876:	4a17      	ldr	r2, [pc, #92]	; (18d4 <_DoInit+0xa4>)
    1878:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    187a:	9b00      	ldr	r3, [sp, #0]
    187c:	4a17      	ldr	r2, [pc, #92]	; (18dc <_DoInit+0xac>)
    187e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    1880:	9b00      	ldr	r3, [sp, #0]
    1882:	2210      	movs	r2, #16
    1884:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    1886:	9b00      	ldr	r3, [sp, #0]
    1888:	2200      	movs	r2, #0
    188a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    188c:	9b00      	ldr	r3, [sp, #0]
    188e:	2200      	movs	r2, #0
    1890:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    1892:	9b00      	ldr	r3, [sp, #0]
    1894:	2200      	movs	r2, #0
    1896:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
    1898:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
    189c:	2300      	movs	r3, #0
    189e:	9301      	str	r3, [sp, #4]
    18a0:	e00c      	b.n	18bc <_DoInit+0x8c>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
    18a2:	9b01      	ldr	r3, [sp, #4]
    18a4:	f1c3 030f 	rsb	r3, r3, #15
    18a8:	4a0d      	ldr	r2, [pc, #52]	; (18e0 <_DoInit+0xb0>)
    18aa:	5cd1      	ldrb	r1, [r2, r3]
    18ac:	9a00      	ldr	r2, [sp, #0]
    18ae:	9b01      	ldr	r3, [sp, #4]
    18b0:	4413      	add	r3, r2
    18b2:	460a      	mov	r2, r1
    18b4:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
    18b6:	9b01      	ldr	r3, [sp, #4]
    18b8:	3301      	adds	r3, #1
    18ba:	9301      	str	r3, [sp, #4]
    18bc:	9b01      	ldr	r3, [sp, #4]
    18be:	2b0f      	cmp	r3, #15
    18c0:	d9ef      	bls.n	18a2 <_DoInit+0x72>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
    18c2:	f3bf 8f5f 	dmb	sy
}
    18c6:	bf00      	nop
    18c8:	b003      	add	sp, #12
    18ca:	f85d fb04 	ldr.w	pc, [sp], #4
    18ce:	bf00      	nop
    18d0:	1fff97f0 	.word	0x1fff97f0
    18d4:	00019384 	.word	0x00019384
    18d8:	1fff9898 	.word	0x1fff9898
    18dc:	1fff9c98 	.word	0x1fff9c98
    18e0:	0001a9f0 	.word	0x0001a9f0

000018e4 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    18e4:	b500      	push	{lr}
    18e6:	b08b      	sub	sp, #44	; 0x2c
    18e8:	9003      	str	r0, [sp, #12]
    18ea:	9102      	str	r1, [sp, #8]
    18ec:	9201      	str	r2, [sp, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
    18ee:	2300      	movs	r3, #0
    18f0:	9308      	str	r3, [sp, #32]
  WrOff = pRing->WrOff;
    18f2:	9b03      	ldr	r3, [sp, #12]
    18f4:	68db      	ldr	r3, [r3, #12]
    18f6:	9307      	str	r3, [sp, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    18f8:	9b03      	ldr	r3, [sp, #12]
    18fa:	691b      	ldr	r3, [r3, #16]
    18fc:	9306      	str	r3, [sp, #24]
    if (RdOff > WrOff) {
    18fe:	9a06      	ldr	r2, [sp, #24]
    1900:	9b07      	ldr	r3, [sp, #28]
    1902:	429a      	cmp	r2, r3
    1904:	d905      	bls.n	1912 <_WriteBlocking+0x2e>
      NumBytesToWrite = RdOff - WrOff - 1u;
    1906:	9a06      	ldr	r2, [sp, #24]
    1908:	9b07      	ldr	r3, [sp, #28]
    190a:	1ad3      	subs	r3, r2, r3
    190c:	3b01      	subs	r3, #1
    190e:	9309      	str	r3, [sp, #36]	; 0x24
    1910:	e007      	b.n	1922 <_WriteBlocking+0x3e>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    1912:	9b03      	ldr	r3, [sp, #12]
    1914:	689a      	ldr	r2, [r3, #8]
    1916:	9906      	ldr	r1, [sp, #24]
    1918:	9b07      	ldr	r3, [sp, #28]
    191a:	1acb      	subs	r3, r1, r3
    191c:	4413      	add	r3, r2
    191e:	3b01      	subs	r3, #1
    1920:	9309      	str	r3, [sp, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    1922:	9b03      	ldr	r3, [sp, #12]
    1924:	689a      	ldr	r2, [r3, #8]
    1926:	9b07      	ldr	r3, [sp, #28]
    1928:	1ad3      	subs	r3, r2, r3
    192a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    192c:	4293      	cmp	r3, r2
    192e:	bf28      	it	cs
    1930:	4613      	movcs	r3, r2
    1932:	9309      	str	r3, [sp, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    1934:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1936:	9b01      	ldr	r3, [sp, #4]
    1938:	4293      	cmp	r3, r2
    193a:	bf28      	it	cs
    193c:	4613      	movcs	r3, r2
    193e:	9309      	str	r3, [sp, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    1940:	9b03      	ldr	r3, [sp, #12]
    1942:	685a      	ldr	r2, [r3, #4]
    1944:	9b07      	ldr	r3, [sp, #28]
    1946:	4413      	add	r3, r2
    1948:	9305      	str	r3, [sp, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    194a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    194c:	9902      	ldr	r1, [sp, #8]
    194e:	9805      	ldr	r0, [sp, #20]
    1950:	f000 fcb0 	bl	22b4 <memcpy>
    NumBytesWritten += NumBytesToWrite;
    1954:	9a08      	ldr	r2, [sp, #32]
    1956:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1958:	4413      	add	r3, r2
    195a:	9308      	str	r3, [sp, #32]
    pBuffer         += NumBytesToWrite;
    195c:	9a02      	ldr	r2, [sp, #8]
    195e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1960:	4413      	add	r3, r2
    1962:	9302      	str	r3, [sp, #8]
    NumBytes        -= NumBytesToWrite;
    1964:	9a01      	ldr	r2, [sp, #4]
    1966:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1968:	1ad3      	subs	r3, r2, r3
    196a:	9301      	str	r3, [sp, #4]
    WrOff           += NumBytesToWrite;
    196c:	9a07      	ldr	r2, [sp, #28]
    196e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1970:	4413      	add	r3, r2
    1972:	9307      	str	r3, [sp, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
    1974:	9b03      	ldr	r3, [sp, #12]
    1976:	689b      	ldr	r3, [r3, #8]
    1978:	9a07      	ldr	r2, [sp, #28]
    197a:	429a      	cmp	r2, r3
    197c:	d101      	bne.n	1982 <_WriteBlocking+0x9e>
      WrOff = 0u;
    197e:	2300      	movs	r3, #0
    1980:	9307      	str	r3, [sp, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    1982:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
    1986:	9b03      	ldr	r3, [sp, #12]
    1988:	9a07      	ldr	r2, [sp, #28]
    198a:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
    198c:	9b01      	ldr	r3, [sp, #4]
    198e:	2b00      	cmp	r3, #0
    1990:	d1b2      	bne.n	18f8 <_WriteBlocking+0x14>
  return NumBytesWritten;
    1992:	9b08      	ldr	r3, [sp, #32]
}
    1994:	4618      	mov	r0, r3
    1996:	b00b      	add	sp, #44	; 0x2c
    1998:	f85d fb04 	ldr.w	pc, [sp], #4

0000199c <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    199c:	b500      	push	{lr}
    199e:	b089      	sub	sp, #36	; 0x24
    19a0:	9003      	str	r0, [sp, #12]
    19a2:	9102      	str	r1, [sp, #8]
    19a4:	9201      	str	r2, [sp, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
    19a6:	9b03      	ldr	r3, [sp, #12]
    19a8:	68db      	ldr	r3, [r3, #12]
    19aa:	9307      	str	r3, [sp, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
    19ac:	9b03      	ldr	r3, [sp, #12]
    19ae:	689a      	ldr	r2, [r3, #8]
    19b0:	9b07      	ldr	r3, [sp, #28]
    19b2:	1ad3      	subs	r3, r2, r3
    19b4:	9306      	str	r3, [sp, #24]
  if (Rem > NumBytes) {
    19b6:	9a06      	ldr	r2, [sp, #24]
    19b8:	9b01      	ldr	r3, [sp, #4]
    19ba:	429a      	cmp	r2, r3
    19bc:	d911      	bls.n	19e2 <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    19be:	9b03      	ldr	r3, [sp, #12]
    19c0:	685a      	ldr	r2, [r3, #4]
    19c2:	9b07      	ldr	r3, [sp, #28]
    19c4:	4413      	add	r3, r2
    19c6:	9304      	str	r3, [sp, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
    19c8:	9a01      	ldr	r2, [sp, #4]
    19ca:	9902      	ldr	r1, [sp, #8]
    19cc:	9804      	ldr	r0, [sp, #16]
    19ce:	f000 fc71 	bl	22b4 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    19d2:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
    19d6:	9a07      	ldr	r2, [sp, #28]
    19d8:	9b01      	ldr	r3, [sp, #4]
    19da:	441a      	add	r2, r3
    19dc:	9b03      	ldr	r3, [sp, #12]
    19de:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
    19e0:	e01f      	b.n	1a22 <_WriteNoCheck+0x86>
    NumBytesAtOnce = Rem;
    19e2:	9b06      	ldr	r3, [sp, #24]
    19e4:	9305      	str	r3, [sp, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    19e6:	9b03      	ldr	r3, [sp, #12]
    19e8:	685a      	ldr	r2, [r3, #4]
    19ea:	9b07      	ldr	r3, [sp, #28]
    19ec:	4413      	add	r3, r2
    19ee:	9304      	str	r3, [sp, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    19f0:	9a05      	ldr	r2, [sp, #20]
    19f2:	9902      	ldr	r1, [sp, #8]
    19f4:	9804      	ldr	r0, [sp, #16]
    19f6:	f000 fc5d 	bl	22b4 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
    19fa:	9a01      	ldr	r2, [sp, #4]
    19fc:	9b06      	ldr	r3, [sp, #24]
    19fe:	1ad3      	subs	r3, r2, r3
    1a00:	9305      	str	r3, [sp, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
    1a02:	9b03      	ldr	r3, [sp, #12]
    1a04:	685b      	ldr	r3, [r3, #4]
    1a06:	9304      	str	r3, [sp, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    1a08:	9a02      	ldr	r2, [sp, #8]
    1a0a:	9b06      	ldr	r3, [sp, #24]
    1a0c:	4413      	add	r3, r2
    1a0e:	9a05      	ldr	r2, [sp, #20]
    1a10:	4619      	mov	r1, r3
    1a12:	9804      	ldr	r0, [sp, #16]
    1a14:	f000 fc4e 	bl	22b4 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    1a18:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
    1a1c:	9b03      	ldr	r3, [sp, #12]
    1a1e:	9a05      	ldr	r2, [sp, #20]
    1a20:	60da      	str	r2, [r3, #12]
}
    1a22:	bf00      	nop
    1a24:	b009      	add	sp, #36	; 0x24
    1a26:	f85d fb04 	ldr.w	pc, [sp], #4

00001a2a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
    1a2a:	b086      	sub	sp, #24
    1a2c:	9001      	str	r0, [sp, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
    1a2e:	9b01      	ldr	r3, [sp, #4]
    1a30:	691b      	ldr	r3, [r3, #16]
    1a32:	9304      	str	r3, [sp, #16]
  WrOff = pRing->WrOff;
    1a34:	9b01      	ldr	r3, [sp, #4]
    1a36:	68db      	ldr	r3, [r3, #12]
    1a38:	9303      	str	r3, [sp, #12]
  if (RdOff <= WrOff) {
    1a3a:	9a04      	ldr	r2, [sp, #16]
    1a3c:	9b03      	ldr	r3, [sp, #12]
    1a3e:	429a      	cmp	r2, r3
    1a40:	d808      	bhi.n	1a54 <_GetAvailWriteSpace+0x2a>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    1a42:	9b01      	ldr	r3, [sp, #4]
    1a44:	689a      	ldr	r2, [r3, #8]
    1a46:	9b03      	ldr	r3, [sp, #12]
    1a48:	1ad2      	subs	r2, r2, r3
    1a4a:	9b04      	ldr	r3, [sp, #16]
    1a4c:	4413      	add	r3, r2
    1a4e:	3b01      	subs	r3, #1
    1a50:	9305      	str	r3, [sp, #20]
    1a52:	e004      	b.n	1a5e <_GetAvailWriteSpace+0x34>
  } else {
    r = RdOff - WrOff - 1u;
    1a54:	9a04      	ldr	r2, [sp, #16]
    1a56:	9b03      	ldr	r3, [sp, #12]
    1a58:	1ad3      	subs	r3, r2, r3
    1a5a:	3b01      	subs	r3, #1
    1a5c:	9305      	str	r3, [sp, #20]
  }
  return r;
    1a5e:	9b05      	ldr	r3, [sp, #20]
}
    1a60:	4618      	mov	r0, r3
    1a62:	b006      	add	sp, #24
    1a64:	4770      	bx	lr
	...

00001a68 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    1a68:	b500      	push	{lr}
    1a6a:	b089      	sub	sp, #36	; 0x24
    1a6c:	9003      	str	r0, [sp, #12]
    1a6e:	9102      	str	r1, [sp, #8]
    1a70:	9201      	str	r2, [sp, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
    1a72:	9b02      	ldr	r3, [sp, #8]
    1a74:	9306      	str	r3, [sp, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    1a76:	9b03      	ldr	r3, [sp, #12]
    1a78:	1c5a      	adds	r2, r3, #1
    1a7a:	4613      	mov	r3, r2
    1a7c:	005b      	lsls	r3, r3, #1
    1a7e:	4413      	add	r3, r2
    1a80:	00db      	lsls	r3, r3, #3
    1a82:	4a20      	ldr	r2, [pc, #128]	; (1b04 <SEGGER_RTT_WriteNoLock+0x9c>)
    1a84:	4413      	add	r3, r2
    1a86:	9305      	str	r3, [sp, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    1a88:	9b05      	ldr	r3, [sp, #20]
    1a8a:	695b      	ldr	r3, [r3, #20]
    1a8c:	2b02      	cmp	r3, #2
    1a8e:	d029      	beq.n	1ae4 <SEGGER_RTT_WriteNoLock+0x7c>
    1a90:	2b02      	cmp	r3, #2
    1a92:	d82e      	bhi.n	1af2 <SEGGER_RTT_WriteNoLock+0x8a>
    1a94:	2b00      	cmp	r3, #0
    1a96:	d002      	beq.n	1a9e <SEGGER_RTT_WriteNoLock+0x36>
    1a98:	2b01      	cmp	r3, #1
    1a9a:	d013      	beq.n	1ac4 <SEGGER_RTT_WriteNoLock+0x5c>
    1a9c:	e029      	b.n	1af2 <SEGGER_RTT_WriteNoLock+0x8a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    1a9e:	9805      	ldr	r0, [sp, #20]
    1aa0:	f7ff ffc3 	bl	1a2a <_GetAvailWriteSpace>
    1aa4:	9004      	str	r0, [sp, #16]
    if (Avail < NumBytes) {
    1aa6:	9a04      	ldr	r2, [sp, #16]
    1aa8:	9b01      	ldr	r3, [sp, #4]
    1aaa:	429a      	cmp	r2, r3
    1aac:	d202      	bcs.n	1ab4 <SEGGER_RTT_WriteNoLock+0x4c>
      Status = 0u;
    1aae:	2300      	movs	r3, #0
    1ab0:	9307      	str	r3, [sp, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
    1ab2:	e021      	b.n	1af8 <SEGGER_RTT_WriteNoLock+0x90>
      Status = NumBytes;
    1ab4:	9b01      	ldr	r3, [sp, #4]
    1ab6:	9307      	str	r3, [sp, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
    1ab8:	9a01      	ldr	r2, [sp, #4]
    1aba:	9906      	ldr	r1, [sp, #24]
    1abc:	9805      	ldr	r0, [sp, #20]
    1abe:	f7ff ff6d 	bl	199c <_WriteNoCheck>
    break;
    1ac2:	e019      	b.n	1af8 <SEGGER_RTT_WriteNoLock+0x90>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
    1ac4:	9805      	ldr	r0, [sp, #20]
    1ac6:	f7ff ffb0 	bl	1a2a <_GetAvailWriteSpace>
    1aca:	9004      	str	r0, [sp, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
    1acc:	9a01      	ldr	r2, [sp, #4]
    1ace:	9b04      	ldr	r3, [sp, #16]
    1ad0:	4293      	cmp	r3, r2
    1ad2:	bf28      	it	cs
    1ad4:	4613      	movcs	r3, r2
    1ad6:	9307      	str	r3, [sp, #28]
    _WriteNoCheck(pRing, pData, Status);
    1ad8:	9a07      	ldr	r2, [sp, #28]
    1ada:	9906      	ldr	r1, [sp, #24]
    1adc:	9805      	ldr	r0, [sp, #20]
    1ade:	f7ff ff5d 	bl	199c <_WriteNoCheck>
    break;
    1ae2:	e009      	b.n	1af8 <SEGGER_RTT_WriteNoLock+0x90>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    1ae4:	9a01      	ldr	r2, [sp, #4]
    1ae6:	9906      	ldr	r1, [sp, #24]
    1ae8:	9805      	ldr	r0, [sp, #20]
    1aea:	f7ff fefb 	bl	18e4 <_WriteBlocking>
    1aee:	9007      	str	r0, [sp, #28]
    break;
    1af0:	e002      	b.n	1af8 <SEGGER_RTT_WriteNoLock+0x90>
  default:
    Status = 0u;
    1af2:	2300      	movs	r3, #0
    1af4:	9307      	str	r3, [sp, #28]
    break;
    1af6:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
    1af8:	9b07      	ldr	r3, [sp, #28]
}
    1afa:	4618      	mov	r0, r3
    1afc:	b009      	add	sp, #36	; 0x24
    1afe:	f85d fb04 	ldr.w	pc, [sp], #4
    1b02:	bf00      	nop
    1b04:	1fff97f0 	.word	0x1fff97f0

00001b08 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    1b08:	b500      	push	{lr}
    1b0a:	b089      	sub	sp, #36	; 0x24
    1b0c:	9003      	str	r0, [sp, #12]
    1b0e:	9102      	str	r1, [sp, #8]
    1b10:	9201      	str	r2, [sp, #4]
  unsigned Status;

  INIT();
    1b12:	4b0f      	ldr	r3, [pc, #60]	; (1b50 <SEGGER_RTT_Write+0x48>)
    1b14:	9307      	str	r3, [sp, #28]
    1b16:	9b07      	ldr	r3, [sp, #28]
    1b18:	781b      	ldrb	r3, [r3, #0]
    1b1a:	b2db      	uxtb	r3, r3
    1b1c:	2b53      	cmp	r3, #83	; 0x53
    1b1e:	d001      	beq.n	1b24 <SEGGER_RTT_Write+0x1c>
    1b20:	f7ff fe86 	bl	1830 <_DoInit>
  SEGGER_RTT_LOCK();
    1b24:	f3ef 8311 	mrs	r3, BASEPRI
    1b28:	f04f 0120 	mov.w	r1, #32
    1b2c:	f381 8811 	msr	BASEPRI, r1
    1b30:	9306      	str	r3, [sp, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
    1b32:	9a01      	ldr	r2, [sp, #4]
    1b34:	9902      	ldr	r1, [sp, #8]
    1b36:	9803      	ldr	r0, [sp, #12]
    1b38:	f7ff ff96 	bl	1a68 <SEGGER_RTT_WriteNoLock>
    1b3c:	9005      	str	r0, [sp, #20]
  SEGGER_RTT_UNLOCK();
    1b3e:	9b06      	ldr	r3, [sp, #24]
    1b40:	f383 8811 	msr	BASEPRI, r3
  return Status;
    1b44:	9b05      	ldr	r3, [sp, #20]
}
    1b46:	4618      	mov	r0, r3
    1b48:	b009      	add	sp, #36	; 0x24
    1b4a:	f85d fb04 	ldr.w	pc, [sp], #4
    1b4e:	bf00      	nop
    1b50:	1fff97f0 	.word	0x1fff97f0

00001b54 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    1b54:	b508      	push	{r3, lr}
  _DoInit();
    1b56:	f7ff fe6b 	bl	1830 <_DoInit>
}
    1b5a:	bf00      	nop
    1b5c:	bd08      	pop	{r3, pc}

00001b5e <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
    1b5e:	b500      	push	{lr}
    1b60:	b085      	sub	sp, #20
    1b62:	9001      	str	r0, [sp, #4]
    1b64:	460b      	mov	r3, r1
    1b66:	f88d 3003 	strb.w	r3, [sp, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
    1b6a:	9b01      	ldr	r3, [sp, #4]
    1b6c:	689b      	ldr	r3, [r3, #8]
    1b6e:	9303      	str	r3, [sp, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
    1b70:	9b03      	ldr	r3, [sp, #12]
    1b72:	1c5a      	adds	r2, r3, #1
    1b74:	9b01      	ldr	r3, [sp, #4]
    1b76:	685b      	ldr	r3, [r3, #4]
    1b78:	429a      	cmp	r2, r3
    1b7a:	d80f      	bhi.n	1b9c <_StoreChar+0x3e>
    *(p->pBuffer + Cnt) = c;
    1b7c:	9b01      	ldr	r3, [sp, #4]
    1b7e:	681a      	ldr	r2, [r3, #0]
    1b80:	9b03      	ldr	r3, [sp, #12]
    1b82:	4413      	add	r3, r2
    1b84:	f89d 2003 	ldrb.w	r2, [sp, #3]
    1b88:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
    1b8a:	9b03      	ldr	r3, [sp, #12]
    1b8c:	1c5a      	adds	r2, r3, #1
    1b8e:	9b01      	ldr	r3, [sp, #4]
    1b90:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
    1b92:	9b01      	ldr	r3, [sp, #4]
    1b94:	68db      	ldr	r3, [r3, #12]
    1b96:	1c5a      	adds	r2, r3, #1
    1b98:	9b01      	ldr	r3, [sp, #4]
    1b9a:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
    1b9c:	9b01      	ldr	r3, [sp, #4]
    1b9e:	689a      	ldr	r2, [r3, #8]
    1ba0:	9b01      	ldr	r3, [sp, #4]
    1ba2:	685b      	ldr	r3, [r3, #4]
    1ba4:	429a      	cmp	r2, r3
    1ba6:	d115      	bne.n	1bd4 <_StoreChar+0x76>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
    1ba8:	9b01      	ldr	r3, [sp, #4]
    1baa:	6918      	ldr	r0, [r3, #16]
    1bac:	9b01      	ldr	r3, [sp, #4]
    1bae:	6819      	ldr	r1, [r3, #0]
    1bb0:	9b01      	ldr	r3, [sp, #4]
    1bb2:	689b      	ldr	r3, [r3, #8]
    1bb4:	461a      	mov	r2, r3
    1bb6:	f7ff ffa7 	bl	1b08 <SEGGER_RTT_Write>
    1bba:	4602      	mov	r2, r0
    1bbc:	9b01      	ldr	r3, [sp, #4]
    1bbe:	689b      	ldr	r3, [r3, #8]
    1bc0:	429a      	cmp	r2, r3
    1bc2:	d004      	beq.n	1bce <_StoreChar+0x70>
      p->ReturnValue = -1;
    1bc4:	9b01      	ldr	r3, [sp, #4]
    1bc6:	f04f 32ff 	mov.w	r2, #4294967295
    1bca:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
    1bcc:	e002      	b.n	1bd4 <_StoreChar+0x76>
      p->Cnt = 0u;
    1bce:	9b01      	ldr	r3, [sp, #4]
    1bd0:	2200      	movs	r2, #0
    1bd2:	609a      	str	r2, [r3, #8]
}
    1bd4:	bf00      	nop
    1bd6:	b005      	add	sp, #20
    1bd8:	f85d fb04 	ldr.w	pc, [sp], #4

00001bdc <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
    1bdc:	b500      	push	{lr}
    1bde:	b08b      	sub	sp, #44	; 0x2c
    1be0:	9003      	str	r0, [sp, #12]
    1be2:	9102      	str	r1, [sp, #8]
    1be4:	9201      	str	r2, [sp, #4]
    1be6:	9300      	str	r3, [sp, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
    1be8:	9b02      	ldr	r3, [sp, #8]
    1bea:	9308      	str	r3, [sp, #32]
  Digit = 1u;
    1bec:	2301      	movs	r3, #1
    1bee:	9309      	str	r3, [sp, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
    1bf0:	2301      	movs	r3, #1
    1bf2:	9307      	str	r3, [sp, #28]
  while (Number >= Base) {
    1bf4:	e007      	b.n	1c06 <_PrintUnsigned+0x2a>
    Number = (Number / Base);
    1bf6:	9a08      	ldr	r2, [sp, #32]
    1bf8:	9b01      	ldr	r3, [sp, #4]
    1bfa:	fbb2 f3f3 	udiv	r3, r2, r3
    1bfe:	9308      	str	r3, [sp, #32]
    Width++;
    1c00:	9b07      	ldr	r3, [sp, #28]
    1c02:	3301      	adds	r3, #1
    1c04:	9307      	str	r3, [sp, #28]
  while (Number >= Base) {
    1c06:	9a08      	ldr	r2, [sp, #32]
    1c08:	9b01      	ldr	r3, [sp, #4]
    1c0a:	429a      	cmp	r2, r3
    1c0c:	d2f3      	bcs.n	1bf6 <_PrintUnsigned+0x1a>
  }
  if (NumDigits > Width) {
    1c0e:	9a00      	ldr	r2, [sp, #0]
    1c10:	9b07      	ldr	r3, [sp, #28]
    1c12:	429a      	cmp	r2, r3
    1c14:	d901      	bls.n	1c1a <_PrintUnsigned+0x3e>
    Width = NumDigits;
    1c16:	9b00      	ldr	r3, [sp, #0]
    1c18:	9307      	str	r3, [sp, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
    1c1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1c1c:	f003 0301 	and.w	r3, r3, #1
    1c20:	2b00      	cmp	r3, #0
    1c22:	d128      	bne.n	1c76 <_PrintUnsigned+0x9a>
    if (FieldWidth != 0u) {
    1c24:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1c26:	2b00      	cmp	r3, #0
    1c28:	d025      	beq.n	1c76 <_PrintUnsigned+0x9a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
    1c2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1c2c:	f003 0302 	and.w	r3, r3, #2
    1c30:	2b00      	cmp	r3, #0
    1c32:	d006      	beq.n	1c42 <_PrintUnsigned+0x66>
    1c34:	9b00      	ldr	r3, [sp, #0]
    1c36:	2b00      	cmp	r3, #0
    1c38:	d103      	bne.n	1c42 <_PrintUnsigned+0x66>
        c = '0';
    1c3a:	2330      	movs	r3, #48	; 0x30
    1c3c:	f88d 301b 	strb.w	r3, [sp, #27]
    1c40:	e002      	b.n	1c48 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
    1c42:	2320      	movs	r3, #32
    1c44:	f88d 301b 	strb.w	r3, [sp, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1c48:	e00c      	b.n	1c64 <_PrintUnsigned+0x88>
        FieldWidth--;
    1c4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1c4c:	3b01      	subs	r3, #1
    1c4e:	930c      	str	r3, [sp, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
    1c50:	f89d 301b 	ldrb.w	r3, [sp, #27]
    1c54:	4619      	mov	r1, r3
    1c56:	9803      	ldr	r0, [sp, #12]
    1c58:	f7ff ff81 	bl	1b5e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
    1c5c:	9b03      	ldr	r3, [sp, #12]
    1c5e:	68db      	ldr	r3, [r3, #12]
    1c60:	2b00      	cmp	r3, #0
    1c62:	db07      	blt.n	1c74 <_PrintUnsigned+0x98>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1c64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1c66:	2b00      	cmp	r3, #0
    1c68:	d005      	beq.n	1c76 <_PrintUnsigned+0x9a>
    1c6a:	9a07      	ldr	r2, [sp, #28]
    1c6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1c6e:	429a      	cmp	r2, r3
    1c70:	d3eb      	bcc.n	1c4a <_PrintUnsigned+0x6e>
    1c72:	e000      	b.n	1c76 <_PrintUnsigned+0x9a>
          break;
    1c74:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
    1c76:	9b03      	ldr	r3, [sp, #12]
    1c78:	68db      	ldr	r3, [r3, #12]
    1c7a:	2b00      	cmp	r3, #0
    1c7c:	db55      	blt.n	1d2a <_PrintUnsigned+0x14e>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
    1c7e:	9b00      	ldr	r3, [sp, #0]
    1c80:	2b01      	cmp	r3, #1
    1c82:	d903      	bls.n	1c8c <_PrintUnsigned+0xb0>
        NumDigits--;
    1c84:	9b00      	ldr	r3, [sp, #0]
    1c86:	3b01      	subs	r3, #1
    1c88:	9300      	str	r3, [sp, #0]
    1c8a:	e009      	b.n	1ca0 <_PrintUnsigned+0xc4>
      } else {
        Div = v / Digit;
    1c8c:	9a02      	ldr	r2, [sp, #8]
    1c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1c90:	fbb2 f3f3 	udiv	r3, r2, r3
    1c94:	9305      	str	r3, [sp, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
    1c96:	9a05      	ldr	r2, [sp, #20]
    1c98:	9b01      	ldr	r3, [sp, #4]
    1c9a:	429a      	cmp	r2, r3
    1c9c:	d200      	bcs.n	1ca0 <_PrintUnsigned+0xc4>
          break;
    1c9e:	e005      	b.n	1cac <_PrintUnsigned+0xd0>
        }
      }
      Digit *= Base;
    1ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1ca2:	9a01      	ldr	r2, [sp, #4]
    1ca4:	fb02 f303 	mul.w	r3, r2, r3
    1ca8:	9309      	str	r3, [sp, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
    1caa:	e7e8      	b.n	1c7e <_PrintUnsigned+0xa2>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
    1cac:	9a02      	ldr	r2, [sp, #8]
    1cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1cb0:	fbb2 f3f3 	udiv	r3, r2, r3
    1cb4:	9305      	str	r3, [sp, #20]
      v -= Div * Digit;
    1cb6:	9b05      	ldr	r3, [sp, #20]
    1cb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1cba:	fb02 f303 	mul.w	r3, r2, r3
    1cbe:	9a02      	ldr	r2, [sp, #8]
    1cc0:	1ad3      	subs	r3, r2, r3
    1cc2:	9302      	str	r3, [sp, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
    1cc4:	4a1b      	ldr	r2, [pc, #108]	; (1d34 <_PrintUnsigned+0x158>)
    1cc6:	9b05      	ldr	r3, [sp, #20]
    1cc8:	4413      	add	r3, r2
    1cca:	781b      	ldrb	r3, [r3, #0]
    1ccc:	4619      	mov	r1, r3
    1cce:	9803      	ldr	r0, [sp, #12]
    1cd0:	f7ff ff45 	bl	1b5e <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
    1cd4:	9b03      	ldr	r3, [sp, #12]
    1cd6:	68db      	ldr	r3, [r3, #12]
    1cd8:	2b00      	cmp	r3, #0
    1cda:	db08      	blt.n	1cee <_PrintUnsigned+0x112>
        break;
      }
      Digit /= Base;
    1cdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1cde:	9b01      	ldr	r3, [sp, #4]
    1ce0:	fbb2 f3f3 	udiv	r3, r2, r3
    1ce4:	9309      	str	r3, [sp, #36]	; 0x24
    } while (Digit);
    1ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1ce8:	2b00      	cmp	r3, #0
    1cea:	d1df      	bne.n	1cac <_PrintUnsigned+0xd0>
    1cec:	e000      	b.n	1cf0 <_PrintUnsigned+0x114>
        break;
    1cee:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
    1cf0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1cf2:	f003 0301 	and.w	r3, r3, #1
    1cf6:	2b00      	cmp	r3, #0
    1cf8:	d017      	beq.n	1d2a <_PrintUnsigned+0x14e>
      if (FieldWidth != 0u) {
    1cfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1cfc:	2b00      	cmp	r3, #0
    1cfe:	d014      	beq.n	1d2a <_PrintUnsigned+0x14e>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1d00:	e00a      	b.n	1d18 <_PrintUnsigned+0x13c>
          FieldWidth--;
    1d02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1d04:	3b01      	subs	r3, #1
    1d06:	930c      	str	r3, [sp, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
    1d08:	2120      	movs	r1, #32
    1d0a:	9803      	ldr	r0, [sp, #12]
    1d0c:	f7ff ff27 	bl	1b5e <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
    1d10:	9b03      	ldr	r3, [sp, #12]
    1d12:	68db      	ldr	r3, [r3, #12]
    1d14:	2b00      	cmp	r3, #0
    1d16:	db07      	blt.n	1d28 <_PrintUnsigned+0x14c>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1d1a:	2b00      	cmp	r3, #0
    1d1c:	d005      	beq.n	1d2a <_PrintUnsigned+0x14e>
    1d1e:	9a07      	ldr	r2, [sp, #28]
    1d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1d22:	429a      	cmp	r2, r3
    1d24:	d3ed      	bcc.n	1d02 <_PrintUnsigned+0x126>
          }
        }
      }
    }
  }
}
    1d26:	e000      	b.n	1d2a <_PrintUnsigned+0x14e>
            break;
    1d28:	bf00      	nop
}
    1d2a:	bf00      	nop
    1d2c:	b00b      	add	sp, #44	; 0x2c
    1d2e:	f85d fb04 	ldr.w	pc, [sp], #4
    1d32:	bf00      	nop
    1d34:	0001aa04 	.word	0x0001aa04

00001d38 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
    1d38:	b500      	push	{lr}
    1d3a:	b089      	sub	sp, #36	; 0x24
    1d3c:	9005      	str	r0, [sp, #20]
    1d3e:	9104      	str	r1, [sp, #16]
    1d40:	9203      	str	r2, [sp, #12]
    1d42:	9302      	str	r3, [sp, #8]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
    1d44:	9b04      	ldr	r3, [sp, #16]
    1d46:	2b00      	cmp	r3, #0
    1d48:	bfb8      	it	lt
    1d4a:	425b      	neglt	r3, r3
    1d4c:	9306      	str	r3, [sp, #24]

  //
  // Get actual field width
  //
  Width = 1u;
    1d4e:	2301      	movs	r3, #1
    1d50:	9307      	str	r3, [sp, #28]
  while (Number >= (int)Base) {
    1d52:	e007      	b.n	1d64 <_PrintInt+0x2c>
    Number = (Number / (int)Base);
    1d54:	9b03      	ldr	r3, [sp, #12]
    1d56:	9a06      	ldr	r2, [sp, #24]
    1d58:	fb92 f3f3 	sdiv	r3, r2, r3
    1d5c:	9306      	str	r3, [sp, #24]
    Width++;
    1d5e:	9b07      	ldr	r3, [sp, #28]
    1d60:	3301      	adds	r3, #1
    1d62:	9307      	str	r3, [sp, #28]
  while (Number >= (int)Base) {
    1d64:	9b03      	ldr	r3, [sp, #12]
    1d66:	9a06      	ldr	r2, [sp, #24]
    1d68:	429a      	cmp	r2, r3
    1d6a:	daf3      	bge.n	1d54 <_PrintInt+0x1c>
  }
  if (NumDigits > Width) {
    1d6c:	9a02      	ldr	r2, [sp, #8]
    1d6e:	9b07      	ldr	r3, [sp, #28]
    1d70:	429a      	cmp	r2, r3
    1d72:	d901      	bls.n	1d78 <_PrintInt+0x40>
    Width = NumDigits;
    1d74:	9b02      	ldr	r3, [sp, #8]
    1d76:	9307      	str	r3, [sp, #28]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
    1d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d7a:	2b00      	cmp	r3, #0
    1d7c:	d00a      	beq.n	1d94 <_PrintInt+0x5c>
    1d7e:	9b04      	ldr	r3, [sp, #16]
    1d80:	2b00      	cmp	r3, #0
    1d82:	db04      	blt.n	1d8e <_PrintInt+0x56>
    1d84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1d86:	f003 0304 	and.w	r3, r3, #4
    1d8a:	2b00      	cmp	r3, #0
    1d8c:	d002      	beq.n	1d94 <_PrintInt+0x5c>
    FieldWidth--;
    1d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1d90:	3b01      	subs	r3, #1
    1d92:	930a      	str	r3, [sp, #40]	; 0x28
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
    1d94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1d96:	f003 0302 	and.w	r3, r3, #2
    1d9a:	2b00      	cmp	r3, #0
    1d9c:	d002      	beq.n	1da4 <_PrintInt+0x6c>
    1d9e:	9b02      	ldr	r3, [sp, #8]
    1da0:	2b00      	cmp	r3, #0
    1da2:	d01c      	beq.n	1dde <_PrintInt+0xa6>
    1da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1da6:	f003 0301 	and.w	r3, r3, #1
    1daa:	2b00      	cmp	r3, #0
    1dac:	d117      	bne.n	1dde <_PrintInt+0xa6>
    if (FieldWidth != 0u) {
    1dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1db0:	2b00      	cmp	r3, #0
    1db2:	d014      	beq.n	1dde <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1db4:	e00a      	b.n	1dcc <_PrintInt+0x94>
        FieldWidth--;
    1db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1db8:	3b01      	subs	r3, #1
    1dba:	930a      	str	r3, [sp, #40]	; 0x28
        _StoreChar(pBufferDesc, ' ');
    1dbc:	2120      	movs	r1, #32
    1dbe:	9805      	ldr	r0, [sp, #20]
    1dc0:	f7ff fecd 	bl	1b5e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
    1dc4:	9b05      	ldr	r3, [sp, #20]
    1dc6:	68db      	ldr	r3, [r3, #12]
    1dc8:	2b00      	cmp	r3, #0
    1dca:	db07      	blt.n	1ddc <_PrintInt+0xa4>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1dce:	2b00      	cmp	r3, #0
    1dd0:	d005      	beq.n	1dde <_PrintInt+0xa6>
    1dd2:	9a07      	ldr	r2, [sp, #28]
    1dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1dd6:	429a      	cmp	r2, r3
    1dd8:	d3ed      	bcc.n	1db6 <_PrintInt+0x7e>
    1dda:	e000      	b.n	1dde <_PrintInt+0xa6>
          break;
    1ddc:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
    1dde:	9b05      	ldr	r3, [sp, #20]
    1de0:	68db      	ldr	r3, [r3, #12]
    1de2:	2b00      	cmp	r3, #0
    1de4:	db4a      	blt.n	1e7c <_PrintInt+0x144>
    if (v < 0) {
    1de6:	9b04      	ldr	r3, [sp, #16]
    1de8:	2b00      	cmp	r3, #0
    1dea:	da07      	bge.n	1dfc <_PrintInt+0xc4>
      v = -v;
    1dec:	9b04      	ldr	r3, [sp, #16]
    1dee:	425b      	negs	r3, r3
    1df0:	9304      	str	r3, [sp, #16]
      _StoreChar(pBufferDesc, '-');
    1df2:	212d      	movs	r1, #45	; 0x2d
    1df4:	9805      	ldr	r0, [sp, #20]
    1df6:	f7ff feb2 	bl	1b5e <_StoreChar>
    1dfa:	e008      	b.n	1e0e <_PrintInt+0xd6>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
    1dfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1dfe:	f003 0304 	and.w	r3, r3, #4
    1e02:	2b00      	cmp	r3, #0
    1e04:	d003      	beq.n	1e0e <_PrintInt+0xd6>
      _StoreChar(pBufferDesc, '+');
    1e06:	212b      	movs	r1, #43	; 0x2b
    1e08:	9805      	ldr	r0, [sp, #20]
    1e0a:	f7ff fea8 	bl	1b5e <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
    1e0e:	9b05      	ldr	r3, [sp, #20]
    1e10:	68db      	ldr	r3, [r3, #12]
    1e12:	2b00      	cmp	r3, #0
    1e14:	db32      	blt.n	1e7c <_PrintInt+0x144>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
    1e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1e18:	f003 0302 	and.w	r3, r3, #2
    1e1c:	2b00      	cmp	r3, #0
    1e1e:	d01f      	beq.n	1e60 <_PrintInt+0x128>
    1e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1e22:	f003 0301 	and.w	r3, r3, #1
    1e26:	2b00      	cmp	r3, #0
    1e28:	d11a      	bne.n	1e60 <_PrintInt+0x128>
    1e2a:	9b02      	ldr	r3, [sp, #8]
    1e2c:	2b00      	cmp	r3, #0
    1e2e:	d117      	bne.n	1e60 <_PrintInt+0x128>
        if (FieldWidth != 0u) {
    1e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e32:	2b00      	cmp	r3, #0
    1e34:	d014      	beq.n	1e60 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1e36:	e00a      	b.n	1e4e <_PrintInt+0x116>
            FieldWidth--;
    1e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e3a:	3b01      	subs	r3, #1
    1e3c:	930a      	str	r3, [sp, #40]	; 0x28
            _StoreChar(pBufferDesc, '0');
    1e3e:	2130      	movs	r1, #48	; 0x30
    1e40:	9805      	ldr	r0, [sp, #20]
    1e42:	f7ff fe8c 	bl	1b5e <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
    1e46:	9b05      	ldr	r3, [sp, #20]
    1e48:	68db      	ldr	r3, [r3, #12]
    1e4a:	2b00      	cmp	r3, #0
    1e4c:	db07      	blt.n	1e5e <_PrintInt+0x126>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1e4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e50:	2b00      	cmp	r3, #0
    1e52:	d005      	beq.n	1e60 <_PrintInt+0x128>
    1e54:	9a07      	ldr	r2, [sp, #28]
    1e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e58:	429a      	cmp	r2, r3
    1e5a:	d3ed      	bcc.n	1e38 <_PrintInt+0x100>
    1e5c:	e000      	b.n	1e60 <_PrintInt+0x128>
              break;
    1e5e:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
    1e60:	9b05      	ldr	r3, [sp, #20]
    1e62:	68db      	ldr	r3, [r3, #12]
    1e64:	2b00      	cmp	r3, #0
    1e66:	db09      	blt.n	1e7c <_PrintInt+0x144>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
    1e68:	9904      	ldr	r1, [sp, #16]
    1e6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1e6c:	9301      	str	r3, [sp, #4]
    1e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1e70:	9300      	str	r3, [sp, #0]
    1e72:	9b02      	ldr	r3, [sp, #8]
    1e74:	9a03      	ldr	r2, [sp, #12]
    1e76:	9805      	ldr	r0, [sp, #20]
    1e78:	f7ff feb0 	bl	1bdc <_PrintUnsigned>
      }
    }
  }
}
    1e7c:	bf00      	nop
    1e7e:	b009      	add	sp, #36	; 0x24
    1e80:	f85d fb04 	ldr.w	pc, [sp], #4

00001e84 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
    1e84:	b500      	push	{lr}
    1e86:	b0a3      	sub	sp, #140	; 0x8c
    1e88:	9005      	str	r0, [sp, #20]
    1e8a:	9104      	str	r1, [sp, #16]
    1e8c:	9203      	str	r2, [sp, #12]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
    1e8e:	ab06      	add	r3, sp, #24
    1e90:	9316      	str	r3, [sp, #88]	; 0x58
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
    1e92:	2340      	movs	r3, #64	; 0x40
    1e94:	9317      	str	r3, [sp, #92]	; 0x5c
  BufferDesc.Cnt            = 0u;
    1e96:	2300      	movs	r3, #0
    1e98:	9318      	str	r3, [sp, #96]	; 0x60
  BufferDesc.RTTBufferIndex = BufferIndex;
    1e9a:	9b05      	ldr	r3, [sp, #20]
    1e9c:	931a      	str	r3, [sp, #104]	; 0x68
  BufferDesc.ReturnValue    = 0;
    1e9e:	2300      	movs	r3, #0
    1ea0:	9319      	str	r3, [sp, #100]	; 0x64

  do {
    c = *sFormat;
    1ea2:	9b04      	ldr	r3, [sp, #16]
    1ea4:	781b      	ldrb	r3, [r3, #0]
    1ea6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
    sFormat++;
    1eaa:	9b04      	ldr	r3, [sp, #16]
    1eac:	3301      	adds	r3, #1
    1eae:	9304      	str	r3, [sp, #16]
    if (c == 0u) {
    1eb0:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1eb4:	2b00      	cmp	r3, #0
    1eb6:	f000 819c 	beq.w	21f2 <SEGGER_RTT_vprintf+0x36e>
      break;
    }
    if (c == '%') {
    1eba:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1ebe:	2b25      	cmp	r3, #37	; 0x25
    1ec0:	f040 818b 	bne.w	21da <SEGGER_RTT_vprintf+0x356>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
    1ec4:	2300      	movs	r3, #0
    1ec6:	931e      	str	r3, [sp, #120]	; 0x78
      v = 1;
    1ec8:	2301      	movs	r3, #1
    1eca:	9320      	str	r3, [sp, #128]	; 0x80
      do {
        c = *sFormat;
    1ecc:	9b04      	ldr	r3, [sp, #16]
    1ece:	781b      	ldrb	r3, [r3, #0]
    1ed0:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
        switch (c) {
    1ed4:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1ed8:	3b23      	subs	r3, #35	; 0x23
    1eda:	2b0d      	cmp	r3, #13
    1edc:	d83e      	bhi.n	1f5c <SEGGER_RTT_vprintf+0xd8>
    1ede:	a201      	add	r2, pc, #4	; (adr r2, 1ee4 <SEGGER_RTT_vprintf+0x60>)
    1ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1ee4:	00001f4d 	.word	0x00001f4d
    1ee8:	00001f5d 	.word	0x00001f5d
    1eec:	00001f5d 	.word	0x00001f5d
    1ef0:	00001f5d 	.word	0x00001f5d
    1ef4:	00001f5d 	.word	0x00001f5d
    1ef8:	00001f5d 	.word	0x00001f5d
    1efc:	00001f5d 	.word	0x00001f5d
    1f00:	00001f5d 	.word	0x00001f5d
    1f04:	00001f3d 	.word	0x00001f3d
    1f08:	00001f5d 	.word	0x00001f5d
    1f0c:	00001f1d 	.word	0x00001f1d
    1f10:	00001f5d 	.word	0x00001f5d
    1f14:	00001f5d 	.word	0x00001f5d
    1f18:	00001f2d 	.word	0x00001f2d
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
    1f1c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1f1e:	f043 0301 	orr.w	r3, r3, #1
    1f22:	931e      	str	r3, [sp, #120]	; 0x78
    1f24:	9b04      	ldr	r3, [sp, #16]
    1f26:	3301      	adds	r3, #1
    1f28:	9304      	str	r3, [sp, #16]
    1f2a:	e01a      	b.n	1f62 <SEGGER_RTT_vprintf+0xde>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
    1f2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1f2e:	f043 0302 	orr.w	r3, r3, #2
    1f32:	931e      	str	r3, [sp, #120]	; 0x78
    1f34:	9b04      	ldr	r3, [sp, #16]
    1f36:	3301      	adds	r3, #1
    1f38:	9304      	str	r3, [sp, #16]
    1f3a:	e012      	b.n	1f62 <SEGGER_RTT_vprintf+0xde>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
    1f3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1f3e:	f043 0304 	orr.w	r3, r3, #4
    1f42:	931e      	str	r3, [sp, #120]	; 0x78
    1f44:	9b04      	ldr	r3, [sp, #16]
    1f46:	3301      	adds	r3, #1
    1f48:	9304      	str	r3, [sp, #16]
    1f4a:	e00a      	b.n	1f62 <SEGGER_RTT_vprintf+0xde>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
    1f4c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1f4e:	f043 0308 	orr.w	r3, r3, #8
    1f52:	931e      	str	r3, [sp, #120]	; 0x78
    1f54:	9b04      	ldr	r3, [sp, #16]
    1f56:	3301      	adds	r3, #1
    1f58:	9304      	str	r3, [sp, #16]
    1f5a:	e002      	b.n	1f62 <SEGGER_RTT_vprintf+0xde>
        default:  v = 0; break;
    1f5c:	2300      	movs	r3, #0
    1f5e:	9320      	str	r3, [sp, #128]	; 0x80
    1f60:	bf00      	nop
        }
      } while (v);
    1f62:	9b20      	ldr	r3, [sp, #128]	; 0x80
    1f64:	2b00      	cmp	r3, #0
    1f66:	d1b1      	bne.n	1ecc <SEGGER_RTT_vprintf+0x48>
      //
      // filter out field with
      //
      FieldWidth = 0u;
    1f68:	2300      	movs	r3, #0
    1f6a:	931d      	str	r3, [sp, #116]	; 0x74
      do {
        c = *sFormat;
    1f6c:	9b04      	ldr	r3, [sp, #16]
    1f6e:	781b      	ldrb	r3, [r3, #0]
    1f70:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
        if ((c < '0') || (c > '9')) {
    1f74:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1f78:	2b2f      	cmp	r3, #47	; 0x2f
    1f7a:	d912      	bls.n	1fa2 <SEGGER_RTT_vprintf+0x11e>
    1f7c:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1f80:	2b39      	cmp	r3, #57	; 0x39
    1f82:	d80e      	bhi.n	1fa2 <SEGGER_RTT_vprintf+0x11e>
          break;
        }
        sFormat++;
    1f84:	9b04      	ldr	r3, [sp, #16]
    1f86:	3301      	adds	r3, #1
    1f88:	9304      	str	r3, [sp, #16]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
    1f8a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    1f8c:	4613      	mov	r3, r2
    1f8e:	009b      	lsls	r3, r3, #2
    1f90:	4413      	add	r3, r2
    1f92:	005b      	lsls	r3, r3, #1
    1f94:	461a      	mov	r2, r3
    1f96:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1f9a:	4413      	add	r3, r2
    1f9c:	3b30      	subs	r3, #48	; 0x30
    1f9e:	931d      	str	r3, [sp, #116]	; 0x74
        c = *sFormat;
    1fa0:	e7e4      	b.n	1f6c <SEGGER_RTT_vprintf+0xe8>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
    1fa2:	2300      	movs	r3, #0
    1fa4:	931f      	str	r3, [sp, #124]	; 0x7c
      c = *sFormat;
    1fa6:	9b04      	ldr	r3, [sp, #16]
    1fa8:	781b      	ldrb	r3, [r3, #0]
    1faa:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
      if (c == '.') {
    1fae:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1fb2:	2b2e      	cmp	r3, #46	; 0x2e
    1fb4:	d11d      	bne.n	1ff2 <SEGGER_RTT_vprintf+0x16e>
        sFormat++;
    1fb6:	9b04      	ldr	r3, [sp, #16]
    1fb8:	3301      	adds	r3, #1
    1fba:	9304      	str	r3, [sp, #16]
        do {
          c = *sFormat;
    1fbc:	9b04      	ldr	r3, [sp, #16]
    1fbe:	781b      	ldrb	r3, [r3, #0]
    1fc0:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
          if ((c < '0') || (c > '9')) {
    1fc4:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1fc8:	2b2f      	cmp	r3, #47	; 0x2f
    1fca:	d912      	bls.n	1ff2 <SEGGER_RTT_vprintf+0x16e>
    1fcc:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1fd0:	2b39      	cmp	r3, #57	; 0x39
    1fd2:	d80e      	bhi.n	1ff2 <SEGGER_RTT_vprintf+0x16e>
            break;
          }
          sFormat++;
    1fd4:	9b04      	ldr	r3, [sp, #16]
    1fd6:	3301      	adds	r3, #1
    1fd8:	9304      	str	r3, [sp, #16]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
    1fda:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    1fdc:	4613      	mov	r3, r2
    1fde:	009b      	lsls	r3, r3, #2
    1fe0:	4413      	add	r3, r2
    1fe2:	005b      	lsls	r3, r3, #1
    1fe4:	461a      	mov	r2, r3
    1fe6:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1fea:	4413      	add	r3, r2
    1fec:	3b30      	subs	r3, #48	; 0x30
    1fee:	931f      	str	r3, [sp, #124]	; 0x7c
          c = *sFormat;
    1ff0:	e7e4      	b.n	1fbc <SEGGER_RTT_vprintf+0x138>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
    1ff2:	9b04      	ldr	r3, [sp, #16]
    1ff4:	781b      	ldrb	r3, [r3, #0]
    1ff6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
    1ffa:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1ffe:	2b6c      	cmp	r3, #108	; 0x6c
    2000:	d003      	beq.n	200a <SEGGER_RTT_vprintf+0x186>
    2002:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    2006:	2b68      	cmp	r3, #104	; 0x68
    2008:	d107      	bne.n	201a <SEGGER_RTT_vprintf+0x196>
          sFormat++;
    200a:	9b04      	ldr	r3, [sp, #16]
    200c:	3301      	adds	r3, #1
    200e:	9304      	str	r3, [sp, #16]
          c = *sFormat;
    2010:	9b04      	ldr	r3, [sp, #16]
    2012:	781b      	ldrb	r3, [r3, #0]
    2014:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
        if ((c == 'l') || (c == 'h')) {
    2018:	e7ef      	b.n	1ffa <SEGGER_RTT_vprintf+0x176>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
    201a:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    201e:	2b25      	cmp	r3, #37	; 0x25
    2020:	f000 80d0 	beq.w	21c4 <SEGGER_RTT_vprintf+0x340>
    2024:	2b25      	cmp	r3, #37	; 0x25
    2026:	f2c0 80d3 	blt.w	21d0 <SEGGER_RTT_vprintf+0x34c>
    202a:	2b78      	cmp	r3, #120	; 0x78
    202c:	f300 80d0 	bgt.w	21d0 <SEGGER_RTT_vprintf+0x34c>
    2030:	2b58      	cmp	r3, #88	; 0x58
    2032:	f2c0 80cd 	blt.w	21d0 <SEGGER_RTT_vprintf+0x34c>
    2036:	3b58      	subs	r3, #88	; 0x58
    2038:	2b20      	cmp	r3, #32
    203a:	f200 80c9 	bhi.w	21d0 <SEGGER_RTT_vprintf+0x34c>
    203e:	a201      	add	r2, pc, #4	; (adr r2, 2044 <SEGGER_RTT_vprintf+0x1c0>)
    2040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2044:	00002135 	.word	0x00002135
    2048:	000021d1 	.word	0x000021d1
    204c:	000021d1 	.word	0x000021d1
    2050:	000021d1 	.word	0x000021d1
    2054:	000021d1 	.word	0x000021d1
    2058:	000021d1 	.word	0x000021d1
    205c:	000021d1 	.word	0x000021d1
    2060:	000021d1 	.word	0x000021d1
    2064:	000021d1 	.word	0x000021d1
    2068:	000021d1 	.word	0x000021d1
    206c:	000021d1 	.word	0x000021d1
    2070:	000020c9 	.word	0x000020c9
    2074:	000020ed 	.word	0x000020ed
    2078:	000021d1 	.word	0x000021d1
    207c:	000021d1 	.word	0x000021d1
    2080:	000021d1 	.word	0x000021d1
    2084:	000021d1 	.word	0x000021d1
    2088:	000021d1 	.word	0x000021d1
    208c:	000021d1 	.word	0x000021d1
    2090:	000021d1 	.word	0x000021d1
    2094:	000021d1 	.word	0x000021d1
    2098:	000021d1 	.word	0x000021d1
    209c:	000021d1 	.word	0x000021d1
    20a0:	000021d1 	.word	0x000021d1
    20a4:	000021a1 	.word	0x000021a1
    20a8:	000021d1 	.word	0x000021d1
    20ac:	000021d1 	.word	0x000021d1
    20b0:	00002159 	.word	0x00002159
    20b4:	000021d1 	.word	0x000021d1
    20b8:	00002111 	.word	0x00002111
    20bc:	000021d1 	.word	0x000021d1
    20c0:	000021d1 	.word	0x000021d1
    20c4:	00002135 	.word	0x00002135
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
    20c8:	9b03      	ldr	r3, [sp, #12]
    20ca:	681b      	ldr	r3, [r3, #0]
    20cc:	1d19      	adds	r1, r3, #4
    20ce:	9a03      	ldr	r2, [sp, #12]
    20d0:	6011      	str	r1, [r2, #0]
    20d2:	681b      	ldr	r3, [r3, #0]
    20d4:	9320      	str	r3, [sp, #128]	; 0x80
        c0 = (char)v;
    20d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
    20d8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
        _StoreChar(&BufferDesc, c0);
    20dc:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
    20e0:	ab16      	add	r3, sp, #88	; 0x58
    20e2:	4611      	mov	r1, r2
    20e4:	4618      	mov	r0, r3
    20e6:	f7ff fd3a 	bl	1b5e <_StoreChar>
        break;
    20ea:	e072      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      }
      case 'd':
        v = va_arg(*pParamList, int);
    20ec:	9b03      	ldr	r3, [sp, #12]
    20ee:	681b      	ldr	r3, [r3, #0]
    20f0:	1d19      	adds	r1, r3, #4
    20f2:	9a03      	ldr	r2, [sp, #12]
    20f4:	6011      	str	r1, [r2, #0]
    20f6:	681b      	ldr	r3, [r3, #0]
    20f8:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
    20fa:	a816      	add	r0, sp, #88	; 0x58
    20fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    20fe:	9301      	str	r3, [sp, #4]
    2100:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    2102:	9300      	str	r3, [sp, #0]
    2104:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    2106:	220a      	movs	r2, #10
    2108:	9920      	ldr	r1, [sp, #128]	; 0x80
    210a:	f7ff fe15 	bl	1d38 <_PrintInt>
        break;
    210e:	e060      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      case 'u':
        v = va_arg(*pParamList, int);
    2110:	9b03      	ldr	r3, [sp, #12]
    2112:	681b      	ldr	r3, [r3, #0]
    2114:	1d19      	adds	r1, r3, #4
    2116:	9a03      	ldr	r2, [sp, #12]
    2118:	6011      	str	r1, [r2, #0]
    211a:	681b      	ldr	r3, [r3, #0]
    211c:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
    211e:	9920      	ldr	r1, [sp, #128]	; 0x80
    2120:	a816      	add	r0, sp, #88	; 0x58
    2122:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    2124:	9301      	str	r3, [sp, #4]
    2126:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    2128:	9300      	str	r3, [sp, #0]
    212a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    212c:	220a      	movs	r2, #10
    212e:	f7ff fd55 	bl	1bdc <_PrintUnsigned>
        break;
    2132:	e04e      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
    2134:	9b03      	ldr	r3, [sp, #12]
    2136:	681b      	ldr	r3, [r3, #0]
    2138:	1d19      	adds	r1, r3, #4
    213a:	9a03      	ldr	r2, [sp, #12]
    213c:	6011      	str	r1, [r2, #0]
    213e:	681b      	ldr	r3, [r3, #0]
    2140:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
    2142:	9920      	ldr	r1, [sp, #128]	; 0x80
    2144:	a816      	add	r0, sp, #88	; 0x58
    2146:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    2148:	9301      	str	r3, [sp, #4]
    214a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    214c:	9300      	str	r3, [sp, #0]
    214e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    2150:	2210      	movs	r2, #16
    2152:	f7ff fd43 	bl	1bdc <_PrintUnsigned>
        break;
    2156:	e03c      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
    2158:	9b03      	ldr	r3, [sp, #12]
    215a:	681b      	ldr	r3, [r3, #0]
    215c:	1d19      	adds	r1, r3, #4
    215e:	9a03      	ldr	r2, [sp, #12]
    2160:	6011      	str	r1, [r2, #0]
    2162:	681b      	ldr	r3, [r3, #0]
    2164:	931c      	str	r3, [sp, #112]	; 0x70
          if (s == NULL) {
    2166:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    2168:	2b00      	cmp	r3, #0
    216a:	d101      	bne.n	2170 <SEGGER_RTT_vprintf+0x2ec>
            s = "(NULL)";  // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
    216c:	4b2c      	ldr	r3, [pc, #176]	; (2220 <SEGGER_RTT_vprintf+0x39c>)
    216e:	931c      	str	r3, [sp, #112]	; 0x70
          }
          do {
            c = *s;
    2170:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    2172:	781b      	ldrb	r3, [r3, #0]
    2174:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
            s++;
    2178:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    217a:	3301      	adds	r3, #1
    217c:	931c      	str	r3, [sp, #112]	; 0x70
            if (c == '\0') {
    217e:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    2182:	2b00      	cmp	r3, #0
    2184:	d00a      	beq.n	219c <SEGGER_RTT_vprintf+0x318>
              break;
            }
           _StoreChar(&BufferDesc, c);
    2186:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
    218a:	ab16      	add	r3, sp, #88	; 0x58
    218c:	4611      	mov	r1, r2
    218e:	4618      	mov	r0, r3
    2190:	f7ff fce5 	bl	1b5e <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
    2194:	9b19      	ldr	r3, [sp, #100]	; 0x64
    2196:	2b00      	cmp	r3, #0
    2198:	daea      	bge.n	2170 <SEGGER_RTT_vprintf+0x2ec>
        }
        break;
    219a:	e01a      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
              break;
    219c:	bf00      	nop
        break;
    219e:	e018      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      case 'p':
        v = va_arg(*pParamList, int);
    21a0:	9b03      	ldr	r3, [sp, #12]
    21a2:	681b      	ldr	r3, [r3, #0]
    21a4:	1d19      	adds	r1, r3, #4
    21a6:	9a03      	ldr	r2, [sp, #12]
    21a8:	6011      	str	r1, [r2, #0]
    21aa:	681b      	ldr	r3, [r3, #0]
    21ac:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
    21ae:	9920      	ldr	r1, [sp, #128]	; 0x80
    21b0:	a816      	add	r0, sp, #88	; 0x58
    21b2:	2300      	movs	r3, #0
    21b4:	9301      	str	r3, [sp, #4]
    21b6:	2308      	movs	r3, #8
    21b8:	9300      	str	r3, [sp, #0]
    21ba:	2308      	movs	r3, #8
    21bc:	2210      	movs	r2, #16
    21be:	f7ff fd0d 	bl	1bdc <_PrintUnsigned>
        break;
    21c2:	e006      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      case '%':
        _StoreChar(&BufferDesc, '%');
    21c4:	ab16      	add	r3, sp, #88	; 0x58
    21c6:	2125      	movs	r1, #37	; 0x25
    21c8:	4618      	mov	r0, r3
    21ca:	f7ff fcc8 	bl	1b5e <_StoreChar>
        break;
    21ce:	e000      	b.n	21d2 <SEGGER_RTT_vprintf+0x34e>
      default:
        break;
    21d0:	bf00      	nop
      }
      sFormat++;
    21d2:	9b04      	ldr	r3, [sp, #16]
    21d4:	3301      	adds	r3, #1
    21d6:	9304      	str	r3, [sp, #16]
    21d8:	e006      	b.n	21e8 <SEGGER_RTT_vprintf+0x364>
    } else {
      _StoreChar(&BufferDesc, c);
    21da:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
    21de:	ab16      	add	r3, sp, #88	; 0x58
    21e0:	4611      	mov	r1, r2
    21e2:	4618      	mov	r0, r3
    21e4:	f7ff fcbb 	bl	1b5e <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
    21e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
    21ea:	2b00      	cmp	r3, #0
    21ec:	f6bf ae59 	bge.w	1ea2 <SEGGER_RTT_vprintf+0x1e>
    21f0:	e000      	b.n	21f4 <SEGGER_RTT_vprintf+0x370>
      break;
    21f2:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
    21f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
    21f6:	2b00      	cmp	r3, #0
    21f8:	dd0c      	ble.n	2214 <SEGGER_RTT_vprintf+0x390>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
    21fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
    21fc:	2b00      	cmp	r3, #0
    21fe:	d005      	beq.n	220c <SEGGER_RTT_vprintf+0x388>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
    2200:	9a18      	ldr	r2, [sp, #96]	; 0x60
    2202:	ab06      	add	r3, sp, #24
    2204:	4619      	mov	r1, r3
    2206:	9805      	ldr	r0, [sp, #20]
    2208:	f7ff fc7e 	bl	1b08 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
    220c:	9b19      	ldr	r3, [sp, #100]	; 0x64
    220e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    2210:	4413      	add	r3, r2
    2212:	9319      	str	r3, [sp, #100]	; 0x64
  }
  return BufferDesc.ReturnValue;
    2214:	9b19      	ldr	r3, [sp, #100]	; 0x64
}
    2216:	4618      	mov	r0, r3
    2218:	b023      	add	sp, #140	; 0x8c
    221a:	f85d fb04 	ldr.w	pc, [sp], #4
    221e:	bf00      	nop
    2220:	00019390 	.word	0x00019390

00002224 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
    2224:	b40e      	push	{r1, r2, r3}
    2226:	b500      	push	{lr}
    2228:	b084      	sub	sp, #16
    222a:	9001      	str	r0, [sp, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
    222c:	ab06      	add	r3, sp, #24
    222e:	9302      	str	r3, [sp, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
    2230:	ab02      	add	r3, sp, #8
    2232:	461a      	mov	r2, r3
    2234:	9905      	ldr	r1, [sp, #20]
    2236:	9801      	ldr	r0, [sp, #4]
    2238:	f7ff fe24 	bl	1e84 <SEGGER_RTT_vprintf>
    223c:	9003      	str	r0, [sp, #12]
  va_end(ParamList);
  return r;
    223e:	9b03      	ldr	r3, [sp, #12]
}
    2240:	4618      	mov	r0, r3
    2242:	b004      	add	sp, #16
    2244:	f85d eb04 	ldr.w	lr, [sp], #4
    2248:	b003      	add	sp, #12
    224a:	4770      	bx	lr

0000224c <MCU_clocks>:
 *  -SIRCDIV1_CLK -->8 Mhz
 *  -SIRCDIV2_CLK -->8 Mhz
 *  -SOSCDIV1_CLK  -->Disabled
 *  -SOSCDIV2_CLK  -->Disabled
 */
void MCU_clocks( void ) {
    224c:	b508      	push	{r3, lr}
    /*Init Mcu module, including internal PLL, reference to Mcu Config structure can 
    be found at Mcu_PBcfg.h and PLL defines at Mcu_Cfg.h*/
    Mcu_Init( &Mcu_Config );//Initializing MCU driver
    224e:	4805      	ldr	r0, [pc, #20]	; (2264 <MCU_clocks+0x18>)
    2250:	f004 fa18 	bl	6684 <Mcu_Init>
    Mcu_SetMode( Run_mode );//MCU on run mode.
    2254:	2000      	movs	r0, #0
    2256:	f004 fac9 	bl	67ec <Mcu_SetMode>
    Mcu_InitClock( Clocks_conf_0 );//Executing clock configurations established in container.
    225a:	2000      	movs	r0, #0
    225c:	f004 fa90 	bl	6780 <Mcu_InitClock>

    //Configuring Pll clock.
    /*while ( Mcu_GetPllStatus() != MCU_PLL_LOCKED );//Waiting until PLL is locked.
    Mcu_DistributePllClock();//Executing pll clock configuration established in container.*/
}
    2260:	bf00      	nop
    2262:	bd08      	pop	{r3, pc}
    2264:	0001a4b8 	.word	0x0001a4b8

00002268 <EcuM_Init>:
 * @brief This function initialices the microcontroller and the peripherals
 * 
 * 
 */
void EcuM_Init( void )
{   
    2268:	b508      	push	{r3, lr}
    MCU_clocks();
    226a:	f7ff ffef 	bl	224c <MCU_clocks>
    OsIf_Init( NULL_PTR );  //Init Osif timer.
    226e:	2000      	movs	r0, #0
    2270:	f000 fbb1 	bl	29d6 <OsIf_Init>
    Platform_Init( NULL_PTR );  //Init platform driver and configuration.
    2274:	2000      	movs	r0, #0
    2276:	f000 fa51 	bl	271c <Platform_Init>
    Port_Init( &Port_Config );  //Init port driver and configuration.
    227a:	480a      	ldr	r0, [pc, #40]	; (22a4 <EcuM_Init+0x3c>)
    227c:	f004 fe9a 	bl	6fb4 <Port_Init>
    Adc_Init( &Adc_Config );    //Init Adc driver and configuration.
    2280:	4809      	ldr	r0, [pc, #36]	; (22a8 <EcuM_Init+0x40>)
    2282:	f007 fd29 	bl	9cd8 <Adc_Init>
    Pwm_Init( &Pwm_Config );    //Init Pwm driver and configuration.
    2286:	4809      	ldr	r0, [pc, #36]	; (22ac <EcuM_Init+0x44>)
    2288:	f00e fce6 	bl	10c58 <Pwm_Init>
    
    //Configuring interleave for PTB1 and PTB13.
    Port_Ci_Port_Ip_SetMuxModeSel( IP_PORTB, 1, PORT_MUX_ADC_INTERLEAVE );
    228c:	2208      	movs	r2, #8
    228e:	2101      	movs	r1, #1
    2290:	4807      	ldr	r0, [pc, #28]	; (22b0 <EcuM_Init+0x48>)
    2292:	f005 f91b 	bl	74cc <Port_Ci_Port_Ip_SetMuxModeSel>
    Port_Ci_Port_Ip_SetMuxModeSel( IP_PORTB, 13, PORT_MUX_ADC_INTERLEAVE );
    2296:	2208      	movs	r2, #8
    2298:	210d      	movs	r1, #13
    229a:	4805      	ldr	r0, [pc, #20]	; (22b0 <EcuM_Init+0x48>)
    229c:	f005 f916 	bl	74cc <Port_Ci_Port_Ip_SetMuxModeSel>
}
    22a0:	bf00      	nop
    22a2:	bd08      	pop	{r3, pc}
    22a4:	0001a970 	.word	0x0001a970
    22a8:	00019d44 	.word	0x00019d44
    22ac:	0001a9e0 	.word	0x0001a9e0
    22b0:	4004a000 	.word	0x4004a000

000022b4 <memcpy>:
    22b4:	440a      	add	r2, r1
    22b6:	4291      	cmp	r1, r2
    22b8:	f100 33ff 	add.w	r3, r0, #4294967295
    22bc:	d100      	bne.n	22c0 <memcpy+0xc>
    22be:	4770      	bx	lr
    22c0:	b510      	push	{r4, lr}
    22c2:	f811 4b01 	ldrb.w	r4, [r1], #1
    22c6:	f803 4f01 	strb.w	r4, [r3, #1]!
    22ca:	4291      	cmp	r1, r2
    22cc:	d1f9      	bne.n	22c2 <memcpy+0xe>
    22ce:	bd10      	pop	{r4, pc}

000022d0 <memset>:
    22d0:	4402      	add	r2, r0
    22d2:	4603      	mov	r3, r0
    22d4:	4293      	cmp	r3, r2
    22d6:	d100      	bne.n	22da <memset+0xa>
    22d8:	4770      	bx	lr
    22da:	f803 1b01 	strb.w	r1, [r3], #1
    22de:	e7f9      	b.n	22d4 <memset+0x4>

000022e0 <IntCtrl_Ip_InstallHandlerPrivileged>:
#endif

void IntCtrl_Ip_InstallHandlerPrivileged(IRQn_Type eIrqNumber,
                               const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                               IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
    22e0:	b500      	push	{lr}
    22e2:	b087      	sub	sp, #28
    22e4:	9003      	str	r0, [sp, #12]
    22e6:	9102      	str	r1, [sp, #8]
    22e8:	9201      	str	r2, [sp, #4]
#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    /* Check IRQ number - dev_irqNumber is used to avoid compiler warning */
    sint32 dev_irqNumber = (sint32)eIrqNumber;
    22ea:	9b03      	ldr	r3, [sp, #12]
    22ec:	9305      	str	r3, [sp, #20]
    DevAssert((sint32)INT_CTRL_IP_IRQ_MIN <= dev_irqNumber);
    22ee:	9b05      	ldr	r3, [sp, #20]
    22f0:	43db      	mvns	r3, r3
    22f2:	0fdb      	lsrs	r3, r3, #31
    22f4:	b2db      	uxtb	r3, r3
    22f6:	4618      	mov	r0, r3
    22f8:	f7fe faea 	bl	8d0 <DevAssert>
    DevAssert(dev_irqNumber <= (sint32)INT_CTRL_IP_IRQ_MAX);
    22fc:	9b05      	ldr	r3, [sp, #20]
    22fe:	2b7a      	cmp	r3, #122	; 0x7a
    2300:	bfd4      	ite	le
    2302:	2301      	movle	r3, #1
    2304:	2300      	movgt	r3, #0
    2306:	b2db      	uxtb	r3, r3
    2308:	4618      	mov	r0, r3
    230a:	f7fe fae1 	bl	8d0 <DevAssert>
#if (MCAL_PLATFORM_ARM == MCAL_ARM_MARCH)
#if defined(S32K3XX) || defined(SAF85) || defined(S32R41)
    DevAssert(S32_SCB->VTOR >= (uint32)__RAM_INTERRUPT_START);
#else
    DevAssert(S32_SCB->VTOR >= (uint32)__INT_SRAM_START);
    230e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    2312:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
    2316:	4a14      	ldr	r2, [pc, #80]	; (2368 <IntCtrl_Ip_InstallHandlerPrivileged+0x88>)
    2318:	4293      	cmp	r3, r2
    231a:	bf2c      	ite	cs
    231c:	2301      	movcs	r3, #1
    231e:	2300      	movcc	r3, #0
    2320:	b2db      	uxtb	r3, r3
    2322:	4618      	mov	r0, r3
    2324:	f7fe fad4 	bl	8d0 <DevAssert>

    /* Set handler into vector table */
    pVectorRam[((sint32)eIrqNumber)] = pfNewHandler;
    OsIf_ResumeAllInterrupts();
#else
    IntCtrl_Ip_IrqHandlerType *pVectorRam = (IntCtrl_Ip_IrqHandlerType *)S32_SCB->VTOR;
    2328:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    232c:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
    2330:	9304      	str	r3, [sp, #16]

    /* Save the former handler pointer */
    if (pfOldHandler != NULL_PTR)
    2332:	9b01      	ldr	r3, [sp, #4]
    2334:	2b00      	cmp	r3, #0
    2336:	d007      	beq.n	2348 <IntCtrl_Ip_InstallHandlerPrivileged+0x68>
    {
        *pfOldHandler = (IntCtrl_Ip_IrqHandlerType)pVectorRam[((sint32)eIrqNumber) + 16];
    2338:	9b03      	ldr	r3, [sp, #12]
    233a:	3310      	adds	r3, #16
    233c:	009b      	lsls	r3, r3, #2
    233e:	9a04      	ldr	r2, [sp, #16]
    2340:	4413      	add	r3, r2
    2342:	681a      	ldr	r2, [r3, #0]
    2344:	9b01      	ldr	r3, [sp, #4]
    2346:	601a      	str	r2, [r3, #0]
    }

    /* Set handler into vector table */
    pVectorRam[((sint32)eIrqNumber) + 16] = pfNewHandler;
    2348:	9b03      	ldr	r3, [sp, #12]
    234a:	3310      	adds	r3, #16
    234c:	009b      	lsls	r3, r3, #2
    234e:	9a04      	ldr	r2, [sp, #16]
    2350:	4413      	add	r3, r2
    2352:	9a02      	ldr	r2, [sp, #8]
    2354:	601a      	str	r2, [r3, #0]
    S32_SCB->ICIALLU = 0UL;
#endif
    
#endif /* (INT_CTRL_IP_CORTEXR == STD_ON) || (INT_CTRL_IP_CORTEXA == STD_ON) */
/*LDRA_NOANALYSIS*/
    MCAL_INSTRUCTION_SYNC_BARRIER();
    2356:	f3bf 8f6f 	isb	sy
    MCAL_DATA_SYNC_BARRIER();
    235a:	f3bf 8f4f 	dsb	sy
/*LDRA_ANALYSIS*/    
}
    235e:	bf00      	nop
    2360:	b007      	add	sp, #28
    2362:	f85d fb04 	ldr.w	pc, [sp], #4
    2366:	bf00      	nop
    2368:	1fff8000 	.word	0x1fff8000

0000236c <IntCtrl_Ip_EnableIrqPrivileged>:

void IntCtrl_Ip_EnableIrqPrivileged(IRQn_Type eIrqNumber)
{
    236c:	b500      	push	{lr}
    236e:	b083      	sub	sp, #12
    2370:	9001      	str	r0, [sp, #4]

#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    /* Check IRQ number - dev_irqNumber is used to avoid compiler warning */
    DevAssert(0 <= (sint32)eIrqNumber);
    2372:	9b01      	ldr	r3, [sp, #4]
    2374:	43db      	mvns	r3, r3
    2376:	0fdb      	lsrs	r3, r3, #31
    2378:	b2db      	uxtb	r3, r3
    237a:	4618      	mov	r0, r3
    237c:	f7fe faa8 	bl	8d0 <DevAssert>
    DevAssert((sint32)eIrqNumber <= (sint32)INT_CTRL_IP_IRQ_MAX);
    2380:	9b01      	ldr	r3, [sp, #4]
    2382:	2b7a      	cmp	r3, #122	; 0x7a
    2384:	bfd4      	ite	le
    2386:	2301      	movle	r3, #1
    2388:	2300      	movgt	r3, #0
    238a:	b2db      	uxtb	r3, r3
    238c:	4618      	mov	r0, r3
    238e:	f7fe fa9f 	bl	8d0 <DevAssert>
    {
        S32_GICD->GICD_ISENABLER[((uint32)(eIrqNumber) >> 5U) - 1U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    }
#endif
#else
    S32_NVIC->ISER[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    2392:	9b01      	ldr	r3, [sp, #4]
    2394:	f003 021f 	and.w	r2, r3, #31
    2398:	4905      	ldr	r1, [pc, #20]	; (23b0 <IntCtrl_Ip_EnableIrqPrivileged+0x44>)
    239a:	9b01      	ldr	r3, [sp, #4]
    239c:	095b      	lsrs	r3, r3, #5
    239e:	2001      	movs	r0, #1
    23a0:	fa00 f202 	lsl.w	r2, r0, r2
    23a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
}
    23a8:	bf00      	nop
    23aa:	b003      	add	sp, #12
    23ac:	f85d fb04 	ldr.w	pc, [sp], #4
    23b0:	e000e100 	.word	0xe000e100

000023b4 <IntCtrl_Ip_DisableIrqPrivileged>:

void IntCtrl_Ip_DisableIrqPrivileged(IRQn_Type eIrqNumber)
{
    23b4:	b500      	push	{lr}
    23b6:	b083      	sub	sp, #12
    23b8:	9001      	str	r0, [sp, #4]
#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    /* Check IRQ number - dev_irqNumber is used to avoid compiler warning */
    DevAssert(0 <= (sint32)eIrqNumber);
    23ba:	9b01      	ldr	r3, [sp, #4]
    23bc:	43db      	mvns	r3, r3
    23be:	0fdb      	lsrs	r3, r3, #31
    23c0:	b2db      	uxtb	r3, r3
    23c2:	4618      	mov	r0, r3
    23c4:	f7fe fa84 	bl	8d0 <DevAssert>
    DevAssert((sint32)eIrqNumber <= (sint32)INT_CTRL_IP_IRQ_MAX);
    23c8:	9b01      	ldr	r3, [sp, #4]
    23ca:	2b7a      	cmp	r3, #122	; 0x7a
    23cc:	bfd4      	ite	le
    23ce:	2301      	movle	r3, #1
    23d0:	2300      	movgt	r3, #0
    23d2:	b2db      	uxtb	r3, r3
    23d4:	4618      	mov	r0, r3
    23d6:	f7fe fa7b 	bl	8d0 <DevAssert>
    {
        S32_GICD->GICD_ICENABLER[((uint32)(eIrqNumber) >> 5U) - 1U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    }
#endif
#else
    S32_NVIC->ICER[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    23da:	9b01      	ldr	r3, [sp, #4]
    23dc:	f003 021f 	and.w	r2, r3, #31
    23e0:	4906      	ldr	r1, [pc, #24]	; (23fc <IntCtrl_Ip_DisableIrqPrivileged+0x48>)
    23e2:	9b01      	ldr	r3, [sp, #4]
    23e4:	095b      	lsrs	r3, r3, #5
    23e6:	2001      	movs	r0, #1
    23e8:	fa00 f202 	lsl.w	r2, r0, r2
    23ec:	3320      	adds	r3, #32
    23ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
}
    23f2:	bf00      	nop
    23f4:	b003      	add	sp, #12
    23f6:	f85d fb04 	ldr.w	pc, [sp], #4
    23fa:	bf00      	nop
    23fc:	e000e100 	.word	0xe000e100

00002400 <IntCtrl_Ip_SetPriorityPrivileged>:

void IntCtrl_Ip_SetPriorityPrivileged(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    2400:	b500      	push	{lr}
    2402:	b085      	sub	sp, #20
    2404:	9001      	str	r0, [sp, #4]
    2406:	460b      	mov	r3, r1
    2408:	f88d 3003 	strb.w	r3, [sp, #3]

#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)

    /* Check IRQ number and priority - dev_irqNumber is used to avoid compiler warning */
    DevAssert((sint32)INT_CTRL_IP_IRQ_MIN <= (sint32)eIrqNumber);
    240c:	9b01      	ldr	r3, [sp, #4]
    240e:	43db      	mvns	r3, r3
    2410:	0fdb      	lsrs	r3, r3, #31
    2412:	b2db      	uxtb	r3, r3
    2414:	4618      	mov	r0, r3
    2416:	f7fe fa5b 	bl	8d0 <DevAssert>
    DevAssert((sint32)eIrqNumber <= (sint32)INT_CTRL_IP_IRQ_MAX);
    241a:	9b01      	ldr	r3, [sp, #4]
    241c:	2b7a      	cmp	r3, #122	; 0x7a
    241e:	bfd4      	ite	le
    2420:	2301      	movle	r3, #1
    2422:	2300      	movgt	r3, #0
    2424:	b2db      	uxtb	r3, r3
    2426:	4618      	mov	r0, r3
    2428:	f7fe fa52 	bl	8d0 <DevAssert>
#if (INT_CTRL_IP_CORTEXM == STD_ON)
    DevAssert(u8Priority < (uint8)(1U << INT_CTRL_IP_NVIC_PRIO_BITS));
    242c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2430:	2b0f      	cmp	r3, #15
    2432:	bf94      	ite	ls
    2434:	2301      	movls	r3, #1
    2436:	2300      	movhi	r3, #0
    2438:	b2db      	uxtb	r3, r3
    243a:	4618      	mov	r0, r3
    243c:	f7fe fa48 	bl	8d0 <DevAssert>
#endif

#endif /* (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON) */

#if (INT_CTRL_IP_CORTEXM == STD_ON)
    uint8 shift = (uint8) (8U - INT_CTRL_IP_NVIC_PRIO_BITS);
    2440:	2304      	movs	r3, #4
    2442:	f88d 300f 	strb.w	r3, [sp, #15]
    #if (INT_CTRL_IP_CORTEXM0PLUS == STD_OFF)
        /* Set Priority for device specific Interrupts */
        S32_NVIC->IP[(uint32)(eIrqNumber)] = (uint8)((((uint32)u8Priority) << shift) & 0xFFUL);
    2446:	f89d 2003 	ldrb.w	r2, [sp, #3]
    244a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    244e:	fa02 f103 	lsl.w	r1, r2, r3
    2452:	4a05      	ldr	r2, [pc, #20]	; (2468 <IntCtrl_Ip_SetPriorityPrivileged+0x68>)
    2454:	9b01      	ldr	r3, [sp, #4]
    2456:	b2c9      	uxtb	r1, r1
    2458:	4413      	add	r3, r2
    245a:	460a      	mov	r2, r1
    245c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
            IP_GIC500->GICD.IPRIORITYR[iprVectorId] &= ~(0xFFUL << priByteShift);
            IP_GIC500->GICD.IPRIORITYR[iprVectorId] |= ((uint32)(((((uint32)u8Priority) << shift_gic)) & 0xFFUL)) << priByteShift;
        }
    #endif
#endif
}
    2460:	bf00      	nop
    2462:	b005      	add	sp, #20
    2464:	f85d fb04 	ldr.w	pc, [sp], #4
    2468:	e000e100 	.word	0xe000e100

0000246c <IntCtrl_Ip_GetPriorityPrivileged>:

uint8 IntCtrl_Ip_GetPriorityPrivileged(IRQn_Type eIrqNumber)
{
    246c:	b500      	push	{lr}
    246e:	b085      	sub	sp, #20
    2470:	9001      	str	r0, [sp, #4]
#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)

    /* Check IRQ number */
    DevAssert(INT_CTRL_IP_IRQ_MIN <= eIrqNumber);
    2472:	9b01      	ldr	r3, [sp, #4]
    2474:	43db      	mvns	r3, r3
    2476:	0fdb      	lsrs	r3, r3, #31
    2478:	b2db      	uxtb	r3, r3
    247a:	4618      	mov	r0, r3
    247c:	f7fe fa28 	bl	8d0 <DevAssert>
    DevAssert((sint32)eIrqNumber <= (sint32)INT_CTRL_IP_IRQ_MAX);
    2480:	9b01      	ldr	r3, [sp, #4]
    2482:	2b7a      	cmp	r3, #122	; 0x7a
    2484:	bfd4      	ite	le
    2486:	2301      	movle	r3, #1
    2488:	2300      	movgt	r3, #0
    248a:	b2db      	uxtb	r3, r3
    248c:	4618      	mov	r0, r3
    248e:	f7fe fa1f 	bl	8d0 <DevAssert>

    uint8 priority;


#if (INT_CTRL_IP_CORTEXM == STD_ON)
    uint8 shift = (uint8)(8U - INT_CTRL_IP_NVIC_PRIO_BITS);
    2492:	2304      	movs	r3, #4
    2494:	f88d 300f 	strb.w	r3, [sp, #15]
    #if (INT_CTRL_IP_CORTEXM0PLUS == STD_OFF)
        /* Get Priority for device specific Interrupts  */
        priority = (uint8)(S32_NVIC->IP[(uint32)(eIrqNumber)] >> shift);
    2498:	4a09      	ldr	r2, [pc, #36]	; (24c0 <IntCtrl_Ip_GetPriorityPrivileged+0x54>)
    249a:	9b01      	ldr	r3, [sp, #4]
    249c:	4413      	add	r3, r2
    249e:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
    24a2:	b2db      	uxtb	r3, r3
    24a4:	461a      	mov	r2, r3
    24a6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    24aa:	fa42 f303 	asr.w	r3, r2, r3
    24ae:	f88d 300e 	strb.w	r3, [sp, #14]
            uint8 priByteShift = (uint8)((((uint8)(eIrqNumber)) & 0x3U) << 3U);
            priority = ((uint8)(IP_GIC500->GICD.IPRIORITYR[iprVectorId] >> priByteShift)) >> shift_gic;
        }
    #endif
#endif
    return priority;
    24b2:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    24b6:	4618      	mov	r0, r3
    24b8:	b005      	add	sp, #20
    24ba:	f85d fb04 	ldr.w	pc, [sp], #4
    24be:	bf00      	nop
    24c0:	e000e100 	.word	0xe000e100

000024c4 <IntCtrl_Ip_ClearPendingPrivileged>:

void IntCtrl_Ip_ClearPendingPrivileged(IRQn_Type eIrqNumber)
{
    24c4:	b500      	push	{lr}
    24c6:	b083      	sub	sp, #12
    24c8:	9001      	str	r0, [sp, #4]

#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    /* Check IRQ number */
    DevAssert(0 <= (sint32)eIrqNumber);
    24ca:	9b01      	ldr	r3, [sp, #4]
    24cc:	43db      	mvns	r3, r3
    24ce:	0fdb      	lsrs	r3, r3, #31
    24d0:	b2db      	uxtb	r3, r3
    24d2:	4618      	mov	r0, r3
    24d4:	f7fe f9fc 	bl	8d0 <DevAssert>
    DevAssert((sint32)eIrqNumber <= (sint32)INT_CTRL_IP_IRQ_MAX);
    24d8:	9b01      	ldr	r3, [sp, #4]
    24da:	2b7a      	cmp	r3, #122	; 0x7a
    24dc:	bfd4      	ite	le
    24de:	2301      	movle	r3, #1
    24e0:	2300      	movgt	r3, #0
    24e2:	b2db      	uxtb	r3, r3
    24e4:	4618      	mov	r0, r3
    24e6:	f7fe f9f3 	bl	8d0 <DevAssert>
    }
#endif

#else
    /* Clear Pending Interrupt */
    S32_NVIC->ICPR[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    24ea:	9b01      	ldr	r3, [sp, #4]
    24ec:	f003 021f 	and.w	r2, r3, #31
    24f0:	4906      	ldr	r1, [pc, #24]	; (250c <IntCtrl_Ip_ClearPendingPrivileged+0x48>)
    24f2:	9b01      	ldr	r3, [sp, #4]
    24f4:	095b      	lsrs	r3, r3, #5
    24f6:	2001      	movs	r0, #1
    24f8:	fa00 f202 	lsl.w	r2, r0, r2
    24fc:	3360      	adds	r3, #96	; 0x60
    24fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
    2502:	bf00      	nop
    2504:	b003      	add	sp, #12
    2506:	f85d fb04 	ldr.w	pc, [sp], #4
    250a:	bf00      	nop
    250c:	e000e100 	.word	0xe000e100

00002510 <IntCtrl_Ip_Init>:
 * @internal
 * @brief         Initializes the configured interrupts at interrupt controller level.
 * @implements    IntCtrl_Ip_Init_Activity
 */
IntCtrl_Ip_StatusType IntCtrl_Ip_Init(const IntCtrl_Ip_CtrlConfigType *pIntCtrlCtrlConfig)
{
    2510:	b500      	push	{lr}
    2512:	b085      	sub	sp, #20
    2514:	9001      	str	r0, [sp, #4]
#if (INT_CTRL_IP_ENABLE_VTOR_CONFIG == STD_ON)
    S32_SCB->VTOR = pIntCtrlCtrlConfig->u32VectorTableAddress;
#endif

#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(pIntCtrlCtrlConfig != NULL_PTR);
    2516:	9b01      	ldr	r3, [sp, #4]
    2518:	2b00      	cmp	r3, #0
    251a:	bf14      	ite	ne
    251c:	2301      	movne	r3, #1
    251e:	2300      	moveq	r3, #0
    2520:	b2db      	uxtb	r3, r3
    2522:	4618      	mov	r0, r3
    2524:	f7fe f9d4 	bl	8d0 <DevAssert>
    DevAssert(pIntCtrlCtrlConfig->u32ConfigIrqCount <= INT_CTRL_IP_IRQ_COUNT);
    2528:	9b01      	ldr	r3, [sp, #4]
    252a:	681b      	ldr	r3, [r3, #0]
    252c:	2b59      	cmp	r3, #89	; 0x59
    252e:	bf94      	ite	ls
    2530:	2301      	movls	r3, #1
    2532:	2300      	movhi	r3, #0
    2534:	b2db      	uxtb	r3, r3
    2536:	4618      	mov	r0, r3
    2538:	f7fe f9ca 	bl	8d0 <DevAssert>
#endif
    uint32 irqIdx;
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    253c:	2300      	movs	r3, #0
    253e:	9303      	str	r3, [sp, #12]
    2540:	e05d      	b.n	25fe <IntCtrl_Ip_Init+0xee>
    {
        IntCtrl_Ip_ClearPending(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    2542:	9b01      	ldr	r3, [sp, #4]
    2544:	6859      	ldr	r1, [r3, #4]
    2546:	9a03      	ldr	r2, [sp, #12]
    2548:	4613      	mov	r3, r2
    254a:	005b      	lsls	r3, r3, #1
    254c:	4413      	add	r3, r2
    254e:	009b      	lsls	r3, r3, #2
    2550:	440b      	add	r3, r1
    2552:	681b      	ldr	r3, [r3, #0]
    2554:	4618      	mov	r0, r3
    2556:	f000 f899 	bl	268c <IntCtrl_Ip_ClearPending>
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    255a:	9b01      	ldr	r3, [sp, #4]
    255c:	6859      	ldr	r1, [r3, #4]
    255e:	9a03      	ldr	r2, [sp, #12]
    2560:	4613      	mov	r3, r2
    2562:	005b      	lsls	r3, r3, #1
    2564:	4413      	add	r3, r2
    2566:	009b      	lsls	r3, r3, #2
    2568:	440b      	add	r3, r1
    256a:	6818      	ldr	r0, [r3, #0]
                               pIntCtrlCtrlConfig->aIrqConfig[irqIdx].u8IrqPriority);
    256c:	9b01      	ldr	r3, [sp, #4]
    256e:	6859      	ldr	r1, [r3, #4]
    2570:	9a03      	ldr	r2, [sp, #12]
    2572:	4613      	mov	r3, r2
    2574:	005b      	lsls	r3, r3, #1
    2576:	4413      	add	r3, r2
    2578:	009b      	lsls	r3, r3, #2
    257a:	440b      	add	r3, r1
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    257c:	795b      	ldrb	r3, [r3, #5]
    257e:	4619      	mov	r1, r3
    2580:	f000 f869 	bl	2656 <IntCtrl_Ip_SetPriority>

        /* Install the configured handler */
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    2584:	9b01      	ldr	r3, [sp, #4]
    2586:	6859      	ldr	r1, [r3, #4]
    2588:	9a03      	ldr	r2, [sp, #12]
    258a:	4613      	mov	r3, r2
    258c:	005b      	lsls	r3, r3, #1
    258e:	4413      	add	r3, r2
    2590:	009b      	lsls	r3, r3, #2
    2592:	440b      	add	r3, r1
    2594:	6818      	ldr	r0, [r3, #0]
                                  pIntCtrlCtrlConfig->aIrqConfig[irqIdx].pfHandler,
    2596:	9b01      	ldr	r3, [sp, #4]
    2598:	6859      	ldr	r1, [r3, #4]
    259a:	9a03      	ldr	r2, [sp, #12]
    259c:	4613      	mov	r3, r2
    259e:	005b      	lsls	r3, r3, #1
    25a0:	4413      	add	r3, r2
    25a2:	009b      	lsls	r3, r3, #2
    25a4:	440b      	add	r3, r1
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    25a6:	689b      	ldr	r3, [r3, #8]
    25a8:	2200      	movs	r2, #0
    25aa:	4619      	mov	r1, r3
    25ac:	f000 f831 	bl	2612 <IntCtrl_Ip_InstallHandler>
                                  NULL_PTR);

        if (pIntCtrlCtrlConfig->aIrqConfig[irqIdx].bIrqEnabled)
    25b0:	9b01      	ldr	r3, [sp, #4]
    25b2:	6859      	ldr	r1, [r3, #4]
    25b4:	9a03      	ldr	r2, [sp, #12]
    25b6:	4613      	mov	r3, r2
    25b8:	005b      	lsls	r3, r3, #1
    25ba:	4413      	add	r3, r2
    25bc:	009b      	lsls	r3, r3, #2
    25be:	440b      	add	r3, r1
    25c0:	791b      	ldrb	r3, [r3, #4]
    25c2:	2b00      	cmp	r3, #0
    25c4:	d00c      	beq.n	25e0 <IntCtrl_Ip_Init+0xd0>
        {
            IntCtrl_Ip_EnableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    25c6:	9b01      	ldr	r3, [sp, #4]
    25c8:	6859      	ldr	r1, [r3, #4]
    25ca:	9a03      	ldr	r2, [sp, #12]
    25cc:	4613      	mov	r3, r2
    25ce:	005b      	lsls	r3, r3, #1
    25d0:	4413      	add	r3, r2
    25d2:	009b      	lsls	r3, r3, #2
    25d4:	440b      	add	r3, r1
    25d6:	681b      	ldr	r3, [r3, #0]
    25d8:	4618      	mov	r0, r3
    25da:	f000 f828 	bl	262e <IntCtrl_Ip_EnableIrq>
    25de:	e00b      	b.n	25f8 <IntCtrl_Ip_Init+0xe8>
        }
        else
        {
            IntCtrl_Ip_DisableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    25e0:	9b01      	ldr	r3, [sp, #4]
    25e2:	6859      	ldr	r1, [r3, #4]
    25e4:	9a03      	ldr	r2, [sp, #12]
    25e6:	4613      	mov	r3, r2
    25e8:	005b      	lsls	r3, r3, #1
    25ea:	4413      	add	r3, r2
    25ec:	009b      	lsls	r3, r3, #2
    25ee:	440b      	add	r3, r1
    25f0:	681b      	ldr	r3, [r3, #0]
    25f2:	4618      	mov	r0, r3
    25f4:	f000 f825 	bl	2642 <IntCtrl_Ip_DisableIrq>
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    25f8:	9b03      	ldr	r3, [sp, #12]
    25fa:	3301      	adds	r3, #1
    25fc:	9303      	str	r3, [sp, #12]
    25fe:	9b01      	ldr	r3, [sp, #4]
    2600:	681b      	ldr	r3, [r3, #0]
    2602:	9a03      	ldr	r2, [sp, #12]
    2604:	429a      	cmp	r2, r3
    2606:	d39c      	bcc.n	2542 <IntCtrl_Ip_Init+0x32>
        }
    }

    return INTCTRL_IP_STATUS_SUCCESS;
    2608:	2300      	movs	r3, #0
}
    260a:	4618      	mov	r0, r3
    260c:	b005      	add	sp, #20
    260e:	f85d fb04 	ldr.w	pc, [sp], #4

00002612 <IntCtrl_Ip_InstallHandler>:
 * @implements    IntCtrl_Ip_InstallHandler_Activity
 */
void IntCtrl_Ip_InstallHandler(IRQn_Type eIrqNumber,
                               const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                               IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
    2612:	b500      	push	{lr}
    2614:	b085      	sub	sp, #20
    2616:	9003      	str	r0, [sp, #12]
    2618:	9102      	str	r1, [sp, #8]
    261a:	9201      	str	r2, [sp, #4]
    Call_IntCtrl_Ip_InstallHandlerPrivileged(eIrqNumber,pfNewHandler,pfOldHandler);
    261c:	9a01      	ldr	r2, [sp, #4]
    261e:	9902      	ldr	r1, [sp, #8]
    2620:	9803      	ldr	r0, [sp, #12]
    2622:	f7ff fe5d 	bl	22e0 <IntCtrl_Ip_InstallHandlerPrivileged>
}
    2626:	bf00      	nop
    2628:	b005      	add	sp, #20
    262a:	f85d fb04 	ldr.w	pc, [sp], #4

0000262e <IntCtrl_Ip_EnableIrq>:
 * @internal
 * @brief         Enables an interrupt request.
 * @implements    IntCtrl_Ip_EnableIrq_Activity
 */
void IntCtrl_Ip_EnableIrq(IRQn_Type eIrqNumber)
{
    262e:	b500      	push	{lr}
    2630:	b083      	sub	sp, #12
    2632:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_EnableIrqPrivileged(eIrqNumber);
    2634:	9801      	ldr	r0, [sp, #4]
    2636:	f7ff fe99 	bl	236c <IntCtrl_Ip_EnableIrqPrivileged>
}
    263a:	bf00      	nop
    263c:	b003      	add	sp, #12
    263e:	f85d fb04 	ldr.w	pc, [sp], #4

00002642 <IntCtrl_Ip_DisableIrq>:
 * @internal
 * @brief         Disables an interrupt request.
 * @implements    IntCtrl_Ip_DisableIrq_Activity
 */
void IntCtrl_Ip_DisableIrq(IRQn_Type eIrqNumber)
{
    2642:	b500      	push	{lr}
    2644:	b083      	sub	sp, #12
    2646:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_DisableIrqPrivileged(eIrqNumber);
    2648:	9801      	ldr	r0, [sp, #4]
    264a:	f7ff feb3 	bl	23b4 <IntCtrl_Ip_DisableIrqPrivileged>
}
    264e:	bf00      	nop
    2650:	b003      	add	sp, #12
    2652:	f85d fb04 	ldr.w	pc, [sp], #4

00002656 <IntCtrl_Ip_SetPriority>:
 * @internal
 * @brief         Sets the priority for an interrupt request.
 * @implements    IntCtrl_Ip_SetPriority_Activity
 */
void IntCtrl_Ip_SetPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    2656:	b500      	push	{lr}
    2658:	b083      	sub	sp, #12
    265a:	9001      	str	r0, [sp, #4]
    265c:	460b      	mov	r3, r1
    265e:	f88d 3003 	strb.w	r3, [sp, #3]
    Call_IntCtrl_Ip_SetPriorityPrivileged(eIrqNumber,u8Priority);
    2662:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2666:	4619      	mov	r1, r3
    2668:	9801      	ldr	r0, [sp, #4]
    266a:	f7ff fec9 	bl	2400 <IntCtrl_Ip_SetPriorityPrivileged>
}
    266e:	bf00      	nop
    2670:	b003      	add	sp, #12
    2672:	f85d fb04 	ldr.w	pc, [sp], #4

00002676 <IntCtrl_Ip_GetPriority>:
 * @internal
 * @brief         Gets the priority for an interrupt request.
 * @implements    IntCtrl_Ip_GetPriority_Activity
 */
uint8 IntCtrl_Ip_GetPriority(IRQn_Type eIrqNumber)
{
    2676:	b500      	push	{lr}
    2678:	b083      	sub	sp, #12
    267a:	9001      	str	r0, [sp, #4]
    return (uint8)Call_IntCtrl_Ip_GetPriorityPrivileged(eIrqNumber);
    267c:	9801      	ldr	r0, [sp, #4]
    267e:	f7ff fef5 	bl	246c <IntCtrl_Ip_GetPriorityPrivileged>
    2682:	4603      	mov	r3, r0
}
    2684:	4618      	mov	r0, r3
    2686:	b003      	add	sp, #12
    2688:	f85d fb04 	ldr.w	pc, [sp], #4

0000268c <IntCtrl_Ip_ClearPending>:
 * @internal
 * @brief         Clears the pending flag for an interrupt request.
 * @implements    IntCtrl_Ip_ClearPending_Activity
 */
void IntCtrl_Ip_ClearPending(IRQn_Type eIrqNumber)
{
    268c:	b500      	push	{lr}
    268e:	b083      	sub	sp, #12
    2690:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_ClearPendingPrivileged(eIrqNumber);
    2692:	9801      	ldr	r0, [sp, #4]
    2694:	f7ff ff16 	bl	24c4 <IntCtrl_Ip_ClearPendingPrivileged>
}
    2698:	bf00      	nop
    269a:	b003      	add	sp, #12
    269c:	f85d fb04 	ldr.w	pc, [sp], #4

000026a0 <Platform_Ipw_SetIrq>:
/**
 * @internal
 * @brief         Enables/disables an interrupt by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_SetIrq(IRQn_Type eIrqNumber, boolean bEnable)
{
    26a0:	b500      	push	{lr}
    26a2:	b083      	sub	sp, #12
    26a4:	9001      	str	r0, [sp, #4]
    26a6:	460b      	mov	r3, r1
    26a8:	f88d 3003 	strb.w	r3, [sp, #3]
    if (bEnable)
    26ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
    26b0:	2b00      	cmp	r3, #0
    26b2:	d003      	beq.n	26bc <Platform_Ipw_SetIrq+0x1c>
    {
        IntCtrl_Ip_EnableIrq(eIrqNumber);
    26b4:	9801      	ldr	r0, [sp, #4]
    26b6:	f7ff ffba 	bl	262e <IntCtrl_Ip_EnableIrq>
    }
    else
    {
        IntCtrl_Ip_DisableIrq(eIrqNumber);
    }
}
    26ba:	e002      	b.n	26c2 <Platform_Ipw_SetIrq+0x22>
        IntCtrl_Ip_DisableIrq(eIrqNumber);
    26bc:	9801      	ldr	r0, [sp, #4]
    26be:	f7ff ffc0 	bl	2642 <IntCtrl_Ip_DisableIrq>
}
    26c2:	bf00      	nop
    26c4:	b003      	add	sp, #12
    26c6:	f85d fb04 	ldr.w	pc, [sp], #4

000026ca <Platform_Ipw_SetIrqPriority>:
/**
 * @internal
 * @brief         Sets the priority of an interrupt by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_SetIrqPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    26ca:	b500      	push	{lr}
    26cc:	b083      	sub	sp, #12
    26ce:	9001      	str	r0, [sp, #4]
    26d0:	460b      	mov	r3, r1
    26d2:	f88d 3003 	strb.w	r3, [sp, #3]
    IntCtrl_Ip_SetPriority(eIrqNumber, u8Priority);
    26d6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    26da:	4619      	mov	r1, r3
    26dc:	9801      	ldr	r0, [sp, #4]
    26de:	f7ff ffba 	bl	2656 <IntCtrl_Ip_SetPriority>
}
    26e2:	bf00      	nop
    26e4:	b003      	add	sp, #12
    26e6:	f85d fb04 	ldr.w	pc, [sp], #4

000026ea <Platform_Ipw_GetIrqPriority>:
/**
 * @internal
 * @brief         Returns the priority of an interrupt by calling the Interrupt Controller IP layer.
 */
static inline uint8 Platform_Ipw_GetIrqPriority(IRQn_Type eIrqNumber)
{
    26ea:	b500      	push	{lr}
    26ec:	b083      	sub	sp, #12
    26ee:	9001      	str	r0, [sp, #4]
    return IntCtrl_Ip_GetPriority(eIrqNumber);
    26f0:	9801      	ldr	r0, [sp, #4]
    26f2:	f7ff ffc0 	bl	2676 <IntCtrl_Ip_GetPriority>
    26f6:	4603      	mov	r3, r0
}
    26f8:	4618      	mov	r0, r3
    26fa:	b003      	add	sp, #12
    26fc:	f85d fb04 	ldr.w	pc, [sp], #4

00002700 <Platform_Ipw_InstallIrqHandler>:
 * @brief         Installs a new interrupt handler by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_InstallIrqHandler(IRQn_Type eIrqNumber,
                                                  const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                                                  IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
    2700:	b500      	push	{lr}
    2702:	b085      	sub	sp, #20
    2704:	9003      	str	r0, [sp, #12]
    2706:	9102      	str	r1, [sp, #8]
    2708:	9201      	str	r2, [sp, #4]
    IntCtrl_Ip_InstallHandler(eIrqNumber, pfNewHandler, pfOldHandler);
    270a:	9a01      	ldr	r2, [sp, #4]
    270c:	9902      	ldr	r1, [sp, #8]
    270e:	9803      	ldr	r0, [sp, #12]
    2710:	f7ff ff7f 	bl	2612 <IntCtrl_Ip_InstallHandler>
}
    2714:	bf00      	nop
    2716:	b005      	add	sp, #20
    2718:	f85d fb04 	ldr.w	pc, [sp], #4

0000271c <Platform_Init>:
 * @internal
 * @brief         Initializes the platform settings based on user configuration.
 * @implements    Platform_Init_Activity
 */
void Platform_Init(const Platform_ConfigType *pConfig)
{
    271c:	b500      	push	{lr}
    271e:	b085      	sub	sp, #20
    2720:	9001      	str	r0, [sp, #4]
    uint8 u8CoreId;

    u8CoreId = (uint8)Platform_GetCoreID();
    2722:	2300      	movs	r3, #0
    2724:	f88d 300f 	strb.w	r3, [sp, #15]
    (void)pConfig;
#if (PLATFORM_DEV_ERROR_DETECT == STD_ON)
    if (NULL_PTR != pConfig)
    2728:	9b01      	ldr	r3, [sp, #4]
    272a:	2b00      	cmp	r3, #0
    272c:	d006      	beq.n	273c <Platform_Init+0x20>
    {
        (void)Det_ReportError((uint16)CDD_PLATFORM_MODULE_ID, 0U, PLATFORM_INIT_ID, PLATFORM_E_PARAM_POINTER);
    272e:	2301      	movs	r3, #1
    2730:	2220      	movs	r2, #32
    2732:	2100      	movs	r1, #0
    2734:	20ff      	movs	r0, #255	; 0xff
    2736:	f016 f959 	bl	189ec <Det_ReportError>
        }
#endif /*(PLATFORM_MULTICORE_SUPPORT == STD_ON)*/
    }
#endif /* (PLATFORM_DEV_ERROR_DETECT == STD_ON)*/

}
    273a:	e008      	b.n	274e <Platform_Init+0x32>
            Platform_Ipw_Init(Platform_Config[u8CoreId]->pIpwConfig);
    273c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2740:	4a05      	ldr	r2, [pc, #20]	; (2758 <Platform_Init+0x3c>)
    2742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2746:	681b      	ldr	r3, [r3, #0]
    2748:	4618      	mov	r0, r3
    274a:	f000 f917 	bl	297c <Platform_Ipw_Init>
}
    274e:	bf00      	nop
    2750:	b005      	add	sp, #20
    2752:	f85d fb04 	ldr.w	pc, [sp], #4
    2756:	bf00      	nop
    2758:	0001a524 	.word	0x0001a524

0000275c <Platform_SetIrq>:
 * @internal
 * @brief         Configures (enables/disables) an interrupt request.
 * @implements    Platform_SetIrq_Activity
 */
Std_ReturnType Platform_SetIrq(IRQn_Type eIrqNumber, boolean bEnable)
{
    275c:	b500      	push	{lr}
    275e:	b085      	sub	sp, #20
    2760:	9001      	str	r0, [sp, #4]
    2762:	460b      	mov	r3, r1
    2764:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    2768:	2300      	movs	r3, #0
    276a:	f88d 300f 	strb.w	r3, [sp, #15]

#if (PLATFORM_DEV_ERROR_DETECT == STD_ON)
    if (((sint32)eIrqNumber > (sint32)INT_CTRL_IP_IRQ_MAX) || \
    276e:	9b01      	ldr	r3, [sp, #4]
    2770:	2b7a      	cmp	r3, #122	; 0x7a
    2772:	dc02      	bgt.n	277a <Platform_SetIrq+0x1e>
    2774:	9b01      	ldr	r3, [sp, #4]
    2776:	2b00      	cmp	r3, #0
    2778:	da09      	bge.n	278e <Platform_SetIrq+0x32>
        ((sint32)INT_CTRL_IP_IRQ_MIN > (sint32)eIrqNumber))
    {
        (void)Det_ReportError(CDD_PLATFORM_MODULE_ID, 0U, PLATFORM_SET_IRQ_ID, PLATFORM_E_PARAM_OUT_OF_RANGE);
    277a:	2302      	movs	r3, #2
    277c:	2221      	movs	r2, #33	; 0x21
    277e:	2100      	movs	r1, #0
    2780:	20ff      	movs	r0, #255	; 0xff
    2782:	f016 f933 	bl	189ec <Det_ReportError>
        RetValue = (Std_ReturnType)E_NOT_OK;
    2786:	2301      	movs	r3, #1
    2788:	f88d 300f 	strb.w	r3, [sp, #15]
    278c:	e005      	b.n	279a <Platform_SetIrq+0x3e>
    }
    else
#endif
    {
        Platform_Ipw_SetIrq(eIrqNumber, bEnable);
    278e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    2792:	4619      	mov	r1, r3
    2794:	9801      	ldr	r0, [sp, #4]
    2796:	f7ff ff83 	bl	26a0 <Platform_Ipw_SetIrq>
    }
    return RetValue;
    279a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    279e:	4618      	mov	r0, r3
    27a0:	b005      	add	sp, #20
    27a2:	f85d fb04 	ldr.w	pc, [sp], #4

000027a6 <Platform_SetIrqPriority>:
 * @internal
 * @brief         Configures the priority of an interrupt request.
 * @implements    Platform_SetIrqPriority_Activity
 */
Std_ReturnType Platform_SetIrqPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    27a6:	b500      	push	{lr}
    27a8:	b085      	sub	sp, #20
    27aa:	9001      	str	r0, [sp, #4]
    27ac:	460b      	mov	r3, r1
    27ae:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    27b2:	2300      	movs	r3, #0
    27b4:	f88d 300f 	strb.w	r3, [sp, #15]

#if (PLATFORM_DEV_ERROR_DETECT == STD_ON)
#if (INT_CTRL_IP_CORTEXM == STD_ON)
    if (((sint32)eIrqNumber > (sint32)INT_CTRL_IP_IRQ_MAX) || \
    27b8:	9b01      	ldr	r3, [sp, #4]
    27ba:	2b7a      	cmp	r3, #122	; 0x7a
    27bc:	dc06      	bgt.n	27cc <Platform_SetIrqPriority+0x26>
    27be:	9b01      	ldr	r3, [sp, #4]
    27c0:	2b00      	cmp	r3, #0
    27c2:	db03      	blt.n	27cc <Platform_SetIrqPriority+0x26>
        ((sint32)INT_CTRL_IP_IRQ_MIN > (sint32)eIrqNumber) || \
    27c4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    27c8:	2b0f      	cmp	r3, #15
    27ca:	d909      	bls.n	27e0 <Platform_SetIrqPriority+0x3a>
    if (((sint32)eIrqNumber > (sint32)INT_CTRL_IP_IRQ_MAX) || \
        ((sint32)INT_CTRL_IP_IRQ_MIN > (sint32)eIrqNumber) || \
        (u8Priority >= (uint8)(1U << INT_CTRL_IP_GIC_PRIO_BITS)))
#endif
    {
        (void)Det_ReportError(CDD_PLATFORM_MODULE_ID, 0U, PLATFORM_SET_IRQ_PRIO_ID, PLATFORM_E_PARAM_OUT_OF_RANGE);
    27cc:	2302      	movs	r3, #2
    27ce:	2222      	movs	r2, #34	; 0x22
    27d0:	2100      	movs	r1, #0
    27d2:	20ff      	movs	r0, #255	; 0xff
    27d4:	f016 f90a 	bl	189ec <Det_ReportError>
        RetValue = (Std_ReturnType)E_NOT_OK;
    27d8:	2301      	movs	r3, #1
    27da:	f88d 300f 	strb.w	r3, [sp, #15]
    27de:	e005      	b.n	27ec <Platform_SetIrqPriority+0x46>
    }
    else
#endif
    {
        Platform_Ipw_SetIrqPriority(eIrqNumber, u8Priority);
    27e0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    27e4:	4619      	mov	r1, r3
    27e6:	9801      	ldr	r0, [sp, #4]
    27e8:	f7ff ff6f 	bl	26ca <Platform_Ipw_SetIrqPriority>
    }
    return RetValue;
    27ec:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    27f0:	4618      	mov	r0, r3
    27f2:	b005      	add	sp, #20
    27f4:	f85d fb04 	ldr.w	pc, [sp], #4

000027f8 <Platform_GetIrqPriority>:
 * @internal
 * @brief         Returns the priority of an interrupt request.
 * @implements    Platform_GetIrqPriority_Activity
 */
Std_ReturnType Platform_GetIrqPriority(IRQn_Type eIrqNumber, uint8 * u8Priority)
{
    27f8:	b500      	push	{lr}
    27fa:	b085      	sub	sp, #20
    27fc:	9001      	str	r0, [sp, #4]
    27fe:	9100      	str	r1, [sp, #0]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    2800:	2300      	movs	r3, #0
    2802:	f88d 300f 	strb.w	r3, [sp, #15]

#if (PLATFORM_DEV_ERROR_DETECT == STD_ON)
    if (((sint32)eIrqNumber > (sint32)INT_CTRL_IP_IRQ_MAX) || \
    2806:	9b01      	ldr	r3, [sp, #4]
    2808:	2b7a      	cmp	r3, #122	; 0x7a
    280a:	dc02      	bgt.n	2812 <Platform_GetIrqPriority+0x1a>
    280c:	9b01      	ldr	r3, [sp, #4]
    280e:	2b00      	cmp	r3, #0
    2810:	da09      	bge.n	2826 <Platform_GetIrqPriority+0x2e>
        ((sint32)INT_CTRL_IP_IRQ_MIN > (sint32)eIrqNumber))
    {
        (void)Det_ReportError(CDD_PLATFORM_MODULE_ID, 0U, PLATFORM_GET_IRQ_PRIO_ID, PLATFORM_E_PARAM_OUT_OF_RANGE);
    2812:	2302      	movs	r3, #2
    2814:	2223      	movs	r2, #35	; 0x23
    2816:	2100      	movs	r1, #0
    2818:	20ff      	movs	r0, #255	; 0xff
    281a:	f016 f8e7 	bl	189ec <Det_ReportError>
        RetValue = (Std_ReturnType)E_NOT_OK;
    281e:	2301      	movs	r3, #1
    2820:	f88d 300f 	strb.w	r3, [sp, #15]
    2824:	e013      	b.n	284e <Platform_GetIrqPriority+0x56>
    }
    else if (u8Priority == NULL_PTR)
    2826:	9b00      	ldr	r3, [sp, #0]
    2828:	2b00      	cmp	r3, #0
    282a:	d109      	bne.n	2840 <Platform_GetIrqPriority+0x48>
    {
        (void)Det_ReportError(CDD_PLATFORM_MODULE_ID, 0U, PLATFORM_GET_IRQ_PRIO_ID, PLATFORM_E_PARAM_POINTER);
    282c:	2301      	movs	r3, #1
    282e:	2223      	movs	r2, #35	; 0x23
    2830:	2100      	movs	r1, #0
    2832:	20ff      	movs	r0, #255	; 0xff
    2834:	f016 f8da 	bl	189ec <Det_ReportError>
        RetValue = (Std_ReturnType)E_NOT_OK;
    2838:	2301      	movs	r3, #1
    283a:	f88d 300f 	strb.w	r3, [sp, #15]
    283e:	e006      	b.n	284e <Platform_GetIrqPriority+0x56>
    }
    else
#endif
    {
        *u8Priority = Platform_Ipw_GetIrqPriority(eIrqNumber);
    2840:	9801      	ldr	r0, [sp, #4]
    2842:	f7ff ff52 	bl	26ea <Platform_Ipw_GetIrqPriority>
    2846:	4603      	mov	r3, r0
    2848:	461a      	mov	r2, r3
    284a:	9b00      	ldr	r3, [sp, #0]
    284c:	701a      	strb	r2, [r3, #0]
    }

    return RetValue;
    284e:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    2852:	4618      	mov	r0, r3
    2854:	b005      	add	sp, #20
    2856:	f85d fb04 	ldr.w	pc, [sp], #4

0000285a <Platform_InstallIrqHandler>:
 * @implements    Platform_InstallIrqHandler_Activity
 */
Std_ReturnType Platform_InstallIrqHandler(IRQn_Type eIrqNumber,
                                          const Platform_IrqHandlerType pfNewHandler,
                                          Platform_IrqHandlerType* const pfOldHandler)
{
    285a:	b500      	push	{lr}
    285c:	b087      	sub	sp, #28
    285e:	9003      	str	r0, [sp, #12]
    2860:	9102      	str	r1, [sp, #8]
    2862:	9201      	str	r2, [sp, #4]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    2864:	2300      	movs	r3, #0
    2866:	f88d 3017 	strb.w	r3, [sp, #23]

#if (PLATFORM_DEV_ERROR_DETECT == STD_ON)
    if (((sint32)eIrqNumber > (sint32)INT_CTRL_IP_IRQ_MAX) || \
    286a:	9b03      	ldr	r3, [sp, #12]
    286c:	2b7a      	cmp	r3, #122	; 0x7a
    286e:	dc02      	bgt.n	2876 <Platform_InstallIrqHandler+0x1c>
    2870:	9b03      	ldr	r3, [sp, #12]
    2872:	2b00      	cmp	r3, #0
    2874:	da09      	bge.n	288a <Platform_InstallIrqHandler+0x30>
        ((sint32)INT_CTRL_IP_IRQ_MIN > (sint32)eIrqNumber))
    {
        (void)Det_ReportError(CDD_PLATFORM_MODULE_ID, 0U, PLATFORM_INSTALL_HANDLER_ID, PLATFORM_E_PARAM_OUT_OF_RANGE);
    2876:	2302      	movs	r3, #2
    2878:	2224      	movs	r2, #36	; 0x24
    287a:	2100      	movs	r1, #0
    287c:	20ff      	movs	r0, #255	; 0xff
    287e:	f016 f8b5 	bl	189ec <Det_ReportError>
        RetValue = (Std_ReturnType)E_NOT_OK;
    2882:	2301      	movs	r3, #1
    2884:	f88d 3017 	strb.w	r3, [sp, #23]
    2888:	e004      	b.n	2894 <Platform_InstallIrqHandler+0x3a>
    }
    else
#endif
    {
        Platform_Ipw_InstallIrqHandler(eIrqNumber, pfNewHandler, pfOldHandler);
    288a:	9a01      	ldr	r2, [sp, #4]
    288c:	9902      	ldr	r1, [sp, #8]
    288e:	9803      	ldr	r0, [sp, #12]
    2890:	f7ff ff36 	bl	2700 <Platform_Ipw_InstallIrqHandler>
    }
    return RetValue;
    2894:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    2898:	4618      	mov	r0, r3
    289a:	b007      	add	sp, #28
    289c:	f85d fb04 	ldr.w	pc, [sp], #4

000028a0 <Platform_Ipw_InitIntCtrl>:
#endif



static Std_ReturnType Platform_Ipw_InitIntCtrl(const IntCtrl_Ip_CtrlConfigType *pIntCtrlCtrlConfig)
{
    28a0:	b500      	push	{lr}
    28a2:	b085      	sub	sp, #20
    28a4:	9001      	str	r0, [sp, #4]
    uint32 irqIdx;
    
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    28a6:	2300      	movs	r3, #0
    28a8:	9303      	str	r3, [sp, #12]
    28aa:	e05d      	b.n	2968 <Platform_Ipw_InitIntCtrl+0xc8>
    {   
        IntCtrl_Ip_ClearPending(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    28ac:	9b01      	ldr	r3, [sp, #4]
    28ae:	6859      	ldr	r1, [r3, #4]
    28b0:	9a03      	ldr	r2, [sp, #12]
    28b2:	4613      	mov	r3, r2
    28b4:	005b      	lsls	r3, r3, #1
    28b6:	4413      	add	r3, r2
    28b8:	009b      	lsls	r3, r3, #2
    28ba:	440b      	add	r3, r1
    28bc:	681b      	ldr	r3, [r3, #0]
    28be:	4618      	mov	r0, r3
    28c0:	f7ff fee4 	bl	268c <IntCtrl_Ip_ClearPending>
        /* interrupt number for which the priority is set */
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    28c4:	9b01      	ldr	r3, [sp, #4]
    28c6:	6859      	ldr	r1, [r3, #4]
    28c8:	9a03      	ldr	r2, [sp, #12]
    28ca:	4613      	mov	r3, r2
    28cc:	005b      	lsls	r3, r3, #1
    28ce:	4413      	add	r3, r2
    28d0:	009b      	lsls	r3, r3, #2
    28d2:	440b      	add	r3, r1
    28d4:	6818      	ldr	r0, [r3, #0]
                               pIntCtrlCtrlConfig->aIrqConfig[irqIdx].u8IrqPriority);
    28d6:	9b01      	ldr	r3, [sp, #4]
    28d8:	6859      	ldr	r1, [r3, #4]
    28da:	9a03      	ldr	r2, [sp, #12]
    28dc:	4613      	mov	r3, r2
    28de:	005b      	lsls	r3, r3, #1
    28e0:	4413      	add	r3, r2
    28e2:	009b      	lsls	r3, r3, #2
    28e4:	440b      	add	r3, r1
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    28e6:	795b      	ldrb	r3, [r3, #5]
    28e8:	4619      	mov	r1, r3
    28ea:	f7ff feb4 	bl	2656 <IntCtrl_Ip_SetPriority>
        /* Install the configured handler */
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    28ee:	9b01      	ldr	r3, [sp, #4]
    28f0:	6859      	ldr	r1, [r3, #4]
    28f2:	9a03      	ldr	r2, [sp, #12]
    28f4:	4613      	mov	r3, r2
    28f6:	005b      	lsls	r3, r3, #1
    28f8:	4413      	add	r3, r2
    28fa:	009b      	lsls	r3, r3, #2
    28fc:	440b      	add	r3, r1
    28fe:	6818      	ldr	r0, [r3, #0]
                                  pIntCtrlCtrlConfig->aIrqConfig[irqIdx].pfHandler,
    2900:	9b01      	ldr	r3, [sp, #4]
    2902:	6859      	ldr	r1, [r3, #4]
    2904:	9a03      	ldr	r2, [sp, #12]
    2906:	4613      	mov	r3, r2
    2908:	005b      	lsls	r3, r3, #1
    290a:	4413      	add	r3, r2
    290c:	009b      	lsls	r3, r3, #2
    290e:	440b      	add	r3, r1
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    2910:	689b      	ldr	r3, [r3, #8]
    2912:	2200      	movs	r2, #0
    2914:	4619      	mov	r1, r3
    2916:	f7ff fe7c 	bl	2612 <IntCtrl_Ip_InstallHandler>
                                  NULL_PTR);

        /* Enable interrupt */                       
        if (pIntCtrlCtrlConfig->aIrqConfig[irqIdx].bIrqEnabled)
    291a:	9b01      	ldr	r3, [sp, #4]
    291c:	6859      	ldr	r1, [r3, #4]
    291e:	9a03      	ldr	r2, [sp, #12]
    2920:	4613      	mov	r3, r2
    2922:	005b      	lsls	r3, r3, #1
    2924:	4413      	add	r3, r2
    2926:	009b      	lsls	r3, r3, #2
    2928:	440b      	add	r3, r1
    292a:	791b      	ldrb	r3, [r3, #4]
    292c:	2b00      	cmp	r3, #0
    292e:	d00c      	beq.n	294a <Platform_Ipw_InitIntCtrl+0xaa>
        {   
            /* enables the interrupt request at interrupt controller level. */
            IntCtrl_Ip_EnableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    2930:	9b01      	ldr	r3, [sp, #4]
    2932:	6859      	ldr	r1, [r3, #4]
    2934:	9a03      	ldr	r2, [sp, #12]
    2936:	4613      	mov	r3, r2
    2938:	005b      	lsls	r3, r3, #1
    293a:	4413      	add	r3, r2
    293c:	009b      	lsls	r3, r3, #2
    293e:	440b      	add	r3, r1
    2940:	681b      	ldr	r3, [r3, #0]
    2942:	4618      	mov	r0, r3
    2944:	f7ff fe73 	bl	262e <IntCtrl_Ip_EnableIrq>
    2948:	e00b      	b.n	2962 <Platform_Ipw_InitIntCtrl+0xc2>
        }
        else
        {   
            /* disables the interrupt request at interrupt controller level.*/
            IntCtrl_Ip_DisableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    294a:	9b01      	ldr	r3, [sp, #4]
    294c:	6859      	ldr	r1, [r3, #4]
    294e:	9a03      	ldr	r2, [sp, #12]
    2950:	4613      	mov	r3, r2
    2952:	005b      	lsls	r3, r3, #1
    2954:	4413      	add	r3, r2
    2956:	009b      	lsls	r3, r3, #2
    2958:	440b      	add	r3, r1
    295a:	681b      	ldr	r3, [r3, #0]
    295c:	4618      	mov	r0, r3
    295e:	f7ff fe70 	bl	2642 <IntCtrl_Ip_DisableIrq>
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    2962:	9b03      	ldr	r3, [sp, #12]
    2964:	3301      	adds	r3, #1
    2966:	9303      	str	r3, [sp, #12]
    2968:	9b01      	ldr	r3, [sp, #4]
    296a:	681b      	ldr	r3, [r3, #0]
    296c:	9a03      	ldr	r2, [sp, #12]
    296e:	429a      	cmp	r2, r3
    2970:	d39c      	bcc.n	28ac <Platform_Ipw_InitIntCtrl+0xc>
        }
    }

    return E_OK;
    2972:	2300      	movs	r3, #0
}
    2974:	4618      	mov	r0, r3
    2976:	b005      	add	sp, #20
    2978:	f85d fb04 	ldr.w	pc, [sp], #4

0000297c <Platform_Ipw_Init>:

/**
 * @brief         Initializes the platform settings based on user configuration.
 */
void Platform_Ipw_Init(const Platform_Ipw_ConfigType *pConfig)
{    
    297c:	b500      	push	{lr}
    297e:	b085      	sub	sp, #20
    2980:	9001      	str	r0, [sp, #4]
#if ((PLATFORM_SYS_CFG == STD_ON)&&(INT_CTRL_IP_CORTEXM == STD_ON))
    uint8 irqIdx;
#endif
    Std_ReturnType ret = (Std_ReturnType)E_OK;
    2982:	2300      	movs	r3, #0
    2984:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Initialize interrupts at interrupt controller level */
    if (NULL_PTR != pConfig->pIntCtrlConfig)
    2988:	9b01      	ldr	r3, [sp, #4]
    298a:	681b      	ldr	r3, [r3, #0]
    298c:	2b00      	cmp	r3, #0
    298e:	d007      	beq.n	29a0 <Platform_Ipw_Init+0x24>
    {
        ret = Platform_Ipw_InitIntCtrl(pConfig->pIntCtrlConfig);
    2990:	9b01      	ldr	r3, [sp, #4]
    2992:	681b      	ldr	r3, [r3, #0]
    2994:	4618      	mov	r0, r3
    2996:	f7ff ff83 	bl	28a0 <Platform_Ipw_InitIntCtrl>
    299a:	4603      	mov	r3, r0
    299c:	f88d 300f 	strb.w	r3, [sp, #15]
    }

    if(ret == (Std_ReturnType)E_OK)
    29a0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    29a4:	2b00      	cmp	r3, #0
            /* Call_System_Ip_SetAhbSlavePriority((pConfig->aSystemConfig)->bAhbSlavePriority); */
#endif
        }  
#endif
    }
}
    29a6:	bf00      	nop
    29a8:	b005      	add	sp, #20
    29aa:	f85d fb04 	ldr.w	pc, [sp], #4

000029ae <OsIf_Timer_Dummy_GetCounter>:
 * Description   : Get counter value.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_GetCounter(void)
{
    return 0U;
    29ae:	2300      	movs	r3, #0
}
    29b0:	4618      	mov	r0, r3
    29b2:	4770      	bx	lr

000029b4 <OsIf_Timer_Dummy_GetElapsed>:
 * Function Name : OsIf_Timer_Dummy_GetElapsed.
 * Description   : Get elapsed value.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_GetElapsed(const uint32 * const CurrentRef)
{
    29b4:	b082      	sub	sp, #8
    29b6:	9001      	str	r0, [sp, #4]
    (void)CurrentRef;
    return 1U;
    29b8:	2301      	movs	r3, #1
}
    29ba:	4618      	mov	r0, r3
    29bc:	b002      	add	sp, #8
    29be:	4770      	bx	lr

000029c0 <OsIf_Timer_Dummy_SetTimerFrequency>:
 * Function Name : OsIf_Timer_Dummy_SetTimerFrequency.
 * Description   : Set timer frequency.
 * 
 *END**************************************************************************/
static inline void OsIf_Timer_Dummy_SetTimerFrequency(uint32 Freq)
{
    29c0:	b082      	sub	sp, #8
    29c2:	9001      	str	r0, [sp, #4]
    (void)Freq;
}
    29c4:	bf00      	nop
    29c6:	b002      	add	sp, #8
    29c8:	4770      	bx	lr

000029ca <OsIf_Timer_Dummy_MicrosToTicks>:
 * Function Name : OsIf_Timer_Dummy_MicrosToTicks.
 * Description   : Convert micro second to ticks.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_MicrosToTicks(uint32 Micros)
{
    29ca:	b082      	sub	sp, #8
    29cc:	9001      	str	r0, [sp, #4]
    return Micros;
    29ce:	9b01      	ldr	r3, [sp, #4]
}
    29d0:	4618      	mov	r0, r3
    29d2:	b002      	add	sp, #8
    29d4:	4770      	bx	lr

000029d6 <OsIf_Init>:
 * Description   : OsIf initialization.
 * @implements OsIf_Init_Activity
 * 
 *END**************************************************************************/
void OsIf_Init(const void* Config)
{
    29d6:	b500      	push	{lr}
    29d8:	b083      	sub	sp, #12
    29da:	9001      	str	r0, [sp, #4]
#else
    (void)Config;
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT) */

#if (OSIF_USE_SYSTEM_TIMER == STD_ON)
    OsIf_Timer_System_Init();
    29dc:	f000 f86c 	bl	2ab8 <OsIf_Timer_System_Init>
#endif /* (OSIF_USE_SYSTEM_TIMER == STD_ON) */
#if (OSIF_USE_CUSTOM_TIMER == STD_ON)
    OsIf_Timer_Custom_Init();
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
}
    29e0:	bf00      	nop
    29e2:	b003      	add	sp, #12
    29e4:	f85d fb04 	ldr.w	pc, [sp], #4

000029e8 <OsIf_GetCounter>:
 * Description   : Get counter value.
 * @implements OsIf_GetCounter_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_GetCounter(OsIf_CounterType SelectedCounter)
{
    29e8:	b500      	push	{lr}
    29ea:	b085      	sub	sp, #20
    29ec:	9001      	str	r0, [sp, #4]
    uint32 Value = 0U;
    29ee:	2300      	movs	r3, #0
    29f0:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    29f2:	9b01      	ldr	r3, [sp, #4]
    29f4:	2b00      	cmp	r3, #0
    29f6:	d003      	beq.n	2a00 <OsIf_GetCounter+0x18>
    29f8:	9b01      	ldr	r3, [sp, #4]
    29fa:	2b01      	cmp	r3, #1
    29fc:	d004      	beq.n	2a08 <OsIf_GetCounter+0x20>
            Value = OsIf_Timer_Custom_GetCounter();
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    29fe:	e007      	b.n	2a10 <OsIf_GetCounter+0x28>
            Value = OsIf_Timer_Dummy_GetCounter();
    2a00:	f7ff ffd5 	bl	29ae <OsIf_Timer_Dummy_GetCounter>
    2a04:	9003      	str	r0, [sp, #12]
            break;
    2a06:	e003      	b.n	2a10 <OsIf_GetCounter+0x28>
            Value = OsIf_Timer_System_GetCounter();
    2a08:	f000 f872 	bl	2af0 <OsIf_Timer_System_GetCounter>
    2a0c:	9003      	str	r0, [sp, #12]
            break;
    2a0e:	bf00      	nop
    }

    return Value;
    2a10:	9b03      	ldr	r3, [sp, #12]
}
    2a12:	4618      	mov	r0, r3
    2a14:	b005      	add	sp, #20
    2a16:	f85d fb04 	ldr.w	pc, [sp], #4

00002a1a <OsIf_GetElapsed>:
 * Description   : Get elapsed value.
 * @implements OsIf_GetElapsed_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_GetElapsed(uint32 * const CurrentRef, OsIf_CounterType SelectedCounter)
{
    2a1a:	b500      	push	{lr}
    2a1c:	b085      	sub	sp, #20
    2a1e:	9001      	str	r0, [sp, #4]
    2a20:	9100      	str	r1, [sp, #0]
    uint32 Value = 0U;
    2a22:	2300      	movs	r3, #0
    2a24:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    2a26:	9b00      	ldr	r3, [sp, #0]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d003      	beq.n	2a34 <OsIf_GetElapsed+0x1a>
    2a2c:	9b00      	ldr	r3, [sp, #0]
    2a2e:	2b01      	cmp	r3, #1
    2a30:	d005      	beq.n	2a3e <OsIf_GetElapsed+0x24>
            Value = OsIf_Timer_Custom_GetElapsed(CurrentRef);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    2a32:	e009      	b.n	2a48 <OsIf_GetElapsed+0x2e>
            Value = OsIf_Timer_Dummy_GetElapsed(CurrentRef);
    2a34:	9801      	ldr	r0, [sp, #4]
    2a36:	f7ff ffbd 	bl	29b4 <OsIf_Timer_Dummy_GetElapsed>
    2a3a:	9003      	str	r0, [sp, #12]
            break;
    2a3c:	e004      	b.n	2a48 <OsIf_GetElapsed+0x2e>
            Value = OsIf_Timer_System_GetElapsed(CurrentRef);
    2a3e:	9801      	ldr	r0, [sp, #4]
    2a40:	f000 f864 	bl	2b0c <OsIf_Timer_System_GetElapsed>
    2a44:	9003      	str	r0, [sp, #12]
            break;
    2a46:	bf00      	nop
    }

    return Value;
    2a48:	9b03      	ldr	r3, [sp, #12]
}
    2a4a:	4618      	mov	r0, r3
    2a4c:	b005      	add	sp, #20
    2a4e:	f85d fb04 	ldr.w	pc, [sp], #4

00002a52 <OsIf_SetTimerFrequency>:
 * @implements OsIf_SetTimerFrequency_Activity
 * 
 *END**************************************************************************/
/* @implements OsIf_SetTimerFrequency_Activity */
void OsIf_SetTimerFrequency(uint32 Freq, OsIf_CounterType SelectedCounter)
{
    2a52:	b500      	push	{lr}
    2a54:	b083      	sub	sp, #12
    2a56:	9001      	str	r0, [sp, #4]
    2a58:	9100      	str	r1, [sp, #0]
    switch (SelectedCounter){
    2a5a:	9b00      	ldr	r3, [sp, #0]
    2a5c:	2b00      	cmp	r3, #0
    2a5e:	d003      	beq.n	2a68 <OsIf_SetTimerFrequency+0x16>
    2a60:	9b00      	ldr	r3, [sp, #0]
    2a62:	2b01      	cmp	r3, #1
    2a64:	d004      	beq.n	2a70 <OsIf_SetTimerFrequency+0x1e>
            OsIf_Timer_Custom_SetTimerFrequency(Freq);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    2a66:	e007      	b.n	2a78 <OsIf_SetTimerFrequency+0x26>
            OsIf_Timer_Dummy_SetTimerFrequency(Freq);
    2a68:	9801      	ldr	r0, [sp, #4]
    2a6a:	f7ff ffa9 	bl	29c0 <OsIf_Timer_Dummy_SetTimerFrequency>
            break;
    2a6e:	e003      	b.n	2a78 <OsIf_SetTimerFrequency+0x26>
            OsIf_Timer_System_SetTimerFrequency(Freq);
    2a70:	9801      	ldr	r0, [sp, #4]
    2a72:	f000 f85b 	bl	2b2c <OsIf_Timer_System_SetTimerFrequency>
            break;
    2a76:	bf00      	nop
    }
}
    2a78:	bf00      	nop
    2a7a:	b003      	add	sp, #12
    2a7c:	f85d fb04 	ldr.w	pc, [sp], #4

00002a80 <OsIf_MicrosToTicks>:
 * Description   : Convert micro second to ticks.
 * @implements OsIf_MicrosToTicks_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_MicrosToTicks(uint32 Micros, OsIf_CounterType SelectedCounter)
{
    2a80:	b500      	push	{lr}
    2a82:	b085      	sub	sp, #20
    2a84:	9001      	str	r0, [sp, #4]
    2a86:	9100      	str	r1, [sp, #0]
    uint32 Value = 0U;
    2a88:	2300      	movs	r3, #0
    2a8a:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    2a8c:	9b00      	ldr	r3, [sp, #0]
    2a8e:	2b00      	cmp	r3, #0
    2a90:	d003      	beq.n	2a9a <OsIf_MicrosToTicks+0x1a>
    2a92:	9b00      	ldr	r3, [sp, #0]
    2a94:	2b01      	cmp	r3, #1
    2a96:	d005      	beq.n	2aa4 <OsIf_MicrosToTicks+0x24>
            Value = OsIf_Timer_Custom_MicrosToTicks(Micros);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    2a98:	e009      	b.n	2aae <OsIf_MicrosToTicks+0x2e>
            Value = OsIf_Timer_Dummy_MicrosToTicks(Micros);
    2a9a:	9801      	ldr	r0, [sp, #4]
    2a9c:	f7ff ff95 	bl	29ca <OsIf_Timer_Dummy_MicrosToTicks>
    2aa0:	9003      	str	r0, [sp, #12]
            break;
    2aa2:	e004      	b.n	2aae <OsIf_MicrosToTicks+0x2e>
            Value = OsIf_Timer_System_MicrosToTicks(Micros);
    2aa4:	9801      	ldr	r0, [sp, #4]
    2aa6:	f000 f84f 	bl	2b48 <OsIf_Timer_System_MicrosToTicks>
    2aaa:	9003      	str	r0, [sp, #12]
            break;
    2aac:	bf00      	nop
    }

    return Value;
    2aae:	9b03      	ldr	r3, [sp, #12]
}
    2ab0:	4618      	mov	r0, r3
    2ab2:	b005      	add	sp, #20
    2ab4:	f85d fb04 	ldr.w	pc, [sp], #4

00002ab8 <OsIf_Timer_System_Init>:
 * Function Name : OsIf_Timer_System_Init.
 * Description   : Initialize system timer.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_Init(void)
{
    2ab8:	b500      	push	{lr}
    2aba:	b083      	sub	sp, #12
    uint32 CoreId = OsIfCoreID();
    2abc:	2300      	movs	r3, #0
    2abe:	9301      	str	r3, [sp, #4]

#if (defined(USING_OS_AUTOSAROS) || (STD_ON == OSIF_DEV_ERROR_DETECT))
    OsIf_apxInternalCfg[CoreId] = OsIf_apxPredefinedConfig[CoreId];
#endif /* (defined(USING_OS_AUTOSAROS) || (STD_ON == OSIF_DEV_ERROR_DETECT)) */
#if (!defined(USING_OS_FREERTOS) && !defined(USING_OS_ZEPHYR))
    OsIf_au32InternalFrequencies[CoreId] = OsIf_apxPredefinedConfig[CoreId]->counterFrequency;
    2ac0:	4a09      	ldr	r2, [pc, #36]	; (2ae8 <OsIf_Timer_System_Init+0x30>)
    2ac2:	9b01      	ldr	r3, [sp, #4]
    2ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2ac8:	685a      	ldr	r2, [r3, #4]
    2aca:	4908      	ldr	r1, [pc, #32]	; (2aec <OsIf_Timer_System_Init+0x34>)
    2acc:	9b01      	ldr	r3, [sp, #4]
    2ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#elif defined(USING_OS_ZEPHYR)
    /* ZephyrOS */
    OsIf_au32InternalFrequencies[CoreId] = sys_clock_hw_cycles_per_sec();
#elif defined(USING_OS_BAREMETAL)
    /* Baremetal */
    Trusted_OsIf_Timer_System_Internal_Init(OsIf_au32InternalFrequencies[CoreId]);
    2ad2:	4a06      	ldr	r2, [pc, #24]	; (2aec <OsIf_Timer_System_Init+0x34>)
    2ad4:	9b01      	ldr	r3, [sp, #4]
    2ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2ada:	4618      	mov	r0, r3
    2adc:	f000 f868 	bl	2bb0 <OsIf_Timer_System_Internal_Init>
#endif
#if (STD_ON == OSIF_DEV_ERROR_DETECT)
    }
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT) */
}
    2ae0:	bf00      	nop
    2ae2:	b003      	add	sp, #12
    2ae4:	f85d fb04 	ldr.w	pc, [sp], #4
    2ae8:	0001a4dc 	.word	0x0001a4dc
    2aec:	1fff8b74 	.word	0x1fff8b74

00002af0 <OsIf_Timer_System_GetCounter>:
 * Function Name : OsIf_Timer_System_GetCounter.
 * Description   : Get counter value from system timer.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_GetCounter(void)
{
    2af0:	b500      	push	{lr}
    2af2:	b083      	sub	sp, #12
    uint32 Counter = 0U;
    2af4:	2300      	movs	r3, #0
    2af6:	9301      	str	r3, [sp, #4]
    uint32 CoreId = OsIfCoreID();
    2af8:	2300      	movs	r3, #0
    2afa:	9300      	str	r3, [sp, #0]
        (void)CoreId;
        Counter = Trusted_k_cycle_get_32();
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        (void)CoreId;
        Counter = Trusted_OsIf_Timer_System_Internal_GetCounter();
    2afc:	f000 f86c 	bl	2bd8 <OsIf_Timer_System_Internal_GetCounter>
    2b00:	9001      	str	r0, [sp, #4]
#endif
    }

    return Counter;
    2b02:	9b01      	ldr	r3, [sp, #4]
}
    2b04:	4618      	mov	r0, r3
    2b06:	b003      	add	sp, #12
    2b08:	f85d fb04 	ldr.w	pc, [sp], #4

00002b0c <OsIf_Timer_System_GetElapsed>:
 * Function Name : OsIf_Timer_System_GetElapsed.
 * Description   : Get elapsed value from system timer.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_GetElapsed(uint32 * const CurrentRef)
{
    2b0c:	b500      	push	{lr}
    2b0e:	b085      	sub	sp, #20
    2b10:	9001      	str	r0, [sp, #4]
    uint32 Elapsed = 0U;
    2b12:	2300      	movs	r3, #0
    2b14:	9303      	str	r3, [sp, #12]
    uint32 CoreId = OsIfCoreID();
    2b16:	2300      	movs	r3, #0
    2b18:	9302      	str	r3, [sp, #8]
        *CurrentRef = CurrentVal;
        (void)CoreId;
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        (void)CoreId;
        Elapsed = Trusted_OsIf_Timer_System_Internal_GetElapsed(CurrentRef);
    2b1a:	9801      	ldr	r0, [sp, #4]
    2b1c:	f000 f864 	bl	2be8 <OsIf_Timer_System_Internal_GetElapsed>
    2b20:	9003      	str	r0, [sp, #12]
#endif
    }

    return Elapsed;
    2b22:	9b03      	ldr	r3, [sp, #12]
}
    2b24:	4618      	mov	r0, r3
    2b26:	b005      	add	sp, #20
    2b28:	f85d fb04 	ldr.w	pc, [sp], #4

00002b2c <OsIf_Timer_System_SetTimerFrequency>:
 * Function Name : OsIf_Timer_System_SetTimerFrequency.
 * Description   : Set system timer frequency.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_SetTimerFrequency(uint32 Freq)
{
    2b2c:	b084      	sub	sp, #16
    2b2e:	9001      	str	r0, [sp, #4]
    uint32 CoreId = OsIfCoreID();
    2b30:	2300      	movs	r3, #0
    2b32:	9303      	str	r3, [sp, #12]
        (void)CoreId;
        (void)Freq;
        /* As of 2.6.0: "The frequency of this counter is required to be steady over time" */
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        OsIf_au32InternalFrequencies[CoreId] = Freq;
    2b34:	4903      	ldr	r1, [pc, #12]	; (2b44 <OsIf_Timer_System_SetTimerFrequency+0x18>)
    2b36:	9b03      	ldr	r3, [sp, #12]
    2b38:	9a01      	ldr	r2, [sp, #4]
    2b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
    }
}
    2b3e:	bf00      	nop
    2b40:	b004      	add	sp, #16
    2b42:	4770      	bx	lr
    2b44:	1fff8b74 	.word	0x1fff8b74

00002b48 <OsIf_Timer_System_MicrosToTicks>:
 * Function Name : OsIf_Timer_System_MicrosToTicks.
 * Description   : Convert micro second to ticks based on system timer frequency.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_MicrosToTicks(uint32 Micros)
{
    2b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b4a:	b087      	sub	sp, #28
    2b4c:	9001      	str	r0, [sp, #4]
    uint64 interim;
    uint32 ticks = 0U;
    2b4e:	2100      	movs	r1, #0
    2b50:	9105      	str	r1, [sp, #20]
    uint32 CoreId = OsIfCoreID();
    2b52:	2100      	movs	r1, #0
    2b54:	9104      	str	r1, [sp, #16]
    #endif /* defined(USING_OS_AUTOSAROS) */
    }
    else
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT)  */
    {
        interim = Micros * (uint64)OsIf_au32InternalFrequencies[CoreId];
    2b56:	9901      	ldr	r1, [sp, #4]
    2b58:	2000      	movs	r0, #0
    2b5a:	460e      	mov	r6, r1
    2b5c:	4607      	mov	r7, r0
    2b5e:	4812      	ldr	r0, [pc, #72]	; (2ba8 <OsIf_Timer_System_MicrosToTicks+0x60>)
    2b60:	9904      	ldr	r1, [sp, #16]
    2b62:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    2b66:	2000      	movs	r0, #0
    2b68:	460c      	mov	r4, r1
    2b6a:	4605      	mov	r5, r0
    2b6c:	fb04 f007 	mul.w	r0, r4, r7
    2b70:	fb06 f105 	mul.w	r1, r6, r5
    2b74:	4401      	add	r1, r0
    2b76:	fba6 2304 	umull	r2, r3, r6, r4
    2b7a:	4419      	add	r1, r3
    2b7c:	460b      	mov	r3, r1
    2b7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    2b82:	e9cd 2302 	strd	r2, r3, [sp, #8]
        interim /= 1000000u;
    2b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    2b8a:	4a08      	ldr	r2, [pc, #32]	; (2bac <OsIf_Timer_System_MicrosToTicks+0x64>)
    2b8c:	f04f 0300 	mov.w	r3, #0
    2b90:	f7fd fd08 	bl	5a4 <__aeabi_uldivmod>
    2b94:	4602      	mov	r2, r0
    2b96:	460b      	mov	r3, r1
    2b98:	e9cd 2302 	strd	r2, r3, [sp, #8]
        /* check that computed value fits in 32 bits */
        OSIF_DEV_ASSERT(interim <= 0xFFFFFFFFu);
        ticks = (uint32)(interim & 0xFFFFFFFFu);
    2b9c:	9b02      	ldr	r3, [sp, #8]
    2b9e:	9305      	str	r3, [sp, #20]
    }

    return ticks;
    2ba0:	9b05      	ldr	r3, [sp, #20]
}
    2ba2:	4618      	mov	r0, r3
    2ba4:	b007      	add	sp, #28
    2ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ba8:	1fff8b74 	.word	0x1fff8b74
    2bac:	000f4240 	.word	0x000f4240

00002bb0 <OsIf_Timer_System_Internal_Init>:
 * Function Name : OsIf_Timer_System_Internal_Init.
 * Description   : Initialize systick timer.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_Internal_Init(uint32 SystemCounterFreq)
{
    2bb0:	b082      	sub	sp, #8
    2bb2:	9001      	str	r0, [sp, #4]
    (void)SystemCounterFreq;

    /* For Cortex-M0 devices the systick counter is initialized with an undefined
     value, so make sure to initialize it to 0 before starting */
    S32_SysTick->CSRr = S32_SysTick_CSR_ENABLE(0u);
    2bb4:	4b07      	ldr	r3, [pc, #28]	; (2bd4 <OsIf_Timer_System_Internal_Init+0x24>)
    2bb6:	2200      	movs	r2, #0
    2bb8:	601a      	str	r2, [r3, #0]
    S32_SysTick->RVR = S32_SysTick_RVR_RELOAD(SYSTICK_MAX);
    2bba:	4b06      	ldr	r3, [pc, #24]	; (2bd4 <OsIf_Timer_System_Internal_Init+0x24>)
    2bbc:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    2bc0:	605a      	str	r2, [r3, #4]
    S32_SysTick->CVR = S32_SysTick_CVR_CURRENT(0U);
    2bc2:	4b04      	ldr	r3, [pc, #16]	; (2bd4 <OsIf_Timer_System_Internal_Init+0x24>)
    2bc4:	2200      	movs	r2, #0
    2bc6:	609a      	str	r2, [r3, #8]
    S32_SysTick->CSRr = S32_SysTick_CSR_ENABLE(1u) | S32_SysTick_CSR_TICKINT(0u) | S32_SysTick_CSR_CLKSOURCE(1u);
    2bc8:	4b02      	ldr	r3, [pc, #8]	; (2bd4 <OsIf_Timer_System_Internal_Init+0x24>)
    2bca:	2205      	movs	r2, #5
    2bcc:	601a      	str	r2, [r3, #0]
}
    2bce:	bf00      	nop
    2bd0:	b002      	add	sp, #8
    2bd2:	4770      	bx	lr
    2bd4:	e000e010 	.word	0xe000e010

00002bd8 <OsIf_Timer_System_Internal_GetCounter>:
 * Description   : Get systick counter value.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_Internal_GetCounter(void)
{
    return SYSTICK_GET_COUNTER();
    2bd8:	4b02      	ldr	r3, [pc, #8]	; (2be4 <OsIf_Timer_System_Internal_GetCounter+0xc>)
    2bda:	689b      	ldr	r3, [r3, #8]
    2bdc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
}
    2be0:	4618      	mov	r0, r3
    2be2:	4770      	bx	lr
    2be4:	e000e010 	.word	0xe000e010

00002be8 <OsIf_Timer_System_Internal_GetElapsed>:
 * Function Name : OsIf_Timer_System_Internal_GetElapsed.
 * Description   : Get systick elapsed value.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_Internal_GetElapsed(uint32 * const CurrentRef)
{
    2be8:	b084      	sub	sp, #16
    2bea:	9001      	str	r0, [sp, #4]
    uint32 CurrentVal = SYSTICK_GET_COUNTER();
    2bec:	4b10      	ldr	r3, [pc, #64]	; (2c30 <OsIf_Timer_System_Internal_GetElapsed+0x48>)
    2bee:	689b      	ldr	r3, [r3, #8]
    2bf0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    2bf4:	9302      	str	r3, [sp, #8]
    uint32 dif = 0U;
    2bf6:	2300      	movs	r3, #0
    2bf8:	9303      	str	r3, [sp, #12]

    if (SYSTICK_OVERFLOWED((CurrentVal), (*CurrentRef)))
    2bfa:	9b01      	ldr	r3, [sp, #4]
    2bfc:	681b      	ldr	r3, [r3, #0]
    2bfe:	9a02      	ldr	r2, [sp, #8]
    2c00:	429a      	cmp	r2, r3
    2c02:	d909      	bls.n	2c18 <OsIf_Timer_System_Internal_GetElapsed+0x30>
    {
        /* overflow occurred */
        dif = SYSTICK_DELTA_OUTER(CurrentVal, *CurrentRef, SYSTICK_MAX);
    2c04:	9b01      	ldr	r3, [sp, #4]
    2c06:	681a      	ldr	r2, [r3, #0]
    2c08:	9b02      	ldr	r3, [sp, #8]
    2c0a:	1ad3      	subs	r3, r2, r3
    2c0c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
    2c10:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
    2c14:	9303      	str	r3, [sp, #12]
    2c16:	e004      	b.n	2c22 <OsIf_Timer_System_Internal_GetElapsed+0x3a>
    }
    else
    {
        /* overflow did not occur */
        dif = SYSTICK_DELTA_INNER(*CurrentRef, CurrentVal);
    2c18:	9b01      	ldr	r3, [sp, #4]
    2c1a:	681a      	ldr	r2, [r3, #0]
    2c1c:	9b02      	ldr	r3, [sp, #8]
    2c1e:	1ad3      	subs	r3, r2, r3
    2c20:	9303      	str	r3, [sp, #12]
    }
    *CurrentRef = CurrentVal;
    2c22:	9b01      	ldr	r3, [sp, #4]
    2c24:	9a02      	ldr	r2, [sp, #8]
    2c26:	601a      	str	r2, [r3, #0]

    return dif;
    2c28:	9b03      	ldr	r3, [sp, #12]
}
    2c2a:	4618      	mov	r0, r3
    2c2c:	b004      	add	sp, #16
    2c2e:	4770      	bx	lr
    2c30:	e000e010 	.word	0xe000e010

00002c34 <Clock_Ip_NotificatonsEmptyCallback>:
 *
 *END**************************************************************************/
static void Clock_Ip_NotificatonsEmptyCallback( Clock_Ip_NotificationType Notification,
                                                Clock_Ip_NameType ClockName
                                               )
{
    2c34:	b082      	sub	sp, #8
    2c36:	9001      	str	r0, [sp, #4]
    2c38:	9100      	str	r1, [sp, #0]
    /* No implementation */
    (void)Notification;
    (void)ClockName;
}
    2c3a:	bf00      	nop
    2c3c:	b002      	add	sp, #8
    2c3e:	4770      	bx	lr

00002c40 <Clock_Ip_UpdateDriverContext>:
 * Function Name : Clock_Ip_UpdateDriverContext.
 * Description   : Updates context of the driver, internal memory, clock objects.
 *
 *END**************************************************************************/
static void Clock_Ip_UpdateDriverContext(Clock_Ip_ClockConfigType const * Config)
{
    2c40:	b500      	push	{lr}
    2c42:	b085      	sub	sp, #20
    2c44:	9001      	str	r0, [sp, #4]
    uint8 Index;
    (void)Config;
    Clock_Ip_bSentFromUpdateDriverContext = TRUE;
    2c46:	4b24      	ldr	r3, [pc, #144]	; (2cd8 <Clock_Ip_UpdateDriverContext+0x98>)
    2c48:	2201      	movs	r2, #1
    2c4a:	701a      	strb	r2, [r3, #0]
    /* Initialize clock objects */
    Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND);
    2c4c:	4b23      	ldr	r3, [pc, #140]	; (2cdc <Clock_Ip_UpdateDriverContext+0x9c>)
    2c4e:	681b      	ldr	r3, [r3, #0]
    2c50:	2102      	movs	r1, #2
    2c52:	4618      	mov	r0, r3
    2c54:	f003 fc32 	bl	64bc <Clock_Ip_Command>

    for (Index = 0U; Index < Config->ExtClksCount; Index++)    /* Set external signal frequency. */
    2c58:	2300      	movs	r3, #0
    2c5a:	f88d 300f 	strb.w	r3, [sp, #15]
    2c5e:	e015      	b.n	2c8c <Clock_Ip_UpdateDriverContext+0x4c>
    {
        Clock_Ip_SetExternalSignalFrequency(Config->ExtClks[Index].Name, Config->ExtClks[Index].Value);
    2c60:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2c64:	9a01      	ldr	r2, [sp, #4]
    2c66:	334a      	adds	r3, #74	; 0x4a
    2c68:	00db      	lsls	r3, r3, #3
    2c6a:	4413      	add	r3, r2
    2c6c:	6858      	ldr	r0, [r3, #4]
    2c6e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2c72:	9a01      	ldr	r2, [sp, #4]
    2c74:	334a      	adds	r3, #74	; 0x4a
    2c76:	00db      	lsls	r3, r3, #3
    2c78:	4413      	add	r3, r2
    2c7a:	689b      	ldr	r3, [r3, #8]
    2c7c:	4619      	mov	r1, r3
    2c7e:	f001 fadc 	bl	423a <Clock_Ip_SetExternalSignalFrequency>
    for (Index = 0U; Index < Config->ExtClksCount; Index++)    /* Set external signal frequency. */
    2c82:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2c86:	3301      	adds	r3, #1
    2c88:	f88d 300f 	strb.w	r3, [sp, #15]
    2c8c:	9b01      	ldr	r3, [sp, #4]
    2c8e:	7bdb      	ldrb	r3, [r3, #15]
    2c90:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2c94:	429a      	cmp	r2, r3
    2c96:	d3e3      	bcc.n	2c60 <Clock_Ip_UpdateDriverContext+0x20>
    }

    /* Call empty callbacks */
    Clock_Ip_CallEmptyCallbacks();
    2c98:	f000 f824 	bl	2ce4 <Clock_Ip_CallEmptyCallbacks>

#if CLOCK_IP_CONFIGURED_FREQUENCIES_COUNT > 0U

    for (Index = 1U; Index < Config->ConfigureFrequenciesCount; Index++)
    2c9c:	2301      	movs	r3, #1
    2c9e:	f88d 300f 	strb.w	r3, [sp, #15]
    2ca2:	e00e      	b.n	2cc2 <Clock_Ip_UpdateDriverContext+0x82>
    {
        Clock_Ip_FreqIds[Config->ConfiguredFrequencies[Index].Name] = Index;
    2ca4:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2ca8:	9b01      	ldr	r3, [sp, #4]
    2caa:	327e      	adds	r2, #126	; 0x7e
    2cac:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    2cb0:	490b      	ldr	r1, [pc, #44]	; (2ce0 <Clock_Ip_UpdateDriverContext+0xa0>)
    2cb2:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2cb6:	54ca      	strb	r2, [r1, r3]
    for (Index = 1U; Index < Config->ConfigureFrequenciesCount; Index++)
    2cb8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2cbc:	3301      	adds	r3, #1
    2cbe:	f88d 300f 	strb.w	r3, [sp, #15]
    2cc2:	9b01      	ldr	r3, [sp, #4]
    2cc4:	7cdb      	ldrb	r3, [r3, #19]
    2cc6:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2cca:	429a      	cmp	r2, r3
    2ccc:	d3ea      	bcc.n	2ca4 <Clock_Ip_UpdateDriverContext+0x64>
    }

#endif /* CLOCK_IP_CONFIGURED_FREQUENCIES_COUNT > 0U */
}
    2cce:	bf00      	nop
    2cd0:	bf00      	nop
    2cd2:	b005      	add	sp, #20
    2cd4:	f85d fb04 	ldr.w	pc, [sp], #4
    2cd8:	1fff8b10 	.word	0x1fff8b10
    2cdc:	1fff8b78 	.word	0x1fff8b78
    2ce0:	1fff8b84 	.word	0x1fff8b84

00002ce4 <Clock_Ip_CallEmptyCallbacks>:

#define CLOCK_IP_NO_CALLBACK 0U

/* Call empty callbacks to improve CCOV*/
static void Clock_Ip_CallEmptyCallbacks(void)
{
    2ce4:	b508      	push	{r3, lr}

    if (FALSE == FunctionWasCalled)
    2ce6:	4b23      	ldr	r3, [pc, #140]	; (2d74 <Clock_Ip_CallEmptyCallbacks+0x90>)
    2ce8:	781b      	ldrb	r3, [r3, #0]
    2cea:	f083 0301 	eor.w	r3, r3, #1
    2cee:	b2db      	uxtb	r3, r3
    2cf0:	2b00      	cmp	r3, #0
    2cf2:	d03d      	beq.n	2d70 <Clock_Ip_CallEmptyCallbacks+0x8c>
    {
        FunctionWasCalled = TRUE;
    2cf4:	4b1f      	ldr	r3, [pc, #124]	; (2d74 <Clock_Ip_CallEmptyCallbacks+0x90>)
    2cf6:	2201      	movs	r2, #1
    2cf8:	701a      	strb	r2, [r3, #0]

        Clock_Ip_axCmuCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR, 0U);
    2cfa:	4b1f      	ldr	r3, [pc, #124]	; (2d78 <Clock_Ip_CallEmptyCallbacks+0x94>)
    2cfc:	685b      	ldr	r3, [r3, #4]
    2cfe:	2100      	movs	r1, #0
    2d00:	2000      	movs	r0, #0
    2d02:	4798      	blx	r3
        Clock_Ip_axCmuCallbacks[CLOCK_IP_NO_CALLBACK].Disable(RESERVED_CLK);
    2d04:	4b1c      	ldr	r3, [pc, #112]	; (2d78 <Clock_Ip_CallEmptyCallbacks+0x94>)
    2d06:	689b      	ldr	r3, [r3, #8]
    2d08:	2057      	movs	r0, #87	; 0x57
    2d0a:	4798      	blx	r3

        Clock_Ip_axDividerCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2d0c:	4b1b      	ldr	r3, [pc, #108]	; (2d7c <Clock_Ip_CallEmptyCallbacks+0x98>)
    2d0e:	681b      	ldr	r3, [r3, #0]
    2d10:	2000      	movs	r0, #0
    2d12:	4798      	blx	r3

        Clock_Ip_axDividerTriggerCallbacks[CLOCK_IP_NO_CALLBACK].Configure(NULL_PTR);
    2d14:	4b1a      	ldr	r3, [pc, #104]	; (2d80 <Clock_Ip_CallEmptyCallbacks+0x9c>)
    2d16:	681b      	ldr	r3, [r3, #0]
    2d18:	2000      	movs	r0, #0
    2d1a:	4798      	blx	r3

        Clock_Ip_axExtOscCallbacks[CLOCK_IP_NO_CALLBACK].Reset(NULL_PTR);
    2d1c:	4b19      	ldr	r3, [pc, #100]	; (2d84 <Clock_Ip_CallEmptyCallbacks+0xa0>)
    2d1e:	681b      	ldr	r3, [r3, #0]
    2d20:	2000      	movs	r0, #0
    2d22:	4798      	blx	r3

        Clock_Ip_axFracDivCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2d24:	4b18      	ldr	r3, [pc, #96]	; (2d88 <Clock_Ip_CallEmptyCallbacks+0xa4>)
    2d26:	685b      	ldr	r3, [r3, #4]
    2d28:	2000      	movs	r0, #0
    2d2a:	4798      	blx	r3
        (void)Clock_Ip_axFracDivCallbacks[CLOCK_IP_NO_CALLBACK].Complete(RESERVED_CLK);
    2d2c:	4b16      	ldr	r3, [pc, #88]	; (2d88 <Clock_Ip_CallEmptyCallbacks+0xa4>)
    2d2e:	689b      	ldr	r3, [r3, #8]
    2d30:	2057      	movs	r0, #87	; 0x57
    2d32:	4798      	blx	r3

        Clock_Ip_axGateCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2d34:	4b15      	ldr	r3, [pc, #84]	; (2d8c <Clock_Ip_CallEmptyCallbacks+0xa8>)
    2d36:	681b      	ldr	r3, [r3, #0]
    2d38:	2000      	movs	r0, #0
    2d3a:	4798      	blx	r3
        Clock_Ip_axGateCallbacks[CLOCK_IP_NO_CALLBACK].Update(RESERVED_CLK,FALSE);
    2d3c:	4b13      	ldr	r3, [pc, #76]	; (2d8c <Clock_Ip_CallEmptyCallbacks+0xa8>)
    2d3e:	685b      	ldr	r3, [r3, #4]
    2d40:	2100      	movs	r1, #0
    2d42:	2057      	movs	r0, #87	; 0x57
    2d44:	4798      	blx	r3

        Clock_Ip_axIntOscCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2d46:	4b12      	ldr	r3, [pc, #72]	; (2d90 <Clock_Ip_CallEmptyCallbacks+0xac>)
    2d48:	681b      	ldr	r3, [r3, #0]
    2d4a:	2000      	movs	r0, #0
    2d4c:	4798      	blx	r3

        Clock_Ip_axPllCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2d4e:	4b11      	ldr	r3, [pc, #68]	; (2d94 <Clock_Ip_CallEmptyCallbacks+0xb0>)
    2d50:	685b      	ldr	r3, [r3, #4]
    2d52:	2000      	movs	r0, #0
    2d54:	4798      	blx	r3
        (void)Clock_Ip_axPllCallbacks[CLOCK_IP_NO_CALLBACK].Complete(RESERVED_CLK);
    2d56:	4b0f      	ldr	r3, [pc, #60]	; (2d94 <Clock_Ip_CallEmptyCallbacks+0xb0>)
    2d58:	689b      	ldr	r3, [r3, #8]
    2d5a:	2057      	movs	r0, #87	; 0x57
    2d5c:	4798      	blx	r3

        Clock_Ip_axSelectorCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2d5e:	4b0e      	ldr	r3, [pc, #56]	; (2d98 <Clock_Ip_CallEmptyCallbacks+0xb4>)
    2d60:	685b      	ldr	r3, [r3, #4]
    2d62:	2000      	movs	r0, #0
    2d64:	4798      	blx	r3

        Clock_Ip_axPcfsCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR, 0U);
    2d66:	4b0d      	ldr	r3, [pc, #52]	; (2d9c <Clock_Ip_CallEmptyCallbacks+0xb8>)
    2d68:	681b      	ldr	r3, [r3, #0]
    2d6a:	2100      	movs	r1, #0
    2d6c:	2000      	movs	r0, #0
    2d6e:	4798      	blx	r3
    }
}
    2d70:	bf00      	nop
    2d72:	bd08      	pop	{r3, pc}
    2d74:	1fff8b7c 	.word	0x1fff8b7c
    2d78:	00019a34 	.word	0x00019a34
    2d7c:	00019948 	.word	0x00019948
    2d80:	00019984 	.word	0x00019984
    2d84:	0001998c 	.word	0x0001998c
    2d88:	000199b4 	.word	0x000199b4
    2d8c:	000199c0 	.word	0x000199c0
    2d90:	000199f8 	.word	0x000199f8
    2d94:	00019a44 	.word	0x00019a44
    2d98:	00019a70 	.word	0x00019a70
    2d9c:	00019a6c 	.word	0x00019a6c

00002da0 <Clock_Ip_ResetClockConfiguration>:

static void Clock_Ip_ResetClockConfiguration(Clock_Ip_ClockConfigType const * Config)
{
    2da0:	b500      	push	{lr}
    2da2:	b085      	sub	sp, #20
    2da4:	9001      	str	r0, [sp, #4]
    uint32 CallbackIndex;
    uint32 Index;

    for (Index = Config->SelectorsCount ; Index > 0U; Index--)    /* Ramp down all selectors from configuration to SAFE_CLOCK */
    2da6:	9b01      	ldr	r3, [sp, #4]
    2da8:	7adb      	ldrb	r3, [r3, #11]
    2daa:	9303      	str	r3, [sp, #12]
    2dac:	e01f      	b.n	2dee <Clock_Ip_ResetClockConfiguration+0x4e>
    {
        CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Selectors[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    2dae:	9b03      	ldr	r3, [sp, #12]
    2db0:	1e5a      	subs	r2, r3, #1
    2db2:	9b01      	ldr	r3, [sp, #4]
    2db4:	320d      	adds	r2, #13
    2db6:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    2dba:	495a      	ldr	r1, [pc, #360]	; (2f24 <Clock_Ip_ResetClockConfiguration+0x184>)
    2dbc:	4613      	mov	r3, r2
    2dbe:	00db      	lsls	r3, r3, #3
    2dc0:	4413      	add	r3, r2
    2dc2:	440b      	add	r3, r1
    2dc4:	3301      	adds	r3, #1
    2dc6:	781b      	ldrb	r3, [r3, #0]
    2dc8:	461a      	mov	r2, r3
    2dca:	4b57      	ldr	r3, [pc, #348]	; (2f28 <Clock_Ip_ResetClockConfiguration+0x188>)
    2dcc:	5c9b      	ldrb	r3, [r3, r2]
    2dce:	9302      	str	r3, [sp, #8]
        Clock_Ip_axSelectorCallbacks[CallbackIndex].Reset(&Config->Selectors[Index - 1U]);
    2dd0:	4a56      	ldr	r2, [pc, #344]	; (2f2c <Clock_Ip_ResetClockConfiguration+0x18c>)
    2dd2:	9b02      	ldr	r3, [sp, #8]
    2dd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    2dd8:	9a03      	ldr	r2, [sp, #12]
    2dda:	3a01      	subs	r2, #1
    2ddc:	320d      	adds	r2, #13
    2dde:	00d2      	lsls	r2, r2, #3
    2de0:	9901      	ldr	r1, [sp, #4]
    2de2:	440a      	add	r2, r1
    2de4:	4610      	mov	r0, r2
    2de6:	4798      	blx	r3
    for (Index = Config->SelectorsCount ; Index > 0U; Index--)    /* Ramp down all selectors from configuration to SAFE_CLOCK */
    2de8:	9b03      	ldr	r3, [sp, #12]
    2dea:	3b01      	subs	r3, #1
    2dec:	9303      	str	r3, [sp, #12]
    2dee:	9b03      	ldr	r3, [sp, #12]
    2df0:	2b00      	cmp	r3, #0
    2df2:	d1dc      	bne.n	2dae <Clock_Ip_ResetClockConfiguration+0xe>
    }

    for (Index = Config->FracDivsCount; Index > 0U; Index--)    /* Put in reset state all fractional dividers from configuration */
    2df4:	9b01      	ldr	r3, [sp, #4]
    2df6:	7b9b      	ldrb	r3, [r3, #14]
    2df8:	9303      	str	r3, [sp, #12]
    2dfa:	e026      	b.n	2e4a <Clock_Ip_ResetClockConfiguration+0xaa>
    {
        CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->FracDivs[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    2dfc:	9b03      	ldr	r3, [sp, #12]
    2dfe:	3b01      	subs	r3, #1
    2e00:	9a01      	ldr	r2, [sp, #4]
    2e02:	3324      	adds	r3, #36	; 0x24
    2e04:	011b      	lsls	r3, r3, #4
    2e06:	4413      	add	r3, r2
    2e08:	3304      	adds	r3, #4
    2e0a:	681a      	ldr	r2, [r3, #0]
    2e0c:	4945      	ldr	r1, [pc, #276]	; (2f24 <Clock_Ip_ResetClockConfiguration+0x184>)
    2e0e:	4613      	mov	r3, r2
    2e10:	00db      	lsls	r3, r3, #3
    2e12:	4413      	add	r3, r2
    2e14:	440b      	add	r3, r1
    2e16:	3301      	adds	r3, #1
    2e18:	781b      	ldrb	r3, [r3, #0]
    2e1a:	461a      	mov	r2, r3
    2e1c:	4b44      	ldr	r3, [pc, #272]	; (2f30 <Clock_Ip_ResetClockConfiguration+0x190>)
    2e1e:	5c9b      	ldrb	r3, [r3, r2]
    2e20:	9302      	str	r3, [sp, #8]
        Clock_Ip_axFracDivCallbacks[CallbackIndex].Reset(&Config->FracDivs[Index - 1U]);
    2e22:	4944      	ldr	r1, [pc, #272]	; (2f34 <Clock_Ip_ResetClockConfiguration+0x194>)
    2e24:	9a02      	ldr	r2, [sp, #8]
    2e26:	4613      	mov	r3, r2
    2e28:	005b      	lsls	r3, r3, #1
    2e2a:	4413      	add	r3, r2
    2e2c:	009b      	lsls	r3, r3, #2
    2e2e:	440b      	add	r3, r1
    2e30:	681b      	ldr	r3, [r3, #0]
    2e32:	9a03      	ldr	r2, [sp, #12]
    2e34:	3a01      	subs	r2, #1
    2e36:	3224      	adds	r2, #36	; 0x24
    2e38:	0112      	lsls	r2, r2, #4
    2e3a:	9901      	ldr	r1, [sp, #4]
    2e3c:	440a      	add	r2, r1
    2e3e:	3204      	adds	r2, #4
    2e40:	4610      	mov	r0, r2
    2e42:	4798      	blx	r3
    for (Index = Config->FracDivsCount; Index > 0U; Index--)    /* Put in reset state all fractional dividers from configuration */
    2e44:	9b03      	ldr	r3, [sp, #12]
    2e46:	3b01      	subs	r3, #1
    2e48:	9303      	str	r3, [sp, #12]
    2e4a:	9b03      	ldr	r3, [sp, #12]
    2e4c:	2b00      	cmp	r3, #0
    2e4e:	d1d5      	bne.n	2dfc <Clock_Ip_ResetClockConfiguration+0x5c>
    }

    for (Index = Config->PllsCount; Index > 0U; Index--)       /* Power down all plls from configuration */
    2e50:	9b01      	ldr	r3, [sp, #4]
    2e52:	7a9b      	ldrb	r3, [r3, #10]
    2e54:	9303      	str	r3, [sp, #12]
    2e56:	e02a      	b.n	2eae <Clock_Ip_ResetClockConfiguration+0x10e>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    2e58:	9b03      	ldr	r3, [sp, #12]
    2e5a:	1e5a      	subs	r2, r3, #1
    2e5c:	9901      	ldr	r1, [sp, #4]
    2e5e:	4613      	mov	r3, r2
    2e60:	009b      	lsls	r3, r3, #2
    2e62:	4413      	add	r3, r2
    2e64:	00db      	lsls	r3, r3, #3
    2e66:	440b      	add	r3, r1
    2e68:	3340      	adds	r3, #64	; 0x40
    2e6a:	681a      	ldr	r2, [r3, #0]
    2e6c:	492d      	ldr	r1, [pc, #180]	; (2f24 <Clock_Ip_ResetClockConfiguration+0x184>)
    2e6e:	4613      	mov	r3, r2
    2e70:	00db      	lsls	r3, r3, #3
    2e72:	4413      	add	r3, r2
    2e74:	440b      	add	r3, r1
    2e76:	3301      	adds	r3, #1
    2e78:	781b      	ldrb	r3, [r3, #0]
    2e7a:	461a      	mov	r2, r3
    2e7c:	4b2e      	ldr	r3, [pc, #184]	; (2f38 <Clock_Ip_ResetClockConfiguration+0x198>)
    2e7e:	5c9b      	ldrb	r3, [r3, r2]
    2e80:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Reset(&Config->Plls[Index - 1U]);
    2e82:	492e      	ldr	r1, [pc, #184]	; (2f3c <Clock_Ip_ResetClockConfiguration+0x19c>)
    2e84:	9a02      	ldr	r2, [sp, #8]
    2e86:	4613      	mov	r3, r2
    2e88:	009b      	lsls	r3, r3, #2
    2e8a:	4413      	add	r3, r2
    2e8c:	009b      	lsls	r3, r3, #2
    2e8e:	440b      	add	r3, r1
    2e90:	6819      	ldr	r1, [r3, #0]
    2e92:	9b03      	ldr	r3, [sp, #12]
    2e94:	1e5a      	subs	r2, r3, #1
    2e96:	4613      	mov	r3, r2
    2e98:	009b      	lsls	r3, r3, #2
    2e9a:	4413      	add	r3, r2
    2e9c:	00db      	lsls	r3, r3, #3
    2e9e:	3340      	adds	r3, #64	; 0x40
    2ea0:	9a01      	ldr	r2, [sp, #4]
    2ea2:	4413      	add	r3, r2
    2ea4:	4618      	mov	r0, r3
    2ea6:	4788      	blx	r1
    for (Index = Config->PllsCount; Index > 0U; Index--)       /* Power down all plls from configuration */
    2ea8:	9b03      	ldr	r3, [sp, #12]
    2eaa:	3b01      	subs	r3, #1
    2eac:	9303      	str	r3, [sp, #12]
    2eae:	9b03      	ldr	r3, [sp, #12]
    2eb0:	2b00      	cmp	r3, #0
    2eb2:	d1d1      	bne.n	2e58 <Clock_Ip_ResetClockConfiguration+0xb8>
    }

    for (Index = Config->XoscsCount; Index > 0U; Index--)     /* Power down all xoscs from configuration */
    2eb4:	9b01      	ldr	r3, [sp, #4]
    2eb6:	7a5b      	ldrb	r3, [r3, #9]
    2eb8:	9303      	str	r3, [sp, #12]
    2eba:	e02b      	b.n	2f14 <Clock_Ip_ResetClockConfiguration+0x174>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    2ebc:	9b03      	ldr	r3, [sp, #12]
    2ebe:	1e5a      	subs	r2, r3, #1
    2ec0:	9901      	ldr	r1, [sp, #4]
    2ec2:	4613      	mov	r3, r2
    2ec4:	009b      	lsls	r3, r3, #2
    2ec6:	4413      	add	r3, r2
    2ec8:	009b      	lsls	r3, r3, #2
    2eca:	440b      	add	r3, r1
    2ecc:	332c      	adds	r3, #44	; 0x2c
    2ece:	681a      	ldr	r2, [r3, #0]
    2ed0:	4914      	ldr	r1, [pc, #80]	; (2f24 <Clock_Ip_ResetClockConfiguration+0x184>)
    2ed2:	4613      	mov	r3, r2
    2ed4:	00db      	lsls	r3, r3, #3
    2ed6:	4413      	add	r3, r2
    2ed8:	440b      	add	r3, r1
    2eda:	3301      	adds	r3, #1
    2edc:	781b      	ldrb	r3, [r3, #0]
    2ede:	461a      	mov	r2, r3
    2ee0:	4b17      	ldr	r3, [pc, #92]	; (2f40 <Clock_Ip_ResetClockConfiguration+0x1a0>)
    2ee2:	5c9b      	ldrb	r3, [r3, r2]
    2ee4:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Reset(&Config->Xoscs[Index - 1U]);
    2ee6:	4917      	ldr	r1, [pc, #92]	; (2f44 <Clock_Ip_ResetClockConfiguration+0x1a4>)
    2ee8:	9a02      	ldr	r2, [sp, #8]
    2eea:	4613      	mov	r3, r2
    2eec:	009b      	lsls	r3, r3, #2
    2eee:	4413      	add	r3, r2
    2ef0:	009b      	lsls	r3, r3, #2
    2ef2:	440b      	add	r3, r1
    2ef4:	6819      	ldr	r1, [r3, #0]
    2ef6:	9b03      	ldr	r3, [sp, #12]
    2ef8:	1e5a      	subs	r2, r3, #1
    2efa:	4613      	mov	r3, r2
    2efc:	009b      	lsls	r3, r3, #2
    2efe:	4413      	add	r3, r2
    2f00:	009b      	lsls	r3, r3, #2
    2f02:	3328      	adds	r3, #40	; 0x28
    2f04:	9a01      	ldr	r2, [sp, #4]
    2f06:	4413      	add	r3, r2
    2f08:	3304      	adds	r3, #4
    2f0a:	4618      	mov	r0, r3
    2f0c:	4788      	blx	r1
    for (Index = Config->XoscsCount; Index > 0U; Index--)     /* Power down all xoscs from configuration */
    2f0e:	9b03      	ldr	r3, [sp, #12]
    2f10:	3b01      	subs	r3, #1
    2f12:	9303      	str	r3, [sp, #12]
    2f14:	9b03      	ldr	r3, [sp, #12]
    2f16:	2b00      	cmp	r3, #0
    2f18:	d1d0      	bne.n	2ebc <Clock_Ip_ResetClockConfiguration+0x11c>
    }
}
    2f1a:	bf00      	nop
    2f1c:	bf00      	nop
    2f1e:	b005      	add	sp, #20
    2f20:	f85d fb04 	ldr.w	pc, [sp], #4
    2f24:	00019438 	.word	0x00019438
    2f28:	00019408 	.word	0x00019408
    2f2c:	00019a70 	.word	0x00019a70
    2f30:	000193e8 	.word	0x000193e8
    2f34:	000199b4 	.word	0x000199b4
    2f38:	000193f8 	.word	0x000193f8
    2f3c:	00019a44 	.word	0x00019a44
    2f40:	000193b8 	.word	0x000193b8
    2f44:	0001998c 	.word	0x0001998c

00002f48 <Clock_Ip_Init>:
 *                 enabled, for example, if the external oscillator is used, please setup correctly.
 *
 * @implements Clock_Ip_Init_Activity
 * END**********************************************************************************/
Clock_Ip_StatusType Clock_Ip_Init(Clock_Ip_ClockConfigType const * Config)
{
    2f48:	b500      	push	{lr}
    2f4a:	b085      	sub	sp, #20
    2f4c:	9001      	str	r0, [sp, #4]
    Clock_Ip_StatusType ClockStatus = CLOCK_IP_ERROR;
    2f4e:	2301      	movs	r3, #1
    2f50:	9303      	str	r3, [sp, #12]
    Clock_Ip_Command(Config, CLOCK_IP_SET_USER_ACCESS_ALLOWED_COMMAND);
  #endif
#endif
    CLOCK_IP_DEV_ASSERT(NULL_PTR != Config);

    Clock_Ip_InitClock(Config);
    2f52:	9801      	ldr	r0, [sp, #4]
    2f54:	f000 f818 	bl	2f88 <Clock_Ip_InitClock>

    if (DriverContext.ClockTreeIsConsumingPll)
    2f58:	4b0a      	ldr	r3, [pc, #40]	; (2f84 <Clock_Ip_Init+0x3c>)
    2f5a:	781b      	ldrb	r3, [r3, #0]
    2f5c:	2b00      	cmp	r3, #0
    2f5e:	d00a      	beq.n	2f76 <Clock_Ip_Init+0x2e>
    {
        PllStatus = Clock_Ip_GetPllStatus();
    2f60:	f000 fb74 	bl	364c <Clock_Ip_GetPllStatus>
    2f64:	9002      	str	r0, [sp, #8]
        if (CLOCK_IP_PLL_LOCKED == PllStatus)
    2f66:	9b02      	ldr	r3, [sp, #8]
    2f68:	2b00      	cmp	r3, #0
    2f6a:	d106      	bne.n	2f7a <Clock_Ip_Init+0x32>
        {
            Clock_Ip_DistributePll();
    2f6c:	f000 fbf2 	bl	3754 <Clock_Ip_DistributePll>
            ClockStatus = CLOCK_IP_SUCCESS;
    2f70:	2300      	movs	r3, #0
    2f72:	9303      	str	r3, [sp, #12]
    2f74:	e001      	b.n	2f7a <Clock_Ip_Init+0x32>
        }
    }
    else
    {
        ClockStatus = CLOCK_IP_SUCCESS;
    2f76:	2300      	movs	r3, #0
    2f78:	9303      	str	r3, [sp, #12]
    }

    return ClockStatus;
    2f7a:	9b03      	ldr	r3, [sp, #12]
}
    2f7c:	4618      	mov	r0, r3
    2f7e:	b005      	add	sp, #20
    2f80:	f85d fb04 	ldr.w	pc, [sp], #4
    2f84:	1fff8b80 	.word	0x1fff8b80

00002f88 <Clock_Ip_InitClock>:
 *                 shall be initialized) and shall return without waiting until the PLL is locked.
 *
 * @implements Clock_Ip_InitClock_Activity
 * END**********************************************************************************/
void Clock_Ip_InitClock(Clock_Ip_ClockConfigType const * Config)
{
    2f88:	b510      	push	{r4, lr}
    2f8a:	b084      	sub	sp, #16
    2f8c:	9001      	str	r0, [sp, #4]
#endif

    CLOCK_IP_DEV_ASSERT(NULL_PTR != Config);

    /* Save the current clock configuration to be used by "Clock_Ip_DistributePllClock". */
    Clock_Ip_pxConfig = Config;
    2f8e:	4a9f      	ldr	r2, [pc, #636]	; (320c <Clock_Ip_InitClock+0x284>)
    2f90:	9b01      	ldr	r3, [sp, #4]
    2f92:	6013      	str	r3, [r2, #0]

    /* Platform specific initialization:
     * DFS reset, FIRC_CLK configuration etc. */
    Clock_Ip_Command(Config, CLOCK_IP_INITIALIZE_PLATFORM_COMMAND);
    2f94:	2101      	movs	r1, #1
    2f96:	9801      	ldr	r0, [sp, #4]
    2f98:	f003 fa90 	bl	64bc <Clock_Ip_Command>

    /* Clear all the settings for CMU0/1/2... */
    /* In case one clock configuration has the CMU disabled, then need to make the transition to
    reset state of CMU modules. */
    if (NULL_PTR != Clock_Ip_pxConfig)
    2f9c:	4b9b      	ldr	r3, [pc, #620]	; (320c <Clock_Ip_InitClock+0x284>)
    2f9e:	681b      	ldr	r3, [r3, #0]
    2fa0:	2b00      	cmp	r3, #0
    2fa2:	d030      	beq.n	3006 <Clock_Ip_InitClock+0x7e>
    {
        for (Index = 0U; Index < Config->CmusCount; Index++)    /* Reset all clock monitor units from previous configuration. */
    2fa4:	2300      	movs	r3, #0
    2fa6:	9303      	str	r3, [sp, #12]
    2fa8:	e027      	b.n	2ffa <Clock_Ip_InitClock+0x72>
        {
            CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    2faa:	9901      	ldr	r1, [sp, #4]
    2fac:	9a03      	ldr	r2, [sp, #12]
    2fae:	4613      	mov	r3, r2
    2fb0:	009b      	lsls	r3, r3, #2
    2fb2:	4413      	add	r3, r2
    2fb4:	009b      	lsls	r3, r3, #2
    2fb6:	440b      	add	r3, r1
    2fb8:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2fbc:	681a      	ldr	r2, [r3, #0]
    2fbe:	4994      	ldr	r1, [pc, #592]	; (3210 <Clock_Ip_InitClock+0x288>)
    2fc0:	4613      	mov	r3, r2
    2fc2:	00db      	lsls	r3, r3, #3
    2fc4:	4413      	add	r3, r2
    2fc6:	440b      	add	r3, r1
    2fc8:	3301      	adds	r3, #1
    2fca:	781b      	ldrb	r3, [r3, #0]
    2fcc:	461a      	mov	r2, r3
    2fce:	4b91      	ldr	r3, [pc, #580]	; (3214 <Clock_Ip_InitClock+0x28c>)
    2fd0:	5c9b      	ldrb	r3, [r3, r2]
    2fd2:	9302      	str	r3, [sp, #8]
            Clock_Ip_axCmuCallbacks[CallbackIndex].Reset(&Config->Cmus[Index]);
    2fd4:	4a90      	ldr	r2, [pc, #576]	; (3218 <Clock_Ip_InitClock+0x290>)
    2fd6:	9b02      	ldr	r3, [sp, #8]
    2fd8:	011b      	lsls	r3, r3, #4
    2fda:	4413      	add	r3, r2
    2fdc:	6819      	ldr	r1, [r3, #0]
    2fde:	9a03      	ldr	r2, [sp, #12]
    2fe0:	4613      	mov	r3, r2
    2fe2:	009b      	lsls	r3, r3, #2
    2fe4:	4413      	add	r3, r2
    2fe6:	009b      	lsls	r3, r3, #2
    2fe8:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2fec:	9a01      	ldr	r2, [sp, #4]
    2fee:	4413      	add	r3, r2
    2ff0:	4618      	mov	r0, r3
    2ff2:	4788      	blx	r1
        for (Index = 0U; Index < Config->CmusCount; Index++)    /* Reset all clock monitor units from previous configuration. */
    2ff4:	9b03      	ldr	r3, [sp, #12]
    2ff6:	3301      	adds	r3, #1
    2ff8:	9303      	str	r3, [sp, #12]
    2ffa:	9b01      	ldr	r3, [sp, #4]
    2ffc:	7c9b      	ldrb	r3, [r3, #18]
    2ffe:	461a      	mov	r2, r3
    3000:	9b03      	ldr	r3, [sp, #12]
    3002:	4293      	cmp	r3, r2
    3004:	d3d1      	bcc.n	2faa <Clock_Ip_InitClock+0x22>

    /*********************************************************************
     ***  Ramp down to safe configuration. Reset elements from clock tree:
     ***  selectors, fractional dividers, plls and xoscs
     ***********************************************************************/
    Clock_Ip_ResetClockConfiguration(Config);
    3006:	9801      	ldr	r0, [sp, #4]
    3008:	f7ff feca 	bl	2da0 <Clock_Ip_ResetClockConfiguration>
    /*******************************************************
     *** Load the new configuration. Selectors that might
     *** be clocked from PLLs shouldn't be configured.
     *******************************************************/

    for (Index = 0U; Index < Config->IrcoscsCount; Index++)   /* Set internal oscillators from configuration */
    300c:	2300      	movs	r3, #0
    300e:	9303      	str	r3, [sp, #12]
    3010:	e029      	b.n	3066 <Clock_Ip_InitClock+0xde>
    {
        CallbackIndex = Clock_Ip_au8IrcoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Ircoscs[Index].Name][CLOCK_IP_CALLBACK]];
    3012:	9901      	ldr	r1, [sp, #4]
    3014:	9a03      	ldr	r2, [sp, #12]
    3016:	4613      	mov	r3, r2
    3018:	005b      	lsls	r3, r3, #1
    301a:	4413      	add	r3, r2
    301c:	009b      	lsls	r3, r3, #2
    301e:	440b      	add	r3, r1
    3020:	3314      	adds	r3, #20
    3022:	681a      	ldr	r2, [r3, #0]
    3024:	497a      	ldr	r1, [pc, #488]	; (3210 <Clock_Ip_InitClock+0x288>)
    3026:	4613      	mov	r3, r2
    3028:	00db      	lsls	r3, r3, #3
    302a:	4413      	add	r3, r2
    302c:	440b      	add	r3, r1
    302e:	3301      	adds	r3, #1
    3030:	781b      	ldrb	r3, [r3, #0]
    3032:	461a      	mov	r2, r3
    3034:	4b79      	ldr	r3, [pc, #484]	; (321c <Clock_Ip_InitClock+0x294>)
    3036:	5c9b      	ldrb	r3, [r3, r2]
    3038:	9302      	str	r3, [sp, #8]
        Clock_Ip_axIntOscCallbacks[CallbackIndex].Set(&Config->Ircoscs[Index]);
    303a:	4979      	ldr	r1, [pc, #484]	; (3220 <Clock_Ip_InitClock+0x298>)
    303c:	9a02      	ldr	r2, [sp, #8]
    303e:	4613      	mov	r3, r2
    3040:	005b      	lsls	r3, r3, #1
    3042:	4413      	add	r3, r2
    3044:	009b      	lsls	r3, r3, #2
    3046:	440b      	add	r3, r1
    3048:	6819      	ldr	r1, [r3, #0]
    304a:	9a03      	ldr	r2, [sp, #12]
    304c:	4613      	mov	r3, r2
    304e:	005b      	lsls	r3, r3, #1
    3050:	4413      	add	r3, r2
    3052:	009b      	lsls	r3, r3, #2
    3054:	3310      	adds	r3, #16
    3056:	9a01      	ldr	r2, [sp, #4]
    3058:	4413      	add	r3, r2
    305a:	3304      	adds	r3, #4
    305c:	4618      	mov	r0, r3
    305e:	4788      	blx	r1
    for (Index = 0U; Index < Config->IrcoscsCount; Index++)   /* Set internal oscillators from configuration */
    3060:	9b03      	ldr	r3, [sp, #12]
    3062:	3301      	adds	r3, #1
    3064:	9303      	str	r3, [sp, #12]
    3066:	9b01      	ldr	r3, [sp, #4]
    3068:	7a1b      	ldrb	r3, [r3, #8]
    306a:	461a      	mov	r2, r3
    306c:	9b03      	ldr	r3, [sp, #12]
    306e:	4293      	cmp	r3, r2
    3070:	d3cf      	bcc.n	3012 <Clock_Ip_InitClock+0x8a>
    }

    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Configure all xoscs from configuration */
    3072:	2300      	movs	r3, #0
    3074:	9303      	str	r3, [sp, #12]
    3076:	e02a      	b.n	30ce <Clock_Ip_InitClock+0x146>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index].Name][CLOCK_IP_CALLBACK]];
    3078:	9901      	ldr	r1, [sp, #4]
    307a:	9a03      	ldr	r2, [sp, #12]
    307c:	4613      	mov	r3, r2
    307e:	009b      	lsls	r3, r3, #2
    3080:	4413      	add	r3, r2
    3082:	009b      	lsls	r3, r3, #2
    3084:	440b      	add	r3, r1
    3086:	332c      	adds	r3, #44	; 0x2c
    3088:	681a      	ldr	r2, [r3, #0]
    308a:	4961      	ldr	r1, [pc, #388]	; (3210 <Clock_Ip_InitClock+0x288>)
    308c:	4613      	mov	r3, r2
    308e:	00db      	lsls	r3, r3, #3
    3090:	4413      	add	r3, r2
    3092:	440b      	add	r3, r1
    3094:	3301      	adds	r3, #1
    3096:	781b      	ldrb	r3, [r3, #0]
    3098:	461a      	mov	r2, r3
    309a:	4b62      	ldr	r3, [pc, #392]	; (3224 <Clock_Ip_InitClock+0x29c>)
    309c:	5c9b      	ldrb	r3, [r3, r2]
    309e:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Set(&Config->Xoscs[Index]);
    30a0:	4961      	ldr	r1, [pc, #388]	; (3228 <Clock_Ip_InitClock+0x2a0>)
    30a2:	9a02      	ldr	r2, [sp, #8]
    30a4:	4613      	mov	r3, r2
    30a6:	009b      	lsls	r3, r3, #2
    30a8:	4413      	add	r3, r2
    30aa:	009b      	lsls	r3, r3, #2
    30ac:	440b      	add	r3, r1
    30ae:	3304      	adds	r3, #4
    30b0:	6819      	ldr	r1, [r3, #0]
    30b2:	9a03      	ldr	r2, [sp, #12]
    30b4:	4613      	mov	r3, r2
    30b6:	009b      	lsls	r3, r3, #2
    30b8:	4413      	add	r3, r2
    30ba:	009b      	lsls	r3, r3, #2
    30bc:	3328      	adds	r3, #40	; 0x28
    30be:	9a01      	ldr	r2, [sp, #4]
    30c0:	4413      	add	r3, r2
    30c2:	3304      	adds	r3, #4
    30c4:	4618      	mov	r0, r3
    30c6:	4788      	blx	r1
    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Configure all xoscs from configuration */
    30c8:	9b03      	ldr	r3, [sp, #12]
    30ca:	3301      	adds	r3, #1
    30cc:	9303      	str	r3, [sp, #12]
    30ce:	9b01      	ldr	r3, [sp, #4]
    30d0:	7a5b      	ldrb	r3, [r3, #9]
    30d2:	461a      	mov	r2, r3
    30d4:	9b03      	ldr	r3, [sp, #12]
    30d6:	4293      	cmp	r3, r2
    30d8:	d3ce      	bcc.n	3078 <Clock_Ip_InitClock+0xf0>
    }

    /* Initialize clock objects, internal driver data */
    Clock_Ip_UpdateDriverContext(Config);
    30da:	9801      	ldr	r0, [sp, #4]
    30dc:	f7ff fdb0 	bl	2c40 <Clock_Ip_UpdateDriverContext>

    /* Configure the PCFS  */
    for (Index = 0U; Index < Config->PcfsCount; Index++)       /* Configure all progressive frequency switching clocks from configuration */
    30e0:	2300      	movs	r3, #0
    30e2:	9303      	str	r3, [sp, #12]
    30e4:	e028      	b.n	3138 <Clock_Ip_InitClock+0x1b0>
    {
        CallbackIndex = Clock_Ip_au8PcfsCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Pcfs[Index].Name][CLOCK_IP_CALLBACK]];
    30e6:	9901      	ldr	r1, [sp, #4]
    30e8:	9a03      	ldr	r2, [sp, #12]
    30ea:	4613      	mov	r3, r2
    30ec:	009b      	lsls	r3, r3, #2
    30ee:	4413      	add	r3, r2
    30f0:	009b      	lsls	r3, r3, #2
    30f2:	440b      	add	r3, r1
    30f4:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
    30f8:	681a      	ldr	r2, [r3, #0]
    30fa:	4945      	ldr	r1, [pc, #276]	; (3210 <Clock_Ip_InitClock+0x288>)
    30fc:	4613      	mov	r3, r2
    30fe:	00db      	lsls	r3, r3, #3
    3100:	4413      	add	r3, r2
    3102:	440b      	add	r3, r1
    3104:	3301      	adds	r3, #1
    3106:	781b      	ldrb	r3, [r3, #0]
    3108:	461a      	mov	r2, r3
    310a:	4b48      	ldr	r3, [pc, #288]	; (322c <Clock_Ip_InitClock+0x2a4>)
    310c:	5c9b      	ldrb	r3, [r3, r2]
    310e:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPcfsCallbacks[CallbackIndex].Set(&Config->Pcfs[Index], Index);
    3110:	4a47      	ldr	r2, [pc, #284]	; (3230 <Clock_Ip_InitClock+0x2a8>)
    3112:	9b02      	ldr	r3, [sp, #8]
    3114:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    3118:	9a03      	ldr	r2, [sp, #12]
    311a:	4613      	mov	r3, r2
    311c:	009b      	lsls	r3, r3, #2
    311e:	4413      	add	r3, r2
    3120:	009b      	lsls	r3, r3, #2
    3122:	f503 736e 	add.w	r3, r3, #952	; 0x3b8
    3126:	9a01      	ldr	r2, [sp, #4]
    3128:	4413      	add	r3, r2
    312a:	3304      	adds	r3, #4
    312c:	9903      	ldr	r1, [sp, #12]
    312e:	4618      	mov	r0, r3
    3130:	47a0      	blx	r4
    for (Index = 0U; Index < Config->PcfsCount; Index++)       /* Configure all progressive frequency switching clocks from configuration */
    3132:	9b03      	ldr	r3, [sp, #12]
    3134:	3301      	adds	r3, #1
    3136:	9303      	str	r3, [sp, #12]
    3138:	9b01      	ldr	r3, [sp, #4]
    313a:	7c5b      	ldrb	r3, [r3, #17]
    313c:	461a      	mov	r2, r3
    313e:	9b03      	ldr	r3, [sp, #12]
    3140:	4293      	cmp	r3, r2
    3142:	d3d0      	bcc.n	30e6 <Clock_Ip_InitClock+0x15e>
    }

    /* Configure the clock divider triggers that are under MCU control */
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    3144:	2300      	movs	r3, #0
    3146:	9303      	str	r3, [sp, #12]
    3148:	e026      	b.n	3198 <Clock_Ip_InitClock+0x210>
    {
        CallbackIndex = Clock_Ip_au8DividerTriggerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->DividerTriggers[Index].Name][CLOCK_IP_CALLBACK]];
    314a:	9901      	ldr	r1, [sp, #4]
    314c:	9a03      	ldr	r2, [sp, #12]
    314e:	4613      	mov	r3, r2
    3150:	005b      	lsls	r3, r3, #1
    3152:	4413      	add	r3, r2
    3154:	009b      	lsls	r3, r3, #2
    3156:	440b      	add	r3, r1
    3158:	f503 730e 	add.w	r3, r3, #568	; 0x238
    315c:	681a      	ldr	r2, [r3, #0]
    315e:	492c      	ldr	r1, [pc, #176]	; (3210 <Clock_Ip_InitClock+0x288>)
    3160:	4613      	mov	r3, r2
    3162:	00db      	lsls	r3, r3, #3
    3164:	4413      	add	r3, r2
    3166:	440b      	add	r3, r1
    3168:	3301      	adds	r3, #1
    316a:	781b      	ldrb	r3, [r3, #0]
    316c:	461a      	mov	r2, r3
    316e:	4b31      	ldr	r3, [pc, #196]	; (3234 <Clock_Ip_InitClock+0x2ac>)
    3170:	5c9b      	ldrb	r3, [r3, r2]
    3172:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerTriggerCallbacks[CallbackIndex].Configure(&Config->DividerTriggers[Index]);
    3174:	4a30      	ldr	r2, [pc, #192]	; (3238 <Clock_Ip_InitClock+0x2b0>)
    3176:	9b02      	ldr	r3, [sp, #8]
    3178:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
    317c:	9a03      	ldr	r2, [sp, #12]
    317e:	4613      	mov	r3, r2
    3180:	005b      	lsls	r3, r3, #1
    3182:	4413      	add	r3, r2
    3184:	009b      	lsls	r3, r3, #2
    3186:	f503 730e 	add.w	r3, r3, #568	; 0x238
    318a:	9a01      	ldr	r2, [sp, #4]
    318c:	4413      	add	r3, r2
    318e:	4618      	mov	r0, r3
    3190:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    3192:	9b03      	ldr	r3, [sp, #12]
    3194:	3301      	adds	r3, #1
    3196:	9303      	str	r3, [sp, #12]
    3198:	9b01      	ldr	r3, [sp, #4]
    319a:	7b5b      	ldrb	r3, [r3, #13]
    319c:	461a      	mov	r2, r3
    319e:	9b03      	ldr	r3, [sp, #12]
    31a0:	4293      	cmp	r3, r2
    31a2:	d3d2      	bcc.n	314a <Clock_Ip_InitClock+0x1c2>
    }

    /* Configure the clock dividers that are under MCU control */
    for (Index = 0U; Index < Config->DividersCount; Index++)    /* Set dividers from configuration. */
    31a4:	2300      	movs	r3, #0
    31a6:	9303      	str	r3, [sp, #12]
    31a8:	e026      	b.n	31f8 <Clock_Ip_InitClock+0x270>
    {
        CallbackIndex = Clock_Ip_au8DividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Dividers[Index].Name][CLOCK_IP_CALLBACK]];
    31aa:	9901      	ldr	r1, [sp, #4]
    31ac:	9a03      	ldr	r2, [sp, #12]
    31ae:	4613      	mov	r3, r2
    31b0:	005b      	lsls	r3, r3, #1
    31b2:	4413      	add	r3, r2
    31b4:	009b      	lsls	r3, r3, #2
    31b6:	440b      	add	r3, r1
    31b8:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    31bc:	681a      	ldr	r2, [r3, #0]
    31be:	4914      	ldr	r1, [pc, #80]	; (3210 <Clock_Ip_InitClock+0x288>)
    31c0:	4613      	mov	r3, r2
    31c2:	00db      	lsls	r3, r3, #3
    31c4:	4413      	add	r3, r2
    31c6:	440b      	add	r3, r1
    31c8:	3301      	adds	r3, #1
    31ca:	781b      	ldrb	r3, [r3, #0]
    31cc:	461a      	mov	r2, r3
    31ce:	4b1b      	ldr	r3, [pc, #108]	; (323c <Clock_Ip_InitClock+0x2b4>)
    31d0:	5c9b      	ldrb	r3, [r3, r2]
    31d2:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerCallbacks[CallbackIndex].Set(&Config->Dividers[Index]);
    31d4:	4a1a      	ldr	r2, [pc, #104]	; (3240 <Clock_Ip_InitClock+0x2b8>)
    31d6:	9b02      	ldr	r3, [sp, #8]
    31d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    31dc:	9a03      	ldr	r2, [sp, #12]
    31de:	4613      	mov	r3, r2
    31e0:	005b      	lsls	r3, r3, #1
    31e2:	4413      	add	r3, r2
    31e4:	009b      	lsls	r3, r3, #2
    31e6:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    31ea:	9a01      	ldr	r2, [sp, #4]
    31ec:	4413      	add	r3, r2
    31ee:	4618      	mov	r0, r3
    31f0:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividersCount; Index++)    /* Set dividers from configuration. */
    31f2:	9b03      	ldr	r3, [sp, #12]
    31f4:	3301      	adds	r3, #1
    31f6:	9303      	str	r3, [sp, #12]
    31f8:	9b01      	ldr	r3, [sp, #4]
    31fa:	7b1b      	ldrb	r3, [r3, #12]
    31fc:	461a      	mov	r2, r3
    31fe:	9b03      	ldr	r3, [sp, #12]
    3200:	4293      	cmp	r3, r2
    3202:	d3d2      	bcc.n	31aa <Clock_Ip_InitClock+0x222>
    }

    /* Trigger update for all divider trigger that are under MCU control */
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    3204:	2300      	movs	r3, #0
    3206:	9303      	str	r3, [sp, #12]
    3208:	e044      	b.n	3294 <Clock_Ip_InitClock+0x30c>
    320a:	bf00      	nop
    320c:	1fff8b78 	.word	0x1fff8b78
    3210:	00019438 	.word	0x00019438
    3214:	00019428 	.word	0x00019428
    3218:	00019a34 	.word	0x00019a34
    321c:	000193c8 	.word	0x000193c8
    3220:	000199f8 	.word	0x000199f8
    3224:	000193b8 	.word	0x000193b8
    3228:	0001998c 	.word	0x0001998c
    322c:	00019418 	.word	0x00019418
    3230:	00019a6c 	.word	0x00019a6c
    3234:	000193a8 	.word	0x000193a8
    3238:	00019984 	.word	0x00019984
    323c:	00019398 	.word	0x00019398
    3240:	00019948 	.word	0x00019948
    {
        CallbackIndex = Clock_Ip_au8DividerTriggerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->DividerTriggers[Index].Name][CLOCK_IP_CALLBACK]];
    3244:	9901      	ldr	r1, [sp, #4]
    3246:	9a03      	ldr	r2, [sp, #12]
    3248:	4613      	mov	r3, r2
    324a:	005b      	lsls	r3, r3, #1
    324c:	4413      	add	r3, r2
    324e:	009b      	lsls	r3, r3, #2
    3250:	440b      	add	r3, r1
    3252:	f503 730e 	add.w	r3, r3, #568	; 0x238
    3256:	681a      	ldr	r2, [r3, #0]
    3258:	49ac      	ldr	r1, [pc, #688]	; (350c <Clock_Ip_InitClock+0x584>)
    325a:	4613      	mov	r3, r2
    325c:	00db      	lsls	r3, r3, #3
    325e:	4413      	add	r3, r2
    3260:	440b      	add	r3, r1
    3262:	3301      	adds	r3, #1
    3264:	781b      	ldrb	r3, [r3, #0]
    3266:	461a      	mov	r2, r3
    3268:	4ba9      	ldr	r3, [pc, #676]	; (3510 <Clock_Ip_InitClock+0x588>)
    326a:	5c9b      	ldrb	r3, [r3, r2]
    326c:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerTriggerCallbacks[CallbackIndex].TriggerUpdate(&Config->DividerTriggers[Index]);
    326e:	4aa9      	ldr	r2, [pc, #676]	; (3514 <Clock_Ip_InitClock+0x58c>)
    3270:	9b02      	ldr	r3, [sp, #8]
    3272:	00db      	lsls	r3, r3, #3
    3274:	4413      	add	r3, r2
    3276:	6859      	ldr	r1, [r3, #4]
    3278:	9a03      	ldr	r2, [sp, #12]
    327a:	4613      	mov	r3, r2
    327c:	005b      	lsls	r3, r3, #1
    327e:	4413      	add	r3, r2
    3280:	009b      	lsls	r3, r3, #2
    3282:	f503 730e 	add.w	r3, r3, #568	; 0x238
    3286:	9a01      	ldr	r2, [sp, #4]
    3288:	4413      	add	r3, r2
    328a:	4618      	mov	r0, r3
    328c:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    328e:	9b03      	ldr	r3, [sp, #12]
    3290:	3301      	adds	r3, #1
    3292:	9303      	str	r3, [sp, #12]
    3294:	9b01      	ldr	r3, [sp, #4]
    3296:	7b5b      	ldrb	r3, [r3, #13]
    3298:	461a      	mov	r2, r3
    329a:	9b03      	ldr	r3, [sp, #12]
    329c:	4293      	cmp	r3, r2
    329e:	d3d1      	bcc.n	3244 <Clock_Ip_InitClock+0x2bc>
    }

    /* Configure PLL clock generators */
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Configure all plls from configuration asynchronously. Do not enable. */
    32a0:	2300      	movs	r3, #0
    32a2:	9303      	str	r3, [sp, #12]
    32a4:	e029      	b.n	32fa <Clock_Ip_InitClock+0x372>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index].Name][CLOCK_IP_CALLBACK]];
    32a6:	9901      	ldr	r1, [sp, #4]
    32a8:	9a03      	ldr	r2, [sp, #12]
    32aa:	4613      	mov	r3, r2
    32ac:	009b      	lsls	r3, r3, #2
    32ae:	4413      	add	r3, r2
    32b0:	00db      	lsls	r3, r3, #3
    32b2:	440b      	add	r3, r1
    32b4:	3340      	adds	r3, #64	; 0x40
    32b6:	681a      	ldr	r2, [r3, #0]
    32b8:	4994      	ldr	r1, [pc, #592]	; (350c <Clock_Ip_InitClock+0x584>)
    32ba:	4613      	mov	r3, r2
    32bc:	00db      	lsls	r3, r3, #3
    32be:	4413      	add	r3, r2
    32c0:	440b      	add	r3, r1
    32c2:	3301      	adds	r3, #1
    32c4:	781b      	ldrb	r3, [r3, #0]
    32c6:	461a      	mov	r2, r3
    32c8:	4b93      	ldr	r3, [pc, #588]	; (3518 <Clock_Ip_InitClock+0x590>)
    32ca:	5c9b      	ldrb	r3, [r3, r2]
    32cc:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Set(&Config->Plls[Index]);
    32ce:	4993      	ldr	r1, [pc, #588]	; (351c <Clock_Ip_InitClock+0x594>)
    32d0:	9a02      	ldr	r2, [sp, #8]
    32d2:	4613      	mov	r3, r2
    32d4:	009b      	lsls	r3, r3, #2
    32d6:	4413      	add	r3, r2
    32d8:	009b      	lsls	r3, r3, #2
    32da:	440b      	add	r3, r1
    32dc:	3304      	adds	r3, #4
    32de:	6819      	ldr	r1, [r3, #0]
    32e0:	9a03      	ldr	r2, [sp, #12]
    32e2:	4613      	mov	r3, r2
    32e4:	009b      	lsls	r3, r3, #2
    32e6:	4413      	add	r3, r2
    32e8:	00db      	lsls	r3, r3, #3
    32ea:	3340      	adds	r3, #64	; 0x40
    32ec:	9a01      	ldr	r2, [sp, #4]
    32ee:	4413      	add	r3, r2
    32f0:	4618      	mov	r0, r3
    32f2:	4788      	blx	r1
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Configure all plls from configuration asynchronously. Do not enable. */
    32f4:	9b03      	ldr	r3, [sp, #12]
    32f6:	3301      	adds	r3, #1
    32f8:	9303      	str	r3, [sp, #12]
    32fa:	9b01      	ldr	r3, [sp, #4]
    32fc:	7a9b      	ldrb	r3, [r3, #10]
    32fe:	461a      	mov	r2, r3
    3300:	9b03      	ldr	r3, [sp, #12]
    3302:	4293      	cmp	r3, r2
    3304:	d3cf      	bcc.n	32a6 <Clock_Ip_InitClock+0x31e>
    }

    for (Index = 0U; Index < Config->CmusCount; Index++)     /* Set the Clock Monitoring Units that are under mcu control. Cmus are not enabled. */
    3306:	2300      	movs	r3, #0
    3308:	9303      	str	r3, [sp, #12]
    330a:	e029      	b.n	3360 <Clock_Ip_InitClock+0x3d8>
    {
        CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    330c:	9901      	ldr	r1, [sp, #4]
    330e:	9a03      	ldr	r2, [sp, #12]
    3310:	4613      	mov	r3, r2
    3312:	009b      	lsls	r3, r3, #2
    3314:	4413      	add	r3, r2
    3316:	009b      	lsls	r3, r3, #2
    3318:	440b      	add	r3, r1
    331a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    331e:	681a      	ldr	r2, [r3, #0]
    3320:	497a      	ldr	r1, [pc, #488]	; (350c <Clock_Ip_InitClock+0x584>)
    3322:	4613      	mov	r3, r2
    3324:	00db      	lsls	r3, r3, #3
    3326:	4413      	add	r3, r2
    3328:	440b      	add	r3, r1
    332a:	3301      	adds	r3, #1
    332c:	781b      	ldrb	r3, [r3, #0]
    332e:	461a      	mov	r2, r3
    3330:	4b7b      	ldr	r3, [pc, #492]	; (3520 <Clock_Ip_InitClock+0x598>)
    3332:	5c9b      	ldrb	r3, [r3, r2]
    3334:	9302      	str	r3, [sp, #8]
        Clock_Ip_axCmuCallbacks[CallbackIndex].Set(&Config->Cmus[Index], Index);
    3336:	4a7b      	ldr	r2, [pc, #492]	; (3524 <Clock_Ip_InitClock+0x59c>)
    3338:	9b02      	ldr	r3, [sp, #8]
    333a:	011b      	lsls	r3, r3, #4
    333c:	4413      	add	r3, r2
    333e:	3304      	adds	r3, #4
    3340:	681c      	ldr	r4, [r3, #0]
    3342:	9a03      	ldr	r2, [sp, #12]
    3344:	4613      	mov	r3, r2
    3346:	009b      	lsls	r3, r3, #2
    3348:	4413      	add	r3, r2
    334a:	009b      	lsls	r3, r3, #2
    334c:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    3350:	9a01      	ldr	r2, [sp, #4]
    3352:	4413      	add	r3, r2
    3354:	9903      	ldr	r1, [sp, #12]
    3356:	4618      	mov	r0, r3
    3358:	47a0      	blx	r4
    for (Index = 0U; Index < Config->CmusCount; Index++)     /* Set the Clock Monitoring Units that are under mcu control. Cmus are not enabled. */
    335a:	9b03      	ldr	r3, [sp, #12]
    335c:	3301      	adds	r3, #1
    335e:	9303      	str	r3, [sp, #12]
    3360:	9b01      	ldr	r3, [sp, #4]
    3362:	7c9b      	ldrb	r3, [r3, #18]
    3364:	461a      	mov	r2, r3
    3366:	9b03      	ldr	r3, [sp, #12]
    3368:	4293      	cmp	r3, r2
    336a:	d3cf      	bcc.n	330c <Clock_Ip_InitClock+0x384>
    }

    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Wait for all xoscs from configuration to lock */
    336c:	2300      	movs	r3, #0
    336e:	9303      	str	r3, [sp, #12]
    3370:	e02a      	b.n	33c8 <Clock_Ip_InitClock+0x440>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index].Name][CLOCK_IP_CALLBACK]];
    3372:	9901      	ldr	r1, [sp, #4]
    3374:	9a03      	ldr	r2, [sp, #12]
    3376:	4613      	mov	r3, r2
    3378:	009b      	lsls	r3, r3, #2
    337a:	4413      	add	r3, r2
    337c:	009b      	lsls	r3, r3, #2
    337e:	440b      	add	r3, r1
    3380:	332c      	adds	r3, #44	; 0x2c
    3382:	681a      	ldr	r2, [r3, #0]
    3384:	4961      	ldr	r1, [pc, #388]	; (350c <Clock_Ip_InitClock+0x584>)
    3386:	4613      	mov	r3, r2
    3388:	00db      	lsls	r3, r3, #3
    338a:	4413      	add	r3, r2
    338c:	440b      	add	r3, r1
    338e:	3301      	adds	r3, #1
    3390:	781b      	ldrb	r3, [r3, #0]
    3392:	461a      	mov	r2, r3
    3394:	4b64      	ldr	r3, [pc, #400]	; (3528 <Clock_Ip_InitClock+0x5a0>)
    3396:	5c9b      	ldrb	r3, [r3, r2]
    3398:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Complete(&Config->Xoscs[Index]);
    339a:	4964      	ldr	r1, [pc, #400]	; (352c <Clock_Ip_InitClock+0x5a4>)
    339c:	9a02      	ldr	r2, [sp, #8]
    339e:	4613      	mov	r3, r2
    33a0:	009b      	lsls	r3, r3, #2
    33a2:	4413      	add	r3, r2
    33a4:	009b      	lsls	r3, r3, #2
    33a6:	440b      	add	r3, r1
    33a8:	3308      	adds	r3, #8
    33aa:	6819      	ldr	r1, [r3, #0]
    33ac:	9a03      	ldr	r2, [sp, #12]
    33ae:	4613      	mov	r3, r2
    33b0:	009b      	lsls	r3, r3, #2
    33b2:	4413      	add	r3, r2
    33b4:	009b      	lsls	r3, r3, #2
    33b6:	3328      	adds	r3, #40	; 0x28
    33b8:	9a01      	ldr	r2, [sp, #4]
    33ba:	4413      	add	r3, r2
    33bc:	3304      	adds	r3, #4
    33be:	4618      	mov	r0, r3
    33c0:	4788      	blx	r1
    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Wait for all xoscs from configuration to lock */
    33c2:	9b03      	ldr	r3, [sp, #12]
    33c4:	3301      	adds	r3, #1
    33c6:	9303      	str	r3, [sp, #12]
    33c8:	9b01      	ldr	r3, [sp, #4]
    33ca:	7a5b      	ldrb	r3, [r3, #9]
    33cc:	461a      	mov	r2, r3
    33ce:	9b03      	ldr	r3, [sp, #12]
    33d0:	4293      	cmp	r3, r2
    33d2:	d3ce      	bcc.n	3372 <Clock_Ip_InitClock+0x3ea>
    }

    /* Configure PLL clock generators */
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Enable plls according to configuration asynchronously. Do not wait. */
    33d4:	2300      	movs	r3, #0
    33d6:	9303      	str	r3, [sp, #12]
    33d8:	e029      	b.n	342e <Clock_Ip_InitClock+0x4a6>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index].Name][CLOCK_IP_CALLBACK]];
    33da:	9901      	ldr	r1, [sp, #4]
    33dc:	9a03      	ldr	r2, [sp, #12]
    33de:	4613      	mov	r3, r2
    33e0:	009b      	lsls	r3, r3, #2
    33e2:	4413      	add	r3, r2
    33e4:	00db      	lsls	r3, r3, #3
    33e6:	440b      	add	r3, r1
    33e8:	3340      	adds	r3, #64	; 0x40
    33ea:	681a      	ldr	r2, [r3, #0]
    33ec:	4947      	ldr	r1, [pc, #284]	; (350c <Clock_Ip_InitClock+0x584>)
    33ee:	4613      	mov	r3, r2
    33f0:	00db      	lsls	r3, r3, #3
    33f2:	4413      	add	r3, r2
    33f4:	440b      	add	r3, r1
    33f6:	3301      	adds	r3, #1
    33f8:	781b      	ldrb	r3, [r3, #0]
    33fa:	461a      	mov	r2, r3
    33fc:	4b46      	ldr	r3, [pc, #280]	; (3518 <Clock_Ip_InitClock+0x590>)
    33fe:	5c9b      	ldrb	r3, [r3, r2]
    3400:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Enable(&Config->Plls[Index]);
    3402:	4946      	ldr	r1, [pc, #280]	; (351c <Clock_Ip_InitClock+0x594>)
    3404:	9a02      	ldr	r2, [sp, #8]
    3406:	4613      	mov	r3, r2
    3408:	009b      	lsls	r3, r3, #2
    340a:	4413      	add	r3, r2
    340c:	009b      	lsls	r3, r3, #2
    340e:	440b      	add	r3, r1
    3410:	330c      	adds	r3, #12
    3412:	6819      	ldr	r1, [r3, #0]
    3414:	9a03      	ldr	r2, [sp, #12]
    3416:	4613      	mov	r3, r2
    3418:	009b      	lsls	r3, r3, #2
    341a:	4413      	add	r3, r2
    341c:	00db      	lsls	r3, r3, #3
    341e:	3340      	adds	r3, #64	; 0x40
    3420:	9a01      	ldr	r2, [sp, #4]
    3422:	4413      	add	r3, r2
    3424:	4618      	mov	r0, r3
    3426:	4788      	blx	r1
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Enable plls according to configuration asynchronously. Do not wait. */
    3428:	9b03      	ldr	r3, [sp, #12]
    342a:	3301      	adds	r3, #1
    342c:	9303      	str	r3, [sp, #12]
    342e:	9b01      	ldr	r3, [sp, #4]
    3430:	7a9b      	ldrb	r3, [r3, #10]
    3432:	461a      	mov	r2, r3
    3434:	9b03      	ldr	r3, [sp, #12]
    3436:	4293      	cmp	r3, r2
    3438:	d3cf      	bcc.n	33da <Clock_Ip_InitClock+0x452>
    }

    /* Configure fractional dividers */
    /* Note: The DFS configuration might actually need to be done after we
     * know that the PLLs are all locked in "Clock_Ip_GetPllStatus". */
    for (Index = 0U; Index < Config->FracDivsCount; Index++)    /* Configure all fractional dividers from configuration asynchronously. Do not wait. */
    343a:	2300      	movs	r3, #0
    343c:	9303      	str	r3, [sp, #12]
    343e:	e025      	b.n	348c <Clock_Ip_InitClock+0x504>
    {
        CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->FracDivs[Index].Name][CLOCK_IP_CALLBACK]];
    3440:	9a01      	ldr	r2, [sp, #4]
    3442:	9b03      	ldr	r3, [sp, #12]
    3444:	3324      	adds	r3, #36	; 0x24
    3446:	011b      	lsls	r3, r3, #4
    3448:	4413      	add	r3, r2
    344a:	3304      	adds	r3, #4
    344c:	681a      	ldr	r2, [r3, #0]
    344e:	492f      	ldr	r1, [pc, #188]	; (350c <Clock_Ip_InitClock+0x584>)
    3450:	4613      	mov	r3, r2
    3452:	00db      	lsls	r3, r3, #3
    3454:	4413      	add	r3, r2
    3456:	440b      	add	r3, r1
    3458:	3301      	adds	r3, #1
    345a:	781b      	ldrb	r3, [r3, #0]
    345c:	461a      	mov	r2, r3
    345e:	4b34      	ldr	r3, [pc, #208]	; (3530 <Clock_Ip_InitClock+0x5a8>)
    3460:	5c9b      	ldrb	r3, [r3, r2]
    3462:	9302      	str	r3, [sp, #8]
        Clock_Ip_axFracDivCallbacks[CallbackIndex].Set(&Config->FracDivs[Index]);
    3464:	4933      	ldr	r1, [pc, #204]	; (3534 <Clock_Ip_InitClock+0x5ac>)
    3466:	9a02      	ldr	r2, [sp, #8]
    3468:	4613      	mov	r3, r2
    346a:	005b      	lsls	r3, r3, #1
    346c:	4413      	add	r3, r2
    346e:	009b      	lsls	r3, r3, #2
    3470:	440b      	add	r3, r1
    3472:	3304      	adds	r3, #4
    3474:	681b      	ldr	r3, [r3, #0]
    3476:	9a03      	ldr	r2, [sp, #12]
    3478:	3224      	adds	r2, #36	; 0x24
    347a:	0112      	lsls	r2, r2, #4
    347c:	9901      	ldr	r1, [sp, #4]
    347e:	440a      	add	r2, r1
    3480:	3204      	adds	r2, #4
    3482:	4610      	mov	r0, r2
    3484:	4798      	blx	r3
    for (Index = 0U; Index < Config->FracDivsCount; Index++)    /* Configure all fractional dividers from configuration asynchronously. Do not wait. */
    3486:	9b03      	ldr	r3, [sp, #12]
    3488:	3301      	adds	r3, #1
    348a:	9303      	str	r3, [sp, #12]
    348c:	9b01      	ldr	r3, [sp, #4]
    348e:	7b9b      	ldrb	r3, [r3, #14]
    3490:	461a      	mov	r2, r3
    3492:	9b03      	ldr	r3, [sp, #12]
    3494:	4293      	cmp	r3, r2
    3496:	d3d3      	bcc.n	3440 <Clock_Ip_InitClock+0x4b8>
    }

    DriverContext.ClockTreeIsConsumingPll = FALSE;                                  /* Check if clock tree is using a PLL output */
    3498:	4b27      	ldr	r3, [pc, #156]	; (3538 <Clock_Ip_InitClock+0x5b0>)
    349a:	2200      	movs	r2, #0
    349c:	701a      	strb	r2, [r3, #0]
#if (defined(CLOCK_IP_SUPPORTS_WAIT_STATES))
#if(CLOCK_IP_SUPPORTS_WAIT_STATES == STD_ON)
    DriverContext.WaitStatesAreSupported = TRUE;                                    /* Wait states are supported */
#else 
    DriverContext.WaitStatesAreSupported = FALSE;                                   /* Wait states are not supported */ 
    349e:	4b26      	ldr	r3, [pc, #152]	; (3538 <Clock_Ip_InitClock+0x5b0>)
    34a0:	2200      	movs	r2, #0
    34a2:	705a      	strb	r2, [r3, #1]
#endif /*CLOCK_IP_SUPPORTS_WAIT_STATES == STD_ON */
#else 
    DriverContext.WaitStatesAreSupported = FALSE;                                   /* Wait states are not supported */ 
#endif /* #if (defined(CLOCK_IP_SUPPORTS_WAIT_STATES)) */
    DriverContext.HwPllsNo = CLOCK_IP_NUMBER_OF_HARDWARE_PLL;                       /* Number of plls */
    34a4:	4b24      	ldr	r3, [pc, #144]	; (3538 <Clock_Ip_InitClock+0x5b0>)
    34a6:	2201      	movs	r2, #1
    34a8:	709a      	strb	r2, [r3, #2]
    DriverContext.HwDfsNo = CLOCK_IP_NUMBER_OF_HARDWARE_DFS;                        /* Number of fractional dividers */
    34aa:	4b23      	ldr	r3, [pc, #140]	; (3538 <Clock_Ip_InitClock+0x5b0>)
    34ac:	2200      	movs	r2, #0
    34ae:	70da      	strb	r2, [r3, #3]


    /* Configure wait states */
    Clock_Ip_SetWaitStates();
    34b0:	f000 fa9c 	bl	39ec <Clock_Ip_SetWaitStates>
    /* Switch the clock multiplexers under MCU control to the configured source clocks */
    /* Note: if the configured source clock of a ClockMux is the output clock of a PLL/DFS,
     * the configuration will be skipped and the respective ClockMux will be switched in
     * the "Clock_Ip_DistributePllClock" function instead, when the source clock will have
     * stabilized already. */
    for (Index = 0U; Index < Config->SelectorsCount; Index++)    /* Set only if selected inputs are not clocked from PLLs */
    34b4:	2300      	movs	r3, #0
    34b6:	9303      	str	r3, [sp, #12]
    34b8:	e04c      	b.n	3554 <Clock_Ip_InitClock+0x5cc>
    {
        if ((PLL_TYPE != Clock_Ip_aeSourceTypeClockName[Config->Selectors[Index].Value]))
    34ba:	9a01      	ldr	r2, [sp, #4]
    34bc:	9b03      	ldr	r3, [sp, #12]
    34be:	330d      	adds	r3, #13
    34c0:	00db      	lsls	r3, r3, #3
    34c2:	4413      	add	r3, r2
    34c4:	685b      	ldr	r3, [r3, #4]
    34c6:	4a1d      	ldr	r2, [pc, #116]	; (353c <Clock_Ip_InitClock+0x5b4>)
    34c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    34cc:	2b03      	cmp	r3, #3
    34ce:	d03b      	beq.n	3548 <Clock_Ip_InitClock+0x5c0>
        {

            CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Selectors[Index].Name][CLOCK_IP_CALLBACK]];
    34d0:	9b01      	ldr	r3, [sp, #4]
    34d2:	9a03      	ldr	r2, [sp, #12]
    34d4:	320d      	adds	r2, #13
    34d6:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    34da:	490c      	ldr	r1, [pc, #48]	; (350c <Clock_Ip_InitClock+0x584>)
    34dc:	4613      	mov	r3, r2
    34de:	00db      	lsls	r3, r3, #3
    34e0:	4413      	add	r3, r2
    34e2:	440b      	add	r3, r1
    34e4:	3301      	adds	r3, #1
    34e6:	781b      	ldrb	r3, [r3, #0]
    34e8:	461a      	mov	r2, r3
    34ea:	4b15      	ldr	r3, [pc, #84]	; (3540 <Clock_Ip_InitClock+0x5b8>)
    34ec:	5c9b      	ldrb	r3, [r3, r2]
    34ee:	9302      	str	r3, [sp, #8]
            Clock_Ip_axSelectorCallbacks[CallbackIndex].Set(&Config->Selectors[Index]);
    34f0:	4a14      	ldr	r2, [pc, #80]	; (3544 <Clock_Ip_InitClock+0x5bc>)
    34f2:	9b02      	ldr	r3, [sp, #8]
    34f4:	00db      	lsls	r3, r3, #3
    34f6:	4413      	add	r3, r2
    34f8:	685b      	ldr	r3, [r3, #4]
    34fa:	9a03      	ldr	r2, [sp, #12]
    34fc:	320d      	adds	r2, #13
    34fe:	00d2      	lsls	r2, r2, #3
    3500:	9901      	ldr	r1, [sp, #4]
    3502:	440a      	add	r2, r1
    3504:	4610      	mov	r0, r2
    3506:	4798      	blx	r3
    3508:	e021      	b.n	354e <Clock_Ip_InitClock+0x5c6>
    350a:	bf00      	nop
    350c:	00019438 	.word	0x00019438
    3510:	000193a8 	.word	0x000193a8
    3514:	00019984 	.word	0x00019984
    3518:	000193f8 	.word	0x000193f8
    351c:	00019a44 	.word	0x00019a44
    3520:	00019428 	.word	0x00019428
    3524:	00019a34 	.word	0x00019a34
    3528:	000193b8 	.word	0x000193b8
    352c:	0001998c 	.word	0x0001998c
    3530:	000193e8 	.word	0x000193e8
    3534:	000199b4 	.word	0x000199b4
    3538:	1fff8b80 	.word	0x1fff8b80
    353c:	00019884 	.word	0x00019884
    3540:	00019408 	.word	0x00019408
    3544:	00019a70 	.word	0x00019a70
        }
        else
        {
            /* At least one mux is consuming pll */
            DriverContext.ClockTreeIsConsumingPll = TRUE;
    3548:	4b3a      	ldr	r3, [pc, #232]	; (3634 <Clock_Ip_InitClock+0x6ac>)
    354a:	2201      	movs	r2, #1
    354c:	701a      	strb	r2, [r3, #0]
    for (Index = 0U; Index < Config->SelectorsCount; Index++)    /* Set only if selected inputs are not clocked from PLLs */
    354e:	9b03      	ldr	r3, [sp, #12]
    3550:	3301      	adds	r3, #1
    3552:	9303      	str	r3, [sp, #12]
    3554:	9b01      	ldr	r3, [sp, #4]
    3556:	7adb      	ldrb	r3, [r3, #11]
    3558:	461a      	mov	r2, r3
    355a:	9b03      	ldr	r3, [sp, #12]
    355c:	4293      	cmp	r3, r2
    355e:	d3ac      	bcc.n	34ba <Clock_Ip_InitClock+0x532>
        }
    }

    /* Check if the clock tree is using a PLL output */
    if ( FALSE == DriverContext.ClockTreeIsConsumingPll )
    3560:	4b34      	ldr	r3, [pc, #208]	; (3634 <Clock_Ip_InitClock+0x6ac>)
    3562:	781b      	ldrb	r3, [r3, #0]
    3564:	f083 0301 	eor.w	r3, r3, #1
    3568:	b2db      	uxtb	r3, r3
    356a:	2b00      	cmp	r3, #0
    356c:	d05e      	beq.n	362c <Clock_Ip_InitClock+0x6a4>
    {
        for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    356e:	2300      	movs	r3, #0
    3570:	9303      	str	r3, [sp, #12]
    3572:	e01f      	b.n	35b4 <Clock_Ip_InitClock+0x62c>
        {
            CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Gates[Index].Name][CLOCK_IP_CALLBACK]];
    3574:	9a01      	ldr	r2, [sp, #4]
    3576:	9b03      	ldr	r3, [sp, #12]
    3578:	334e      	adds	r3, #78	; 0x4e
    357a:	00db      	lsls	r3, r3, #3
    357c:	4413      	add	r3, r2
    357e:	685a      	ldr	r2, [r3, #4]
    3580:	492d      	ldr	r1, [pc, #180]	; (3638 <Clock_Ip_InitClock+0x6b0>)
    3582:	4613      	mov	r3, r2
    3584:	00db      	lsls	r3, r3, #3
    3586:	4413      	add	r3, r2
    3588:	440b      	add	r3, r1
    358a:	3301      	adds	r3, #1
    358c:	781b      	ldrb	r3, [r3, #0]
    358e:	461a      	mov	r2, r3
    3590:	4b2a      	ldr	r3, [pc, #168]	; (363c <Clock_Ip_InitClock+0x6b4>)
    3592:	5c9b      	ldrb	r3, [r3, r2]
    3594:	9302      	str	r3, [sp, #8]
            Clock_Ip_axGateCallbacks[CallbackIndex].Set(&Config->Gates[Index]);
    3596:	4a2a      	ldr	r2, [pc, #168]	; (3640 <Clock_Ip_InitClock+0x6b8>)
    3598:	9b02      	ldr	r3, [sp, #8]
    359a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    359e:	9a03      	ldr	r2, [sp, #12]
    35a0:	324e      	adds	r2, #78	; 0x4e
    35a2:	00d2      	lsls	r2, r2, #3
    35a4:	9901      	ldr	r1, [sp, #4]
    35a6:	440a      	add	r2, r1
    35a8:	3204      	adds	r2, #4
    35aa:	4610      	mov	r0, r2
    35ac:	4798      	blx	r3
        for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    35ae:	9b03      	ldr	r3, [sp, #12]
    35b0:	3301      	adds	r3, #1
    35b2:	9303      	str	r3, [sp, #12]
    35b4:	9b01      	ldr	r3, [sp, #4]
    35b6:	7c1b      	ldrb	r3, [r3, #16]
    35b8:	461a      	mov	r2, r3
    35ba:	9b03      	ldr	r3, [sp, #12]
    35bc:	4293      	cmp	r3, r2
    35be:	d3d9      	bcc.n	3574 <Clock_Ip_InitClock+0x5ec>
        }

        /* Enable the Clock Monitoring Units ( CMU0 .. n ) according to configuration. */
        for (Index = 0U; Index < Config->CmusCount; Index++)
    35c0:	2300      	movs	r3, #0
    35c2:	9303      	str	r3, [sp, #12]
    35c4:	e028      	b.n	3618 <Clock_Ip_InitClock+0x690>
        {
            CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    35c6:	9901      	ldr	r1, [sp, #4]
    35c8:	9a03      	ldr	r2, [sp, #12]
    35ca:	4613      	mov	r3, r2
    35cc:	009b      	lsls	r3, r3, #2
    35ce:	4413      	add	r3, r2
    35d0:	009b      	lsls	r3, r3, #2
    35d2:	440b      	add	r3, r1
    35d4:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    35d8:	681a      	ldr	r2, [r3, #0]
    35da:	4917      	ldr	r1, [pc, #92]	; (3638 <Clock_Ip_InitClock+0x6b0>)
    35dc:	4613      	mov	r3, r2
    35de:	00db      	lsls	r3, r3, #3
    35e0:	4413      	add	r3, r2
    35e2:	440b      	add	r3, r1
    35e4:	3301      	adds	r3, #1
    35e6:	781b      	ldrb	r3, [r3, #0]
    35e8:	461a      	mov	r2, r3
    35ea:	4b16      	ldr	r3, [pc, #88]	; (3644 <Clock_Ip_InitClock+0x6bc>)
    35ec:	5c9b      	ldrb	r3, [r3, r2]
    35ee:	9302      	str	r3, [sp, #8]
            Clock_Ip_axCmuCallbacks[CallbackIndex].Enable(&Config->Cmus[Index]);
    35f0:	4a15      	ldr	r2, [pc, #84]	; (3648 <Clock_Ip_InitClock+0x6c0>)
    35f2:	9b02      	ldr	r3, [sp, #8]
    35f4:	011b      	lsls	r3, r3, #4
    35f6:	4413      	add	r3, r2
    35f8:	330c      	adds	r3, #12
    35fa:	6819      	ldr	r1, [r3, #0]
    35fc:	9a03      	ldr	r2, [sp, #12]
    35fe:	4613      	mov	r3, r2
    3600:	009b      	lsls	r3, r3, #2
    3602:	4413      	add	r3, r2
    3604:	009b      	lsls	r3, r3, #2
    3606:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    360a:	9a01      	ldr	r2, [sp, #4]
    360c:	4413      	add	r3, r2
    360e:	4618      	mov	r0, r3
    3610:	4788      	blx	r1
        for (Index = 0U; Index < Config->CmusCount; Index++)
    3612:	9b03      	ldr	r3, [sp, #12]
    3614:	3301      	adds	r3, #1
    3616:	9303      	str	r3, [sp, #12]
    3618:	9b01      	ldr	r3, [sp, #4]
    361a:	7c9b      	ldrb	r3, [r3, #18]
    361c:	461a      	mov	r2, r3
    361e:	9b03      	ldr	r3, [sp, #12]
    3620:	4293      	cmp	r3, r2
    3622:	d3d0      	bcc.n	35c6 <Clock_Ip_InitClock+0x63e>
        }
        /* Disable safe clock if it is supported by platform and it is configured/required. */
        /* Note: Safe clock is the fast internal oscillator clock. It is clocking the clock tree until pll is distributed.
         * At the end of configuration it can be disabled if it is supported on this platform and required/configured. */
        Clock_Ip_Command(Config, CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND);
    3624:	2104      	movs	r1, #4
    3626:	9801      	ldr	r0, [sp, #4]
    3628:	f002 ff48 	bl	64bc <Clock_Ip_Command>
    {
        /* The clock tree is using at least one PLL/DFS output clock as source. */
        /* The user must wait until the PLLs and DFSs are locked by polling Clock_Ip_GetPllStatus */
        /* and then call "Clock_Ip_DistributePllClock" */
    }
}
    362c:	bf00      	nop
    362e:	b004      	add	sp, #16
    3630:	bd10      	pop	{r4, pc}
    3632:	bf00      	nop
    3634:	1fff8b80 	.word	0x1fff8b80
    3638:	00019438 	.word	0x00019438
    363c:	000193d8 	.word	0x000193d8
    3640:	000199c0 	.word	0x000199c0
    3644:	00019428 	.word	0x00019428
    3648:	00019a34 	.word	0x00019a34

0000364c <Clock_Ip_GetPllStatus>:
 * will calculate frequencies only.
 *
 * @implements Clock_Ip_GetPllStatus_Activity
 * END**********************************************************************************/
Clock_Ip_PllStatusType Clock_Ip_GetPllStatus(void)
{
    364c:	b500      	push	{lr}
    364e:	b087      	sub	sp, #28
    Clock_Ip_PllStatusType RetValue = CLOCK_IP_PLL_STATUS_UNDEFINED;
    3650:	2302      	movs	r3, #2
    3652:	9305      	str	r3, [sp, #20]
    Clock_Ip_DfsStatusType DfsStatus;

    uint32 Index;
    uint32 CallbackIndex;

    for (Index = 0U; Index < DriverContext.HwPllsNo; Index++)
    3654:	2300      	movs	r3, #0
    3656:	9304      	str	r3, [sp, #16]
    3658:	e02c      	b.n	36b4 <Clock_Ip_GetPllStatus+0x68>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_aeHwPllName[Index]][CLOCK_IP_CALLBACK]];
    365a:	4a36      	ldr	r2, [pc, #216]	; (3734 <Clock_Ip_GetPllStatus+0xe8>)
    365c:	9b04      	ldr	r3, [sp, #16]
    365e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    3662:	4935      	ldr	r1, [pc, #212]	; (3738 <Clock_Ip_GetPllStatus+0xec>)
    3664:	4613      	mov	r3, r2
    3666:	00db      	lsls	r3, r3, #3
    3668:	4413      	add	r3, r2
    366a:	440b      	add	r3, r1
    366c:	3301      	adds	r3, #1
    366e:	781b      	ldrb	r3, [r3, #0]
    3670:	461a      	mov	r2, r3
    3672:	4b32      	ldr	r3, [pc, #200]	; (373c <Clock_Ip_GetPllStatus+0xf0>)
    3674:	5c9b      	ldrb	r3, [r3, r2]
    3676:	9303      	str	r3, [sp, #12]
        PllStatus = Clock_Ip_axPllCallbacks[CallbackIndex].Complete(Clock_Ip_aeHwPllName[Index]);
    3678:	4931      	ldr	r1, [pc, #196]	; (3740 <Clock_Ip_GetPllStatus+0xf4>)
    367a:	9a03      	ldr	r2, [sp, #12]
    367c:	4613      	mov	r3, r2
    367e:	009b      	lsls	r3, r3, #2
    3680:	4413      	add	r3, r2
    3682:	009b      	lsls	r3, r3, #2
    3684:	440b      	add	r3, r1
    3686:	3308      	adds	r3, #8
    3688:	681b      	ldr	r3, [r3, #0]
    368a:	492a      	ldr	r1, [pc, #168]	; (3734 <Clock_Ip_GetPllStatus+0xe8>)
    368c:	9a04      	ldr	r2, [sp, #16]
    368e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    3692:	4610      	mov	r0, r2
    3694:	4798      	blx	r3
    3696:	9002      	str	r0, [sp, #8]
        if (STATUS_PLL_UNLOCKED == PllStatus)
    3698:	9b02      	ldr	r3, [sp, #8]
    369a:	2b01      	cmp	r3, #1
    369c:	d102      	bne.n	36a4 <Clock_Ip_GetPllStatus+0x58>
        {
            RetValue = CLOCK_IP_PLL_UNLOCKED;
    369e:	2301      	movs	r3, #1
    36a0:	9305      	str	r3, [sp, #20]
            break;
    36a2:	e00d      	b.n	36c0 <Clock_Ip_GetPllStatus+0x74>
        }
        else
        {
            if (STATUS_PLL_LOCKED == PllStatus)
    36a4:	9b02      	ldr	r3, [sp, #8]
    36a6:	2b02      	cmp	r3, #2
    36a8:	d101      	bne.n	36ae <Clock_Ip_GetPllStatus+0x62>
            {
                RetValue = CLOCK_IP_PLL_LOCKED;
    36aa:	2300      	movs	r3, #0
    36ac:	9305      	str	r3, [sp, #20]
    for (Index = 0U; Index < DriverContext.HwPllsNo; Index++)
    36ae:	9b04      	ldr	r3, [sp, #16]
    36b0:	3301      	adds	r3, #1
    36b2:	9304      	str	r3, [sp, #16]
    36b4:	4b23      	ldr	r3, [pc, #140]	; (3744 <Clock_Ip_GetPllStatus+0xf8>)
    36b6:	789b      	ldrb	r3, [r3, #2]
    36b8:	461a      	mov	r2, r3
    36ba:	9b04      	ldr	r3, [sp, #16]
    36bc:	4293      	cmp	r3, r2
    36be:	d3cc      	bcc.n	365a <Clock_Ip_GetPllStatus+0xe>
            }
        }
    }

    if (CLOCK_IP_PLL_LOCKED == RetValue)
    36c0:	9b05      	ldr	r3, [sp, #20]
    36c2:	2b00      	cmp	r3, #0
    36c4:	d130      	bne.n	3728 <Clock_Ip_GetPllStatus+0xdc>
    {
        for (Index = 0U; Index < DriverContext.HwDfsNo; Index++)
    36c6:	2300      	movs	r3, #0
    36c8:	9304      	str	r3, [sp, #16]
    36ca:	e027      	b.n	371c <Clock_Ip_GetPllStatus+0xd0>
        {
            CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_aeHwDfsName[Index]][CLOCK_IP_CALLBACK]];
    36cc:	4a1e      	ldr	r2, [pc, #120]	; (3748 <Clock_Ip_GetPllStatus+0xfc>)
    36ce:	9b04      	ldr	r3, [sp, #16]
    36d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    36d4:	4918      	ldr	r1, [pc, #96]	; (3738 <Clock_Ip_GetPllStatus+0xec>)
    36d6:	4613      	mov	r3, r2
    36d8:	00db      	lsls	r3, r3, #3
    36da:	4413      	add	r3, r2
    36dc:	440b      	add	r3, r1
    36de:	3301      	adds	r3, #1
    36e0:	781b      	ldrb	r3, [r3, #0]
    36e2:	461a      	mov	r2, r3
    36e4:	4b19      	ldr	r3, [pc, #100]	; (374c <Clock_Ip_GetPllStatus+0x100>)
    36e6:	5c9b      	ldrb	r3, [r3, r2]
    36e8:	9303      	str	r3, [sp, #12]
            DfsStatus = Clock_Ip_axFracDivCallbacks[CallbackIndex].Complete(Clock_Ip_aeHwDfsName[Index]);
    36ea:	4919      	ldr	r1, [pc, #100]	; (3750 <Clock_Ip_GetPllStatus+0x104>)
    36ec:	9a03      	ldr	r2, [sp, #12]
    36ee:	4613      	mov	r3, r2
    36f0:	005b      	lsls	r3, r3, #1
    36f2:	4413      	add	r3, r2
    36f4:	009b      	lsls	r3, r3, #2
    36f6:	440b      	add	r3, r1
    36f8:	3308      	adds	r3, #8
    36fa:	681b      	ldr	r3, [r3, #0]
    36fc:	4912      	ldr	r1, [pc, #72]	; (3748 <Clock_Ip_GetPllStatus+0xfc>)
    36fe:	9a04      	ldr	r2, [sp, #16]
    3700:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    3704:	4610      	mov	r0, r2
    3706:	4798      	blx	r3
    3708:	9001      	str	r0, [sp, #4]
            if (STATUS_DFS_UNLOCKED == DfsStatus)
    370a:	9b01      	ldr	r3, [sp, #4]
    370c:	2b01      	cmp	r3, #1
    370e:	d102      	bne.n	3716 <Clock_Ip_GetPllStatus+0xca>
            {
                RetValue = CLOCK_IP_PLL_UNLOCKED;
    3710:	2301      	movs	r3, #1
    3712:	9305      	str	r3, [sp, #20]
                break;
    3714:	e008      	b.n	3728 <Clock_Ip_GetPllStatus+0xdc>
        for (Index = 0U; Index < DriverContext.HwDfsNo; Index++)
    3716:	9b04      	ldr	r3, [sp, #16]
    3718:	3301      	adds	r3, #1
    371a:	9304      	str	r3, [sp, #16]
    371c:	4b09      	ldr	r3, [pc, #36]	; (3744 <Clock_Ip_GetPllStatus+0xf8>)
    371e:	78db      	ldrb	r3, [r3, #3]
    3720:	461a      	mov	r2, r3
    3722:	9b04      	ldr	r3, [sp, #16]
    3724:	4293      	cmp	r3, r2
    3726:	d3d1      	bcc.n	36cc <Clock_Ip_GetPllStatus+0x80>
            }
        }
    }

    return RetValue;
    3728:	9b05      	ldr	r3, [sp, #20]
}
    372a:	4618      	mov	r0, r3
    372c:	b007      	add	sp, #28
    372e:	f85d fb04 	ldr.w	pc, [sp], #4
    3732:	bf00      	nop
    3734:	00019940 	.word	0x00019940
    3738:	00019438 	.word	0x00019438
    373c:	000193f8 	.word	0x000193f8
    3740:	00019a44 	.word	0x00019a44
    3744:	1fff8b80 	.word	0x1fff8b80
    3748:	00019944 	.word	0x00019944
    374c:	000193e8 	.word	0x000193e8
    3750:	000199b4 	.word	0x000199b4

00003754 <Clock_Ip_DistributePll>:
 * The function will not distribute the PLL clock if the driver state does not allow it, or the PLL is not stable.
 *
 * @implements Clock_Ip_DistributePll_Activity
 * END**********************************************************************************/
void Clock_Ip_DistributePll(void)
{
    3754:	b500      	push	{lr}
    3756:	b083      	sub	sp, #12
    uint32 CallbackIndex;

    CLOCK_IP_DEV_ASSERT(NULL_PTR != Clock_Ip_pxConfig);
    /* 'Clock_Ip_pxConfig' is set by Clock_Ip_InitClock().
     *  It doesn't make sense to call PLL distribution without clock initialization. */
    if (NULL_PTR != Clock_Ip_pxConfig)
    3758:	4b55      	ldr	r3, [pc, #340]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    375a:	681b      	ldr	r3, [r3, #0]
    375c:	2b00      	cmp	r3, #0
    375e:	f000 80a2 	beq.w	38a6 <Clock_Ip_DistributePll+0x152>
    {
        for (Index = 0U; Index < Clock_Ip_pxConfig->SelectorsCount; Index++)    /* Set only if selected inputs are clocked from PLLs */
    3762:	2300      	movs	r3, #0
    3764:	9301      	str	r3, [sp, #4]
    3766:	e02c      	b.n	37c2 <Clock_Ip_DistributePll+0x6e>
        {
            if (PLL_TYPE == Clock_Ip_aeSourceTypeClockName[Clock_Ip_pxConfig->Selectors[Index].Value])
    3768:	4b51      	ldr	r3, [pc, #324]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    376a:	681a      	ldr	r2, [r3, #0]
    376c:	9b01      	ldr	r3, [sp, #4]
    376e:	330d      	adds	r3, #13
    3770:	00db      	lsls	r3, r3, #3
    3772:	4413      	add	r3, r2
    3774:	685b      	ldr	r3, [r3, #4]
    3776:	4a4f      	ldr	r2, [pc, #316]	; (38b4 <Clock_Ip_DistributePll+0x160>)
    3778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    377c:	2b03      	cmp	r3, #3
    377e:	d11d      	bne.n	37bc <Clock_Ip_DistributePll+0x68>
            {

                CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Selectors[Index].Name][CLOCK_IP_CALLBACK]];
    3780:	4b4b      	ldr	r3, [pc, #300]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    3782:	681b      	ldr	r3, [r3, #0]
    3784:	9a01      	ldr	r2, [sp, #4]
    3786:	320d      	adds	r2, #13
    3788:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    378c:	494a      	ldr	r1, [pc, #296]	; (38b8 <Clock_Ip_DistributePll+0x164>)
    378e:	4613      	mov	r3, r2
    3790:	00db      	lsls	r3, r3, #3
    3792:	4413      	add	r3, r2
    3794:	440b      	add	r3, r1
    3796:	3301      	adds	r3, #1
    3798:	781b      	ldrb	r3, [r3, #0]
    379a:	461a      	mov	r2, r3
    379c:	4b47      	ldr	r3, [pc, #284]	; (38bc <Clock_Ip_DistributePll+0x168>)
    379e:	5c9b      	ldrb	r3, [r3, r2]
    37a0:	9300      	str	r3, [sp, #0]
                Clock_Ip_axSelectorCallbacks[CallbackIndex].Set(&Clock_Ip_pxConfig->Selectors[Index]);
    37a2:	4a47      	ldr	r2, [pc, #284]	; (38c0 <Clock_Ip_DistributePll+0x16c>)
    37a4:	9b00      	ldr	r3, [sp, #0]
    37a6:	00db      	lsls	r3, r3, #3
    37a8:	4413      	add	r3, r2
    37aa:	685b      	ldr	r3, [r3, #4]
    37ac:	4a40      	ldr	r2, [pc, #256]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    37ae:	6811      	ldr	r1, [r2, #0]
    37b0:	9a01      	ldr	r2, [sp, #4]
    37b2:	320d      	adds	r2, #13
    37b4:	00d2      	lsls	r2, r2, #3
    37b6:	440a      	add	r2, r1
    37b8:	4610      	mov	r0, r2
    37ba:	4798      	blx	r3
        for (Index = 0U; Index < Clock_Ip_pxConfig->SelectorsCount; Index++)    /* Set only if selected inputs are clocked from PLLs */
    37bc:	9b01      	ldr	r3, [sp, #4]
    37be:	3301      	adds	r3, #1
    37c0:	9301      	str	r3, [sp, #4]
    37c2:	4b3b      	ldr	r3, [pc, #236]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    37c4:	681b      	ldr	r3, [r3, #0]
    37c6:	7adb      	ldrb	r3, [r3, #11]
    37c8:	461a      	mov	r2, r3
    37ca:	9b01      	ldr	r3, [sp, #4]
    37cc:	4293      	cmp	r3, r2
    37ce:	d3cb      	bcc.n	3768 <Clock_Ip_DistributePll+0x14>
        }

        /* In the case of PLL is enabled but PLL clock source is not used by any clock Mux.
           So, no need to re-configure for CMUs, because they are configured by Clock_Ip_InitClock */
        /* Check if the clock tree is using a PLL output */
        if ( DriverContext.ClockTreeIsConsumingPll )
    37d0:	4b3c      	ldr	r3, [pc, #240]	; (38c4 <Clock_Ip_DistributePll+0x170>)
    37d2:	781b      	ldrb	r3, [r3, #0]
    37d4:	2b00      	cmp	r3, #0
    37d6:	d066      	beq.n	38a6 <Clock_Ip_DistributePll+0x152>
        {
            for (Index = 0U; Index < Clock_Ip_pxConfig->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    37d8:	2300      	movs	r3, #0
    37da:	9301      	str	r3, [sp, #4]
    37dc:	e021      	b.n	3822 <Clock_Ip_DistributePll+0xce>
            {
                CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Gates[Index].Name][CLOCK_IP_CALLBACK]];
    37de:	4b34      	ldr	r3, [pc, #208]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    37e0:	681a      	ldr	r2, [r3, #0]
    37e2:	9b01      	ldr	r3, [sp, #4]
    37e4:	334e      	adds	r3, #78	; 0x4e
    37e6:	00db      	lsls	r3, r3, #3
    37e8:	4413      	add	r3, r2
    37ea:	685a      	ldr	r2, [r3, #4]
    37ec:	4932      	ldr	r1, [pc, #200]	; (38b8 <Clock_Ip_DistributePll+0x164>)
    37ee:	4613      	mov	r3, r2
    37f0:	00db      	lsls	r3, r3, #3
    37f2:	4413      	add	r3, r2
    37f4:	440b      	add	r3, r1
    37f6:	3301      	adds	r3, #1
    37f8:	781b      	ldrb	r3, [r3, #0]
    37fa:	461a      	mov	r2, r3
    37fc:	4b32      	ldr	r3, [pc, #200]	; (38c8 <Clock_Ip_DistributePll+0x174>)
    37fe:	5c9b      	ldrb	r3, [r3, r2]
    3800:	9300      	str	r3, [sp, #0]
                Clock_Ip_axGateCallbacks[CallbackIndex].Set(&Clock_Ip_pxConfig->Gates[Index]);
    3802:	4a32      	ldr	r2, [pc, #200]	; (38cc <Clock_Ip_DistributePll+0x178>)
    3804:	9b00      	ldr	r3, [sp, #0]
    3806:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    380a:	4a29      	ldr	r2, [pc, #164]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    380c:	6811      	ldr	r1, [r2, #0]
    380e:	9a01      	ldr	r2, [sp, #4]
    3810:	324e      	adds	r2, #78	; 0x4e
    3812:	00d2      	lsls	r2, r2, #3
    3814:	440a      	add	r2, r1
    3816:	3204      	adds	r2, #4
    3818:	4610      	mov	r0, r2
    381a:	4798      	blx	r3
            for (Index = 0U; Index < Clock_Ip_pxConfig->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    381c:	9b01      	ldr	r3, [sp, #4]
    381e:	3301      	adds	r3, #1
    3820:	9301      	str	r3, [sp, #4]
    3822:	4b23      	ldr	r3, [pc, #140]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    3824:	681b      	ldr	r3, [r3, #0]
    3826:	7c1b      	ldrb	r3, [r3, #16]
    3828:	461a      	mov	r2, r3
    382a:	9b01      	ldr	r3, [sp, #4]
    382c:	4293      	cmp	r3, r2
    382e:	d3d6      	bcc.n	37de <Clock_Ip_DistributePll+0x8a>
            }

            /* Enable the Clock Monitoring Units ( CMU0 .. n ) according to configuration. */
            for (Index = 0U; Index < Clock_Ip_pxConfig->CmusCount; Index++)
    3830:	2300      	movs	r3, #0
    3832:	9301      	str	r3, [sp, #4]
    3834:	e02a      	b.n	388c <Clock_Ip_DistributePll+0x138>
            {
                CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    3836:	4b1e      	ldr	r3, [pc, #120]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    3838:	6819      	ldr	r1, [r3, #0]
    383a:	9a01      	ldr	r2, [sp, #4]
    383c:	4613      	mov	r3, r2
    383e:	009b      	lsls	r3, r3, #2
    3840:	4413      	add	r3, r2
    3842:	009b      	lsls	r3, r3, #2
    3844:	440b      	add	r3, r1
    3846:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    384a:	681a      	ldr	r2, [r3, #0]
    384c:	491a      	ldr	r1, [pc, #104]	; (38b8 <Clock_Ip_DistributePll+0x164>)
    384e:	4613      	mov	r3, r2
    3850:	00db      	lsls	r3, r3, #3
    3852:	4413      	add	r3, r2
    3854:	440b      	add	r3, r1
    3856:	3301      	adds	r3, #1
    3858:	781b      	ldrb	r3, [r3, #0]
    385a:	461a      	mov	r2, r3
    385c:	4b1c      	ldr	r3, [pc, #112]	; (38d0 <Clock_Ip_DistributePll+0x17c>)
    385e:	5c9b      	ldrb	r3, [r3, r2]
    3860:	9300      	str	r3, [sp, #0]
                Clock_Ip_axCmuCallbacks[CallbackIndex].Enable(&Clock_Ip_pxConfig->Cmus[Index]);
    3862:	4a1c      	ldr	r2, [pc, #112]	; (38d4 <Clock_Ip_DistributePll+0x180>)
    3864:	9b00      	ldr	r3, [sp, #0]
    3866:	011b      	lsls	r3, r3, #4
    3868:	4413      	add	r3, r2
    386a:	330c      	adds	r3, #12
    386c:	6819      	ldr	r1, [r3, #0]
    386e:	4b10      	ldr	r3, [pc, #64]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    3870:	6818      	ldr	r0, [r3, #0]
    3872:	9a01      	ldr	r2, [sp, #4]
    3874:	4613      	mov	r3, r2
    3876:	009b      	lsls	r3, r3, #2
    3878:	4413      	add	r3, r2
    387a:	009b      	lsls	r3, r3, #2
    387c:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    3880:	4403      	add	r3, r0
    3882:	4618      	mov	r0, r3
    3884:	4788      	blx	r1
            for (Index = 0U; Index < Clock_Ip_pxConfig->CmusCount; Index++)
    3886:	9b01      	ldr	r3, [sp, #4]
    3888:	3301      	adds	r3, #1
    388a:	9301      	str	r3, [sp, #4]
    388c:	4b08      	ldr	r3, [pc, #32]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    388e:	681b      	ldr	r3, [r3, #0]
    3890:	7c9b      	ldrb	r3, [r3, #18]
    3892:	461a      	mov	r2, r3
    3894:	9b01      	ldr	r3, [sp, #4]
    3896:	4293      	cmp	r3, r2
    3898:	d3cd      	bcc.n	3836 <Clock_Ip_DistributePll+0xe2>
            }

            /* Disable safe clock if it is supported by platform and it is configured/required. */
            /* Note: Safe clock is the fast internal oscillator clock. It is clocking the clock tree until pll is distributed.
             * At the end of configuration it can be disabled if it is supported on this platform and required/configured. */
            Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND);
    389a:	4b05      	ldr	r3, [pc, #20]	; (38b0 <Clock_Ip_DistributePll+0x15c>)
    389c:	681b      	ldr	r3, [r3, #0]
    389e:	2104      	movs	r1, #4
    38a0:	4618      	mov	r0, r3
    38a2:	f002 fe0b 	bl	64bc <Clock_Ip_Command>
        }
    }
}
    38a6:	bf00      	nop
    38a8:	b003      	add	sp, #12
    38aa:	f85d fb04 	ldr.w	pc, [sp], #4
    38ae:	bf00      	nop
    38b0:	1fff8b78 	.word	0x1fff8b78
    38b4:	00019884 	.word	0x00019884
    38b8:	00019438 	.word	0x00019438
    38bc:	00019408 	.word	0x00019408
    38c0:	00019a70 	.word	0x00019a70
    38c4:	1fff8b80 	.word	0x1fff8b80
    38c8:	000193d8 	.word	0x000193d8
    38cc:	000199c0 	.word	0x000199c0
    38d0:	00019428 	.word	0x00019428
    38d4:	00019a34 	.word	0x00019a34

000038d8 <Clock_Ip_DisableClockMonitor>:
 * Description   : Disables a clock monitor.
 *
 * @implements Clock_Ip_DisableClockMonitor_Activity
 * END**********************************************************************************/
void Clock_Ip_DisableClockMonitor(Clock_Ip_NameType ClockName)
{
    38d8:	b500      	push	{lr}
    38da:	b085      	sub	sp, #20
    38dc:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    38de:	490c      	ldr	r1, [pc, #48]	; (3910 <Clock_Ip_DisableClockMonitor+0x38>)
    38e0:	9a01      	ldr	r2, [sp, #4]
    38e2:	4613      	mov	r3, r2
    38e4:	00db      	lsls	r3, r3, #3
    38e6:	4413      	add	r3, r2
    38e8:	440b      	add	r3, r1
    38ea:	3301      	adds	r3, #1
    38ec:	781b      	ldrb	r3, [r3, #0]
    38ee:	461a      	mov	r2, r3
    38f0:	4b08      	ldr	r3, [pc, #32]	; (3914 <Clock_Ip_DisableClockMonitor+0x3c>)
    38f2:	5c9b      	ldrb	r3, [r3, r2]
    38f4:	9303      	str	r3, [sp, #12]
    Clock_Ip_axCmuCallbacks[CallbackIndex].Disable(ClockName);
    38f6:	4a08      	ldr	r2, [pc, #32]	; (3918 <Clock_Ip_DisableClockMonitor+0x40>)
    38f8:	9b03      	ldr	r3, [sp, #12]
    38fa:	011b      	lsls	r3, r3, #4
    38fc:	4413      	add	r3, r2
    38fe:	3308      	adds	r3, #8
    3900:	681b      	ldr	r3, [r3, #0]
    3902:	9801      	ldr	r0, [sp, #4]
    3904:	4798      	blx	r3
}
    3906:	bf00      	nop
    3908:	b005      	add	sp, #20
    390a:	f85d fb04 	ldr.w	pc, [sp], #4
    390e:	bf00      	nop
    3910:	00019438 	.word	0x00019438
    3914:	00019428 	.word	0x00019428
    3918:	00019a34 	.word	0x00019a34

0000391c <Clock_Ip_InstallNotificationsCallback>:
 * Description   : This function installs a callback for clock notifications.
 *
 * @implements Clock_Ip_InstallNotificationsCallback_Activity
 * END**********************************************************************************/
void Clock_Ip_InstallNotificationsCallback(Clock_Ip_NotificationsCallbackType Callback)
{
    391c:	b082      	sub	sp, #8
    391e:	9001      	str	r0, [sp, #4]
    CLOCK_IP_DEV_ASSERT(NULL_PTR != Callback);

    Clock_Ip_pfkNotificationsCallback = Callback;
    3920:	4a02      	ldr	r2, [pc, #8]	; (392c <Clock_Ip_InstallNotificationsCallback+0x10>)
    3922:	9b01      	ldr	r3, [sp, #4]
    3924:	6013      	str	r3, [r2, #0]
}
    3926:	bf00      	nop
    3928:	b002      	add	sp, #8
    392a:	4770      	bx	lr
    392c:	1fff8b14 	.word	0x1fff8b14

00003930 <Clock_Ip_DisableModuleClock>:
 * Description   : Disables clock for a peripheral.
 *
 * @implements Clock_Ip_DisableModuleClock_Activity
 * END**********************************************************************************/
void Clock_Ip_DisableModuleClock(Clock_Ip_NameType ClockName)
{
    3930:	b500      	push	{lr}
    3932:	b085      	sub	sp, #20
    3934:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    3936:	490c      	ldr	r1, [pc, #48]	; (3968 <Clock_Ip_DisableModuleClock+0x38>)
    3938:	9a01      	ldr	r2, [sp, #4]
    393a:	4613      	mov	r3, r2
    393c:	00db      	lsls	r3, r3, #3
    393e:	4413      	add	r3, r2
    3940:	440b      	add	r3, r1
    3942:	3301      	adds	r3, #1
    3944:	781b      	ldrb	r3, [r3, #0]
    3946:	461a      	mov	r2, r3
    3948:	4b08      	ldr	r3, [pc, #32]	; (396c <Clock_Ip_DisableModuleClock+0x3c>)
    394a:	5c9b      	ldrb	r3, [r3, r2]
    394c:	9303      	str	r3, [sp, #12]
    Clock_Ip_axGateCallbacks[CallbackIndex].Update(ClockName,TRUE);
    394e:	4a08      	ldr	r2, [pc, #32]	; (3970 <Clock_Ip_DisableModuleClock+0x40>)
    3950:	9b03      	ldr	r3, [sp, #12]
    3952:	00db      	lsls	r3, r3, #3
    3954:	4413      	add	r3, r2
    3956:	685b      	ldr	r3, [r3, #4]
    3958:	2101      	movs	r1, #1
    395a:	9801      	ldr	r0, [sp, #4]
    395c:	4798      	blx	r3
}
    395e:	bf00      	nop
    3960:	b005      	add	sp, #20
    3962:	f85d fb04 	ldr.w	pc, [sp], #4
    3966:	bf00      	nop
    3968:	00019438 	.word	0x00019438
    396c:	000193d8 	.word	0x000193d8
    3970:	000199c0 	.word	0x000199c0

00003974 <Clock_Ip_EnableModuleClock>:
 * Description   : Enable clock for a peripheral.
 *
 * @implements Clock_Ip_EnableModuleClock_Activity
 * END**********************************************************************************/
void Clock_Ip_EnableModuleClock(Clock_Ip_NameType ClockName)
{
    3974:	b500      	push	{lr}
    3976:	b085      	sub	sp, #20
    3978:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    397a:	490c      	ldr	r1, [pc, #48]	; (39ac <Clock_Ip_EnableModuleClock+0x38>)
    397c:	9a01      	ldr	r2, [sp, #4]
    397e:	4613      	mov	r3, r2
    3980:	00db      	lsls	r3, r3, #3
    3982:	4413      	add	r3, r2
    3984:	440b      	add	r3, r1
    3986:	3301      	adds	r3, #1
    3988:	781b      	ldrb	r3, [r3, #0]
    398a:	461a      	mov	r2, r3
    398c:	4b08      	ldr	r3, [pc, #32]	; (39b0 <Clock_Ip_EnableModuleClock+0x3c>)
    398e:	5c9b      	ldrb	r3, [r3, r2]
    3990:	9303      	str	r3, [sp, #12]
    Clock_Ip_axGateCallbacks[CallbackIndex].Update(ClockName,FALSE);
    3992:	4a08      	ldr	r2, [pc, #32]	; (39b4 <Clock_Ip_EnableModuleClock+0x40>)
    3994:	9b03      	ldr	r3, [sp, #12]
    3996:	00db      	lsls	r3, r3, #3
    3998:	4413      	add	r3, r2
    399a:	685b      	ldr	r3, [r3, #4]
    399c:	2100      	movs	r1, #0
    399e:	9801      	ldr	r0, [sp, #4]
    39a0:	4798      	blx	r3
}
    39a2:	bf00      	nop
    39a4:	b005      	add	sp, #20
    39a6:	f85d fb04 	ldr.w	pc, [sp], #4
    39aa:	bf00      	nop
    39ac:	00019438 	.word	0x00019438
    39b0:	000193d8 	.word	0x000193d8
    39b4:	000199c0 	.word	0x000199c0

000039b8 <Clock_Ip_PowerModeChangeNotification>:
 * Description   : Notifies clock driver when a power mode is changed.
 *
 * @implements Clock_Ip_PowerModeChangeNotification_Activity
 * END**********************************************************************************/
void Clock_Ip_PowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode,Clock_Ip_PowerNotificationType Notification)
{
    39b8:	b500      	push	{lr}
    39ba:	b083      	sub	sp, #12
    39bc:	9001      	str	r0, [sp, #4]
    39be:	9100      	str	r1, [sp, #0]
    Clock_Ip_bSentFromUpdateDriverContext  = FALSE;
    39c0:	4b08      	ldr	r3, [pc, #32]	; (39e4 <Clock_Ip_PowerModeChangeNotification+0x2c>)
    39c2:	2200      	movs	r2, #0
    39c4:	701a      	strb	r2, [r3, #0]
    Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND);
    39c6:	4b08      	ldr	r3, [pc, #32]	; (39e8 <Clock_Ip_PowerModeChangeNotification+0x30>)
    39c8:	681b      	ldr	r3, [r3, #0]
    39ca:	2102      	movs	r1, #2
    39cc:	4618      	mov	r0, r3
    39ce:	f002 fd75 	bl	64bc <Clock_Ip_Command>

    Clock_Ip_ClockPowerModeChangeNotification(PowerMode, Notification);
    39d2:	9900      	ldr	r1, [sp, #0]
    39d4:	9801      	ldr	r0, [sp, #4]
    39d6:	f002 fc51 	bl	627c <Clock_Ip_ClockPowerModeChangeNotification>
}
    39da:	bf00      	nop
    39dc:	b003      	add	sp, #12
    39de:	f85d fb04 	ldr.w	pc, [sp], #4
    39e2:	bf00      	nop
    39e4:	1fff8b10 	.word	0x1fff8b10
    39e8:	1fff8b78 	.word	0x1fff8b78

000039ec <Clock_Ip_SetWaitStates>:
 * Function Name : Clock_Ip_SetWaitStates
 * Description   : Hardware wait states are not supported, checking function.
 *
 *END**************************************************************************/
static void Clock_Ip_SetWaitStates(void)
{
    39ec:	b082      	sub	sp, #8
    uint32 Counter = CLOCK_IP_WAIT_STATES_DELAY;
    39ee:	f06f 5380 	mvn.w	r3, #268435456	; 0x10000000
    39f2:	9301      	str	r3, [sp, #4]
    
    /* HW doesn't support wait states configuration */
    if (DriverContext.WaitStatesAreSupported)
    39f4:	4b06      	ldr	r3, [pc, #24]	; (3a10 <Clock_Ip_SetWaitStates+0x24>)
    39f6:	785b      	ldrb	r3, [r3, #1]
    39f8:	2b00      	cmp	r3, #0
    39fa:	d005      	beq.n	3a08 <Clock_Ip_SetWaitStates+0x1c>
        /* Wait states are not supported by HW,
           insert a delay . */

        do
        {
            Counter--;
    39fc:	9b01      	ldr	r3, [sp, #4]
    39fe:	3b01      	subs	r3, #1
    3a00:	9301      	str	r3, [sp, #4]
        }
        while(Counter > 0u);
    3a02:	9b01      	ldr	r3, [sp, #4]
    3a04:	2b00      	cmp	r3, #0
    3a06:	d1f9      	bne.n	39fc <Clock_Ip_SetWaitStates+0x10>
    }
}
    3a08:	bf00      	nop
    3a0a:	b002      	add	sp, #8
    3a0c:	4770      	bx	lr
    3a0e:	bf00      	nop
    3a10:	1fff8b80 	.word	0x1fff8b80

00003a14 <Clock_Ip_ReportClockErrors>:
 * Function Name : Clock_Ip_ReportClockErrors
 * Description   : Report clock error
 *
 *END**************************************************************************/
void Clock_Ip_ReportClockErrors(Clock_Ip_NotificationType Error, Clock_Ip_NameType ClockName)
{
    3a14:	b500      	push	{lr}
    3a16:	b083      	sub	sp, #12
    3a18:	9001      	str	r0, [sp, #4]
    3a1a:	9100      	str	r1, [sp, #0]
    Clock_Ip_pfkNotificationsCallback(Error,ClockName);
    3a1c:	4b04      	ldr	r3, [pc, #16]	; (3a30 <Clock_Ip_ReportClockErrors+0x1c>)
    3a1e:	681b      	ldr	r3, [r3, #0]
    3a20:	9900      	ldr	r1, [sp, #0]
    3a22:	9801      	ldr	r0, [sp, #4]
    3a24:	4798      	blx	r3
}
    3a26:	bf00      	nop
    3a28:	b003      	add	sp, #12
    3a2a:	f85d fb04 	ldr.w	pc, [sp], #4
    3a2e:	bf00      	nop
    3a30:	1fff8b14 	.word	0x1fff8b14

00003a34 <Clock_Ip_StartTimeout>:
 *END**************************************************************************/
void Clock_Ip_StartTimeout(uint32 *StartTimeOut,
                       uint32 *ElapsedTimeOut,
                       uint32 *TimeoutTicksOut,
                       uint32 TimeoutUs)
{
    3a34:	b500      	push	{lr}
    3a36:	b085      	sub	sp, #20
    3a38:	9003      	str	r0, [sp, #12]
    3a3a:	9102      	str	r1, [sp, #8]
    3a3c:	9201      	str	r2, [sp, #4]
    3a3e:	9300      	str	r3, [sp, #0]
    *StartTimeOut    = OsIf_GetCounter(CLOCK_IP_TIMEOUT_TYPE);
    3a40:	2000      	movs	r0, #0
    3a42:	f7fe ffd1 	bl	29e8 <OsIf_GetCounter>
    3a46:	4602      	mov	r2, r0
    3a48:	9b03      	ldr	r3, [sp, #12]
    3a4a:	601a      	str	r2, [r3, #0]
    *ElapsedTimeOut  = 0U;
    3a4c:	9b02      	ldr	r3, [sp, #8]
    3a4e:	2200      	movs	r2, #0
    3a50:	601a      	str	r2, [r3, #0]
    *TimeoutTicksOut = OsIf_MicrosToTicks(TimeoutUs, CLOCK_IP_TIMEOUT_TYPE);
    3a52:	2100      	movs	r1, #0
    3a54:	9800      	ldr	r0, [sp, #0]
    3a56:	f7ff f813 	bl	2a80 <OsIf_MicrosToTicks>
    3a5a:	4602      	mov	r2, r0
    3a5c:	9b01      	ldr	r3, [sp, #4]
    3a5e:	601a      	str	r2, [r3, #0]
}
    3a60:	bf00      	nop
    3a62:	b005      	add	sp, #20
    3a64:	f85d fb04 	ldr.w	pc, [sp], #4

00003a68 <Clock_Ip_TimeoutExpired>:
 *
 *END**************************************************************************/
boolean Clock_Ip_TimeoutExpired(uint32 *StartTimeInOut,
                            uint32 *ElapsedTimeInOut,
                            uint32 TimeoutTicks)
{
    3a68:	b500      	push	{lr}
    3a6a:	b087      	sub	sp, #28
    3a6c:	9003      	str	r0, [sp, #12]
    3a6e:	9102      	str	r1, [sp, #8]
    3a70:	9201      	str	r2, [sp, #4]
    boolean RetVal = FALSE;
    3a72:	2300      	movs	r3, #0
    3a74:	f88d 3017 	strb.w	r3, [sp, #23]
    *ElapsedTimeInOut += OsIf_GetElapsed(StartTimeInOut, CLOCK_IP_TIMEOUT_TYPE);
    3a78:	2100      	movs	r1, #0
    3a7a:	9803      	ldr	r0, [sp, #12]
    3a7c:	f7fe ffcd 	bl	2a1a <OsIf_GetElapsed>
    3a80:	4602      	mov	r2, r0
    3a82:	9b02      	ldr	r3, [sp, #8]
    3a84:	681b      	ldr	r3, [r3, #0]
    3a86:	441a      	add	r2, r3
    3a88:	9b02      	ldr	r3, [sp, #8]
    3a8a:	601a      	str	r2, [r3, #0]

    if (*ElapsedTimeInOut >= TimeoutTicks)
    3a8c:	9b02      	ldr	r3, [sp, #8]
    3a8e:	681b      	ldr	r3, [r3, #0]
    3a90:	9a01      	ldr	r2, [sp, #4]
    3a92:	429a      	cmp	r2, r3
    3a94:	d802      	bhi.n	3a9c <Clock_Ip_TimeoutExpired+0x34>
    {
        RetVal = TRUE;
    3a96:	2301      	movs	r3, #1
    3a98:	f88d 3017 	strb.w	r3, [sp, #23]
    }
    return RetVal;
    3a9c:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    3aa0:	4618      	mov	r0, r3
    3aa2:	b007      	add	sp, #28
    3aa4:	f85d fb04 	ldr.w	pc, [sp], #4

00003aa8 <Clock_Ip_Callback_DividerEmpty>:
/* Clock start section code */

#include "Mcu_MemMap.h"

static void Clock_Ip_Callback_DividerEmpty(Clock_Ip_DividerConfigType const* Config)
{
    3aa8:	b082      	sub	sp, #8
    3aaa:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3aac:	bf00      	nop
    3aae:	b002      	add	sp, #8
    3ab0:	4770      	bx	lr

00003ab2 <Clock_Ip_SetScgAsyncDiv1>:

#ifdef CLOCK_IP_SCG_ASYNC_DIV1
static void Clock_Ip_SetScgAsyncDiv1(Clock_Ip_DividerConfigType const* Config)
{
    3ab2:	b500      	push	{lr}
    3ab4:	b083      	sub	sp, #12
    3ab6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ab8:	9b01      	ldr	r3, [sp, #4]
    3aba:	2b00      	cmp	r3, #0
    3abc:	d002      	beq.n	3ac4 <Clock_Ip_SetScgAsyncDiv1+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgAsyncDiv1_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgAsyncDiv1_TrustedCall(Config);
    3abe:	9801      	ldr	r0, [sp, #4]
    3ac0:	f000 f8ad 	bl	3c1e <Clock_Ip_SetScgAsyncDiv1_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3ac4:	bf00      	nop
    3ac6:	b003      	add	sp, #12
    3ac8:	f85d fb04 	ldr.w	pc, [sp], #4

00003acc <Clock_Ip_SetScgAsyncDiv2>:
#endif

#ifdef CLOCK_IP_SCG_ASYNC_DIV2
static void Clock_Ip_SetScgAsyncDiv2(Clock_Ip_DividerConfigType const* Config)
{
    3acc:	b500      	push	{lr}
    3ace:	b083      	sub	sp, #12
    3ad0:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ad2:	9b01      	ldr	r3, [sp, #4]
    3ad4:	2b00      	cmp	r3, #0
    3ad6:	d002      	beq.n	3ade <Clock_Ip_SetScgAsyncDiv2+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgAsyncDiv2_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgAsyncDiv2_TrustedCall(Config);
    3ad8:	9801      	ldr	r0, [sp, #4]
    3ada:	f000 f8cd 	bl	3c78 <Clock_Ip_SetScgAsyncDiv2_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3ade:	bf00      	nop
    3ae0:	b003      	add	sp, #12
    3ae2:	f85d fb04 	ldr.w	pc, [sp], #4

00003ae6 <Clock_Ip_SetScgRunDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_RUN
static void Clock_Ip_SetScgRunDivcore(Clock_Ip_DividerConfigType const* Config)
{
    3ae6:	b500      	push	{lr}
    3ae8:	b083      	sub	sp, #12
    3aea:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3aec:	9b01      	ldr	r3, [sp, #4]
    3aee:	2b00      	cmp	r3, #0
    3af0:	d002      	beq.n	3af8 <Clock_Ip_SetScgRunDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivcore_TrustedCall(Config);
    3af2:	9801      	ldr	r0, [sp, #4]
    3af4:	f000 f8ee 	bl	3cd4 <Clock_Ip_SetScgRunDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3af8:	bf00      	nop
    3afa:	b003      	add	sp, #12
    3afc:	f85d fb04 	ldr.w	pc, [sp], #4

00003b00 <Clock_Ip_SetScgRunDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_RUN
static void Clock_Ip_SetScgRunDivbus(Clock_Ip_DividerConfigType const* Config)
{
    3b00:	b500      	push	{lr}
    3b02:	b083      	sub	sp, #12
    3b04:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b06:	9b01      	ldr	r3, [sp, #4]
    3b08:	2b00      	cmp	r3, #0
    3b0a:	d002      	beq.n	3b12 <Clock_Ip_SetScgRunDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivbus_TrustedCall(Config);
    3b0c:	9801      	ldr	r0, [sp, #4]
    3b0e:	f000 f8f9 	bl	3d04 <Clock_Ip_SetScgRunDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b12:	bf00      	nop
    3b14:	b003      	add	sp, #12
    3b16:	f85d fb04 	ldr.w	pc, [sp], #4

00003b1a <Clock_Ip_SetScgRunDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_RUN
static void Clock_Ip_SetScgRunDivslow(Clock_Ip_DividerConfigType const* Config)
{
    3b1a:	b500      	push	{lr}
    3b1c:	b083      	sub	sp, #12
    3b1e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b20:	9b01      	ldr	r3, [sp, #4]
    3b22:	2b00      	cmp	r3, #0
    3b24:	d002      	beq.n	3b2c <Clock_Ip_SetScgRunDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivslow_TrustedCall(Config);
    3b26:	9801      	ldr	r0, [sp, #4]
    3b28:	f000 f904 	bl	3d34 <Clock_Ip_SetScgRunDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b2c:	bf00      	nop
    3b2e:	b003      	add	sp, #12
    3b30:	f85d fb04 	ldr.w	pc, [sp], #4

00003b34 <Clock_Ip_SetScgVlprDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_VLPR
static void Clock_Ip_SetScgVlprDivcore(Clock_Ip_DividerConfigType const* Config)
{
    3b34:	b500      	push	{lr}
    3b36:	b083      	sub	sp, #12
    3b38:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b3a:	9b01      	ldr	r3, [sp, #4]
    3b3c:	2b00      	cmp	r3, #0
    3b3e:	d002      	beq.n	3b46 <Clock_Ip_SetScgVlprDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivcore_TrustedCall(Config);
    3b40:	9801      	ldr	r0, [sp, #4]
    3b42:	f000 f90f 	bl	3d64 <Clock_Ip_SetScgVlprDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b46:	bf00      	nop
    3b48:	b003      	add	sp, #12
    3b4a:	f85d fb04 	ldr.w	pc, [sp], #4

00003b4e <Clock_Ip_SetScgVlprDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_VLPR
static void Clock_Ip_SetScgVlprDivbus(Clock_Ip_DividerConfigType const* Config)
{
    3b4e:	b500      	push	{lr}
    3b50:	b083      	sub	sp, #12
    3b52:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b54:	9b01      	ldr	r3, [sp, #4]
    3b56:	2b00      	cmp	r3, #0
    3b58:	d002      	beq.n	3b60 <Clock_Ip_SetScgVlprDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivbus_TrustedCall(Config);
    3b5a:	9801      	ldr	r0, [sp, #4]
    3b5c:	f000 f91a 	bl	3d94 <Clock_Ip_SetScgVlprDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b60:	bf00      	nop
    3b62:	b003      	add	sp, #12
    3b64:	f85d fb04 	ldr.w	pc, [sp], #4

00003b68 <Clock_Ip_SetScgVlprDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_VLPR
static void Clock_Ip_SetScgVlprDivslow(Clock_Ip_DividerConfigType const* Config)
{
    3b68:	b500      	push	{lr}
    3b6a:	b083      	sub	sp, #12
    3b6c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b6e:	9b01      	ldr	r3, [sp, #4]
    3b70:	2b00      	cmp	r3, #0
    3b72:	d002      	beq.n	3b7a <Clock_Ip_SetScgVlprDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivslow_TrustedCall(Config);
    3b74:	9801      	ldr	r0, [sp, #4]
    3b76:	f000 f925 	bl	3dc4 <Clock_Ip_SetScgVlprDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b7a:	bf00      	nop
    3b7c:	b003      	add	sp, #12
    3b7e:	f85d fb04 	ldr.w	pc, [sp], #4

00003b82 <Clock_Ip_SetScgHsrunDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_HSRUN
static void Clock_Ip_SetScgHsrunDivcore(Clock_Ip_DividerConfigType const* Config)
{
    3b82:	b500      	push	{lr}
    3b84:	b083      	sub	sp, #12
    3b86:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b88:	9b01      	ldr	r3, [sp, #4]
    3b8a:	2b00      	cmp	r3, #0
    3b8c:	d002      	beq.n	3b94 <Clock_Ip_SetScgHsrunDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivcore_TrustedCall(Config);
    3b8e:	9801      	ldr	r0, [sp, #4]
    3b90:	f000 f930 	bl	3df4 <Clock_Ip_SetScgHsrunDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b94:	bf00      	nop
    3b96:	b003      	add	sp, #12
    3b98:	f85d fb04 	ldr.w	pc, [sp], #4

00003b9c <Clock_Ip_SetScgHsrunDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_HSRUN
static void Clock_Ip_SetScgHsrunDivbus(Clock_Ip_DividerConfigType const* Config)
{
    3b9c:	b500      	push	{lr}
    3b9e:	b083      	sub	sp, #12
    3ba0:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ba2:	9b01      	ldr	r3, [sp, #4]
    3ba4:	2b00      	cmp	r3, #0
    3ba6:	d002      	beq.n	3bae <Clock_Ip_SetScgHsrunDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivbus_TrustedCall(Config);
    3ba8:	9801      	ldr	r0, [sp, #4]
    3baa:	f000 f93b 	bl	3e24 <Clock_Ip_SetScgHsrunDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3bae:	bf00      	nop
    3bb0:	b003      	add	sp, #12
    3bb2:	f85d fb04 	ldr.w	pc, [sp], #4

00003bb6 <Clock_Ip_SetScgHsrunDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_HSRUN
static void Clock_Ip_SetScgHsrunDivslow(Clock_Ip_DividerConfigType const* Config)
{
    3bb6:	b500      	push	{lr}
    3bb8:	b083      	sub	sp, #12
    3bba:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3bbc:	9b01      	ldr	r3, [sp, #4]
    3bbe:	2b00      	cmp	r3, #0
    3bc0:	d002      	beq.n	3bc8 <Clock_Ip_SetScgHsrunDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivslow_TrustedCall(Config);
    3bc2:	9801      	ldr	r0, [sp, #4]
    3bc4:	f000 f946 	bl	3e54 <Clock_Ip_SetScgHsrunDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3bc8:	bf00      	nop
    3bca:	b003      	add	sp, #12
    3bcc:	f85d fb04 	ldr.w	pc, [sp], #4

00003bd0 <Clock_Ip_SetSimClkoutDiv>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_DIV
static void Clock_Ip_SetSimClkoutDiv(Clock_Ip_DividerConfigType const *Config)
{
    3bd0:	b500      	push	{lr}
    3bd2:	b083      	sub	sp, #12
    3bd4:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3bd6:	9b01      	ldr	r3, [sp, #4]
    3bd8:	2b00      	cmp	r3, #0
    3bda:	d002      	beq.n	3be2 <Clock_Ip_SetSimClkoutDiv+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimClkoutDiv_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimClkoutDiv_TrustedCall(Config);
    3bdc:	9801      	ldr	r0, [sp, #4]
    3bde:	f000 f951 	bl	3e84 <Clock_Ip_SetSimClkoutDiv_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3be2:	bf00      	nop
    3be4:	b003      	add	sp, #12
    3be6:	f85d fb04 	ldr.w	pc, [sp], #4

00003bea <Clock_Ip_SetPccPcdDivFrac>:
#endif

#ifdef CLOCK_IP_PCC_PCD_FRAC
static void Clock_Ip_SetPccPcdDivFrac(Clock_Ip_DividerConfigType const* Config)
{
    3bea:	b500      	push	{lr}
    3bec:	b083      	sub	sp, #12
    3bee:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3bf0:	9b01      	ldr	r3, [sp, #4]
    3bf2:	2b00      	cmp	r3, #0
    3bf4:	d002      	beq.n	3bfc <Clock_Ip_SetPccPcdDivFrac+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetPccPcdDivFrac_TrustedCall,(Config));
      #else
        Clock_Ip_SetPccPcdDivFrac_TrustedCall(Config);
    3bf6:	9801      	ldr	r0, [sp, #4]
    3bf8:	f000 f95e 	bl	3eb8 <Clock_Ip_SetPccPcdDivFrac_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3bfc:	bf00      	nop
    3bfe:	b003      	add	sp, #12
    3c00:	f85d fb04 	ldr.w	pc, [sp], #4

00003c04 <Clock_Ip_SetSimTraceDivMul>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_DIV_MUL
static void Clock_Ip_SetSimTraceDivMul(Clock_Ip_DividerConfigType const* Config)
{
    3c04:	b500      	push	{lr}
    3c06:	b083      	sub	sp, #12
    3c08:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3c0a:	9b01      	ldr	r3, [sp, #4]
    3c0c:	2b00      	cmp	r3, #0
    3c0e:	d002      	beq.n	3c16 <Clock_Ip_SetSimTraceDivMul+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimTraceDivMul_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimTraceDivMul_TrustedCall(Config);
    3c10:	9801      	ldr	r0, [sp, #4]
    3c12:	f000 f98b 	bl	3f2c <Clock_Ip_SetSimTraceDivMul_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3c16:	bf00      	nop
    3c18:	b003      	add	sp, #12
    3c1a:	f85d fb04 	ldr.w	pc, [sp], #4

00003c1e <Clock_Ip_SetScgAsyncDiv1_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SCG_ASYNC_DIV1
void Clock_Ip_SetScgAsyncDiv1_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3c1e:	b086      	sub	sp, #24
    3c20:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    3c22:	9b01      	ldr	r3, [sp, #4]
    3c24:	681a      	ldr	r2, [r3, #0]
    3c26:	4911      	ldr	r1, [pc, #68]	; (3c6c <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x4e>)
    3c28:	4613      	mov	r3, r2
    3c2a:	00db      	lsls	r3, r3, #3
    3c2c:	4413      	add	r3, r2
    3c2e:	440b      	add	r3, r1
    3c30:	781b      	ldrb	r3, [r3, #0]
    3c32:	9305      	str	r3, [sp, #20]
    uint32 DividerValue  = Clock_Ip_au8DividerValueHardwareValue[Config->Value];    /* Hw value corresponding to divider value. Translate the value by which is divided to hardware value. */
    3c34:	9b01      	ldr	r3, [sp, #4]
    3c36:	685b      	ldr	r3, [r3, #4]
    3c38:	4a0d      	ldr	r2, [pc, #52]	; (3c70 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x52>)
    3c3a:	5cd3      	ldrb	r3, [r2, r3]
    3c3c:	9304      	str	r3, [sp, #16]


    RegValue = Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV;
    3c3e:	4a0d      	ldr	r2, [pc, #52]	; (3c74 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x56>)
    3c40:	9b05      	ldr	r3, [sp, #20]
    3c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3c46:	681b      	ldr	r3, [r3, #0]
    3c48:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_SIRCDIV_SIRCDIV1_MASK;
    3c4a:	9b03      	ldr	r3, [sp, #12]
    3c4c:	f023 0307 	bic.w	r3, r3, #7
    3c50:	9303      	str	r3, [sp, #12]
    RegValue |= (DividerValue << SCG_SIRCDIV_SIRCDIV1_SHIFT);
    3c52:	9a03      	ldr	r2, [sp, #12]
    3c54:	9b04      	ldr	r3, [sp, #16]
    3c56:	4313      	orrs	r3, r2
    3c58:	9303      	str	r3, [sp, #12]
    Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV = RegValue;
    3c5a:	4a06      	ldr	r2, [pc, #24]	; (3c74 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x56>)
    3c5c:	9b05      	ldr	r3, [sp, #20]
    3c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3c62:	9a03      	ldr	r2, [sp, #12]
    3c64:	601a      	str	r2, [r3, #0]
}
    3c66:	bf00      	nop
    3c68:	b006      	add	sp, #24
    3c6a:	4770      	bx	lr
    3c6c:	00019438 	.word	0x00019438
    3c70:	00019830 	.word	0x00019830
    3c74:	00019874 	.word	0x00019874

00003c78 <Clock_Ip_SetScgAsyncDiv2_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_ASYNC_DIV2
void Clock_Ip_SetScgAsyncDiv2_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3c78:	b086      	sub	sp, #24
    3c7a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    3c7c:	9b01      	ldr	r3, [sp, #4]
    3c7e:	681a      	ldr	r2, [r3, #0]
    3c80:	4911      	ldr	r1, [pc, #68]	; (3cc8 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x50>)
    3c82:	4613      	mov	r3, r2
    3c84:	00db      	lsls	r3, r3, #3
    3c86:	4413      	add	r3, r2
    3c88:	440b      	add	r3, r1
    3c8a:	781b      	ldrb	r3, [r3, #0]
    3c8c:	9305      	str	r3, [sp, #20]
    uint32 DividerValue  = Clock_Ip_au8DividerValueHardwareValue[Config->Value];    /* Hw value corresponding to divider value. Translate the value by which is divided to hardware value. */
    3c8e:	9b01      	ldr	r3, [sp, #4]
    3c90:	685b      	ldr	r3, [r3, #4]
    3c92:	4a0e      	ldr	r2, [pc, #56]	; (3ccc <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x54>)
    3c94:	5cd3      	ldrb	r3, [r2, r3]
    3c96:	9304      	str	r3, [sp, #16]

    RegValue = Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV;
    3c98:	4a0d      	ldr	r2, [pc, #52]	; (3cd0 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x58>)
    3c9a:	9b05      	ldr	r3, [sp, #20]
    3c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3ca0:	681b      	ldr	r3, [r3, #0]
    3ca2:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_SIRCDIV_SIRCDIV2_MASK;
    3ca4:	9b03      	ldr	r3, [sp, #12]
    3ca6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    3caa:	9303      	str	r3, [sp, #12]
    RegValue |= (DividerValue << SCG_SIRCDIV_SIRCDIV2_SHIFT);
    3cac:	9b04      	ldr	r3, [sp, #16]
    3cae:	021b      	lsls	r3, r3, #8
    3cb0:	9a03      	ldr	r2, [sp, #12]
    3cb2:	4313      	orrs	r3, r2
    3cb4:	9303      	str	r3, [sp, #12]
    Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV = RegValue;
    3cb6:	4a06      	ldr	r2, [pc, #24]	; (3cd0 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x58>)
    3cb8:	9b05      	ldr	r3, [sp, #20]
    3cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3cbe:	9a03      	ldr	r2, [sp, #12]
    3cc0:	601a      	str	r2, [r3, #0]
}
    3cc2:	bf00      	nop
    3cc4:	b006      	add	sp, #24
    3cc6:	4770      	bx	lr
    3cc8:	00019438 	.word	0x00019438
    3ccc:	00019830 	.word	0x00019830
    3cd0:	00019874 	.word	0x00019874

00003cd4 <Clock_Ip_SetScgRunDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_RUN
/* Set divider value of CORE_RUN_CLK to register */
void Clock_Ip_SetScgRunDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3cd4:	b084      	sub	sp, #16
    3cd6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    3cd8:	4b09      	ldr	r3, [pc, #36]	; (3d00 <Clock_Ip_SetScgRunDivcore_TrustedCall+0x2c>)
    3cda:	695b      	ldr	r3, [r3, #20]
    3cdc:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVCORE_MASK;
    3cde:	9b03      	ldr	r3, [sp, #12]
    3ce0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    3ce4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVCORE_SHIFT);
    3ce6:	9b01      	ldr	r3, [sp, #4]
    3ce8:	685b      	ldr	r3, [r3, #4]
    3cea:	3b01      	subs	r3, #1
    3cec:	041b      	lsls	r3, r3, #16
    3cee:	9a03      	ldr	r2, [sp, #12]
    3cf0:	4313      	orrs	r3, r2
    3cf2:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    3cf4:	4a02      	ldr	r2, [pc, #8]	; (3d00 <Clock_Ip_SetScgRunDivcore_TrustedCall+0x2c>)
    3cf6:	9b03      	ldr	r3, [sp, #12]
    3cf8:	6153      	str	r3, [r2, #20]
}
    3cfa:	bf00      	nop
    3cfc:	b004      	add	sp, #16
    3cfe:	4770      	bx	lr
    3d00:	40064000 	.word	0x40064000

00003d04 <Clock_Ip_SetScgRunDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_RUN
/* Set divider value of BUS_RUN_CLK to register */
void Clock_Ip_SetScgRunDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3d04:	b084      	sub	sp, #16
    3d06:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    3d08:	4b09      	ldr	r3, [pc, #36]	; (3d30 <Clock_Ip_SetScgRunDivbus_TrustedCall+0x2c>)
    3d0a:	695b      	ldr	r3, [r3, #20]
    3d0c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVBUS_MASK;
    3d0e:	9b03      	ldr	r3, [sp, #12]
    3d10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3d14:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVBUS_SHIFT);
    3d16:	9b01      	ldr	r3, [sp, #4]
    3d18:	685b      	ldr	r3, [r3, #4]
    3d1a:	3b01      	subs	r3, #1
    3d1c:	011b      	lsls	r3, r3, #4
    3d1e:	9a03      	ldr	r2, [sp, #12]
    3d20:	4313      	orrs	r3, r2
    3d22:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    3d24:	4a02      	ldr	r2, [pc, #8]	; (3d30 <Clock_Ip_SetScgRunDivbus_TrustedCall+0x2c>)
    3d26:	9b03      	ldr	r3, [sp, #12]
    3d28:	6153      	str	r3, [r2, #20]
}
    3d2a:	bf00      	nop
    3d2c:	b004      	add	sp, #16
    3d2e:	4770      	bx	lr
    3d30:	40064000 	.word	0x40064000

00003d34 <Clock_Ip_SetScgRunDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_RUN
/* Set divider value of SLOW_RUN_CLK to register */
void Clock_Ip_SetScgRunDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3d34:	b084      	sub	sp, #16
    3d36:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    3d38:	4b09      	ldr	r3, [pc, #36]	; (3d60 <Clock_Ip_SetScgRunDivslow_TrustedCall+0x2c>)
    3d3a:	695b      	ldr	r3, [r3, #20]
    3d3c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVSLOW_MASK;
    3d3e:	9b03      	ldr	r3, [sp, #12]
    3d40:	f023 030f 	bic.w	r3, r3, #15
    3d44:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVSLOW_SHIFT);
    3d46:	9b01      	ldr	r3, [sp, #4]
    3d48:	685b      	ldr	r3, [r3, #4]
    3d4a:	3b01      	subs	r3, #1
    3d4c:	9a03      	ldr	r2, [sp, #12]
    3d4e:	4313      	orrs	r3, r2
    3d50:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    3d52:	4a03      	ldr	r2, [pc, #12]	; (3d60 <Clock_Ip_SetScgRunDivslow_TrustedCall+0x2c>)
    3d54:	9b03      	ldr	r3, [sp, #12]
    3d56:	6153      	str	r3, [r2, #20]
}
    3d58:	bf00      	nop
    3d5a:	b004      	add	sp, #16
    3d5c:	4770      	bx	lr
    3d5e:	bf00      	nop
    3d60:	40064000 	.word	0x40064000

00003d64 <Clock_Ip_SetScgVlprDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_VLPR
/* Set divider value of CORE_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3d64:	b084      	sub	sp, #16
    3d66:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    3d68:	4b09      	ldr	r3, [pc, #36]	; (3d90 <Clock_Ip_SetScgVlprDivcore_TrustedCall+0x2c>)
    3d6a:	699b      	ldr	r3, [r3, #24]
    3d6c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVCORE_MASK;
    3d6e:	9b03      	ldr	r3, [sp, #12]
    3d70:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    3d74:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVCORE_SHIFT);
    3d76:	9b01      	ldr	r3, [sp, #4]
    3d78:	685b      	ldr	r3, [r3, #4]
    3d7a:	3b01      	subs	r3, #1
    3d7c:	041b      	lsls	r3, r3, #16
    3d7e:	9a03      	ldr	r2, [sp, #12]
    3d80:	4313      	orrs	r3, r2
    3d82:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    3d84:	4a02      	ldr	r2, [pc, #8]	; (3d90 <Clock_Ip_SetScgVlprDivcore_TrustedCall+0x2c>)
    3d86:	9b03      	ldr	r3, [sp, #12]
    3d88:	6193      	str	r3, [r2, #24]
}
    3d8a:	bf00      	nop
    3d8c:	b004      	add	sp, #16
    3d8e:	4770      	bx	lr
    3d90:	40064000 	.word	0x40064000

00003d94 <Clock_Ip_SetScgVlprDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_VLPR
/* Set divider value of BUS_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3d94:	b084      	sub	sp, #16
    3d96:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    3d98:	4b09      	ldr	r3, [pc, #36]	; (3dc0 <Clock_Ip_SetScgVlprDivbus_TrustedCall+0x2c>)
    3d9a:	699b      	ldr	r3, [r3, #24]
    3d9c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVBUS_MASK;
    3d9e:	9b03      	ldr	r3, [sp, #12]
    3da0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3da4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVBUS_SHIFT);
    3da6:	9b01      	ldr	r3, [sp, #4]
    3da8:	685b      	ldr	r3, [r3, #4]
    3daa:	3b01      	subs	r3, #1
    3dac:	011b      	lsls	r3, r3, #4
    3dae:	9a03      	ldr	r2, [sp, #12]
    3db0:	4313      	orrs	r3, r2
    3db2:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    3db4:	4a02      	ldr	r2, [pc, #8]	; (3dc0 <Clock_Ip_SetScgVlprDivbus_TrustedCall+0x2c>)
    3db6:	9b03      	ldr	r3, [sp, #12]
    3db8:	6193      	str	r3, [r2, #24]
}
    3dba:	bf00      	nop
    3dbc:	b004      	add	sp, #16
    3dbe:	4770      	bx	lr
    3dc0:	40064000 	.word	0x40064000

00003dc4 <Clock_Ip_SetScgVlprDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_VLPR
/* Set divider value of SLOW_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3dc4:	b084      	sub	sp, #16
    3dc6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    3dc8:	4b09      	ldr	r3, [pc, #36]	; (3df0 <Clock_Ip_SetScgVlprDivslow_TrustedCall+0x2c>)
    3dca:	699b      	ldr	r3, [r3, #24]
    3dcc:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVSLOW_MASK;
    3dce:	9b03      	ldr	r3, [sp, #12]
    3dd0:	f023 030f 	bic.w	r3, r3, #15
    3dd4:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVSLOW_SHIFT);
    3dd6:	9b01      	ldr	r3, [sp, #4]
    3dd8:	685b      	ldr	r3, [r3, #4]
    3dda:	3b01      	subs	r3, #1
    3ddc:	9a03      	ldr	r2, [sp, #12]
    3dde:	4313      	orrs	r3, r2
    3de0:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    3de2:	4a03      	ldr	r2, [pc, #12]	; (3df0 <Clock_Ip_SetScgVlprDivslow_TrustedCall+0x2c>)
    3de4:	9b03      	ldr	r3, [sp, #12]
    3de6:	6193      	str	r3, [r2, #24]
}
    3de8:	bf00      	nop
    3dea:	b004      	add	sp, #16
    3dec:	4770      	bx	lr
    3dee:	bf00      	nop
    3df0:	40064000 	.word	0x40064000

00003df4 <Clock_Ip_SetScgHsrunDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_HSRUN
/* Set divider value of CORE_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3df4:	b084      	sub	sp, #16
    3df6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    3df8:	4b09      	ldr	r3, [pc, #36]	; (3e20 <Clock_Ip_SetScgHsrunDivcore_TrustedCall+0x2c>)
    3dfa:	69db      	ldr	r3, [r3, #28]
    3dfc:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVCORE_MASK;
    3dfe:	9b03      	ldr	r3, [sp, #12]
    3e00:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    3e04:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVCORE_SHIFT);
    3e06:	9b01      	ldr	r3, [sp, #4]
    3e08:	685b      	ldr	r3, [r3, #4]
    3e0a:	3b01      	subs	r3, #1
    3e0c:	041b      	lsls	r3, r3, #16
    3e0e:	9a03      	ldr	r2, [sp, #12]
    3e10:	4313      	orrs	r3, r2
    3e12:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    3e14:	4a02      	ldr	r2, [pc, #8]	; (3e20 <Clock_Ip_SetScgHsrunDivcore_TrustedCall+0x2c>)
    3e16:	9b03      	ldr	r3, [sp, #12]
    3e18:	61d3      	str	r3, [r2, #28]
}
    3e1a:	bf00      	nop
    3e1c:	b004      	add	sp, #16
    3e1e:	4770      	bx	lr
    3e20:	40064000 	.word	0x40064000

00003e24 <Clock_Ip_SetScgHsrunDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_HSRUN
/* Set divider value of BUS_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3e24:	b084      	sub	sp, #16
    3e26:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    3e28:	4b09      	ldr	r3, [pc, #36]	; (3e50 <Clock_Ip_SetScgHsrunDivbus_TrustedCall+0x2c>)
    3e2a:	69db      	ldr	r3, [r3, #28]
    3e2c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVBUS_MASK;
    3e2e:	9b03      	ldr	r3, [sp, #12]
    3e30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3e34:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVBUS_SHIFT);
    3e36:	9b01      	ldr	r3, [sp, #4]
    3e38:	685b      	ldr	r3, [r3, #4]
    3e3a:	3b01      	subs	r3, #1
    3e3c:	011b      	lsls	r3, r3, #4
    3e3e:	9a03      	ldr	r2, [sp, #12]
    3e40:	4313      	orrs	r3, r2
    3e42:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    3e44:	4a02      	ldr	r2, [pc, #8]	; (3e50 <Clock_Ip_SetScgHsrunDivbus_TrustedCall+0x2c>)
    3e46:	9b03      	ldr	r3, [sp, #12]
    3e48:	61d3      	str	r3, [r2, #28]
}
    3e4a:	bf00      	nop
    3e4c:	b004      	add	sp, #16
    3e4e:	4770      	bx	lr
    3e50:	40064000 	.word	0x40064000

00003e54 <Clock_Ip_SetScgHsrunDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_HSRUN
/* Set divider value of SLOW_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3e54:	b084      	sub	sp, #16
    3e56:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    3e58:	4b09      	ldr	r3, [pc, #36]	; (3e80 <Clock_Ip_SetScgHsrunDivslow_TrustedCall+0x2c>)
    3e5a:	69db      	ldr	r3, [r3, #28]
    3e5c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVSLOW_MASK;
    3e5e:	9b03      	ldr	r3, [sp, #12]
    3e60:	f023 030f 	bic.w	r3, r3, #15
    3e64:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVSLOW_SHIFT);
    3e66:	9b01      	ldr	r3, [sp, #4]
    3e68:	685b      	ldr	r3, [r3, #4]
    3e6a:	3b01      	subs	r3, #1
    3e6c:	9a03      	ldr	r2, [sp, #12]
    3e6e:	4313      	orrs	r3, r2
    3e70:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    3e72:	4a03      	ldr	r2, [pc, #12]	; (3e80 <Clock_Ip_SetScgHsrunDivslow_TrustedCall+0x2c>)
    3e74:	9b03      	ldr	r3, [sp, #12]
    3e76:	61d3      	str	r3, [r2, #28]
}
    3e78:	bf00      	nop
    3e7a:	b004      	add	sp, #16
    3e7c:	4770      	bx	lr
    3e7e:	bf00      	nop
    3e80:	40064000 	.word	0x40064000

00003e84 <Clock_Ip_SetSimClkoutDiv_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_DIV
/* Set divider value of CLKOUT0_CLK to register */
void Clock_Ip_SetSimClkoutDiv_TrustedCall(Clock_Ip_DividerConfigType const *Config)
{
    3e84:	b084      	sub	sp, #16
    3e86:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CHIPCTL;
    3e88:	4b0a      	ldr	r3, [pc, #40]	; (3eb4 <Clock_Ip_SetSimClkoutDiv_TrustedCall+0x30>)
    3e8a:	685b      	ldr	r3, [r3, #4]
    3e8c:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_CHIPCTL_CLKOUTDIV_MASK;
    3e8e:	9b03      	ldr	r3, [sp, #12]
    3e90:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    3e94:	9303      	str	r3, [sp, #12]
    RegValue |= SIM_CHIPCTL_CLKOUTDIV(Config->Value - 1U);
    3e96:	9b01      	ldr	r3, [sp, #4]
    3e98:	685b      	ldr	r3, [r3, #4]
    3e9a:	3b01      	subs	r3, #1
    3e9c:	021b      	lsls	r3, r3, #8
    3e9e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    3ea2:	9a03      	ldr	r2, [sp, #12]
    3ea4:	4313      	orrs	r3, r2
    3ea6:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    3ea8:	4a02      	ldr	r2, [pc, #8]	; (3eb4 <Clock_Ip_SetSimClkoutDiv_TrustedCall+0x30>)
    3eaa:	9b03      	ldr	r3, [sp, #12]
    3eac:	6053      	str	r3, [r2, #4]
}
    3eae:	bf00      	nop
    3eb0:	b004      	add	sp, #16
    3eb2:	4770      	bx	lr
    3eb4:	40048000 	.word	0x40048000

00003eb8 <Clock_Ip_SetPccPcdDivFrac_TrustedCall>:
#endif

#ifdef CLOCK_IP_PCC_PCD_FRAC
void Clock_Ip_SetPccPcdDivFrac_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3eb8:	b084      	sub	sp, #16
    3eba:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_DIVIDER_INDEX]];
    3ebc:	4919      	ldr	r1, [pc, #100]	; (3f24 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x6c>)
    3ebe:	9b01      	ldr	r3, [sp, #4]
    3ec0:	681a      	ldr	r2, [r3, #0]
    3ec2:	4819      	ldr	r0, [pc, #100]	; (3f28 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x70>)
    3ec4:	4613      	mov	r3, r2
    3ec6:	00db      	lsls	r3, r3, #3
    3ec8:	4413      	add	r3, r2
    3eca:	4403      	add	r3, r0
    3ecc:	3305      	adds	r3, #5
    3ece:	781b      	ldrb	r3, [r3, #0]
    3ed0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    3ed4:	9303      	str	r3, [sp, #12]
    RegValue &= ~(PCC_PCCn_PCD_MASK | PCC_PCCn_FRAC_MASK);
    3ed6:	9b03      	ldr	r3, [sp, #12]
    3ed8:	f023 030f 	bic.w	r3, r3, #15
    3edc:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_PCD(Config->Value - 1U);                            /* Divider */
    3ede:	9b01      	ldr	r3, [sp, #4]
    3ee0:	685b      	ldr	r3, [r3, #4]
    3ee2:	3b01      	subs	r3, #1
    3ee4:	f003 0307 	and.w	r3, r3, #7
    3ee8:	9a03      	ldr	r2, [sp, #12]
    3eea:	4313      	orrs	r3, r2
    3eec:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_FRAC((uint32)(Config->Options[0U]) - 1U);                        /* Multiplier */
    3eee:	9b01      	ldr	r3, [sp, #4]
    3ef0:	7a1b      	ldrb	r3, [r3, #8]
    3ef2:	3b01      	subs	r3, #1
    3ef4:	00db      	lsls	r3, r3, #3
    3ef6:	f003 0308 	and.w	r3, r3, #8
    3efa:	9a03      	ldr	r2, [sp, #12]
    3efc:	4313      	orrs	r3, r2
    3efe:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_DIVIDER_INDEX]] = RegValue;
    3f00:	4908      	ldr	r1, [pc, #32]	; (3f24 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x6c>)
    3f02:	9b01      	ldr	r3, [sp, #4]
    3f04:	681a      	ldr	r2, [r3, #0]
    3f06:	4808      	ldr	r0, [pc, #32]	; (3f28 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x70>)
    3f08:	4613      	mov	r3, r2
    3f0a:	00db      	lsls	r3, r3, #3
    3f0c:	4413      	add	r3, r2
    3f0e:	4403      	add	r3, r0
    3f10:	3305      	adds	r3, #5
    3f12:	781b      	ldrb	r3, [r3, #0]
    3f14:	461a      	mov	r2, r3
    3f16:	9b03      	ldr	r3, [sp, #12]
    3f18:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    3f1c:	bf00      	nop
    3f1e:	b004      	add	sp, #16
    3f20:	4770      	bx	lr
    3f22:	bf00      	nop
    3f24:	40065000 	.word	0x40065000
    3f28:	00019438 	.word	0x00019438

00003f2c <Clock_Ip_SetSimTraceDivMul_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_DIV_MUL
void Clock_Ip_SetSimTraceDivMul_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3f2c:	b084      	sub	sp, #16
    3f2e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    /* Disable TRACEDIVEN to configure TRACEDIV */
    IP_SIM->CLKDIV4  &= ~(SIM_CLKDIV4_TRACEDIVEN_MASK);
    3f30:	4b10      	ldr	r3, [pc, #64]	; (3f74 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    3f32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3f34:	4a0f      	ldr	r2, [pc, #60]	; (3f74 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    3f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    3f3a:	6693      	str	r3, [r2, #104]	; 0x68
    RegValue = IP_SIM->CLKDIV4;
    3f3c:	4b0d      	ldr	r3, [pc, #52]	; (3f74 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    3f3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3f40:	9303      	str	r3, [sp, #12]
    RegValue &= ~(SIM_CLKDIV4_TRACEDIV_MASK | SIM_CLKDIV4_TRACEFRAC_MASK);
    3f42:	9b03      	ldr	r3, [sp, #12]
    3f44:	f023 030f 	bic.w	r3, r3, #15
    3f48:	9303      	str	r3, [sp, #12]
    RegValue |= SIM_CLKDIV4_TRACEDIV((uint32)(Config->Value) - 1U)              |    /* Divider */
    3f4a:	9b01      	ldr	r3, [sp, #4]
    3f4c:	685b      	ldr	r3, [r3, #4]
    3f4e:	3b01      	subs	r3, #1
    3f50:	005b      	lsls	r3, r3, #1
    3f52:	f003 020e 	and.w	r2, r3, #14
                     SIM_CLKDIV4_TRACEFRAC((uint32)(Config->Options[0U]) - 1U);                /* Multiplier */
    3f56:	9b01      	ldr	r3, [sp, #4]
    3f58:	7a1b      	ldrb	r3, [r3, #8]
    3f5a:	3b01      	subs	r3, #1
    3f5c:	f003 0301 	and.w	r3, r3, #1
    RegValue |= SIM_CLKDIV4_TRACEDIV((uint32)(Config->Value) - 1U)              |    /* Divider */
    3f60:	4313      	orrs	r3, r2
    3f62:	9a03      	ldr	r2, [sp, #12]
    3f64:	4313      	orrs	r3, r2
    3f66:	9303      	str	r3, [sp, #12]
    IP_SIM->CLKDIV4 = RegValue;
    3f68:	4a02      	ldr	r2, [pc, #8]	; (3f74 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    3f6a:	9b03      	ldr	r3, [sp, #12]
    3f6c:	6693      	str	r3, [r2, #104]	; 0x68
}
    3f6e:	bf00      	nop
    3f70:	b004      	add	sp, #16
    3f72:	4770      	bx	lr
    3f74:	40048000 	.word	0x40048000

00003f78 <Clock_Ip_Callback_DividerTriggerEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_Callback_DividerTriggerEmpty(Clock_Ip_DividerTriggerConfigType const* Config)
{
    3f78:	b082      	sub	sp, #8
    3f7a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3f7c:	bf00      	nop
    3f7e:	b002      	add	sp, #8
    3f80:	4770      	bx	lr
	...

00003f84 <Clock_Ip_ExternalOscillatorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ExternalOscillatorEmpty(Clock_Ip_XoscConfigType const* Config)
{
    3f84:	b082      	sub	sp, #8
    3f86:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3f88:	bf00      	nop
    3f8a:	b002      	add	sp, #8
    3f8c:	4770      	bx	lr

00003f8e <Clock_Ip_DisableClockIpExternalOscillatorEmpty>:
static void Clock_Ip_DisableClockIpExternalOscillatorEmpty(Clock_Ip_NameType XoscName)
{
    3f8e:	b082      	sub	sp, #8
    3f90:	9001      	str	r0, [sp, #4]
    (void)XoscName;
    /* No implementation */
}
    3f92:	bf00      	nop
    3f94:	b002      	add	sp, #8
    3f96:	4770      	bx	lr

00003f98 <Clock_Ip_ResetSOSC>:



#ifdef CLOCK_IP_SOSC_ENABLE
static void Clock_Ip_ResetSOSC(Clock_Ip_XoscConfigType const* Config)
{
    3f98:	b500      	push	{lr}
    3f9a:	b083      	sub	sp, #12
    3f9c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3f9e:	9b01      	ldr	r3, [sp, #4]
    3fa0:	2b00      	cmp	r3, #0
    3fa2:	d002      	beq.n	3faa <Clock_Ip_ResetSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSOSC_TrustedCall(Config);
    3fa4:	9801      	ldr	r0, [sp, #4]
    3fa6:	f000 f86a 	bl	407e <Clock_Ip_ResetSOSC_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3faa:	bf00      	nop
    3fac:	b003      	add	sp, #12
    3fae:	f85d fb04 	ldr.w	pc, [sp], #4

00003fb2 <Clock_Ip_SetSOSC>:
static void Clock_Ip_SetSOSC(Clock_Ip_XoscConfigType const* Config)
{
    3fb2:	b500      	push	{lr}
    3fb4:	b083      	sub	sp, #12
    3fb6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3fb8:	9b01      	ldr	r3, [sp, #4]
    3fba:	2b00      	cmp	r3, #0
    3fbc:	d002      	beq.n	3fc4 <Clock_Ip_SetSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_SetSOSC_TrustedCall(Config);
    3fbe:	9801      	ldr	r0, [sp, #4]
    3fc0:	f000 f884 	bl	40cc <Clock_Ip_SetSOSC_TrustedCall>
    #if (CLOCK_IP_GET_FREQUENCY_API == STD_ON)
        Clock_Ip_SetExternalOscillatorFrequency(Config->Name,Config->Freq);
    #endif
    #endif
    }
}
    3fc4:	bf00      	nop
    3fc6:	b003      	add	sp, #12
    3fc8:	f85d fb04 	ldr.w	pc, [sp], #4

00003fcc <Clock_Ip_CompleteSOSC>:
static void Clock_Ip_CompleteSOSC(Clock_Ip_XoscConfigType const* Config)
{
    3fcc:	b500      	push	{lr}
    3fce:	b089      	sub	sp, #36	; 0x24
    3fd0:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    3fd2:	2300      	movs	r3, #0
    3fd4:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 SoscStatus;

    if (NULL_PTR != Config)
    3fd8:	9b01      	ldr	r3, [sp, #4]
    3fda:	2b00      	cmp	r3, #0
    3fdc:	d031      	beq.n	4042 <Clock_Ip_CompleteSOSC+0x76>
    {
        /* Configure SOSC. */
        if ((IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCEN_MASK) != 0U)
    3fde:	4b1b      	ldr	r3, [pc, #108]	; (404c <Clock_Ip_CompleteSOSC+0x80>)
    3fe0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3fe4:	f003 0301 	and.w	r3, r3, #1
    3fe8:	2b00      	cmp	r3, #0
    3fea:	d02a      	beq.n	4042 <Clock_Ip_CompleteSOSC+0x76>
        {
            Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    3fec:	aa03      	add	r2, sp, #12
    3fee:	a904      	add	r1, sp, #16
    3ff0:	a805      	add	r0, sp, #20
    3ff2:	f24c 3350 	movw	r3, #50000	; 0xc350
    3ff6:	f7ff fd1d 	bl	3a34 <Clock_Ip_StartTimeout>
            /* Wait until ircosc is locked */
            do
            {
                SoscStatus = (((IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCVLD_MASK) >> SCG_SOSCCSR_SOSCVLD_SHIFT));
    3ffa:	4b14      	ldr	r3, [pc, #80]	; (404c <Clock_Ip_CompleteSOSC+0x80>)
    3ffc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    4000:	0e1b      	lsrs	r3, r3, #24
    4002:	f003 0301 	and.w	r3, r3, #1
    4006:	9306      	str	r3, [sp, #24]
                TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4008:	9a03      	ldr	r2, [sp, #12]
    400a:	a904      	add	r1, sp, #16
    400c:	ab05      	add	r3, sp, #20
    400e:	4618      	mov	r0, r3
    4010:	f7ff fd2a 	bl	3a68 <Clock_Ip_TimeoutExpired>
    4014:	4603      	mov	r3, r0
    4016:	f88d 301f 	strb.w	r3, [sp, #31]
            }
            while ((0U == SoscStatus) && (FALSE == TimeoutOccurred));
    401a:	9b06      	ldr	r3, [sp, #24]
    401c:	2b00      	cmp	r3, #0
    401e:	d106      	bne.n	402e <Clock_Ip_CompleteSOSC+0x62>
    4020:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4024:	f083 0301 	eor.w	r3, r3, #1
    4028:	b2db      	uxtb	r3, r3
    402a:	2b00      	cmp	r3, #0
    402c:	d1e5      	bne.n	3ffa <Clock_Ip_CompleteSOSC+0x2e>

            if (FALSE != TimeoutOccurred)
    402e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4032:	2b00      	cmp	r3, #0
    4034:	d005      	beq.n	4042 <Clock_Ip_CompleteSOSC+0x76>
            {
                /* Report timeout error */
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    4036:	9b01      	ldr	r3, [sp, #4]
    4038:	681b      	ldr	r3, [r3, #0]
    403a:	4619      	mov	r1, r3
    403c:	2001      	movs	r0, #1
    403e:	f7ff fce9 	bl	3a14 <Clock_Ip_ReportClockErrors>
        (void)StartTime;
        (void)ElapsedTime;
        (void)TimeoutTicks;
        (void)SoscStatus;
    }
}
    4042:	bf00      	nop
    4044:	b009      	add	sp, #36	; 0x24
    4046:	f85d fb04 	ldr.w	pc, [sp], #4
    404a:	bf00      	nop
    404c:	40064000 	.word	0x40064000

00004050 <Clock_Ip_DisableSOSC>:
static void Clock_Ip_DisableSOSC(Clock_Ip_NameType XoscName)
{
    4050:	b500      	push	{lr}
    4052:	b083      	sub	sp, #12
    4054:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSOSC_TrustedCall,(XoscName));
  #else
    Clock_Ip_DisableSOSC_TrustedCall(XoscName);
    4056:	9801      	ldr	r0, [sp, #4]
    4058:	f000 f8c0 	bl	41dc <Clock_Ip_DisableSOSC_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    405c:	bf00      	nop
    405e:	b003      	add	sp, #12
    4060:	f85d fb04 	ldr.w	pc, [sp], #4

00004064 <Clock_Ip_EnableSOSC>:
static void Clock_Ip_EnableSOSC(Clock_Ip_XoscConfigType const* Config)
{
    4064:	b500      	push	{lr}
    4066:	b083      	sub	sp, #12
    4068:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    406a:	9b01      	ldr	r3, [sp, #4]
    406c:	2b00      	cmp	r3, #0
    406e:	d002      	beq.n	4076 <Clock_Ip_EnableSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSOSC_TrustedCall(Config);
    4070:	9801      	ldr	r0, [sp, #4]
    4072:	f000 f8c3 	bl	41fc <Clock_Ip_EnableSOSC_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4076:	bf00      	nop
    4078:	b003      	add	sp, #12
    407a:	f85d fb04 	ldr.w	pc, [sp], #4

0000407e <Clock_Ip_ResetSOSC_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SOSC_ENABLE
void Clock_Ip_ResetSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    407e:	b082      	sub	sp, #8
    4080:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Clear LK bit field */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_LK_MASK));
    4082:	4b11      	ldr	r3, [pc, #68]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    4084:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    4088:	4a0f      	ldr	r2, [pc, #60]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    408a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    408e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock monitor */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCCM_MASK));
    4092:	4b0d      	ldr	r3, [pc, #52]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    4094:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    4098:	4a0b      	ldr	r2, [pc, #44]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    409a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    409e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock monitor reset*/
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCCMRE_MASK));
    40a2:	4b09      	ldr	r3, [pc, #36]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    40a4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    40a8:	4a07      	ldr	r2, [pc, #28]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    40aa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    40ae:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCEN_MASK));
    40b2:	4b05      	ldr	r3, [pc, #20]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    40b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    40b8:	4a03      	ldr	r2, [pc, #12]	; (40c8 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    40ba:	f023 0301 	bic.w	r3, r3, #1
    40be:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
    40c2:	bf00      	nop
    40c4:	b002      	add	sp, #8
    40c6:	4770      	bx	lr
    40c8:	40064000 	.word	0x40064000

000040cc <Clock_Ip_SetSOSC_TrustedCall>:
void Clock_Ip_SetSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    40cc:	b082      	sub	sp, #8
    40ce:	9001      	str	r0, [sp, #4]
    /* Configure SOSC. */
    if (1U == Config->Enable)
    40d0:	9b01      	ldr	r3, [sp, #4]
    40d2:	891b      	ldrh	r3, [r3, #8]
    40d4:	2b01      	cmp	r3, #1
    40d6:	d174      	bne.n	41c2 <Clock_Ip_SetSOSC_TrustedCall+0xf6>
#ifdef CLOCK_IP_GET_FREQUENCY_API
#if (CLOCK_IP_GET_FREQUENCY_API == STD_ON)
        Clock_Ip_SetExternalOscillatorFrequency(Config->Name,Config->Freq);
#endif
#endif
        switch(Config->Gain)
    40d8:	9b01      	ldr	r3, [sp, #4]
    40da:	7bdb      	ldrb	r3, [r3, #15]
    40dc:	2b00      	cmp	r3, #0
    40de:	d002      	beq.n	40e6 <Clock_Ip_SetSOSC_TrustedCall+0x1a>
    40e0:	2b01      	cmp	r3, #1
    40e2:	d009      	beq.n	40f8 <Clock_Ip_SetSOSC_TrustedCall+0x2c>
            default:
            {
                /* Invalid configuration element */
                CLOCK_IP_DEV_ASSERT(FALSE);
            }
            break;
    40e4:	e011      	b.n	410a <Clock_Ip_SetSOSC_TrustedCall+0x3e>
                IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_HGO_MASK;
    40e6:	4b39      	ldr	r3, [pc, #228]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    40e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    40ec:	4a37      	ldr	r2, [pc, #220]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    40ee:	f023 0308 	bic.w	r3, r3, #8
    40f2:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            break;
    40f6:	e008      	b.n	410a <Clock_Ip_SetSOSC_TrustedCall+0x3e>
                IP_SCG->SOSCCFG |= SCG_SOSCCFG_HGO_MASK;
    40f8:	4b34      	ldr	r3, [pc, #208]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    40fa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    40fe:	4a33      	ldr	r2, [pc, #204]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4100:	f043 0308 	orr.w	r3, r3, #8
    4104:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            break;
    4108:	bf00      	nop
        }


        IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_RANGE_MASK;
    410a:	4b30      	ldr	r3, [pc, #192]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    410c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    4110:	4a2e      	ldr	r2, [pc, #184]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4112:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    4116:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

        if ((Config->Freq >= 4000000U) && (Config->Freq < 8000000U))
    411a:	9b01      	ldr	r3, [sp, #4]
    411c:	685b      	ldr	r3, [r3, #4]
    411e:	4a2c      	ldr	r2, [pc, #176]	; (41d0 <Clock_Ip_SetSOSC_TrustedCall+0x104>)
    4120:	4293      	cmp	r3, r2
    4122:	d90d      	bls.n	4140 <Clock_Ip_SetSOSC_TrustedCall+0x74>
    4124:	9b01      	ldr	r3, [sp, #4]
    4126:	685b      	ldr	r3, [r3, #4]
    4128:	4a2a      	ldr	r2, [pc, #168]	; (41d4 <Clock_Ip_SetSOSC_TrustedCall+0x108>)
    412a:	4293      	cmp	r3, r2
    412c:	d208      	bcs.n	4140 <Clock_Ip_SetSOSC_TrustedCall+0x74>
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_RANGE(2U);
    412e:	4b27      	ldr	r3, [pc, #156]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4130:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    4134:	4a25      	ldr	r2, [pc, #148]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4136:	f043 0320 	orr.w	r3, r3, #32
    413a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    413e:	e007      	b.n	4150 <Clock_Ip_SetSOSC_TrustedCall+0x84>
        }
        else
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_RANGE(3U);
    4140:	4b22      	ldr	r3, [pc, #136]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4142:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    4146:	4a21      	ldr	r2, [pc, #132]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4148:	f043 0330 	orr.w	r3, r3, #48	; 0x30
    414c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        }

        if (0U == Config->BypassOption)
    4150:	9b01      	ldr	r3, [sp, #4]
    4152:	7b1b      	ldrb	r3, [r3, #12]
    4154:	2b00      	cmp	r3, #0
    4156:	d108      	bne.n	416a <Clock_Ip_SetSOSC_TrustedCall+0x9e>
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_EREFS_MASK;
    4158:	4b1c      	ldr	r3, [pc, #112]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    415a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    415e:	4a1b      	ldr	r2, [pc, #108]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4160:	f043 0304 	orr.w	r3, r3, #4
    4164:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    4168:	e007      	b.n	417a <Clock_Ip_SetSOSC_TrustedCall+0xae>
        }
        else
        {
            IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_EREFS_MASK;
    416a:	4b18      	ldr	r3, [pc, #96]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    416c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    4170:	4a16      	ldr	r2, [pc, #88]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4172:	f023 0304 	bic.w	r3, r3, #4
    4176:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        }


        /* Enable clock, configure monitor, lock register. */
        switch (Config->Monitor)
    417a:	9b01      	ldr	r3, [sp, #4]
    417c:	7c1b      	ldrb	r3, [r3, #16]
    417e:	2b02      	cmp	r3, #2
    4180:	d011      	beq.n	41a6 <Clock_Ip_SetSOSC_TrustedCall+0xda>
    4182:	2b02      	cmp	r3, #2
    4184:	dc14      	bgt.n	41b0 <Clock_Ip_SetSOSC_TrustedCall+0xe4>
    4186:	2b00      	cmp	r3, #0
    4188:	d002      	beq.n	4190 <Clock_Ip_SetSOSC_TrustedCall+0xc4>
    418a:	2b01      	cmp	r3, #1
    418c:	d005      	beq.n	419a <Clock_Ip_SetSOSC_TrustedCall+0xce>
    418e:	e00f      	b.n	41b0 <Clock_Ip_SetSOSC_TrustedCall+0xe4>
        {
#ifdef CLOCK_IP_HAS_MONITOR_DISABLE
            case CLOCK_IP_HAS_MONITOR_DISABLE:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    4190:	4b0e      	ldr	r3, [pc, #56]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    4192:	2201      	movs	r2, #1
    4194:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(0UL) |
                               SCG_SOSCCSR_SOSCCMRE(0UL);
            }
            break;
    4198:	e014      	b.n	41c4 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
#ifdef CLOCK_IP_HAS_MONITOR_INT
            case CLOCK_IP_HAS_MONITOR_INT:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    419a:	4b0c      	ldr	r3, [pc, #48]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    419c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    41a0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(1UL) |
                               SCG_SOSCCSR_SOSCCMRE(0UL);
            }
            break;
    41a4:	e00e      	b.n	41c4 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
#ifdef CLOCK_IP_HAS_MONITOR_RESET
            case CLOCK_IP_HAS_MONITOR_RESET:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    41a6:	4b09      	ldr	r3, [pc, #36]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    41a8:	4a0b      	ldr	r2, [pc, #44]	; (41d8 <Clock_Ip_SetSOSC_TrustedCall+0x10c>)
    41aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(1UL) |
                               SCG_SOSCCSR_SOSCCMRE(1UL);
            }
            break;
    41ae:	e009      	b.n	41c4 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
            default:
                /* Enable SOSC. */
                IP_SCG->SOSCCSR |= SCG_SOSCCSR_SOSCEN_MASK;
    41b0:	4b06      	ldr	r3, [pc, #24]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    41b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    41b6:	4a05      	ldr	r2, [pc, #20]	; (41cc <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    41b8:	f043 0301 	orr.w	r3, r3, #1
    41bc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

                /* Invalid monitor mode */
                CLOCK_IP_DEV_ASSERT(FALSE);
                break;
    41c0:	e000      	b.n	41c4 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
        }
    }
    41c2:	bf00      	nop
}
    41c4:	bf00      	nop
    41c6:	b002      	add	sp, #8
    41c8:	4770      	bx	lr
    41ca:	bf00      	nop
    41cc:	40064000 	.word	0x40064000
    41d0:	003d08ff 	.word	0x003d08ff
    41d4:	007a1200 	.word	0x007a1200
    41d8:	00030001 	.word	0x00030001

000041dc <Clock_Ip_DisableSOSC_TrustedCall>:

void Clock_Ip_DisableSOSC_TrustedCall(Clock_Ip_NameType XoscName)
{
    41dc:	b082      	sub	sp, #8
    41de:	9001      	str	r0, [sp, #4]
    (void)XoscName;

    /* Disable SOSC. */
    IP_SCG->SOSCCSR &= ~SCG_SOSCCSR_SOSCEN_MASK;
    41e0:	4b05      	ldr	r3, [pc, #20]	; (41f8 <Clock_Ip_DisableSOSC_TrustedCall+0x1c>)
    41e2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    41e6:	4a04      	ldr	r2, [pc, #16]	; (41f8 <Clock_Ip_DisableSOSC_TrustedCall+0x1c>)
    41e8:	f023 0301 	bic.w	r3, r3, #1
    41ec:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
    41f0:	bf00      	nop
    41f2:	b002      	add	sp, #8
    41f4:	4770      	bx	lr
    41f6:	bf00      	nop
    41f8:	40064000 	.word	0x40064000

000041fc <Clock_Ip_EnableSOSC_TrustedCall>:

void Clock_Ip_EnableSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    41fc:	b082      	sub	sp, #8
    41fe:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    4200:	9b01      	ldr	r3, [sp, #4]
    4202:	891b      	ldrh	r3, [r3, #8]
    4204:	2b01      	cmp	r3, #1
    4206:	d107      	bne.n	4218 <Clock_Ip_EnableSOSC_TrustedCall+0x1c>
    {
        /* Enable SOSC. */
        IP_SCG->SOSCCSR |= SCG_SOSCCSR_SOSCEN_MASK;
    4208:	4b05      	ldr	r3, [pc, #20]	; (4220 <Clock_Ip_EnableSOSC_TrustedCall+0x24>)
    420a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    420e:	4a04      	ldr	r2, [pc, #16]	; (4220 <Clock_Ip_EnableSOSC_TrustedCall+0x24>)
    4210:	f043 0301 	orr.w	r3, r3, #1
    4214:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    }
}
    4218:	bf00      	nop
    421a:	b002      	add	sp, #8
    421c:	4770      	bx	lr
    421e:	bf00      	nop
    4220:	40064000 	.word	0x40064000

00004224 <Clock_Ip_CallbackFracDivEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_CallbackFracDivEmpty(Clock_Ip_FracDivConfigType const* Config)
{
    4224:	b082      	sub	sp, #8
    4226:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    4228:	bf00      	nop
    422a:	b002      	add	sp, #8
    422c:	4770      	bx	lr

0000422e <Clock_Ip_CallbackFracDivEmptyComplete>:

static Clock_Ip_DfsStatusType Clock_Ip_CallbackFracDivEmptyComplete(Clock_Ip_NameType DfsName)
{
    422e:	b082      	sub	sp, #8
    4230:	9001      	str	r0, [sp, #4]
    (void)DfsName;
    /* No implementation */
    return STATUS_DFS_NOT_ENABLED;
    4232:	2300      	movs	r3, #0
}
    4234:	4618      	mov	r0, r3
    4236:	b002      	add	sp, #8
    4238:	4770      	bx	lr

0000423a <Clock_Ip_SetExternalSignalFrequency>:
#define MCU_START_SEC_CODE
#include "Mcu_MemMap.h"

/* Set frequency value for External Signal */
void Clock_Ip_SetExternalSignalFrequency(Clock_Ip_NameType SignalName, uint32 Frequency)
{
    423a:	b082      	sub	sp, #8
    423c:	9001      	str	r0, [sp, #4]
    423e:	9100      	str	r1, [sp, #0]
    }
#else
    (void)SignalName;
    (void)Frequency;
#endif
}
    4240:	bf00      	nop
    4242:	b002      	add	sp, #8
    4244:	4770      	bx	lr
	...

00004248 <Clock_Ip_ClockSetGateEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ClockSetGateEmpty(Clock_Ip_GateConfigType const* Config)
{
    4248:	b082      	sub	sp, #8
    424a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    424c:	bf00      	nop
    424e:	b002      	add	sp, #8
    4250:	4770      	bx	lr

00004252 <Clock_Ip_ClockUpdateGateEmpty>:
static void Clock_Ip_ClockUpdateGateEmpty(Clock_Ip_NameType ClockName, boolean Gate)
{
    4252:	b082      	sub	sp, #8
    4254:	9001      	str	r0, [sp, #4]
    4256:	460b      	mov	r3, r1
    4258:	f88d 3003 	strb.w	r3, [sp, #3]
    (void)ClockName;
    (void)Gate;
    /* No implementation */
}
    425c:	bf00      	nop
    425e:	b002      	add	sp, #8
    4260:	4770      	bx	lr

00004262 <Clock_Ip_ClockSetSimLPO1KEnable>:

#ifdef CLOCK_IP_SIM_LPO1K_ENABLE
static void Clock_Ip_ClockSetSimLPO1KEnable(Clock_Ip_GateConfigType const* Config)
{
    4262:	b500      	push	{lr}
    4264:	b083      	sub	sp, #12
    4266:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4268:	9b01      	ldr	r3, [sp, #4]
    426a:	2b00      	cmp	r3, #0
    426c:	d002      	beq.n	4274 <Clock_Ip_ClockSetSimLPO1KEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall(Config);
    426e:	9801      	ldr	r0, [sp, #4]
    4270:	f000 f8e7 	bl	4442 <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4274:	bf00      	nop
    4276:	b003      	add	sp, #12
    4278:	f85d fb04 	ldr.w	pc, [sp], #4

0000427c <Clock_Ip_ClockUpdateSimLPO1KEnable>:

static void Clock_Ip_ClockUpdateSimLPO1KEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    427c:	b500      	push	{lr}
    427e:	b085      	sub	sp, #20
    4280:	9001      	str	r0, [sp, #4]
    4282:	460b      	mov	r3, r1
    4284:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    4288:	9b01      	ldr	r3, [sp, #4]
    428a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    428c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    4290:	2b00      	cmp	r3, #0
    4292:	d003      	beq.n	429c <Clock_Ip_ClockUpdateSimLPO1KEnable+0x20>
    {
        Config.Enable = 0U;
    4294:	2300      	movs	r3, #0
    4296:	f8ad 300c 	strh.w	r3, [sp, #12]
    429a:	e002      	b.n	42a2 <Clock_Ip_ClockUpdateSimLPO1KEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    429c:	2301      	movs	r3, #1
    429e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimLPO1KEnable(&Config);
    42a2:	ab02      	add	r3, sp, #8
    42a4:	4618      	mov	r0, r3
    42a6:	f7ff ffdc 	bl	4262 <Clock_Ip_ClockSetSimLPO1KEnable>
}
    42aa:	bf00      	nop
    42ac:	b005      	add	sp, #20
    42ae:	f85d fb04 	ldr.w	pc, [sp], #4

000042b2 <Clock_Ip_ClockSetSimLPO32KEnable>:
#endif

#ifdef CLOCK_IP_SIM_LPO32K_ENABLE
static void Clock_Ip_ClockSetSimLPO32KEnable(Clock_Ip_GateConfigType const* Config)
{
    42b2:	b500      	push	{lr}
    42b4:	b083      	sub	sp, #12
    42b6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    42b8:	9b01      	ldr	r3, [sp, #4]
    42ba:	2b00      	cmp	r3, #0
    42bc:	d002      	beq.n	42c4 <Clock_Ip_ClockSetSimLPO32KEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall(Config);
    42be:	9801      	ldr	r0, [sp, #4]
    42c0:	f000 f8d6 	bl	4470 <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    42c4:	bf00      	nop
    42c6:	b003      	add	sp, #12
    42c8:	f85d fb04 	ldr.w	pc, [sp], #4

000042cc <Clock_Ip_ClockUpdateSimLPO32KEnable>:
static void Clock_Ip_ClockUpdateSimLPO32KEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    42cc:	b500      	push	{lr}
    42ce:	b085      	sub	sp, #20
    42d0:	9001      	str	r0, [sp, #4]
    42d2:	460b      	mov	r3, r1
    42d4:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    42d8:	9b01      	ldr	r3, [sp, #4]
    42da:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    42dc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    42e0:	2b00      	cmp	r3, #0
    42e2:	d003      	beq.n	42ec <Clock_Ip_ClockUpdateSimLPO32KEnable+0x20>
    {
        Config.Enable = 0U;
    42e4:	2300      	movs	r3, #0
    42e6:	f8ad 300c 	strh.w	r3, [sp, #12]
    42ea:	e002      	b.n	42f2 <Clock_Ip_ClockUpdateSimLPO32KEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    42ec:	2301      	movs	r3, #1
    42ee:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimLPO32KEnable(&Config);
    42f2:	ab02      	add	r3, sp, #8
    42f4:	4618      	mov	r0, r3
    42f6:	f7ff ffdc 	bl	42b2 <Clock_Ip_ClockSetSimLPO32KEnable>
}
    42fa:	bf00      	nop
    42fc:	b005      	add	sp, #20
    42fe:	f85d fb04 	ldr.w	pc, [sp], #4

00004302 <Clock_Ip_ClockSetSimClkoutEnable>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_ENABLE
static void Clock_Ip_ClockSetSimClkoutEnable(Clock_Ip_GateConfigType const* Config)
{
    4302:	b500      	push	{lr}
    4304:	b083      	sub	sp, #12
    4306:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4308:	9b01      	ldr	r3, [sp, #4]
    430a:	2b00      	cmp	r3, #0
    430c:	d002      	beq.n	4314 <Clock_Ip_ClockSetSimClkoutEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimClkoutEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimClkoutEnable_TrustedCall(Config);
    430e:	9801      	ldr	r0, [sp, #4]
    4310:	f000 f8c6 	bl	44a0 <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4314:	bf00      	nop
    4316:	b003      	add	sp, #12
    4318:	f85d fb04 	ldr.w	pc, [sp], #4

0000431c <Clock_Ip_ClockUpdateSimClkoutEnable>:
static void Clock_Ip_ClockUpdateSimClkoutEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    431c:	b500      	push	{lr}
    431e:	b085      	sub	sp, #20
    4320:	9001      	str	r0, [sp, #4]
    4322:	460b      	mov	r3, r1
    4324:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    4328:	9b01      	ldr	r3, [sp, #4]
    432a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    432c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    4330:	2b00      	cmp	r3, #0
    4332:	d003      	beq.n	433c <Clock_Ip_ClockUpdateSimClkoutEnable+0x20>
    {
        Config.Enable = 0U;
    4334:	2300      	movs	r3, #0
    4336:	f8ad 300c 	strh.w	r3, [sp, #12]
    433a:	e002      	b.n	4342 <Clock_Ip_ClockUpdateSimClkoutEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    433c:	2301      	movs	r3, #1
    433e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimClkoutEnable(&Config);
    4342:	ab02      	add	r3, sp, #8
    4344:	4618      	mov	r0, r3
    4346:	f7ff ffdc 	bl	4302 <Clock_Ip_ClockSetSimClkoutEnable>
}
    434a:	bf00      	nop
    434c:	b005      	add	sp, #20
    434e:	f85d fb04 	ldr.w	pc, [sp], #4

00004352 <Clock_Ip_ClockSetPccCgcEnable>:
#endif

#ifdef CLOCK_IP_PCC_CGC_ENABLE
static void Clock_Ip_ClockSetPccCgcEnable(Clock_Ip_GateConfigType const* Config)
{
    4352:	b500      	push	{lr}
    4354:	b083      	sub	sp, #12
    4356:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4358:	9b01      	ldr	r3, [sp, #4]
    435a:	2b00      	cmp	r3, #0
    435c:	d002      	beq.n	4364 <Clock_Ip_ClockSetPccCgcEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetPccCgcEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetPccCgcEnable_TrustedCall(Config);
    435e:	9801      	ldr	r0, [sp, #4]
    4360:	f000 f8b6 	bl	44d0 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4364:	bf00      	nop
    4366:	b003      	add	sp, #12
    4368:	f85d fb04 	ldr.w	pc, [sp], #4

0000436c <Clock_Ip_ClockUpdatePccCgcEnable>:
static void Clock_Ip_ClockUpdatePccCgcEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    436c:	b500      	push	{lr}
    436e:	b085      	sub	sp, #20
    4370:	9001      	str	r0, [sp, #4]
    4372:	460b      	mov	r3, r1
    4374:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    4378:	9b01      	ldr	r3, [sp, #4]
    437a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    437c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    4380:	2b00      	cmp	r3, #0
    4382:	d003      	beq.n	438c <Clock_Ip_ClockUpdatePccCgcEnable+0x20>
    {
        Config.Enable = 0U;
    4384:	2300      	movs	r3, #0
    4386:	f8ad 300c 	strh.w	r3, [sp, #12]
    438a:	e002      	b.n	4392 <Clock_Ip_ClockUpdatePccCgcEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    438c:	2301      	movs	r3, #1
    438e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetPccCgcEnable(&Config);
    4392:	ab02      	add	r3, sp, #8
    4394:	4618      	mov	r0, r3
    4396:	f7ff ffdc 	bl	4352 <Clock_Ip_ClockSetPccCgcEnable>
}
    439a:	bf00      	nop
    439c:	b005      	add	sp, #20
    439e:	f85d fb04 	ldr.w	pc, [sp], #4

000043a2 <Clock_Ip_ClockSetSimGate>:

#ifdef CLOCK_IP_SIM_PLATCGC_CGC
#define SIM_PLATCGC_CGC_SHIFT(x)   (x)
#define SIM_PLATCGC_CGC_MASK(x)  ((uint32)1U << (x))
static void Clock_Ip_ClockSetSimGate(Clock_Ip_GateConfigType const* Config)
{
    43a2:	b500      	push	{lr}
    43a4:	b083      	sub	sp, #12
    43a6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    43a8:	9b01      	ldr	r3, [sp, #4]
    43aa:	2b00      	cmp	r3, #0
    43ac:	d002      	beq.n	43b4 <Clock_Ip_ClockSetSimGate+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimGate_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimGate_TrustedCall(Config);
    43ae:	9801      	ldr	r0, [sp, #4]
    43b0:	f000 f8bc 	bl	452c <Clock_Ip_ClockSetSimGate_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    43b4:	bf00      	nop
    43b6:	b003      	add	sp, #12
    43b8:	f85d fb04 	ldr.w	pc, [sp], #4

000043bc <Clock_Ip_ClockUpdateSimGate>:
static void Clock_Ip_ClockUpdateSimGate(Clock_Ip_NameType ClockName, boolean Gate)
{
    43bc:	b500      	push	{lr}
    43be:	b085      	sub	sp, #20
    43c0:	9001      	str	r0, [sp, #4]
    43c2:	460b      	mov	r3, r1
    43c4:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    43c8:	9b01      	ldr	r3, [sp, #4]
    43ca:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    43cc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    43d0:	2b00      	cmp	r3, #0
    43d2:	d003      	beq.n	43dc <Clock_Ip_ClockUpdateSimGate+0x20>
    {
        Config.Enable = 0U;
    43d4:	2300      	movs	r3, #0
    43d6:	f8ad 300c 	strh.w	r3, [sp, #12]
    43da:	e002      	b.n	43e2 <Clock_Ip_ClockUpdateSimGate+0x26>
    }
    else
    {
        Config.Enable = 1U;
    43dc:	2301      	movs	r3, #1
    43de:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimGate(&Config);
    43e2:	ab02      	add	r3, sp, #8
    43e4:	4618      	mov	r0, r3
    43e6:	f7ff ffdc 	bl	43a2 <Clock_Ip_ClockSetSimGate>
}
    43ea:	bf00      	nop
    43ec:	b005      	add	sp, #20
    43ee:	f85d fb04 	ldr.w	pc, [sp], #4

000043f2 <Clock_Ip_ClockSetSimTraceEnable>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_ENABLE
static void Clock_Ip_ClockSetSimTraceEnable(Clock_Ip_GateConfigType const* Config)
{
    43f2:	b500      	push	{lr}
    43f4:	b083      	sub	sp, #12
    43f6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    43f8:	9b01      	ldr	r3, [sp, #4]
    43fa:	2b00      	cmp	r3, #0
    43fc:	d002      	beq.n	4404 <Clock_Ip_ClockSetSimTraceEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimTraceEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimTraceEnable_TrustedCall(Config);
    43fe:	9801      	ldr	r0, [sp, #4]
    4400:	f000 f8c0 	bl	4584 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4404:	bf00      	nop
    4406:	b003      	add	sp, #12
    4408:	f85d fb04 	ldr.w	pc, [sp], #4

0000440c <Clock_Ip_ClockUpdateSimTraceEnable>:

static void Clock_Ip_ClockUpdateSimTraceEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    440c:	b500      	push	{lr}
    440e:	b085      	sub	sp, #20
    4410:	9001      	str	r0, [sp, #4]
    4412:	460b      	mov	r3, r1
    4414:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    4418:	9b01      	ldr	r3, [sp, #4]
    441a:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    441c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    4420:	2b00      	cmp	r3, #0
    4422:	d003      	beq.n	442c <Clock_Ip_ClockUpdateSimTraceEnable+0x20>
    {
        Config.Enable = 0U;
    4424:	2300      	movs	r3, #0
    4426:	f8ad 300c 	strh.w	r3, [sp, #12]
    442a:	e002      	b.n	4432 <Clock_Ip_ClockUpdateSimTraceEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    442c:	2301      	movs	r3, #1
    442e:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimTraceEnable(&Config);
    4432:	ab02      	add	r3, sp, #8
    4434:	4618      	mov	r0, r3
    4436:	f7ff ffdc 	bl	43f2 <Clock_Ip_ClockSetSimTraceEnable>
}
    443a:	bf00      	nop
    443c:	b005      	add	sp, #20
    443e:	f85d fb04 	ldr.w	pc, [sp], #4

00004442 <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall>:
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SIM_LPO1K_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    4442:	b084      	sub	sp, #16
    4444:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->LPOCLKS;
    4446:	4b09      	ldr	r3, [pc, #36]	; (446c <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall+0x2a>)
    4448:	691b      	ldr	r3, [r3, #16]
    444a:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_LPOCLKS_LPO1KCLKEN_MASK;
    444c:	9b03      	ldr	r3, [sp, #12]
    444e:	f023 0301 	bic.w	r3, r3, #1
    4452:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_LPOCLKS_LPO1KCLKEN_SHIFT);
    4454:	9b01      	ldr	r3, [sp, #4]
    4456:	889b      	ldrh	r3, [r3, #4]
    4458:	461a      	mov	r2, r3
    445a:	9b03      	ldr	r3, [sp, #12]
    445c:	4313      	orrs	r3, r2
    445e:	9303      	str	r3, [sp, #12]
    IP_SIM->LPOCLKS = RegValue;
    4460:	4a02      	ldr	r2, [pc, #8]	; (446c <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall+0x2a>)
    4462:	9b03      	ldr	r3, [sp, #12]
    4464:	6113      	str	r3, [r2, #16]
}
    4466:	bf00      	nop
    4468:	b004      	add	sp, #16
    446a:	4770      	bx	lr
    446c:	40048000 	.word	0x40048000

00004470 <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_LPO32K_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    4470:	b084      	sub	sp, #16
    4472:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->LPOCLKS;
    4474:	4b09      	ldr	r3, [pc, #36]	; (449c <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall+0x2c>)
    4476:	691b      	ldr	r3, [r3, #16]
    4478:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_LPOCLKS_LPO32KCLKEN_MASK;
    447a:	9b03      	ldr	r3, [sp, #12]
    447c:	f023 0302 	bic.w	r3, r3, #2
    4480:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_LPOCLKS_LPO32KCLKEN_SHIFT);
    4482:	9b01      	ldr	r3, [sp, #4]
    4484:	889b      	ldrh	r3, [r3, #4]
    4486:	005b      	lsls	r3, r3, #1
    4488:	9a03      	ldr	r2, [sp, #12]
    448a:	4313      	orrs	r3, r2
    448c:	9303      	str	r3, [sp, #12]
    IP_SIM->LPOCLKS = RegValue;
    448e:	4a03      	ldr	r2, [pc, #12]	; (449c <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall+0x2c>)
    4490:	9b03      	ldr	r3, [sp, #12]
    4492:	6113      	str	r3, [r2, #16]
}
    4494:	bf00      	nop
    4496:	b004      	add	sp, #16
    4498:	4770      	bx	lr
    449a:	bf00      	nop
    449c:	40048000 	.word	0x40048000

000044a0 <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimClkoutEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    44a0:	b084      	sub	sp, #16
    44a2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CHIPCTL;
    44a4:	4b09      	ldr	r3, [pc, #36]	; (44cc <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall+0x2c>)
    44a6:	685b      	ldr	r3, [r3, #4]
    44a8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_CHIPCTL_CLKOUTEN_MASK;
    44aa:	9b03      	ldr	r3, [sp, #12]
    44ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    44b0:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_CHIPCTL_CLKOUTEN_SHIFT);
    44b2:	9b01      	ldr	r3, [sp, #4]
    44b4:	889b      	ldrh	r3, [r3, #4]
    44b6:	02db      	lsls	r3, r3, #11
    44b8:	9a03      	ldr	r2, [sp, #12]
    44ba:	4313      	orrs	r3, r2
    44bc:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    44be:	4a03      	ldr	r2, [pc, #12]	; (44cc <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall+0x2c>)
    44c0:	9b03      	ldr	r3, [sp, #12]
    44c2:	6053      	str	r3, [r2, #4]
}
    44c4:	bf00      	nop
    44c6:	b004      	add	sp, #16
    44c8:	4770      	bx	lr
    44ca:	bf00      	nop
    44cc:	40048000 	.word	0x40048000

000044d0 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_PCC_CGC_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetPccCgcEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    44d0:	b084      	sub	sp, #16
    44d2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX]];
    44d4:	4913      	ldr	r1, [pc, #76]	; (4524 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x54>)
    44d6:	9b01      	ldr	r3, [sp, #4]
    44d8:	681a      	ldr	r2, [r3, #0]
    44da:	4813      	ldr	r0, [pc, #76]	; (4528 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x58>)
    44dc:	4613      	mov	r3, r2
    44de:	00db      	lsls	r3, r3, #3
    44e0:	4413      	add	r3, r2
    44e2:	4403      	add	r3, r0
    44e4:	3306      	adds	r3, #6
    44e6:	781b      	ldrb	r3, [r3, #0]
    44e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    44ec:	9303      	str	r3, [sp, #12]
    RegValue &= ~PCC_PCCn_CGC_MASK;
    44ee:	9b03      	ldr	r3, [sp, #12]
    44f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
    44f4:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << PCC_PCCn_CGC_SHIFT);
    44f6:	9b01      	ldr	r3, [sp, #4]
    44f8:	889b      	ldrh	r3, [r3, #4]
    44fa:	079b      	lsls	r3, r3, #30
    44fc:	9a03      	ldr	r2, [sp, #12]
    44fe:	4313      	orrs	r3, r2
    4500:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX]] = RegValue;
    4502:	4908      	ldr	r1, [pc, #32]	; (4524 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x54>)
    4504:	9b01      	ldr	r3, [sp, #4]
    4506:	681a      	ldr	r2, [r3, #0]
    4508:	4807      	ldr	r0, [pc, #28]	; (4528 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x58>)
    450a:	4613      	mov	r3, r2
    450c:	00db      	lsls	r3, r3, #3
    450e:	4413      	add	r3, r2
    4510:	4403      	add	r3, r0
    4512:	3306      	adds	r3, #6
    4514:	781b      	ldrb	r3, [r3, #0]
    4516:	461a      	mov	r2, r3
    4518:	9b03      	ldr	r3, [sp, #12]
    451a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

}
    451e:	bf00      	nop
    4520:	b004      	add	sp, #16
    4522:	4770      	bx	lr
    4524:	40065000 	.word	0x40065000
    4528:	00019438 	.word	0x00019438

0000452c <Clock_Ip_ClockSetSimGate_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_PLATCGC_CGC
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimGate_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    452c:	b086      	sub	sp, #24
    452e:	9001      	str	r0, [sp, #4]
    uint32 Enable = Config->Enable;
    4530:	9b01      	ldr	r3, [sp, #4]
    4532:	889b      	ldrh	r3, [r3, #4]
    4534:	9305      	str	r3, [sp, #20]
    uint32 GateIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX];
    4536:	9b01      	ldr	r3, [sp, #4]
    4538:	681a      	ldr	r2, [r3, #0]
    453a:	4910      	ldr	r1, [pc, #64]	; (457c <Clock_Ip_ClockSetSimGate_TrustedCall+0x50>)
    453c:	4613      	mov	r3, r2
    453e:	00db      	lsls	r3, r3, #3
    4540:	4413      	add	r3, r2
    4542:	440b      	add	r3, r1
    4544:	3306      	adds	r3, #6
    4546:	781b      	ldrb	r3, [r3, #0]
    4548:	9304      	str	r3, [sp, #16]

    uint32 RegValue = (uint32 )IP_SIM->PLATCGC;
    454a:	4b0d      	ldr	r3, [pc, #52]	; (4580 <Clock_Ip_ClockSetSimGate_TrustedCall+0x54>)
    454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    454e:	9303      	str	r3, [sp, #12]
    RegValue &= (~((uint32 )SIM_PLATCGC_CGC_MASK(GateIndex)));
    4550:	2201      	movs	r2, #1
    4552:	9b04      	ldr	r3, [sp, #16]
    4554:	fa02 f303 	lsl.w	r3, r2, r3
    4558:	43db      	mvns	r3, r3
    455a:	9a03      	ldr	r2, [sp, #12]
    455c:	4013      	ands	r3, r2
    455e:	9303      	str	r3, [sp, #12]
    RegValue |= Enable << SIM_PLATCGC_CGC_SHIFT(GateIndex);
    4560:	9a05      	ldr	r2, [sp, #20]
    4562:	9b04      	ldr	r3, [sp, #16]
    4564:	fa02 f303 	lsl.w	r3, r2, r3
    4568:	9a03      	ldr	r2, [sp, #12]
    456a:	4313      	orrs	r3, r2
    456c:	9303      	str	r3, [sp, #12]
    IP_SIM->PLATCGC = (uint32 )RegValue;
    456e:	4a04      	ldr	r2, [pc, #16]	; (4580 <Clock_Ip_ClockSetSimGate_TrustedCall+0x54>)
    4570:	9b03      	ldr	r3, [sp, #12]
    4572:	6413      	str	r3, [r2, #64]	; 0x40
}
    4574:	bf00      	nop
    4576:	b006      	add	sp, #24
    4578:	4770      	bx	lr
    457a:	bf00      	nop
    457c:	00019438 	.word	0x00019438
    4580:	40048000 	.word	0x40048000

00004584 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimTraceEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    4584:	b084      	sub	sp, #16
    4586:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CLKDIV4;
    4588:	4b0a      	ldr	r3, [pc, #40]	; (45b4 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x30>)
    458a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    458c:	9303      	str	r3, [sp, #12]
    if (1U == Config->Enable)
    458e:	9b01      	ldr	r3, [sp, #4]
    4590:	889b      	ldrh	r3, [r3, #4]
    4592:	2b01      	cmp	r3, #1
    4594:	d104      	bne.n	45a0 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x1c>
    {
        RegValue |= (SIM_CLKDIV4_TRACEDIVEN_MASK);
    4596:	9b03      	ldr	r3, [sp, #12]
    4598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    459c:	9303      	str	r3, [sp, #12]
    459e:	e003      	b.n	45a8 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x24>
    }
    else
    {
        RegValue &= ~(SIM_CLKDIV4_TRACEDIVEN_MASK);
    45a0:	9b03      	ldr	r3, [sp, #12]
    45a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    45a6:	9303      	str	r3, [sp, #12]
    }
    IP_SIM->CLKDIV4 = RegValue;
    45a8:	4a02      	ldr	r2, [pc, #8]	; (45b4 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x30>)
    45aa:	9b03      	ldr	r3, [sp, #12]
    45ac:	6693      	str	r3, [r2, #104]	; 0x68
}
    45ae:	bf00      	nop
    45b0:	b004      	add	sp, #16
    45b2:	4770      	bx	lr
    45b4:	40048000 	.word	0x40048000

000045b8 <Clock_Ip_InternalOscillatorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_InternalOscillatorEmpty(Clock_Ip_IrcoscConfigType const* Config)
{
    45b8:	b082      	sub	sp, #8
    45ba:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    45bc:	bf00      	nop
    45be:	b002      	add	sp, #8
    45c0:	4770      	bx	lr

000045c2 <Clock_Ip_InternalOscillatorEmpty_Disable>:
static void Clock_Ip_InternalOscillatorEmpty_Disable(Clock_Ip_NameType Name)
{
    45c2:	b082      	sub	sp, #8
    45c4:	9001      	str	r0, [sp, #4]
    (void)Name;
    /* No implementation */
}
    45c6:	bf00      	nop
    45c8:	b002      	add	sp, #8
    45ca:	4770      	bx	lr

000045cc <Clock_Ip_SetSirc>:
}
#endif

#ifdef CLOCK_IP_SIRC_ENABLE
static void Clock_Ip_SetSirc(Clock_Ip_IrcoscConfigType const* Config)
{
    45cc:	b500      	push	{lr}
    45ce:	b083      	sub	sp, #12
    45d0:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    45d2:	9b01      	ldr	r3, [sp, #4]
    45d4:	2b00      	cmp	r3, #0
    45d6:	d002      	beq.n	45de <Clock_Ip_SetSirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSirc_TrustedCall,(Config));
      #else
        Clock_Ip_SetSirc_TrustedCall(Config);
    45d8:	9801      	ldr	r0, [sp, #4]
    45da:	f000 f8d1 	bl	4780 <Clock_Ip_SetSirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    45de:	bf00      	nop
    45e0:	b003      	add	sp, #12
    45e2:	f85d fb04 	ldr.w	pc, [sp], #4

000045e6 <Clock_Ip_EnableSirc>:
static void Clock_Ip_EnableSirc(Clock_Ip_IrcoscConfigType const* Config)
{
    45e6:	b500      	push	{lr}
    45e8:	b083      	sub	sp, #12
    45ea:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    45ec:	9b01      	ldr	r3, [sp, #4]
    45ee:	2b00      	cmp	r3, #0
    45f0:	d002      	beq.n	45f8 <Clock_Ip_EnableSirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSirc_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSirc_TrustedCall(Config);
    45f2:	9801      	ldr	r0, [sp, #4]
    45f4:	f000 f950 	bl	4898 <Clock_Ip_EnableSirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    45f8:	bf00      	nop
    45fa:	b003      	add	sp, #12
    45fc:	f85d fb04 	ldr.w	pc, [sp], #4

00004600 <Clock_Ip_DisableSirc>:
static void Clock_Ip_DisableSirc(Clock_Ip_NameType Name)
{
    4600:	b500      	push	{lr}
    4602:	b083      	sub	sp, #12
    4604:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSirc_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSirc_TrustedCall(Name);
    4606:	9801      	ldr	r0, [sp, #4]
    4608:	f000 f98e 	bl	4928 <Clock_Ip_DisableSirc_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    460c:	bf00      	nop
    460e:	b003      	add	sp, #12
    4610:	f85d fb04 	ldr.w	pc, [sp], #4

00004614 <Clock_Ip_SetSircVlp>:
#endif

#ifdef CLOCK_IP_SIRC_VLP_ENABLE
static void Clock_Ip_SetSircVlp(Clock_Ip_IrcoscConfigType const* Config)
{
    4614:	b500      	push	{lr}
    4616:	b083      	sub	sp, #12
    4618:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    461a:	9b01      	ldr	r3, [sp, #4]
    461c:	2b00      	cmp	r3, #0
    461e:	d002      	beq.n	4626 <Clock_Ip_SetSircVlp+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSircVlp_TrustedCall,(Config));
      #else
        Clock_Ip_SetSircVlp_TrustedCall(Config);
    4620:	9801      	ldr	r0, [sp, #4]
    4622:	f000 f999 	bl	4958 <Clock_Ip_SetSircVlp_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4626:	bf00      	nop
    4628:	b003      	add	sp, #12
    462a:	f85d fb04 	ldr.w	pc, [sp], #4

0000462e <Clock_Ip_EnableSircVlp>:
static void Clock_Ip_EnableSircVlp(Clock_Ip_IrcoscConfigType const* Config)
{
    462e:	b500      	push	{lr}
    4630:	b083      	sub	sp, #12
    4632:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4634:	9b01      	ldr	r3, [sp, #4]
    4636:	2b00      	cmp	r3, #0
    4638:	d002      	beq.n	4640 <Clock_Ip_EnableSircVlp+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSircVlp_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSircVlp_TrustedCall(Config);
    463a:	9801      	ldr	r0, [sp, #4]
    463c:	f000 f9b0 	bl	49a0 <Clock_Ip_EnableSircVlp_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4640:	bf00      	nop
    4642:	b003      	add	sp, #12
    4644:	f85d fb04 	ldr.w	pc, [sp], #4

00004648 <Clock_Ip_DisableSircVlp>:
static void Clock_Ip_DisableSircVlp(Clock_Ip_NameType Name)
{
    4648:	b500      	push	{lr}
    464a:	b083      	sub	sp, #12
    464c:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSircVlp_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSircVlp_TrustedCall(Name);
    464e:	9801      	ldr	r0, [sp, #4]
    4650:	f000 f9ba 	bl	49c8 <Clock_Ip_DisableSircVlp_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    4654:	bf00      	nop
    4656:	b003      	add	sp, #12
    4658:	f85d fb04 	ldr.w	pc, [sp], #4

0000465c <Clock_Ip_SetSircStop>:
#endif

#ifdef CLOCK_IP_SIRC_STOP_ENABLE
static void Clock_Ip_SetSircStop(Clock_Ip_IrcoscConfigType const* Config)
{
    465c:	b500      	push	{lr}
    465e:	b083      	sub	sp, #12
    4660:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4662:	9b01      	ldr	r3, [sp, #4]
    4664:	2b00      	cmp	r3, #0
    4666:	d002      	beq.n	466e <Clock_Ip_SetSircStop+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSircStop_TrustedCall,(Config));
      #else
        Clock_Ip_SetSircStop_TrustedCall(Config);
    4668:	9801      	ldr	r0, [sp, #4]
    466a:	f000 f9bd 	bl	49e8 <Clock_Ip_SetSircStop_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    466e:	bf00      	nop
    4670:	b003      	add	sp, #12
    4672:	f85d fb04 	ldr.w	pc, [sp], #4

00004676 <Clock_Ip_EnableSircStop>:
static void Clock_Ip_EnableSircStop(Clock_Ip_IrcoscConfigType const* Config)
{
    4676:	b500      	push	{lr}
    4678:	b083      	sub	sp, #12
    467a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    467c:	9b01      	ldr	r3, [sp, #4]
    467e:	2b00      	cmp	r3, #0
    4680:	d002      	beq.n	4688 <Clock_Ip_EnableSircStop+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSircStop_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSircStop_TrustedCall(Config);
    4682:	9801      	ldr	r0, [sp, #4]
    4684:	f000 f9d4 	bl	4a30 <Clock_Ip_EnableSircStop_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4688:	bf00      	nop
    468a:	b003      	add	sp, #12
    468c:	f85d fb04 	ldr.w	pc, [sp], #4

00004690 <Clock_Ip_DisableSircStop>:
static void Clock_Ip_DisableSircStop(Clock_Ip_NameType Name)
{
    4690:	b500      	push	{lr}
    4692:	b083      	sub	sp, #12
    4694:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSircStop_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSircStop_TrustedCall(Name);
    4696:	9801      	ldr	r0, [sp, #4]
    4698:	f000 f9de 	bl	4a58 <Clock_Ip_DisableSircStop_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    469c:	bf00      	nop
    469e:	b003      	add	sp, #12
    46a0:	f85d fb04 	ldr.w	pc, [sp], #4

000046a4 <SetInputSouceSytemClock>:

#ifdef CLOCK_IP_FIRC_ENABLE
#define CLOCK_IP_SIRC_CLK_SOURCE 2U
#define CLOCK_IP_FIRC_CLK_SOURCE 3U
static void SetInputSouceSytemClock(uint32 SourceClock)
{
    46a4:	b500      	push	{lr}
    46a6:	b089      	sub	sp, #36	; 0x24
    46a8:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    boolean TimeoutOccurred = FALSE;
    46aa:	2300      	movs	r3, #0
    46ac:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 ScsStatus;

    RegValue = IP_SCG->RCCR;
    46b0:	4b20      	ldr	r3, [pc, #128]	; (4734 <SetInputSouceSytemClock+0x90>)
    46b2:	695b      	ldr	r3, [r3, #20]
    46b4:	9306      	str	r3, [sp, #24]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    46b6:	9b06      	ldr	r3, [sp, #24]
    46b8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    46bc:	9306      	str	r3, [sp, #24]
    RegValue |= (SourceClock << SCG_RCCR_SCS_SHIFT);
    46be:	9b01      	ldr	r3, [sp, #4]
    46c0:	061b      	lsls	r3, r3, #24
    46c2:	9a06      	ldr	r2, [sp, #24]
    46c4:	4313      	orrs	r3, r2
    46c6:	9306      	str	r3, [sp, #24]
    IP_SCG->RCCR = RegValue;
    46c8:	4a1a      	ldr	r2, [pc, #104]	; (4734 <SetInputSouceSytemClock+0x90>)
    46ca:	9b06      	ldr	r3, [sp, #24]
    46cc:	6153      	str	r3, [r2, #20]

    Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    46ce:	aa02      	add	r2, sp, #8
    46d0:	a903      	add	r1, sp, #12
    46d2:	a804      	add	r0, sp, #16
    46d4:	f24c 3350 	movw	r3, #50000	; 0xc350
    46d8:	f7ff f9ac 	bl	3a34 <Clock_Ip_StartTimeout>
    do
    {
        ScsStatus = (((IP_SCG->CSR & SCG_CSR_SCS_MASK) >> SCG_CSR_SCS_SHIFT) != (SourceClock))?0U:1U;
    46dc:	4b15      	ldr	r3, [pc, #84]	; (4734 <SetInputSouceSytemClock+0x90>)
    46de:	691b      	ldr	r3, [r3, #16]
    46e0:	0e1b      	lsrs	r3, r3, #24
    46e2:	f003 030f 	and.w	r3, r3, #15
    46e6:	9a01      	ldr	r2, [sp, #4]
    46e8:	429a      	cmp	r2, r3
    46ea:	bf0c      	ite	eq
    46ec:	2301      	moveq	r3, #1
    46ee:	2300      	movne	r3, #0
    46f0:	b2db      	uxtb	r3, r3
    46f2:	9305      	str	r3, [sp, #20]
        TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    46f4:	9a02      	ldr	r2, [sp, #8]
    46f6:	a903      	add	r1, sp, #12
    46f8:	ab04      	add	r3, sp, #16
    46fa:	4618      	mov	r0, r3
    46fc:	f7ff f9b4 	bl	3a68 <Clock_Ip_TimeoutExpired>
    4700:	4603      	mov	r3, r0
    4702:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    while ((0U == ScsStatus) && (FALSE == TimeoutOccurred));
    4706:	9b05      	ldr	r3, [sp, #20]
    4708:	2b00      	cmp	r3, #0
    470a:	d106      	bne.n	471a <SetInputSouceSytemClock+0x76>
    470c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4710:	f083 0301 	eor.w	r3, r3, #1
    4714:	b2db      	uxtb	r3, r3
    4716:	2b00      	cmp	r3, #0
    4718:	d1e0      	bne.n	46dc <SetInputSouceSytemClock+0x38>

    if (FALSE != TimeoutOccurred)
    471a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    471e:	2b00      	cmp	r3, #0
    4720:	d003      	beq.n	472a <SetInputSouceSytemClock+0x86>
    {
        /* Report timeout error */
        Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, FIRC_CLK);
    4722:	2105      	movs	r1, #5
    4724:	2001      	movs	r0, #1
    4726:	f7ff f975 	bl	3a14 <Clock_Ip_ReportClockErrors>
    }
}
    472a:	bf00      	nop
    472c:	b009      	add	sp, #36	; 0x24
    472e:	f85d fb04 	ldr.w	pc, [sp], #4
    4732:	bf00      	nop
    4734:	40064000 	.word	0x40064000

00004738 <Clock_Ip_SetFirc>:
static void Clock_Ip_SetFirc(Clock_Ip_IrcoscConfigType const* Config)
{
    4738:	b500      	push	{lr}
    473a:	b083      	sub	sp, #12
    473c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    473e:	9b01      	ldr	r3, [sp, #4]
    4740:	2b00      	cmp	r3, #0
    4742:	d002      	beq.n	474a <Clock_Ip_SetFirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetFirc_TrustedCall,(Config));
      #else
        Clock_Ip_SetFirc_TrustedCall(Config);
    4744:	9801      	ldr	r0, [sp, #4]
    4746:	f000 f997 	bl	4a78 <Clock_Ip_SetFirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    474a:	bf00      	nop
    474c:	b003      	add	sp, #12
    474e:	f85d fb04 	ldr.w	pc, [sp], #4

00004752 <Clock_Ip_EnableFirc>:
static void Clock_Ip_EnableFirc(Clock_Ip_IrcoscConfigType const* Config)
{
    4752:	b500      	push	{lr}
    4754:	b083      	sub	sp, #12
    4756:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4758:	9b01      	ldr	r3, [sp, #4]
    475a:	2b00      	cmp	r3, #0
    475c:	d002      	beq.n	4764 <Clock_Ip_EnableFirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableFirc_TrustedCall,(Config));
      #else
        Clock_Ip_EnableFirc_TrustedCall(Config);
    475e:	9801      	ldr	r0, [sp, #4]
    4760:	f000 fa7e 	bl	4c60 <Clock_Ip_EnableFirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4764:	bf00      	nop
    4766:	b003      	add	sp, #12
    4768:	f85d fb04 	ldr.w	pc, [sp], #4

0000476c <Clock_Ip_DisableFirc>:
static void Clock_Ip_DisableFirc(Clock_Ip_NameType Name)
{
    476c:	b500      	push	{lr}
    476e:	b083      	sub	sp, #12
    4770:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableFirc_TrustedCall,(Name));
  #else
    Clock_Ip_DisableFirc_TrustedCall(Name);
    4772:	9801      	ldr	r0, [sp, #4]
    4774:	f000 fab8 	bl	4ce8 <Clock_Ip_DisableFirc_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    4778:	bf00      	nop
    477a:	b003      	add	sp, #12
    477c:	f85d fb04 	ldr.w	pc, [sp], #4

00004780 <Clock_Ip_SetSirc_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SIRC_ENABLE
void Clock_Ip_SetSirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4780:	b500      	push	{lr}
    4782:	b08b      	sub	sp, #44	; 0x2c
    4784:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    4786:	2300      	movs	r3, #0
    4788:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;
    Clock_Ip_IrcoscConfigType SircConfig;

    if (NULL_PTR == Config)
    478c:	9b01      	ldr	r3, [sp, #4]
    478e:	2b00      	cmp	r3, #0
    4790:	d10b      	bne.n	47aa <Clock_Ip_SetSirc_TrustedCall+0x2a>
    {
        SircConfig.Name   = FIRC_CLK;
    4792:	2305      	movs	r3, #5
    4794:	9302      	str	r3, [sp, #8]
        SircConfig.Range  = 1U;   /* 8MHz */
    4796:	2301      	movs	r3, #1
    4798:	f88d 300f 	strb.w	r3, [sp, #15]
        SircConfig.Enable = 1U;   /* enabled */
    479c:	2301      	movs	r3, #1
    479e:	f8ad 300c 	strh.w	r3, [sp, #12]
        SircConfig.LowPowerModeEnable =1U;
    47a2:	2301      	movs	r3, #1
    47a4:	f88d 3010 	strb.w	r3, [sp, #16]
    47a8:	e00e      	b.n	47c8 <Clock_Ip_SetSirc_TrustedCall+0x48>
    }
    else
    {
        SircConfig.Name   = Config->Name;
    47aa:	9b01      	ldr	r3, [sp, #4]
    47ac:	681b      	ldr	r3, [r3, #0]
    47ae:	9302      	str	r3, [sp, #8]
        SircConfig.Range  = Config->Range;
    47b0:	9b01      	ldr	r3, [sp, #4]
    47b2:	79db      	ldrb	r3, [r3, #7]
    47b4:	f88d 300f 	strb.w	r3, [sp, #15]
        SircConfig.Enable = Config->Enable;
    47b8:	9b01      	ldr	r3, [sp, #4]
    47ba:	889b      	ldrh	r3, [r3, #4]
    47bc:	f8ad 300c 	strh.w	r3, [sp, #12]
        SircConfig.LowPowerModeEnable = Config->LowPowerModeEnable;
    47c0:	9b01      	ldr	r3, [sp, #4]
    47c2:	7a1b      	ldrb	r3, [r3, #8]
    47c4:	f88d 3010 	strb.w	r3, [sp, #16]
    }

    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    47c8:	4b32      	ldr	r3, [pc, #200]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    47ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    47ce:	4a31      	ldr	r2, [pc, #196]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    47d0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    47d4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCEN_MASK));
    47d8:	4b2e      	ldr	r3, [pc, #184]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    47da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    47de:	4a2d      	ldr	r2, [pc, #180]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    47e0:	f023 0301 	bic.w	r3, r3, #1
    47e4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable SIRC Low Power */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    47e8:	4b2a      	ldr	r3, [pc, #168]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    47ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    47ee:	4a29      	ldr	r2, [pc, #164]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    47f0:	f023 0304 	bic.w	r3, r3, #4
    47f4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC. */
    if (1U == SircConfig.Enable)
    47f8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    47fc:	2b01      	cmp	r3, #1
    47fe:	d144      	bne.n	488a <Clock_Ip_SetSirc_TrustedCall+0x10a>
    {
        /* Step frequency range. */
        IP_SCG->SIRCCFG = SCG_SIRCCFG_RANGE(SircConfig.Range);
    4800:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4804:	4a23      	ldr	r2, [pc, #140]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4806:	f003 0301 	and.w	r3, r3, #1
    480a:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

        /* Enable clock. */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCEN(1U);
    480e:	4b21      	ldr	r3, [pc, #132]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4810:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4814:	4a1f      	ldr	r2, [pc, #124]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4816:	f043 0301 	orr.w	r3, r3, #1
    481a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

        /* Set SIRC in VLP modes */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(SircConfig.LowPowerModeEnable);
    481e:	4b1d      	ldr	r3, [pc, #116]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4820:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4824:	f89d 3010 	ldrb.w	r3, [sp, #16]
    4828:	009b      	lsls	r3, r3, #2
    482a:	f003 0304 	and.w	r3, r3, #4
    482e:	4919      	ldr	r1, [pc, #100]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4830:	4313      	orrs	r3, r2
    4832:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4836:	aa05      	add	r2, sp, #20
    4838:	a906      	add	r1, sp, #24
    483a:	a807      	add	r0, sp, #28
    483c:	f24c 3350 	movw	r3, #50000	; 0xc350
    4840:	f7ff f8f8 	bl	3a34 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT));
    4844:	4b13      	ldr	r3, [pc, #76]	; (4894 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4846:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    484a:	0e1b      	lsrs	r3, r3, #24
    484c:	f003 0301 	and.w	r3, r3, #1
    4850:	9308      	str	r3, [sp, #32]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4852:	9a05      	ldr	r2, [sp, #20]
    4854:	a906      	add	r1, sp, #24
    4856:	ab07      	add	r3, sp, #28
    4858:	4618      	mov	r0, r3
    485a:	f7ff f905 	bl	3a68 <Clock_Ip_TimeoutExpired>
    485e:	4603      	mov	r3, r0
    4860:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
        }
        while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    4864:	9b08      	ldr	r3, [sp, #32]
    4866:	2b00      	cmp	r3, #0
    4868:	d106      	bne.n	4878 <Clock_Ip_SetSirc_TrustedCall+0xf8>
    486a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    486e:	f083 0301 	eor.w	r3, r3, #1
    4872:	b2db      	uxtb	r3, r3
    4874:	2b00      	cmp	r3, #0
    4876:	d1e5      	bne.n	4844 <Clock_Ip_SetSirc_TrustedCall+0xc4>

        if (FALSE != TimeoutOccurred)
    4878:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    487c:	2b00      	cmp	r3, #0
    487e:	d004      	beq.n	488a <Clock_Ip_SetSirc_TrustedCall+0x10a>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, SircConfig.Name);
    4880:	9b02      	ldr	r3, [sp, #8]
    4882:	4619      	mov	r1, r3
    4884:	2001      	movs	r0, #1
    4886:	f7ff f8c5 	bl	3a14 <Clock_Ip_ReportClockErrors>
        }
    }
}
    488a:	bf00      	nop
    488c:	b00b      	add	sp, #44	; 0x2c
    488e:	f85d fb04 	ldr.w	pc, [sp], #4
    4892:	bf00      	nop
    4894:	40064000 	.word	0x40064000

00004898 <Clock_Ip_EnableSirc_TrustedCall>:
void Clock_Ip_EnableSirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4898:	b500      	push	{lr}
    489a:	b089      	sub	sp, #36	; 0x24
    489c:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    489e:	2300      	movs	r3, #0
    48a0:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    /* Enable clock. */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCEN(1U);
    48a4:	4b1f      	ldr	r3, [pc, #124]	; (4924 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    48a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    48aa:	4a1e      	ldr	r2, [pc, #120]	; (4924 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    48ac:	f043 0301 	orr.w	r3, r3, #1
    48b0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Enable SIRC Low Power */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(1UL);
    48b4:	4b1b      	ldr	r3, [pc, #108]	; (4924 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    48b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    48ba:	4a1a      	ldr	r2, [pc, #104]	; (4924 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    48bc:	f043 0304 	orr.w	r3, r3, #4
    48c0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    48c4:	aa03      	add	r2, sp, #12
    48c6:	a904      	add	r1, sp, #16
    48c8:	a805      	add	r0, sp, #20
    48ca:	f24c 3350 	movw	r3, #50000	; 0xc350
    48ce:	f7ff f8b1 	bl	3a34 <Clock_Ip_StartTimeout>
    /* Wait until ircosc is locked */
    do
    {
        IrcoscStatus = (((IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT));
    48d2:	4b14      	ldr	r3, [pc, #80]	; (4924 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    48d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    48d8:	0e1b      	lsrs	r3, r3, #24
    48da:	f003 0301 	and.w	r3, r3, #1
    48de:	9306      	str	r3, [sp, #24]
        TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    48e0:	9a03      	ldr	r2, [sp, #12]
    48e2:	a904      	add	r1, sp, #16
    48e4:	ab05      	add	r3, sp, #20
    48e6:	4618      	mov	r0, r3
    48e8:	f7ff f8be 	bl	3a68 <Clock_Ip_TimeoutExpired>
    48ec:	4603      	mov	r3, r0
    48ee:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    48f2:	9b06      	ldr	r3, [sp, #24]
    48f4:	2b00      	cmp	r3, #0
    48f6:	d106      	bne.n	4906 <Clock_Ip_EnableSirc_TrustedCall+0x6e>
    48f8:	f89d 301f 	ldrb.w	r3, [sp, #31]
    48fc:	f083 0301 	eor.w	r3, r3, #1
    4900:	b2db      	uxtb	r3, r3
    4902:	2b00      	cmp	r3, #0
    4904:	d1e5      	bne.n	48d2 <Clock_Ip_EnableSirc_TrustedCall+0x3a>

    if (FALSE != TimeoutOccurred)
    4906:	f89d 301f 	ldrb.w	r3, [sp, #31]
    490a:	2b00      	cmp	r3, #0
    490c:	d005      	beq.n	491a <Clock_Ip_EnableSirc_TrustedCall+0x82>
    {
        /* Report timeout error */
        Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    490e:	9b01      	ldr	r3, [sp, #4]
    4910:	681b      	ldr	r3, [r3, #0]
    4912:	4619      	mov	r1, r3
    4914:	2001      	movs	r0, #1
    4916:	f7ff f87d 	bl	3a14 <Clock_Ip_ReportClockErrors>
    }
}
    491a:	bf00      	nop
    491c:	b009      	add	sp, #36	; 0x24
    491e:	f85d fb04 	ldr.w	pc, [sp], #4
    4922:	bf00      	nop
    4924:	40064000 	.word	0x40064000

00004928 <Clock_Ip_DisableSirc_TrustedCall>:
void Clock_Ip_DisableSirc_TrustedCall(Clock_Ip_NameType Name)
{
    4928:	b082      	sub	sp, #8
    492a:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock. */
    IP_SCG->SIRCCSR &= ~SCG_SIRCCSR_SIRCEN_MASK;
    492c:	4b09      	ldr	r3, [pc, #36]	; (4954 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    492e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4932:	4a08      	ldr	r2, [pc, #32]	; (4954 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    4934:	f023 0301 	bic.w	r3, r3, #1
    4938:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable SIRC Low Power */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    493c:	4b05      	ldr	r3, [pc, #20]	; (4954 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    493e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4942:	4a04      	ldr	r2, [pc, #16]	; (4954 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    4944:	f023 0304 	bic.w	r3, r3, #4
    4948:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    494c:	bf00      	nop
    494e:	b002      	add	sp, #8
    4950:	4770      	bx	lr
    4952:	bf00      	nop
    4954:	40064000 	.word	0x40064000

00004958 <Clock_Ip_SetSircVlp_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIRC_VLP_ENABLE
void Clock_Ip_SetSircVlp_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4958:	b082      	sub	sp, #8
    495a:	9001      	str	r0, [sp, #4]
    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    495c:	4b0f      	ldr	r3, [pc, #60]	; (499c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    495e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4962:	4a0e      	ldr	r2, [pc, #56]	; (499c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    4964:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4968:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    496c:	4b0b      	ldr	r3, [pc, #44]	; (499c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    496e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4972:	4a0a      	ldr	r2, [pc, #40]	; (499c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    4974:	f023 0304 	bic.w	r3, r3, #4
    4978:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC in VLP mode */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(Config->LowPowerModeEnable);
    497c:	4b07      	ldr	r3, [pc, #28]	; (499c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    497e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4982:	9b01      	ldr	r3, [sp, #4]
    4984:	7a1b      	ldrb	r3, [r3, #8]
    4986:	009b      	lsls	r3, r3, #2
    4988:	f003 0304 	and.w	r3, r3, #4
    498c:	4903      	ldr	r1, [pc, #12]	; (499c <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    498e:	4313      	orrs	r3, r2
    4990:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
}
    4994:	bf00      	nop
    4996:	b002      	add	sp, #8
    4998:	4770      	bx	lr
    499a:	bf00      	nop
    499c:	40064000 	.word	0x40064000

000049a0 <Clock_Ip_EnableSircVlp_TrustedCall>:
void Clock_Ip_EnableSircVlp_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    49a0:	b082      	sub	sp, #8
    49a2:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    49a4:	9b01      	ldr	r3, [sp, #4]
    49a6:	889b      	ldrh	r3, [r3, #4]
    49a8:	2b01      	cmp	r3, #1
    49aa:	d107      	bne.n	49bc <Clock_Ip_EnableSircVlp_TrustedCall+0x1c>
    {
        /* Enable clock in VLP mode */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(1U);
    49ac:	4b05      	ldr	r3, [pc, #20]	; (49c4 <Clock_Ip_EnableSircVlp_TrustedCall+0x24>)
    49ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    49b2:	4a04      	ldr	r2, [pc, #16]	; (49c4 <Clock_Ip_EnableSircVlp_TrustedCall+0x24>)
    49b4:	f043 0304 	orr.w	r3, r3, #4
    49b8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }
}
    49bc:	bf00      	nop
    49be:	b002      	add	sp, #8
    49c0:	4770      	bx	lr
    49c2:	bf00      	nop
    49c4:	40064000 	.word	0x40064000

000049c8 <Clock_Ip_DisableSircVlp_TrustedCall>:
void Clock_Ip_DisableSircVlp_TrustedCall(Clock_Ip_NameType Name)
{
    49c8:	b082      	sub	sp, #8
    49ca:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    49cc:	4b05      	ldr	r3, [pc, #20]	; (49e4 <Clock_Ip_DisableSircVlp_TrustedCall+0x1c>)
    49ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    49d2:	4a04      	ldr	r2, [pc, #16]	; (49e4 <Clock_Ip_DisableSircVlp_TrustedCall+0x1c>)
    49d4:	f023 0304 	bic.w	r3, r3, #4
    49d8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    49dc:	bf00      	nop
    49de:	b002      	add	sp, #8
    49e0:	4770      	bx	lr
    49e2:	bf00      	nop
    49e4:	40064000 	.word	0x40064000

000049e8 <Clock_Ip_SetSircStop_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIRC_STOP_ENABLE
void Clock_Ip_SetSircStop_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    49e8:	b082      	sub	sp, #8
    49ea:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    49ec:	4b0f      	ldr	r3, [pc, #60]	; (4a2c <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    49ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    49f2:	4a0e      	ldr	r2, [pc, #56]	; (4a2c <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    49f4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    49f8:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCSTEN_MASK));
    49fc:	4b0b      	ldr	r3, [pc, #44]	; (4a2c <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    49fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4a02:	4a0a      	ldr	r2, [pc, #40]	; (4a2c <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    4a04:	f023 0302 	bic.w	r3, r3, #2
    4a08:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC in STOP mode */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCSTEN(Config->StopModeEnable);
    4a0c:	4b07      	ldr	r3, [pc, #28]	; (4a2c <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    4a0e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4a12:	9b01      	ldr	r3, [sp, #4]
    4a14:	7a5b      	ldrb	r3, [r3, #9]
    4a16:	005b      	lsls	r3, r3, #1
    4a18:	f003 0302 	and.w	r3, r3, #2
    4a1c:	4903      	ldr	r1, [pc, #12]	; (4a2c <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    4a1e:	4313      	orrs	r3, r2
    4a20:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
}
    4a24:	bf00      	nop
    4a26:	b002      	add	sp, #8
    4a28:	4770      	bx	lr
    4a2a:	bf00      	nop
    4a2c:	40064000 	.word	0x40064000

00004a30 <Clock_Ip_EnableSircStop_TrustedCall>:
void Clock_Ip_EnableSircStop_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4a30:	b082      	sub	sp, #8
    4a32:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    4a34:	9b01      	ldr	r3, [sp, #4]
    4a36:	889b      	ldrh	r3, [r3, #4]
    4a38:	2b01      	cmp	r3, #1
    4a3a:	d107      	bne.n	4a4c <Clock_Ip_EnableSircStop_TrustedCall+0x1c>
    {
        /* Enable clock in VLP mode */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCSTEN(1U);
    4a3c:	4b05      	ldr	r3, [pc, #20]	; (4a54 <Clock_Ip_EnableSircStop_TrustedCall+0x24>)
    4a3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4a42:	4a04      	ldr	r2, [pc, #16]	; (4a54 <Clock_Ip_EnableSircStop_TrustedCall+0x24>)
    4a44:	f043 0302 	orr.w	r3, r3, #2
    4a48:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }
}
    4a4c:	bf00      	nop
    4a4e:	b002      	add	sp, #8
    4a50:	4770      	bx	lr
    4a52:	bf00      	nop
    4a54:	40064000 	.word	0x40064000

00004a58 <Clock_Ip_DisableSircStop_TrustedCall>:
void Clock_Ip_DisableSircStop_TrustedCall(Clock_Ip_NameType Name)
{
    4a58:	b082      	sub	sp, #8
    4a5a:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCSTEN_MASK));
    4a5c:	4b05      	ldr	r3, [pc, #20]	; (4a74 <Clock_Ip_DisableSircStop_TrustedCall+0x1c>)
    4a5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4a62:	4a04      	ldr	r2, [pc, #16]	; (4a74 <Clock_Ip_DisableSircStop_TrustedCall+0x1c>)
    4a64:	f023 0302 	bic.w	r3, r3, #2
    4a68:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    4a6c:	bf00      	nop
    4a6e:	b002      	add	sp, #8
    4a70:	4770      	bx	lr
    4a72:	bf00      	nop
    4a74:	40064000 	.word	0x40064000

00004a78 <Clock_Ip_SetFirc_TrustedCall>:
#endif

#ifdef CLOCK_IP_FIRC_ENABLE
void Clock_Ip_SetFirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4a78:	b500      	push	{lr}
    4a7a:	b08b      	sub	sp, #44	; 0x2c
    4a7c:	9001      	str	r0, [sp, #4]
    uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    4a7e:	9b01      	ldr	r3, [sp, #4]
    4a80:	681a      	ldr	r2, [r3, #0]
    4a82:	4975      	ldr	r1, [pc, #468]	; (4c58 <Clock_Ip_SetFirc_TrustedCall+0x1e0>)
    4a84:	4613      	mov	r3, r2
    4a86:	00db      	lsls	r3, r3, #3
    4a88:	4413      	add	r3, r2
    4a8a:	440b      	add	r3, r1
    4a8c:	781b      	ldrb	r3, [r3, #0]
    4a8e:	9308      	str	r3, [sp, #32]
    boolean TimeoutOccurred = FALSE;
    4a90:	2300      	movs	r3, #0
    4a92:	f88d 301f 	strb.w	r3, [sp, #31]
    boolean SircWasDisabled = FALSE;
    4a96:	2300      	movs	r3, #0
    4a98:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 IrcoscStatus;

    (void)Instance;

    /* Clear LK bit field */
    IP_SCG->FIRCCSR &= (uint32)(~(SCG_FIRCCSR_LK_MASK));
    4a9c:	4b6f      	ldr	r3, [pc, #444]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4a9e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4aa2:	4a6e      	ldr	r2, [pc, #440]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4aa4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4aa8:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

    /* Check that FIRC is used by system clock) */
    if ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCSEL_MASK) != 0U)
    4aac:	4b6b      	ldr	r3, [pc, #428]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4aae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    4ab6:	2b00      	cmp	r3, #0
    4ab8:	d07d      	beq.n	4bb6 <Clock_Ip_SetFirc_TrustedCall+0x13e>
    {
        /* Check whether FIRC is already configured as required */
        if ( (Config->Range != ((IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT)) ||
    4aba:	9b01      	ldr	r3, [sp, #4]
    4abc:	79db      	ldrb	r3, [r3, #7]
    4abe:	461a      	mov	r2, r3
    4ac0:	4b66      	ldr	r3, [pc, #408]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4ac2:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
    4ac6:	f003 0303 	and.w	r3, r3, #3
    4aca:	429a      	cmp	r2, r3
    4acc:	d10b      	bne.n	4ae6 <Clock_Ip_SetFirc_TrustedCall+0x6e>
            (Config->Regulator != ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCREGOFF_MASK) >> SCG_FIRCCSR_FIRCREGOFF_SHIFT)) )
    4ace:	9b01      	ldr	r3, [sp, #4]
    4ad0:	799b      	ldrb	r3, [r3, #6]
    4ad2:	461a      	mov	r2, r3
    4ad4:	4b61      	ldr	r3, [pc, #388]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4ad6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4ada:	08db      	lsrs	r3, r3, #3
    4adc:	f003 0301 	and.w	r3, r3, #1
        if ( (Config->Range != ((IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT)) ||
    4ae0:	429a      	cmp	r2, r3
    4ae2:	f000 80b4 	beq.w	4c4e <Clock_Ip_SetFirc_TrustedCall+0x1d6>
        {
            /* Enable SIRC if it is disabled. */
            if (0U == (IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCEN_MASK))
    4ae6:	4b5d      	ldr	r3, [pc, #372]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4ae8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4aec:	f003 0301 	and.w	r3, r3, #1
    4af0:	2b00      	cmp	r3, #0
    4af2:	d105      	bne.n	4b00 <Clock_Ip_SetFirc_TrustedCall+0x88>
            {
                SircWasDisabled = TRUE;
    4af4:	2301      	movs	r3, #1
    4af6:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
                Clock_Ip_SetSirc(NULL_PTR);
    4afa:	2000      	movs	r0, #0
    4afc:	f7ff fd66 	bl	45cc <Clock_Ip_SetSirc>
            }

            /* Switch to SIRC */
            SetInputSouceSytemClock(CLOCK_IP_SIRC_CLK_SOURCE);
    4b00:	2002      	movs	r0, #2
    4b02:	f7ff fdcf 	bl	46a4 <SetInputSouceSytemClock>

            /* Disable clock */
            IP_SCG->FIRCCSR &= (~((uint32)SCG_FIRCCSR_FIRCEN_MASK));
    4b06:	4b55      	ldr	r3, [pc, #340]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4b08:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4b0c:	4a53      	ldr	r2, [pc, #332]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4b0e:	f023 0301 	bic.w	r3, r3, #1
    4b12:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

            /* Configure FIRC. */
            if (1U == Config->Enable)
    4b16:	9b01      	ldr	r3, [sp, #4]
    4b18:	889b      	ldrh	r3, [r3, #4]
    4b1a:	2b01      	cmp	r3, #1
    4b1c:	f040 8097 	bne.w	4c4e <Clock_Ip_SetFirc_TrustedCall+0x1d6>
            {
                /* Step frequency range. */
                IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(Config->Range);
    4b20:	9b01      	ldr	r3, [sp, #4]
    4b22:	79db      	ldrb	r3, [r3, #7]
    4b24:	4a4d      	ldr	r2, [pc, #308]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4b26:	f003 0303 	and.w	r3, r3, #3
    4b2a:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308

                /* Enable clock. */
                IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(Config->Regulator));
    4b2e:	4b4b      	ldr	r3, [pc, #300]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4b30:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
    4b34:	9b01      	ldr	r3, [sp, #4]
    4b36:	799b      	ldrb	r3, [r3, #6]
    4b38:	00db      	lsls	r3, r3, #3
    4b3a:	f003 0308 	and.w	r3, r3, #8
    4b3e:	4313      	orrs	r3, r2
    4b40:	4a46      	ldr	r2, [pc, #280]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4b42:	f043 0301 	orr.w	r3, r3, #1
    4b46:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

                Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4b4a:	aa03      	add	r2, sp, #12
    4b4c:	a904      	add	r1, sp, #16
    4b4e:	a805      	add	r0, sp, #20
    4b50:	f24c 3350 	movw	r3, #50000	; 0xc350
    4b54:	f7fe ff6e 	bl	3a34 <Clock_Ip_StartTimeout>
                /* Wait until ircosc is locked */
                do
                {
                    IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    4b58:	4b40      	ldr	r3, [pc, #256]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4b5a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4b5e:	0e1b      	lsrs	r3, r3, #24
    4b60:	f003 0301 	and.w	r3, r3, #1
    4b64:	9306      	str	r3, [sp, #24]
                    TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4b66:	9a03      	ldr	r2, [sp, #12]
    4b68:	a904      	add	r1, sp, #16
    4b6a:	ab05      	add	r3, sp, #20
    4b6c:	4618      	mov	r0, r3
    4b6e:	f7fe ff7b 	bl	3a68 <Clock_Ip_TimeoutExpired>
    4b72:	4603      	mov	r3, r0
    4b74:	f88d 301f 	strb.w	r3, [sp, #31]
                }
                while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    4b78:	9b06      	ldr	r3, [sp, #24]
    4b7a:	2b00      	cmp	r3, #0
    4b7c:	d106      	bne.n	4b8c <Clock_Ip_SetFirc_TrustedCall+0x114>
    4b7e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4b82:	f083 0301 	eor.w	r3, r3, #1
    4b86:	b2db      	uxtb	r3, r3
    4b88:	2b00      	cmp	r3, #0
    4b8a:	d1e5      	bne.n	4b58 <Clock_Ip_SetFirc_TrustedCall+0xe0>

                if (FALSE != TimeoutOccurred)
    4b8c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4b90:	2b00      	cmp	r3, #0
    4b92:	d005      	beq.n	4ba0 <Clock_Ip_SetFirc_TrustedCall+0x128>
                {
                    /* Report timeout error */
                    Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    4b94:	9b01      	ldr	r3, [sp, #4]
    4b96:	681b      	ldr	r3, [r3, #0]
    4b98:	4619      	mov	r1, r3
    4b9a:	2001      	movs	r0, #1
    4b9c:	f7fe ff3a 	bl	3a14 <Clock_Ip_ReportClockErrors>
                }

                /* Switch back to FIRC */
                SetInputSouceSytemClock(CLOCK_IP_FIRC_CLK_SOURCE);
    4ba0:	2003      	movs	r0, #3
    4ba2:	f7ff fd7f 	bl	46a4 <SetInputSouceSytemClock>

                if (SircWasDisabled)
    4ba6:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    4baa:	2b00      	cmp	r3, #0
    4bac:	d04f      	beq.n	4c4e <Clock_Ip_SetFirc_TrustedCall+0x1d6>
                {
                    Clock_Ip_DisableSirc(SIRC_CLK);
    4bae:	2002      	movs	r0, #2
    4bb0:	f7ff fd26 	bl	4600 <Clock_Ip_DisableSirc>
                /* Report timeout error */
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
            }
        }
    }
}
    4bb4:	e04b      	b.n	4c4e <Clock_Ip_SetFirc_TrustedCall+0x1d6>
        IP_SCG->FIRCCSR &= (~((uint32)SCG_FIRCCSR_FIRCEN_MASK));
    4bb6:	4b29      	ldr	r3, [pc, #164]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4bb8:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4bbc:	4a27      	ldr	r2, [pc, #156]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4bbe:	f023 0301 	bic.w	r3, r3, #1
    4bc2:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
        if (1U == Config->Enable)
    4bc6:	9b01      	ldr	r3, [sp, #4]
    4bc8:	889b      	ldrh	r3, [r3, #4]
    4bca:	2b01      	cmp	r3, #1
    4bcc:	d13f      	bne.n	4c4e <Clock_Ip_SetFirc_TrustedCall+0x1d6>
            IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(Config->Range);
    4bce:	9b01      	ldr	r3, [sp, #4]
    4bd0:	79db      	ldrb	r3, [r3, #7]
    4bd2:	4a22      	ldr	r2, [pc, #136]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4bd4:	f003 0303 	and.w	r3, r3, #3
    4bd8:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
            IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(Config->Regulator));
    4bdc:	4b1f      	ldr	r3, [pc, #124]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4bde:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
    4be2:	9b01      	ldr	r3, [sp, #4]
    4be4:	799b      	ldrb	r3, [r3, #6]
    4be6:	00db      	lsls	r3, r3, #3
    4be8:	f003 0308 	and.w	r3, r3, #8
    4bec:	4313      	orrs	r3, r2
    4bee:	4a1b      	ldr	r2, [pc, #108]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4bf0:	f043 0301 	orr.w	r3, r3, #1
    4bf4:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
            Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4bf8:	aa03      	add	r2, sp, #12
    4bfa:	a904      	add	r1, sp, #16
    4bfc:	a805      	add	r0, sp, #20
    4bfe:	f24c 3350 	movw	r3, #50000	; 0xc350
    4c02:	f7fe ff17 	bl	3a34 <Clock_Ip_StartTimeout>
                IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    4c06:	4b15      	ldr	r3, [pc, #84]	; (4c5c <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4c08:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4c0c:	0e1b      	lsrs	r3, r3, #24
    4c0e:	f003 0301 	and.w	r3, r3, #1
    4c12:	9306      	str	r3, [sp, #24]
                TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4c14:	9a03      	ldr	r2, [sp, #12]
    4c16:	a904      	add	r1, sp, #16
    4c18:	ab05      	add	r3, sp, #20
    4c1a:	4618      	mov	r0, r3
    4c1c:	f7fe ff24 	bl	3a68 <Clock_Ip_TimeoutExpired>
    4c20:	4603      	mov	r3, r0
    4c22:	f88d 301f 	strb.w	r3, [sp, #31]
            while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    4c26:	9b06      	ldr	r3, [sp, #24]
    4c28:	2b00      	cmp	r3, #0
    4c2a:	d106      	bne.n	4c3a <Clock_Ip_SetFirc_TrustedCall+0x1c2>
    4c2c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4c30:	f083 0301 	eor.w	r3, r3, #1
    4c34:	b2db      	uxtb	r3, r3
    4c36:	2b00      	cmp	r3, #0
    4c38:	d1e5      	bne.n	4c06 <Clock_Ip_SetFirc_TrustedCall+0x18e>
            if (FALSE != TimeoutOccurred)
    4c3a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4c3e:	2b00      	cmp	r3, #0
    4c40:	d005      	beq.n	4c4e <Clock_Ip_SetFirc_TrustedCall+0x1d6>
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    4c42:	9b01      	ldr	r3, [sp, #4]
    4c44:	681b      	ldr	r3, [r3, #0]
    4c46:	4619      	mov	r1, r3
    4c48:	2001      	movs	r0, #1
    4c4a:	f7fe fee3 	bl	3a14 <Clock_Ip_ReportClockErrors>
}
    4c4e:	bf00      	nop
    4c50:	b00b      	add	sp, #44	; 0x2c
    4c52:	f85d fb04 	ldr.w	pc, [sp], #4
    4c56:	bf00      	nop
    4c58:	00019438 	.word	0x00019438
    4c5c:	40064000 	.word	0x40064000

00004c60 <Clock_Ip_EnableFirc_TrustedCall>:
void Clock_Ip_EnableFirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4c60:	b500      	push	{lr}
    4c62:	b089      	sub	sp, #36	; 0x24
    4c64:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    4c66:	2300      	movs	r3, #0
    4c68:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    if (1U == Config->Enable)
    4c6c:	9b01      	ldr	r3, [sp, #4]
    4c6e:	889b      	ldrh	r3, [r3, #4]
    4c70:	2b01      	cmp	r3, #1
    4c72:	d132      	bne.n	4cda <Clock_Ip_EnableFirc_TrustedCall+0x7a>
    {
        /* Enable clock. */
        IP_SCG->FIRCCSR |= SCG_FIRCCSR_FIRCEN(1U);
    4c74:	4b1b      	ldr	r3, [pc, #108]	; (4ce4 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    4c76:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4c7a:	4a1a      	ldr	r2, [pc, #104]	; (4ce4 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    4c7c:	f043 0301 	orr.w	r3, r3, #1
    4c80:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4c84:	aa03      	add	r2, sp, #12
    4c86:	a904      	add	r1, sp, #16
    4c88:	a805      	add	r0, sp, #20
    4c8a:	f24c 3350 	movw	r3, #50000	; 0xc350
    4c8e:	f7fe fed1 	bl	3a34 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    4c92:	4b14      	ldr	r3, [pc, #80]	; (4ce4 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    4c94:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4c98:	0e1b      	lsrs	r3, r3, #24
    4c9a:	f003 0301 	and.w	r3, r3, #1
    4c9e:	9306      	str	r3, [sp, #24]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4ca0:	9a03      	ldr	r2, [sp, #12]
    4ca2:	a904      	add	r1, sp, #16
    4ca4:	ab05      	add	r3, sp, #20
    4ca6:	4618      	mov	r0, r3
    4ca8:	f7fe fede 	bl	3a68 <Clock_Ip_TimeoutExpired>
    4cac:	4603      	mov	r3, r0
    4cae:	f88d 301f 	strb.w	r3, [sp, #31]
        }
        while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    4cb2:	9b06      	ldr	r3, [sp, #24]
    4cb4:	2b00      	cmp	r3, #0
    4cb6:	d106      	bne.n	4cc6 <Clock_Ip_EnableFirc_TrustedCall+0x66>
    4cb8:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4cbc:	f083 0301 	eor.w	r3, r3, #1
    4cc0:	b2db      	uxtb	r3, r3
    4cc2:	2b00      	cmp	r3, #0
    4cc4:	d1e5      	bne.n	4c92 <Clock_Ip_EnableFirc_TrustedCall+0x32>

        if (FALSE != TimeoutOccurred)
    4cc6:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4cca:	2b00      	cmp	r3, #0
    4ccc:	d005      	beq.n	4cda <Clock_Ip_EnableFirc_TrustedCall+0x7a>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    4cce:	9b01      	ldr	r3, [sp, #4]
    4cd0:	681b      	ldr	r3, [r3, #0]
    4cd2:	4619      	mov	r1, r3
    4cd4:	2001      	movs	r0, #1
    4cd6:	f7fe fe9d 	bl	3a14 <Clock_Ip_ReportClockErrors>
        }
    }
}
    4cda:	bf00      	nop
    4cdc:	b009      	add	sp, #36	; 0x24
    4cde:	f85d fb04 	ldr.w	pc, [sp], #4
    4ce2:	bf00      	nop
    4ce4:	40064000 	.word	0x40064000

00004ce8 <Clock_Ip_DisableFirc_TrustedCall>:
void Clock_Ip_DisableFirc_TrustedCall(Clock_Ip_NameType Name)
{
    4ce8:	b082      	sub	sp, #8
    4cea:	9001      	str	r0, [sp, #4]
    (void) Name;

    /* Disable clock. */
    IP_SCG->FIRCCSR &= ~SCG_FIRCCSR_FIRCEN_MASK;
    4cec:	4b05      	ldr	r3, [pc, #20]	; (4d04 <Clock_Ip_DisableFirc_TrustedCall+0x1c>)
    4cee:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4cf2:	4a04      	ldr	r2, [pc, #16]	; (4d04 <Clock_Ip_DisableFirc_TrustedCall+0x1c>)
    4cf4:	f023 0301 	bic.w	r3, r3, #1
    4cf8:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
    4cfc:	bf00      	nop
    4cfe:	b002      	add	sp, #8
    4d00:	4770      	bx	lr
    4d02:	bf00      	nop
    4d04:	40064000 	.word	0x40064000

00004d08 <Clock_Ip_ClockMonitorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ClockMonitorEmpty(Clock_Ip_CmuConfigType const* Config)
{
    4d08:	b082      	sub	sp, #8
    4d0a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    4d0c:	bf00      	nop
    4d0e:	b002      	add	sp, #8
    4d10:	4770      	bx	lr

00004d12 <Clock_Ip_ClockMonitorEmpty_Set>:

static void Clock_Ip_ClockMonitorEmpty_Set( Clock_Ip_CmuConfigType const* Config,
                                            uint32 Index
                                           )
{
    4d12:	b082      	sub	sp, #8
    4d14:	9001      	str	r0, [sp, #4]
    4d16:	9100      	str	r1, [sp, #0]
    (void)Config;
    (void)Index;
    /* No implementation */
}
    4d18:	bf00      	nop
    4d1a:	b002      	add	sp, #8
    4d1c:	4770      	bx	lr

00004d1e <Clock_Ip_ClockMonitorEmpty_Disable>:

static void Clock_Ip_ClockMonitorEmpty_Disable(Clock_Ip_NameType Name)
{
    4d1e:	b082      	sub	sp, #8
    4d20:	9001      	str	r0, [sp, #4]
    (void)Name;
    /* No implementation */
}
    4d22:	bf00      	nop
    4d24:	b002      	add	sp, #8
    4d26:	4770      	bx	lr

00004d28 <Clock_Ip_CallbackPllEmpty>:

#include "Mcu_MemMap.h"


static void Clock_Ip_CallbackPllEmpty(Clock_Ip_PllConfigType const* Config)
{
    4d28:	b082      	sub	sp, #8
    4d2a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    4d2c:	bf00      	nop
    4d2e:	b002      	add	sp, #8
    4d30:	4770      	bx	lr

00004d32 <Clock_Ip_CallbackPllEmptyComplete>:
static Clock_Ip_PllStatusReturnType Clock_Ip_CallbackPllEmptyComplete(Clock_Ip_NameType PllName)
{
    4d32:	b082      	sub	sp, #8
    4d34:	9001      	str	r0, [sp, #4]
    (void)PllName;
    /* No implementation */
    return STATUS_PLL_LOCKED;
    4d36:	2302      	movs	r3, #2
}
    4d38:	4618      	mov	r0, r3
    4d3a:	b002      	add	sp, #8
    4d3c:	4770      	bx	lr

00004d3e <Clock_Ip_CallbackPllEmptyDisable>:
static void Clock_Ip_CallbackPllEmptyDisable(Clock_Ip_NameType PllName)
{
    4d3e:	b082      	sub	sp, #8
    4d40:	9001      	str	r0, [sp, #4]
    (void)PllName;
    /* No implementation */
}
    4d42:	bf00      	nop
    4d44:	b002      	add	sp, #8
    4d46:	4770      	bx	lr

00004d48 <Clock_Ip_ResetSpll>:


#ifdef CLOCK_IP_SPLL_ENABLE
static void Clock_Ip_ResetSpll(Clock_Ip_PllConfigType const* Config)
{
    4d48:	b500      	push	{lr}
    4d4a:	b083      	sub	sp, #12
    4d4c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4d4e:	9b01      	ldr	r3, [sp, #4]
    4d50:	2b00      	cmp	r3, #0
    4d52:	d002      	beq.n	4d5a <Clock_Ip_ResetSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSpll_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSpll_TrustedCall(Config);
    4d54:	9801      	ldr	r0, [sp, #4]
    4d56:	f000 f870 	bl	4e3a <Clock_Ip_ResetSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4d5a:	bf00      	nop
    4d5c:	b003      	add	sp, #12
    4d5e:	f85d fb04 	ldr.w	pc, [sp], #4

00004d62 <Clock_Ip_SetSpll>:
static void Clock_Ip_SetSpll(Clock_Ip_PllConfigType const* Config)
{
    4d62:	b500      	push	{lr}
    4d64:	b083      	sub	sp, #12
    4d66:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4d68:	9b01      	ldr	r3, [sp, #4]
    4d6a:	2b00      	cmp	r3, #0
    4d6c:	d002      	beq.n	4d74 <Clock_Ip_SetSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSpll_TrustedCall,(Config));
      #else
        Clock_Ip_SetSpll_TrustedCall(Config);
    4d6e:	9801      	ldr	r0, [sp, #4]
    4d70:	f000 f89a 	bl	4ea8 <Clock_Ip_SetSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4d74:	bf00      	nop
    4d76:	b003      	add	sp, #12
    4d78:	f85d fb04 	ldr.w	pc, [sp], #4

00004d7c <Clock_Ip_CompleteSpll>:
static Clock_Ip_PllStatusReturnType Clock_Ip_CompleteSpll(Clock_Ip_NameType PllName)
{
    4d7c:	b500      	push	{lr}
    4d7e:	b089      	sub	sp, #36	; 0x24
    4d80:	9001      	str	r0, [sp, #4]
    Clock_Ip_PllStatusReturnType PllStatus = STATUS_PLL_UNLOCKED;
    4d82:	2301      	movs	r3, #1
    4d84:	9307      	str	r3, [sp, #28]
    boolean TimeoutOccurred = FALSE;
    4d86:	2300      	movs	r3, #0
    4d88:	f88d 301b 	strb.w	r3, [sp, #27]
    uint32 TimeoutTicks;
    uint32 SpllStatus;


    /* Configure SPLL. */
    if ((IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLEN_MASK) != 0U)
    4d8c:	4b1e      	ldr	r3, [pc, #120]	; (4e08 <Clock_Ip_CompleteSpll+0x8c>)
    4d8e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4d92:	f003 0301 	and.w	r3, r3, #1
    4d96:	2b00      	cmp	r3, #0
    4d98:	d02f      	beq.n	4dfa <Clock_Ip_CompleteSpll+0x7e>
    {
        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4d9a:	aa02      	add	r2, sp, #8
    4d9c:	a903      	add	r1, sp, #12
    4d9e:	a804      	add	r0, sp, #16
    4da0:	f24c 3350 	movw	r3, #50000	; 0xc350
    4da4:	f7fe fe46 	bl	3a34 <Clock_Ip_StartTimeout>
        /* Wait until pll is locked */
        do
        {
            SpllStatus = (((IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLVLD_MASK) >> SCG_SPLLCSR_SPLLVLD_SHIFT));
    4da8:	4b17      	ldr	r3, [pc, #92]	; (4e08 <Clock_Ip_CompleteSpll+0x8c>)
    4daa:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4dae:	0e1b      	lsrs	r3, r3, #24
    4db0:	f003 0301 	and.w	r3, r3, #1
    4db4:	9305      	str	r3, [sp, #20]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4db6:	9a02      	ldr	r2, [sp, #8]
    4db8:	a903      	add	r1, sp, #12
    4dba:	ab04      	add	r3, sp, #16
    4dbc:	4618      	mov	r0, r3
    4dbe:	f7fe fe53 	bl	3a68 <Clock_Ip_TimeoutExpired>
    4dc2:	4603      	mov	r3, r0
    4dc4:	f88d 301b 	strb.w	r3, [sp, #27]
        }
        while ((0U == SpllStatus) && (FALSE == TimeoutOccurred));
    4dc8:	9b05      	ldr	r3, [sp, #20]
    4dca:	2b00      	cmp	r3, #0
    4dcc:	d106      	bne.n	4ddc <Clock_Ip_CompleteSpll+0x60>
    4dce:	f89d 301b 	ldrb.w	r3, [sp, #27]
    4dd2:	f083 0301 	eor.w	r3, r3, #1
    4dd6:	b2db      	uxtb	r3, r3
    4dd8:	2b00      	cmp	r3, #0
    4dda:	d1e5      	bne.n	4da8 <Clock_Ip_CompleteSpll+0x2c>

        if (FALSE == TimeoutOccurred)
    4ddc:	f89d 301b 	ldrb.w	r3, [sp, #27]
    4de0:	f083 0301 	eor.w	r3, r3, #1
    4de4:	b2db      	uxtb	r3, r3
    4de6:	2b00      	cmp	r3, #0
    4de8:	d002      	beq.n	4df0 <Clock_Ip_CompleteSpll+0x74>
        {
            PllStatus = STATUS_PLL_LOCKED;
    4dea:	2302      	movs	r3, #2
    4dec:	9307      	str	r3, [sp, #28]
    4dee:	e006      	b.n	4dfe <Clock_Ip_CompleteSpll+0x82>
        }
        else
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, PllName);
    4df0:	9901      	ldr	r1, [sp, #4]
    4df2:	2001      	movs	r0, #1
    4df4:	f7fe fe0e 	bl	3a14 <Clock_Ip_ReportClockErrors>
    4df8:	e001      	b.n	4dfe <Clock_Ip_CompleteSpll+0x82>
        }
    }
    else
    {
        PllStatus = STATUS_PLL_NOT_ENABLED;
    4dfa:	2300      	movs	r3, #0
    4dfc:	9307      	str	r3, [sp, #28]
    }
    
    return PllStatus;
    4dfe:	9b07      	ldr	r3, [sp, #28]
}
    4e00:	4618      	mov	r0, r3
    4e02:	b009      	add	sp, #36	; 0x24
    4e04:	f85d fb04 	ldr.w	pc, [sp], #4
    4e08:	40064000 	.word	0x40064000

00004e0c <Clock_Ip_DisableSpll>:
static void Clock_Ip_DisableSpll(Clock_Ip_NameType PllName)
{
    4e0c:	b500      	push	{lr}
    4e0e:	b083      	sub	sp, #12
    4e10:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSpll_TrustedCall,(PllName));
  #else
    Clock_Ip_DisableSpll_TrustedCall(PllName);
    4e12:	9801      	ldr	r0, [sp, #4]
    4e14:	f000 f886 	bl	4f24 <Clock_Ip_DisableSpll_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    4e18:	bf00      	nop
    4e1a:	b003      	add	sp, #12
    4e1c:	f85d fb04 	ldr.w	pc, [sp], #4

00004e20 <Clock_Ip_EnableSpll>:
static void Clock_Ip_EnableSpll(Clock_Ip_PllConfigType const* Config)
{
    4e20:	b500      	push	{lr}
    4e22:	b083      	sub	sp, #12
    4e24:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4e26:	9b01      	ldr	r3, [sp, #4]
    4e28:	2b00      	cmp	r3, #0
    4e2a:	d002      	beq.n	4e32 <Clock_Ip_EnableSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSpll_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSpll_TrustedCall(Config);
    4e2c:	9801      	ldr	r0, [sp, #4]
    4e2e:	f000 f891 	bl	4f54 <Clock_Ip_EnableSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4e32:	bf00      	nop
    4e34:	b003      	add	sp, #12
    4e36:	f85d fb04 	ldr.w	pc, [sp], #4

00004e3a <Clock_Ip_ResetSpll_TrustedCall>:
*                                        GLOBAL FUNCTIONS
==================================================================================================*/

#ifdef CLOCK_IP_SPLL_ENABLE
void Clock_Ip_ResetSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    4e3a:	b082      	sub	sp, #8
    4e3c:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Power down PLL */

    /* Clear LK bit field */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_LK_MASK));
    4e3e:	4b19      	ldr	r3, [pc, #100]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e40:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4e44:	4a17      	ldr	r2, [pc, #92]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e46:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4e4a:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock monitor */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLCM_MASK));
    4e4e:	4b15      	ldr	r3, [pc, #84]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e50:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4e54:	4a13      	ldr	r2, [pc, #76]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    4e5a:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock monitor reset*/
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLCMRE_MASK));
    4e5e:	4b11      	ldr	r3, [pc, #68]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e60:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4e64:	4a0f      	ldr	r2, [pc, #60]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e66:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    4e6a:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLEN_MASK));
    4e6e:	4b0d      	ldr	r3, [pc, #52]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e70:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4e74:	4a0b      	ldr	r2, [pc, #44]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e76:	f023 0301 	bic.w	r3, r3, #1
    4e7a:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Reset PLL configuration. */
    #if (defined (CLOCK_IP_S32K142W) || defined(CLOCK_IP_S32K144W) || defined(CLOCK_IP_S32M244))
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_SOURCE_MASK));
    #endif
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_PREDIV_MASK));
    4e7e:	4b09      	ldr	r3, [pc, #36]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e80:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4e84:	4a07      	ldr	r2, [pc, #28]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    4e8a:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_MULT_MASK));
    4e8e:	4b05      	ldr	r3, [pc, #20]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e90:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4e94:	4a03      	ldr	r2, [pc, #12]	; (4ea4 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4e96:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
    4e9a:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
}
    4e9e:	bf00      	nop
    4ea0:	b002      	add	sp, #8
    4ea2:	4770      	bx	lr
    4ea4:	40064000 	.word	0x40064000

00004ea8 <Clock_Ip_SetSpll_TrustedCall>:
void Clock_Ip_SetSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    4ea8:	b082      	sub	sp, #8
    4eaa:	9001      	str	r0, [sp, #4]
    /* Configure SPLL. */
    if (1U == Config->Enable)
    4eac:	9b01      	ldr	r3, [sp, #4]
    4eae:	889b      	ldrh	r3, [r3, #4]
    4eb0:	2b01      	cmp	r3, #1
    4eb2:	d12f      	bne.n	4f14 <Clock_Ip_SetSpll_TrustedCall+0x6c>
            IP_SCG->SPLLCFG |= SCG_SPLLCFG_SOURCE(1UL);
        }
        #endif

        /* Set PLL configuration. */
        IP_SCG->SPLLCFG |= SCG_SPLLCFG_PREDIV((uint32)(Config->Predivider) - 1U)  |
    4eb4:	4b1a      	ldr	r3, [pc, #104]	; (4f20 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4eb6:	f8d3 2608 	ldr.w	r2, [r3, #1544]	; 0x608
    4eba:	9b01      	ldr	r3, [sp, #4]
    4ebc:	7b5b      	ldrb	r3, [r3, #13]
    4ebe:	3b01      	subs	r3, #1
    4ec0:	021b      	lsls	r3, r3, #8
    4ec2:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                        SCG_SPLLCFG_MULT((uint32)(Config->MulFactorDiv) - 16U);
    4ec6:	9b01      	ldr	r3, [sp, #4]
    4ec8:	7d1b      	ldrb	r3, [r3, #20]
    4eca:	3b10      	subs	r3, #16
    4ecc:	041b      	lsls	r3, r3, #16
    4ece:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
        IP_SCG->SPLLCFG |= SCG_SPLLCFG_PREDIV((uint32)(Config->Predivider) - 1U)  |
    4ed2:	430b      	orrs	r3, r1
    4ed4:	4912      	ldr	r1, [pc, #72]	; (4f20 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4ed6:	4313      	orrs	r3, r2
    4ed8:	f8c1 3608 	str.w	r3, [r1, #1544]	; 0x608

        /* Enable clock, configure monitor, lock register. */
        switch (Config->Monitor)
    4edc:	9b01      	ldr	r3, [sp, #4]
    4ede:	7fdb      	ldrb	r3, [r3, #31]
    4ee0:	2b02      	cmp	r3, #2
    4ee2:	d011      	beq.n	4f08 <Clock_Ip_SetSpll_TrustedCall+0x60>
    4ee4:	2b02      	cmp	r3, #2
    4ee6:	dc17      	bgt.n	4f18 <Clock_Ip_SetSpll_TrustedCall+0x70>
    4ee8:	2b00      	cmp	r3, #0
    4eea:	d002      	beq.n	4ef2 <Clock_Ip_SetSpll_TrustedCall+0x4a>
    4eec:	2b01      	cmp	r3, #1
    4eee:	d005      	beq.n	4efc <Clock_Ip_SetSpll_TrustedCall+0x54>
            break;
#endif
            default:
                /* Invalid monitor mode */
                CLOCK_IP_DEV_ASSERT(FALSE);
                break;
    4ef0:	e012      	b.n	4f18 <Clock_Ip_SetSpll_TrustedCall+0x70>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(0UL) |
    4ef2:	4b0b      	ldr	r3, [pc, #44]	; (4f20 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4ef4:	2200      	movs	r2, #0
    4ef6:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    4efa:	e00e      	b.n	4f1a <Clock_Ip_SetSpll_TrustedCall+0x72>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(1UL) |
    4efc:	4b08      	ldr	r3, [pc, #32]	; (4f20 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4efe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4f02:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    4f06:	e008      	b.n	4f1a <Clock_Ip_SetSpll_TrustedCall+0x72>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(1UL) |
    4f08:	4b05      	ldr	r3, [pc, #20]	; (4f20 <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4f0a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    4f0e:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    4f12:	e002      	b.n	4f1a <Clock_Ip_SetSpll_TrustedCall+0x72>
        }
    }
    4f14:	bf00      	nop
    4f16:	e000      	b.n	4f1a <Clock_Ip_SetSpll_TrustedCall+0x72>
                break;
    4f18:	bf00      	nop
}
    4f1a:	bf00      	nop
    4f1c:	b002      	add	sp, #8
    4f1e:	4770      	bx	lr
    4f20:	40064000 	.word	0x40064000

00004f24 <Clock_Ip_DisableSpll_TrustedCall>:
void Clock_Ip_DisableSpll_TrustedCall(Clock_Ip_NameType PllName)
{
    4f24:	b082      	sub	sp, #8
    4f26:	9001      	str	r0, [sp, #4]
    (void)PllName;

    /* Power down PLL */

    /* Clear LK bit field */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_LK_MASK));
    4f28:	4b09      	ldr	r3, [pc, #36]	; (4f50 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    4f2a:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4f2e:	4a08      	ldr	r2, [pc, #32]	; (4f50 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    4f30:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4f34:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLEN_MASK));
    4f38:	4b05      	ldr	r3, [pc, #20]	; (4f50 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    4f3a:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4f3e:	4a04      	ldr	r2, [pc, #16]	; (4f50 <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    4f40:	f023 0301 	bic.w	r3, r3, #1
    4f44:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
}
    4f48:	bf00      	nop
    4f4a:	b002      	add	sp, #8
    4f4c:	4770      	bx	lr
    4f4e:	bf00      	nop
    4f50:	40064000 	.word	0x40064000

00004f54 <Clock_Ip_EnableSpll_TrustedCall>:
void Clock_Ip_EnableSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    4f54:	b082      	sub	sp, #8
    4f56:	9001      	str	r0, [sp, #4]
    /* Configure SPLL. */
    if (1U == Config->Enable)
    4f58:	9b01      	ldr	r3, [sp, #4]
    4f5a:	889b      	ldrh	r3, [r3, #4]
    4f5c:	2b01      	cmp	r3, #1
    4f5e:	d107      	bne.n	4f70 <Clock_Ip_EnableSpll_TrustedCall+0x1c>
    {
        /* Enable SPLL */
        IP_SCG->SPLLCSR |= SCG_SPLLCSR_SPLLEN(1UL);
    4f60:	4b05      	ldr	r3, [pc, #20]	; (4f78 <Clock_Ip_EnableSpll_TrustedCall+0x24>)
    4f62:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4f66:	4a04      	ldr	r2, [pc, #16]	; (4f78 <Clock_Ip_EnableSpll_TrustedCall+0x24>)
    4f68:	f043 0301 	orr.w	r3, r3, #1
    4f6c:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
    }
}
    4f70:	bf00      	nop
    4f72:	b002      	add	sp, #8
    4f74:	4770      	bx	lr
    4f76:	bf00      	nop
    4f78:	40064000 	.word	0x40064000

00004f7c <Clock_Ip_ProgressiveFrequencyClockSwitchEmpty>:
#include "Mcu_MemMap.h"

static void Clock_Ip_ProgressiveFrequencyClockSwitchEmpty(  Clock_Ip_PcfsConfigType const* Config,
                                                            uint32 Index
                                                          )
{
    4f7c:	b082      	sub	sp, #8
    4f7e:	9001      	str	r0, [sp, #4]
    4f80:	9100      	str	r1, [sp, #0]
    (void)Config;
    (void)Index;
    /* No implementation */
}
    4f82:	bf00      	nop
    4f84:	b002      	add	sp, #8
    4f86:	4770      	bx	lr

00004f88 <Clock_Ip_CallbackSelectorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_CallbackSelectorEmpty(Clock_Ip_SelectorConfigType const* Config)
{
    4f88:	b082      	sub	sp, #8
    4f8a:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    4f8c:	bf00      	nop
    4f8e:	b002      	add	sp, #8
    4f90:	4770      	bx	lr

00004f92 <Clock_Ip_ResetScgRunSel>:

#ifdef CLOCK_IP_SCG_SCS_RUN_SEL
static void Clock_Ip_ResetScgRunSel(Clock_Ip_SelectorConfigType const *Config)
{
    4f92:	b500      	push	{lr}
    4f94:	b083      	sub	sp, #12
    4f96:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4f98:	9b01      	ldr	r3, [sp, #4]
    4f9a:	2b00      	cmp	r3, #0
    4f9c:	d002      	beq.n	4fa4 <Clock_Ip_ResetScgRunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgRunSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgRunSel_TrustedCall(Config);
    4f9e:	9801      	ldr	r0, [sp, #4]
    4fa0:	f000 f8ee 	bl	5180 <Clock_Ip_ResetScgRunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4fa4:	bf00      	nop
    4fa6:	b003      	add	sp, #12
    4fa8:	f85d fb04 	ldr.w	pc, [sp], #4

00004fac <Clock_Ip_SetScgRunSel>:

static void Clock_Ip_SetScgRunSel(Clock_Ip_SelectorConfigType const *Config)
{
    4fac:	b500      	push	{lr}
    4fae:	b083      	sub	sp, #12
    4fb0:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4fb2:	9b01      	ldr	r3, [sp, #4]
    4fb4:	2b00      	cmp	r3, #0
    4fb6:	d002      	beq.n	4fbe <Clock_Ip_SetScgRunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunSel_TrustedCall(Config);
    4fb8:	9801      	ldr	r0, [sp, #4]
    4fba:	f000 f8ff 	bl	51bc <Clock_Ip_SetScgRunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4fbe:	bf00      	nop
    4fc0:	b003      	add	sp, #12
    4fc2:	f85d fb04 	ldr.w	pc, [sp], #4

00004fc6 <Clock_Ip_SetScgVlprSel>:

#endif

#ifdef CLOCK_IP_SCG_SCS_VLPR_SEL
static void Clock_Ip_SetScgVlprSel(Clock_Ip_SelectorConfigType const *Config)
{
    4fc6:	b500      	push	{lr}
    4fc8:	b083      	sub	sp, #12
    4fca:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4fcc:	9b01      	ldr	r3, [sp, #4]
    4fce:	2b00      	cmp	r3, #0
    4fd0:	d002      	beq.n	4fd8 <Clock_Ip_SetScgVlprSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprSel_TrustedCall(Config);
    4fd2:	9801      	ldr	r0, [sp, #4]
    4fd4:	f000 f912 	bl	51fc <Clock_Ip_SetScgVlprSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4fd8:	bf00      	nop
    4fda:	b003      	add	sp, #12
    4fdc:	f85d fb04 	ldr.w	pc, [sp], #4

00004fe0 <Clock_Ip_ResetScgHsrunSel>:

#endif

#ifdef CLOCK_IP_SCG_SCS_HSRUN_SEL
static void Clock_Ip_ResetScgHsrunSel(Clock_Ip_SelectorConfigType const *Config)
{
    4fe0:	b500      	push	{lr}
    4fe2:	b083      	sub	sp, #12
    4fe4:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4fe6:	9b01      	ldr	r3, [sp, #4]
    4fe8:	2b00      	cmp	r3, #0
    4fea:	d002      	beq.n	4ff2 <Clock_Ip_ResetScgHsrunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgHsrunSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgHsrunSel_TrustedCall(Config);
    4fec:	9801      	ldr	r0, [sp, #4]
    4fee:	f000 f925 	bl	523c <Clock_Ip_ResetScgHsrunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4ff2:	bf00      	nop
    4ff4:	b003      	add	sp, #12
    4ff6:	f85d fb04 	ldr.w	pc, [sp], #4

00004ffa <Clock_Ip_SetScgHsrunSel>:
static void Clock_Ip_SetScgHsrunSel(Clock_Ip_SelectorConfigType const *Config)
{
    4ffa:	b500      	push	{lr}
    4ffc:	b083      	sub	sp, #12
    4ffe:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5000:	9b01      	ldr	r3, [sp, #4]
    5002:	2b00      	cmp	r3, #0
    5004:	d002      	beq.n	500c <Clock_Ip_SetScgHsrunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunSel_TrustedCall(Config);
    5006:	9801      	ldr	r0, [sp, #4]
    5008:	f000 f936 	bl	5278 <Clock_Ip_SetScgHsrunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    500c:	bf00      	nop
    500e:	b003      	add	sp, #12
    5010:	f85d fb04 	ldr.w	pc, [sp], #4

00005014 <Clock_Ip_ResetSimRtcSel>:
#endif

#ifdef CLOCK_IP_SIM_RTC_SEL
static void Clock_Ip_ResetSimRtcSel(Clock_Ip_SelectorConfigType const *Config)
{
    5014:	b500      	push	{lr}
    5016:	b083      	sub	sp, #12
    5018:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    501a:	9b01      	ldr	r3, [sp, #4]
    501c:	2b00      	cmp	r3, #0
    501e:	d002      	beq.n	5026 <Clock_Ip_ResetSimRtcSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimRtcSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimRtcSel_TrustedCall(Config);
    5020:	9801      	ldr	r0, [sp, #4]
    5022:	f000 f949 	bl	52b8 <Clock_Ip_ResetSimRtcSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    5026:	bf00      	nop
    5028:	b003      	add	sp, #12
    502a:	f85d fb04 	ldr.w	pc, [sp], #4

0000502e <Clock_Ip_SetSimRtcSel>:
static void Clock_Ip_SetSimRtcSel(Clock_Ip_SelectorConfigType const *Config)
{
    502e:	b500      	push	{lr}
    5030:	b083      	sub	sp, #12
    5032:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5034:	9b01      	ldr	r3, [sp, #4]
    5036:	2b00      	cmp	r3, #0
    5038:	d002      	beq.n	5040 <Clock_Ip_SetSimRtcSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimRtcSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimRtcSel_TrustedCall(Config);
    503a:	9801      	ldr	r0, [sp, #4]
    503c:	f000 f958 	bl	52f0 <Clock_Ip_SetSimRtcSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    5040:	bf00      	nop
    5042:	b003      	add	sp, #12
    5044:	f85d fb04 	ldr.w	pc, [sp], #4

00005048 <Clock_Ip_ResetSimLpoSel>:
#endif

#ifdef CLOCK_IP_SIM_LPO_SEL
static void Clock_Ip_ResetSimLpoSel(Clock_Ip_SelectorConfigType const *Config)
{
    5048:	b500      	push	{lr}
    504a:	b083      	sub	sp, #12
    504c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    504e:	9b01      	ldr	r3, [sp, #4]
    5050:	2b00      	cmp	r3, #0
    5052:	d002      	beq.n	505a <Clock_Ip_ResetSimLpoSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimLpoSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimLpoSel_TrustedCall(Config);
    5054:	9801      	ldr	r0, [sp, #4]
    5056:	f000 f969 	bl	532c <Clock_Ip_ResetSimLpoSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    505a:	bf00      	nop
    505c:	b003      	add	sp, #12
    505e:	f85d fb04 	ldr.w	pc, [sp], #4

00005062 <Clock_Ip_SetSimLpoSel>:
static void Clock_Ip_SetSimLpoSel(Clock_Ip_SelectorConfigType const *Config)
{
    5062:	b500      	push	{lr}
    5064:	b083      	sub	sp, #12
    5066:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5068:	9b01      	ldr	r3, [sp, #4]
    506a:	2b00      	cmp	r3, #0
    506c:	d002      	beq.n	5074 <Clock_Ip_SetSimLpoSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimLpoSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimLpoSel_TrustedCall(Config);
    506e:	9801      	ldr	r0, [sp, #4]
    5070:	f000 f978 	bl	5364 <Clock_Ip_SetSimLpoSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    5074:	bf00      	nop
    5076:	b003      	add	sp, #12
    5078:	f85d fb04 	ldr.w	pc, [sp], #4

0000507c <Clock_Ip_ResetScgClkoutSel>:
#endif

#ifdef CLOCK_IP_SCG_CLKOUT_SEL
static void Clock_Ip_ResetScgClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    507c:	b500      	push	{lr}
    507e:	b083      	sub	sp, #12
    5080:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5082:	9b01      	ldr	r3, [sp, #4]
    5084:	2b00      	cmp	r3, #0
    5086:	d002      	beq.n	508e <Clock_Ip_ResetScgClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgClkoutSel_TrustedCall(Config);
    5088:	9801      	ldr	r0, [sp, #4]
    508a:	f000 f989 	bl	53a0 <Clock_Ip_ResetScgClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    508e:	bf00      	nop
    5090:	b003      	add	sp, #12
    5092:	f85d fb04 	ldr.w	pc, [sp], #4

00005096 <Clock_Ip_SetScgClkoutSel>:
static void Clock_Ip_SetScgClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    5096:	b500      	push	{lr}
    5098:	b083      	sub	sp, #12
    509a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    509c:	9b01      	ldr	r3, [sp, #4]
    509e:	2b00      	cmp	r3, #0
    50a0:	d002      	beq.n	50a8 <Clock_Ip_SetScgClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgClkoutSel_TrustedCall(Config);
    50a2:	9801      	ldr	r0, [sp, #4]
    50a4:	f000 f998 	bl	53d8 <Clock_Ip_SetScgClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    50a8:	bf00      	nop
    50aa:	b003      	add	sp, #12
    50ac:	f85d fb04 	ldr.w	pc, [sp], #4

000050b0 <Clock_Ip_ResetSimFtmoptSel>:
#endif

#ifdef CLOCK_IP_SIM_FTMOPT_SEL
static void Clock_Ip_ResetSimFtmoptSel(Clock_Ip_SelectorConfigType const *Config)
{
    50b0:	b500      	push	{lr}
    50b2:	b083      	sub	sp, #12
    50b4:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    50b6:	9b01      	ldr	r3, [sp, #4]
    50b8:	2b00      	cmp	r3, #0
    50ba:	d002      	beq.n	50c2 <Clock_Ip_ResetSimFtmoptSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimFtmoptSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimFtmoptSel_TrustedCall(Config);
    50bc:	9801      	ldr	r0, [sp, #4]
    50be:	f000 f9a9 	bl	5414 <Clock_Ip_ResetSimFtmoptSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    50c2:	bf00      	nop
    50c4:	b003      	add	sp, #12
    50c6:	f85d fb04 	ldr.w	pc, [sp], #4

000050ca <Clock_Ip_SetSimFtmoptSel>:
static void Clock_Ip_SetSimFtmoptSel(Clock_Ip_SelectorConfigType const *Config)
{
    50ca:	b500      	push	{lr}
    50cc:	b083      	sub	sp, #12
    50ce:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    50d0:	9b01      	ldr	r3, [sp, #4]
    50d2:	2b00      	cmp	r3, #0
    50d4:	d002      	beq.n	50dc <Clock_Ip_SetSimFtmoptSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimFtmoptSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimFtmoptSel_TrustedCall(Config);
    50d6:	9801      	ldr	r0, [sp, #4]
    50d8:	f000 f9e6 	bl	54a8 <Clock_Ip_SetSimFtmoptSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    50dc:	bf00      	nop
    50de:	b003      	add	sp, #12
    50e0:	f85d fb04 	ldr.w	pc, [sp], #4

000050e4 <Clock_Ip_ResetSimClkoutSel>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_SEL
static void Clock_Ip_ResetSimClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    50e4:	b500      	push	{lr}
    50e6:	b083      	sub	sp, #12
    50e8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    50ea:	9b01      	ldr	r3, [sp, #4]
    50ec:	2b00      	cmp	r3, #0
    50ee:	d002      	beq.n	50f6 <Clock_Ip_ResetSimClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimClkoutSel_TrustedCall(Config);
    50f0:	9801      	ldr	r0, [sp, #4]
    50f2:	f000 fa25 	bl	5540 <Clock_Ip_ResetSimClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    50f6:	bf00      	nop
    50f8:	b003      	add	sp, #12
    50fa:	f85d fb04 	ldr.w	pc, [sp], #4

000050fe <Clock_Ip_SetSimClkoutSel>:
static void Clock_Ip_SetSimClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    50fe:	b500      	push	{lr}
    5100:	b083      	sub	sp, #12
    5102:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5104:	9b01      	ldr	r3, [sp, #4]
    5106:	2b00      	cmp	r3, #0
    5108:	d002      	beq.n	5110 <Clock_Ip_SetSimClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimClkoutSel_TrustedCall(Config);
    510a:	9801      	ldr	r0, [sp, #4]
    510c:	f000 fa2a 	bl	5564 <Clock_Ip_SetSimClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    5110:	bf00      	nop
    5112:	b003      	add	sp, #12
    5114:	f85d fb04 	ldr.w	pc, [sp], #4

00005118 <Clock_Ip_ResetPccPcsSelect>:
#endif

#ifdef CLOCK_IP_PCC_PCS_SELECT
static void Clock_Ip_ResetPccPcsSelect(Clock_Ip_SelectorConfigType const *Config)
{
    5118:	b500      	push	{lr}
    511a:	b083      	sub	sp, #12
    511c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    511e:	9b01      	ldr	r3, [sp, #4]
    5120:	2b00      	cmp	r3, #0
    5122:	d002      	beq.n	512a <Clock_Ip_ResetPccPcsSelect+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetPccPcsSelect_TrustedCall,(Config));
      #else
        Clock_Ip_ResetPccPcsSelect_TrustedCall(Config);
    5124:	9801      	ldr	r0, [sp, #4]
    5126:	f000 fa3b 	bl	55a0 <Clock_Ip_ResetPccPcsSelect_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    512a:	bf00      	nop
    512c:	b003      	add	sp, #12
    512e:	f85d fb04 	ldr.w	pc, [sp], #4

00005132 <Clock_Ip_SetPccPcsSelect>:
static void Clock_Ip_SetPccPcsSelect(Clock_Ip_SelectorConfigType const *Config)
{
    5132:	b500      	push	{lr}
    5134:	b083      	sub	sp, #12
    5136:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5138:	9b01      	ldr	r3, [sp, #4]
    513a:	2b00      	cmp	r3, #0
    513c:	d002      	beq.n	5144 <Clock_Ip_SetPccPcsSelect+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetPccPcsSelect_TrustedCall,(Config));
      #else
        Clock_Ip_SetPccPcsSelect_TrustedCall(Config);
    513e:	9801      	ldr	r0, [sp, #4]
    5140:	f000 fa56 	bl	55f0 <Clock_Ip_SetPccPcsSelect_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    5144:	bf00      	nop
    5146:	b003      	add	sp, #12
    5148:	f85d fb04 	ldr.w	pc, [sp], #4

0000514c <Clock_Ip_ResetSimTraceSel>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_SEL
static void Clock_Ip_ResetSimTraceSel(Clock_Ip_SelectorConfigType const *Config)
{
    514c:	b500      	push	{lr}
    514e:	b083      	sub	sp, #12
    5150:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    5152:	9b01      	ldr	r3, [sp, #4]
    5154:	2b00      	cmp	r3, #0
    5156:	d002      	beq.n	515e <Clock_Ip_ResetSimTraceSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimTraceSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimTraceSel_TrustedCall(Config);
    5158:	9801      	ldr	r0, [sp, #4]
    515a:	f000 fa79 	bl	5650 <Clock_Ip_ResetSimTraceSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    515e:	bf00      	nop
    5160:	b003      	add	sp, #12
    5162:	f85d fb04 	ldr.w	pc, [sp], #4

00005166 <Clock_Ip_SetSimTraceSel>:
static void Clock_Ip_SetSimTraceSel(Clock_Ip_SelectorConfigType const *Config)
{
    5166:	b500      	push	{lr}
    5168:	b083      	sub	sp, #12
    516a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    516c:	9b01      	ldr	r3, [sp, #4]
    516e:	2b00      	cmp	r3, #0
    5170:	d002      	beq.n	5178 <Clock_Ip_SetSimTraceSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimTraceSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimTraceSel_TrustedCall(Config);
    5172:	9801      	ldr	r0, [sp, #4]
    5174:	f000 fa8a 	bl	568c <Clock_Ip_SetSimTraceSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    5178:	bf00      	nop
    517a:	b003      	add	sp, #12
    517c:	f85d fb04 	ldr.w	pc, [sp], #4

00005180 <Clock_Ip_ResetScgRunSel_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SCG_SCS_RUN_SEL
void Clock_Ip_ResetScgRunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5180:	b084      	sub	sp, #16
    5182:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5184:	4b0b      	ldr	r3, [pc, #44]	; (51b4 <Clock_Ip_ResetScgRunSel_TrustedCall+0x34>)
    5186:	795b      	ldrb	r3, [r3, #5]
    5188:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->RCCR;
    518a:	4b0b      	ldr	r3, [pc, #44]	; (51b8 <Clock_Ip_ResetScgRunSel_TrustedCall+0x38>)
    518c:	695b      	ldr	r3, [r3, #20]
    518e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    5190:	9b02      	ldr	r3, [sp, #8]
    5192:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    5196:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_RCCR_SCS(SelectorValue);
    5198:	9b03      	ldr	r3, [sp, #12]
    519a:	061b      	lsls	r3, r3, #24
    519c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    51a0:	9a02      	ldr	r2, [sp, #8]
    51a2:	4313      	orrs	r3, r2
    51a4:	9302      	str	r3, [sp, #8]
    IP_SCG->RCCR = RegValue;
    51a6:	4a04      	ldr	r2, [pc, #16]	; (51b8 <Clock_Ip_ResetScgRunSel_TrustedCall+0x38>)
    51a8:	9b02      	ldr	r3, [sp, #8]
    51aa:	6153      	str	r3, [r2, #20]
}
    51ac:	bf00      	nop
    51ae:	b004      	add	sp, #16
    51b0:	4770      	bx	lr
    51b2:	bf00      	nop
    51b4:	000197a0 	.word	0x000197a0
    51b8:	40064000 	.word	0x40064000

000051bc <Clock_Ip_SetScgRunSel_TrustedCall>:

void Clock_Ip_SetScgRunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    51bc:	b084      	sub	sp, #16
    51be:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    51c0:	9b01      	ldr	r3, [sp, #4]
    51c2:	685b      	ldr	r3, [r3, #4]
    51c4:	4a0b      	ldr	r2, [pc, #44]	; (51f4 <Clock_Ip_SetScgRunSel_TrustedCall+0x38>)
    51c6:	5cd3      	ldrb	r3, [r2, r3]
    51c8:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->RCCR;
    51ca:	4b0b      	ldr	r3, [pc, #44]	; (51f8 <Clock_Ip_SetScgRunSel_TrustedCall+0x3c>)
    51cc:	695b      	ldr	r3, [r3, #20]
    51ce:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    51d0:	9b02      	ldr	r3, [sp, #8]
    51d2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    51d6:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_RCCR_SCS(SelectorValue);
    51d8:	9b03      	ldr	r3, [sp, #12]
    51da:	061b      	lsls	r3, r3, #24
    51dc:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    51e0:	9a02      	ldr	r2, [sp, #8]
    51e2:	4313      	orrs	r3, r2
    51e4:	9302      	str	r3, [sp, #8]
    IP_SCG->RCCR = RegValue;
    51e6:	4a04      	ldr	r2, [pc, #16]	; (51f8 <Clock_Ip_SetScgRunSel_TrustedCall+0x3c>)
    51e8:	9b02      	ldr	r3, [sp, #8]
    51ea:	6153      	str	r3, [r2, #20]
}
    51ec:	bf00      	nop
    51ee:	b004      	add	sp, #16
    51f0:	4770      	bx	lr
    51f2:	bf00      	nop
    51f4:	000197a0 	.word	0x000197a0
    51f8:	40064000 	.word	0x40064000

000051fc <Clock_Ip_SetScgVlprSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_SCS_VLPR_SEL

void Clock_Ip_SetScgVlprSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    51fc:	b084      	sub	sp, #16
    51fe:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5200:	9b01      	ldr	r3, [sp, #4]
    5202:	685b      	ldr	r3, [r3, #4]
    5204:	4a0b      	ldr	r2, [pc, #44]	; (5234 <Clock_Ip_SetScgVlprSel_TrustedCall+0x38>)
    5206:	5cd3      	ldrb	r3, [r2, r3]
    5208:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->VCCR;
    520a:	4b0b      	ldr	r3, [pc, #44]	; (5238 <Clock_Ip_SetScgVlprSel_TrustedCall+0x3c>)
    520c:	699b      	ldr	r3, [r3, #24]
    520e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_VCCR_SCS_MASK;
    5210:	9b02      	ldr	r3, [sp, #8]
    5212:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    5216:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_VCCR_SCS(SelectorValue);
    5218:	9b03      	ldr	r3, [sp, #12]
    521a:	061b      	lsls	r3, r3, #24
    521c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    5220:	9a02      	ldr	r2, [sp, #8]
    5222:	4313      	orrs	r3, r2
    5224:	9302      	str	r3, [sp, #8]
    IP_SCG->VCCR = RegValue;
    5226:	4a04      	ldr	r2, [pc, #16]	; (5238 <Clock_Ip_SetScgVlprSel_TrustedCall+0x3c>)
    5228:	9b02      	ldr	r3, [sp, #8]
    522a:	6193      	str	r3, [r2, #24]
}
    522c:	bf00      	nop
    522e:	b004      	add	sp, #16
    5230:	4770      	bx	lr
    5232:	bf00      	nop
    5234:	000197a0 	.word	0x000197a0
    5238:	40064000 	.word	0x40064000

0000523c <Clock_Ip_ResetScgHsrunSel_TrustedCall>:

#endif

#ifdef CLOCK_IP_SCG_SCS_HSRUN_SEL
void Clock_Ip_ResetScgHsrunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    523c:	b084      	sub	sp, #16
    523e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5240:	4b0b      	ldr	r3, [pc, #44]	; (5270 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x34>)
    5242:	795b      	ldrb	r3, [r3, #5]
    5244:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->HCCR;
    5246:	4b0b      	ldr	r3, [pc, #44]	; (5274 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x38>)
    5248:	69db      	ldr	r3, [r3, #28]
    524a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_HCCR_SCS_MASK;
    524c:	9b02      	ldr	r3, [sp, #8]
    524e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    5252:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_HCCR_SCS(SelectorValue);
    5254:	9b03      	ldr	r3, [sp, #12]
    5256:	061b      	lsls	r3, r3, #24
    5258:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    525c:	9a02      	ldr	r2, [sp, #8]
    525e:	4313      	orrs	r3, r2
    5260:	9302      	str	r3, [sp, #8]
    IP_SCG->HCCR = RegValue;
    5262:	4a04      	ldr	r2, [pc, #16]	; (5274 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x38>)
    5264:	9b02      	ldr	r3, [sp, #8]
    5266:	61d3      	str	r3, [r2, #28]
}
    5268:	bf00      	nop
    526a:	b004      	add	sp, #16
    526c:	4770      	bx	lr
    526e:	bf00      	nop
    5270:	000197a0 	.word	0x000197a0
    5274:	40064000 	.word	0x40064000

00005278 <Clock_Ip_SetScgHsrunSel_TrustedCall>:
void Clock_Ip_SetScgHsrunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5278:	b084      	sub	sp, #16
    527a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    527c:	9b01      	ldr	r3, [sp, #4]
    527e:	685b      	ldr	r3, [r3, #4]
    5280:	4a0b      	ldr	r2, [pc, #44]	; (52b0 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x38>)
    5282:	5cd3      	ldrb	r3, [r2, r3]
    5284:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->HCCR;
    5286:	4b0b      	ldr	r3, [pc, #44]	; (52b4 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x3c>)
    5288:	69db      	ldr	r3, [r3, #28]
    528a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_HCCR_SCS_MASK;
    528c:	9b02      	ldr	r3, [sp, #8]
    528e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    5292:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_HCCR_SCS(SelectorValue);
    5294:	9b03      	ldr	r3, [sp, #12]
    5296:	061b      	lsls	r3, r3, #24
    5298:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    529c:	9a02      	ldr	r2, [sp, #8]
    529e:	4313      	orrs	r3, r2
    52a0:	9302      	str	r3, [sp, #8]
    IP_SCG->HCCR = RegValue;
    52a2:	4a04      	ldr	r2, [pc, #16]	; (52b4 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x3c>)
    52a4:	9b02      	ldr	r3, [sp, #8]
    52a6:	61d3      	str	r3, [r2, #28]
}
    52a8:	bf00      	nop
    52aa:	b004      	add	sp, #16
    52ac:	4770      	bx	lr
    52ae:	bf00      	nop
    52b0:	000197a0 	.word	0x000197a0
    52b4:	40064000 	.word	0x40064000

000052b8 <Clock_Ip_ResetSimRtcSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_RTC_SEL
void Clock_Ip_ResetSimRtcSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    52b8:	b084      	sub	sp, #16
    52ba:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[SOSCDIV1_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    52bc:	4b0a      	ldr	r3, [pc, #40]	; (52e8 <Clock_Ip_ResetSimRtcSel_TrustedCall+0x30>)
    52be:	7b9b      	ldrb	r3, [r3, #14]
    52c0:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    52c2:	4b0a      	ldr	r3, [pc, #40]	; (52ec <Clock_Ip_ResetSimRtcSel_TrustedCall+0x34>)
    52c4:	691b      	ldr	r3, [r3, #16]
    52c6:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_RTCCLKSEL_MASK;
    52c8:	9b02      	ldr	r3, [sp, #8]
    52ca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    52ce:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    52d0:	9b03      	ldr	r3, [sp, #12]
    52d2:	011b      	lsls	r3, r3, #4
    52d4:	9a02      	ldr	r2, [sp, #8]
    52d6:	4313      	orrs	r3, r2
    52d8:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    52da:	4a04      	ldr	r2, [pc, #16]	; (52ec <Clock_Ip_ResetSimRtcSel_TrustedCall+0x34>)
    52dc:	9b02      	ldr	r3, [sp, #8]
    52de:	6113      	str	r3, [r2, #16]
}
    52e0:	bf00      	nop
    52e2:	b004      	add	sp, #16
    52e4:	4770      	bx	lr
    52e6:	bf00      	nop
    52e8:	00019748 	.word	0x00019748
    52ec:	40048000 	.word	0x40048000

000052f0 <Clock_Ip_SetSimRtcSel_TrustedCall>:

void Clock_Ip_SetSimRtcSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    52f0:	b084      	sub	sp, #16
    52f2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    52f4:	9b01      	ldr	r3, [sp, #4]
    52f6:	685b      	ldr	r3, [r3, #4]
    52f8:	4a0a      	ldr	r2, [pc, #40]	; (5324 <Clock_Ip_SetSimRtcSel_TrustedCall+0x34>)
    52fa:	5cd3      	ldrb	r3, [r2, r3]
    52fc:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->LPOCLKS;
    52fe:	4b0a      	ldr	r3, [pc, #40]	; (5328 <Clock_Ip_SetSimRtcSel_TrustedCall+0x38>)
    5300:	691b      	ldr	r3, [r3, #16]
    5302:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_RTCCLKSEL_MASK;
    5304:	9b02      	ldr	r3, [sp, #8]
    5306:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    530a:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    530c:	9b03      	ldr	r3, [sp, #12]
    530e:	011b      	lsls	r3, r3, #4
    5310:	9a02      	ldr	r2, [sp, #8]
    5312:	4313      	orrs	r3, r2
    5314:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    5316:	4a04      	ldr	r2, [pc, #16]	; (5328 <Clock_Ip_SetSimRtcSel_TrustedCall+0x38>)
    5318:	9b02      	ldr	r3, [sp, #8]
    531a:	6113      	str	r3, [r2, #16]
}
    531c:	bf00      	nop
    531e:	b004      	add	sp, #16
    5320:	4770      	bx	lr
    5322:	bf00      	nop
    5324:	00019748 	.word	0x00019748
    5328:	40048000 	.word	0x40048000

0000532c <Clock_Ip_ResetSimLpoSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_LPO_SEL
void Clock_Ip_ResetSimLpoSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    532c:	b084      	sub	sp, #16
    532e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntrySIMHardwareValue[LPO_128K_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5330:	4b0a      	ldr	r3, [pc, #40]	; (535c <Clock_Ip_ResetSimLpoSel_TrustedCall+0x30>)
    5332:	785b      	ldrb	r3, [r3, #1]
    5334:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    5336:	4b0a      	ldr	r3, [pc, #40]	; (5360 <Clock_Ip_ResetSimLpoSel_TrustedCall+0x34>)
    5338:	691b      	ldr	r3, [r3, #16]
    533a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_LPOCLKSEL_MASK;
    533c:	9b02      	ldr	r3, [sp, #8]
    533e:	f023 030c 	bic.w	r3, r3, #12
    5342:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    5344:	9b03      	ldr	r3, [sp, #12]
    5346:	009b      	lsls	r3, r3, #2
    5348:	9a02      	ldr	r2, [sp, #8]
    534a:	4313      	orrs	r3, r2
    534c:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    534e:	4a04      	ldr	r2, [pc, #16]	; (5360 <Clock_Ip_ResetSimLpoSel_TrustedCall+0x34>)
    5350:	9b02      	ldr	r3, [sp, #8]
    5352:	6113      	str	r3, [r2, #16]
}
    5354:	bf00      	nop
    5356:	b004      	add	sp, #16
    5358:	4770      	bx	lr
    535a:	bf00      	nop
    535c:	00019800 	.word	0x00019800
    5360:	40048000 	.word	0x40048000

00005364 <Clock_Ip_SetSimLpoSel_TrustedCall>:
void Clock_Ip_SetSimLpoSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5364:	b084      	sub	sp, #16
    5366:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* LPO_CLK selector mapped to Clock_Ip_au8SelectorEntrySIMHardwareValue */
    uint32 SelectorValue = Clock_Ip_au8SelectorEntrySIMHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5368:	9b01      	ldr	r3, [sp, #4]
    536a:	685b      	ldr	r3, [r3, #4]
    536c:	4a0a      	ldr	r2, [pc, #40]	; (5398 <Clock_Ip_SetSimLpoSel_TrustedCall+0x34>)
    536e:	5cd3      	ldrb	r3, [r2, r3]
    5370:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    5372:	4b0a      	ldr	r3, [pc, #40]	; (539c <Clock_Ip_SetSimLpoSel_TrustedCall+0x38>)
    5374:	691b      	ldr	r3, [r3, #16]
    5376:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_LPOCLKSEL_MASK;
    5378:	9b02      	ldr	r3, [sp, #8]
    537a:	f023 030c 	bic.w	r3, r3, #12
    537e:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    5380:	9b03      	ldr	r3, [sp, #12]
    5382:	009b      	lsls	r3, r3, #2
    5384:	9a02      	ldr	r2, [sp, #8]
    5386:	4313      	orrs	r3, r2
    5388:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    538a:	4a04      	ldr	r2, [pc, #16]	; (539c <Clock_Ip_SetSimLpoSel_TrustedCall+0x38>)
    538c:	9b02      	ldr	r3, [sp, #8]
    538e:	6113      	str	r3, [r2, #16]
}
    5390:	bf00      	nop
    5392:	b004      	add	sp, #16
    5394:	4770      	bx	lr
    5396:	bf00      	nop
    5398:	00019800 	.word	0x00019800
    539c:	40048000 	.word	0x40048000

000053a0 <Clock_Ip_ResetScgClkoutSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_CLKOUT_SEL
void Clock_Ip_ResetScgClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    53a0:	b084      	sub	sp, #16
    53a2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* LPO_CLK selector mapped to Clock_Ip_au8SelectorEntryScsHardwareValue */
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    53a4:	4b0a      	ldr	r3, [pc, #40]	; (53d0 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x30>)
    53a6:	795b      	ldrb	r3, [r3, #5]
    53a8:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->CLKOUTCNFG;
    53aa:	4b0a      	ldr	r3, [pc, #40]	; (53d4 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x34>)
    53ac:	6a1b      	ldr	r3, [r3, #32]
    53ae:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_CLKOUTCNFG_CLKOUTSEL_MASK;
    53b0:	9b02      	ldr	r3, [sp, #8]
    53b2:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    53b6:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT);
    53b8:	9b03      	ldr	r3, [sp, #12]
    53ba:	061b      	lsls	r3, r3, #24
    53bc:	9a02      	ldr	r2, [sp, #8]
    53be:	4313      	orrs	r3, r2
    53c0:	9302      	str	r3, [sp, #8]
    IP_SCG->CLKOUTCNFG = RegValue;
    53c2:	4a04      	ldr	r2, [pc, #16]	; (53d4 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x34>)
    53c4:	9b02      	ldr	r3, [sp, #8]
    53c6:	6213      	str	r3, [r2, #32]
}
    53c8:	bf00      	nop
    53ca:	b004      	add	sp, #16
    53cc:	4770      	bx	lr
    53ce:	bf00      	nop
    53d0:	000197a0 	.word	0x000197a0
    53d4:	40064000 	.word	0x40064000

000053d8 <Clock_Ip_SetScgClkoutSel_TrustedCall>:
void Clock_Ip_SetScgClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    53d8:	b084      	sub	sp, #16
    53da:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    53dc:	9b01      	ldr	r3, [sp, #4]
    53de:	685b      	ldr	r3, [r3, #4]
    53e0:	4a0a      	ldr	r2, [pc, #40]	; (540c <Clock_Ip_SetScgClkoutSel_TrustedCall+0x34>)
    53e2:	5cd3      	ldrb	r3, [r2, r3]
    53e4:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->CLKOUTCNFG;
    53e6:	4b0a      	ldr	r3, [pc, #40]	; (5410 <Clock_Ip_SetScgClkoutSel_TrustedCall+0x38>)
    53e8:	6a1b      	ldr	r3, [r3, #32]
    53ea:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_CLKOUTCNFG_CLKOUTSEL_MASK;
    53ec:	9b02      	ldr	r3, [sp, #8]
    53ee:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    53f2:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT);
    53f4:	9b03      	ldr	r3, [sp, #12]
    53f6:	061b      	lsls	r3, r3, #24
    53f8:	9a02      	ldr	r2, [sp, #8]
    53fa:	4313      	orrs	r3, r2
    53fc:	9302      	str	r3, [sp, #8]
    IP_SCG->CLKOUTCNFG = RegValue;
    53fe:	4a04      	ldr	r2, [pc, #16]	; (5410 <Clock_Ip_SetScgClkoutSel_TrustedCall+0x38>)
    5400:	9b02      	ldr	r3, [sp, #8]
    5402:	6213      	str	r3, [r2, #32]
}
    5404:	bf00      	nop
    5406:	b004      	add	sp, #16
    5408:	4770      	bx	lr
    540a:	bf00      	nop
    540c:	000197a0 	.word	0x000197a0
    5410:	40064000 	.word	0x40064000

00005414 <Clock_Ip_ResetSimFtmoptSel_TrustedCall>:
#define SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(x)  (24U + ((x) << 1U))
#define SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(x)   ((uint32)3U << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(x))
#define SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(x)  (16U + (((x) - 4U) << 1U))
#define SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(x)   ((uint32)3U << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(x))
void Clock_Ip_ResetSimFtmoptSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5414:	b086      	sub	sp, #24
    5416:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5418:	4b20      	ldr	r3, [pc, #128]	; (549c <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x88>)
    541a:	795b      	ldrb	r3, [r3, #5]
    541c:	9304      	str	r3, [sp, #16]
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    541e:	9b01      	ldr	r3, [sp, #4]
    5420:	681a      	ldr	r2, [r3, #0]
    5422:	491f      	ldr	r1, [pc, #124]	; (54a0 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x8c>)
    5424:	4613      	mov	r3, r2
    5426:	00db      	lsls	r3, r3, #3
    5428:	4413      	add	r3, r2
    542a:	440b      	add	r3, r1
    542c:	781b      	ldrb	r3, [r3, #0]
    542e:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->FTMOPT0;
    5430:	4b1c      	ldr	r3, [pc, #112]	; (54a4 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x90>)
    5432:	68db      	ldr	r3, [r3, #12]
    5434:	9305      	str	r3, [sp, #20]
    if(Instance < 4U)
    5436:	9b03      	ldr	r3, [sp, #12]
    5438:	2b03      	cmp	r3, #3
    543a:	d813      	bhi.n	5464 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x50>
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(Instance));
    543c:	9b03      	ldr	r3, [sp, #12]
    543e:	005b      	lsls	r3, r3, #1
    5440:	3318      	adds	r3, #24
    5442:	2203      	movs	r2, #3
    5444:	fa02 f303 	lsl.w	r3, r2, r3
    5448:	43db      	mvns	r3, r3
    544a:	9a05      	ldr	r2, [sp, #20]
    544c:	4013      	ands	r3, r2
    544e:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(Instance));
    5450:	9b03      	ldr	r3, [sp, #12]
    5452:	005b      	lsls	r3, r3, #1
    5454:	3318      	adds	r3, #24
    5456:	9a04      	ldr	r2, [sp, #16]
    5458:	fa02 f303 	lsl.w	r3, r2, r3
    545c:	9a05      	ldr	r2, [sp, #20]
    545e:	4313      	orrs	r3, r2
    5460:	9305      	str	r3, [sp, #20]
    5462:	e014      	b.n	548e <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x7a>
    }
    else
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(Instance));
    5464:	9b03      	ldr	r3, [sp, #12]
    5466:	3b04      	subs	r3, #4
    5468:	005b      	lsls	r3, r3, #1
    546a:	3310      	adds	r3, #16
    546c:	2203      	movs	r2, #3
    546e:	fa02 f303 	lsl.w	r3, r2, r3
    5472:	43db      	mvns	r3, r3
    5474:	9a05      	ldr	r2, [sp, #20]
    5476:	4013      	ands	r3, r2
    5478:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(Instance));
    547a:	9b03      	ldr	r3, [sp, #12]
    547c:	3b04      	subs	r3, #4
    547e:	005b      	lsls	r3, r3, #1
    5480:	3310      	adds	r3, #16
    5482:	9a04      	ldr	r2, [sp, #16]
    5484:	fa02 f303 	lsl.w	r3, r2, r3
    5488:	9a05      	ldr	r2, [sp, #20]
    548a:	4313      	orrs	r3, r2
    548c:	9305      	str	r3, [sp, #20]
    }

    IP_SIM->FTMOPT0 = RegValue;
    548e:	4a05      	ldr	r2, [pc, #20]	; (54a4 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x90>)
    5490:	9b05      	ldr	r3, [sp, #20]
    5492:	60d3      	str	r3, [r2, #12]
}
    5494:	bf00      	nop
    5496:	b006      	add	sp, #24
    5498:	4770      	bx	lr
    549a:	bf00      	nop
    549c:	00019748 	.word	0x00019748
    54a0:	00019438 	.word	0x00019438
    54a4:	40048000 	.word	0x40048000

000054a8 <Clock_Ip_SetSimFtmoptSel_TrustedCall>:
void Clock_Ip_SetSimFtmoptSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    54a8:	b086      	sub	sp, #24
    54aa:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    54ac:	9b01      	ldr	r3, [sp, #4]
    54ae:	685b      	ldr	r3, [r3, #4]
    54b0:	4a20      	ldr	r2, [pc, #128]	; (5534 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x8c>)
    54b2:	5cd3      	ldrb	r3, [r2, r3]
    54b4:	9304      	str	r3, [sp, #16]
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    54b6:	9b01      	ldr	r3, [sp, #4]
    54b8:	681a      	ldr	r2, [r3, #0]
    54ba:	491f      	ldr	r1, [pc, #124]	; (5538 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x90>)
    54bc:	4613      	mov	r3, r2
    54be:	00db      	lsls	r3, r3, #3
    54c0:	4413      	add	r3, r2
    54c2:	440b      	add	r3, r1
    54c4:	781b      	ldrb	r3, [r3, #0]
    54c6:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->FTMOPT0;
    54c8:	4b1c      	ldr	r3, [pc, #112]	; (553c <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x94>)
    54ca:	68db      	ldr	r3, [r3, #12]
    54cc:	9305      	str	r3, [sp, #20]
    if(Instance < 4U)
    54ce:	9b03      	ldr	r3, [sp, #12]
    54d0:	2b03      	cmp	r3, #3
    54d2:	d813      	bhi.n	54fc <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x54>
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(Instance));
    54d4:	9b03      	ldr	r3, [sp, #12]
    54d6:	005b      	lsls	r3, r3, #1
    54d8:	3318      	adds	r3, #24
    54da:	2203      	movs	r2, #3
    54dc:	fa02 f303 	lsl.w	r3, r2, r3
    54e0:	43db      	mvns	r3, r3
    54e2:	9a05      	ldr	r2, [sp, #20]
    54e4:	4013      	ands	r3, r2
    54e6:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(Instance));
    54e8:	9b03      	ldr	r3, [sp, #12]
    54ea:	005b      	lsls	r3, r3, #1
    54ec:	3318      	adds	r3, #24
    54ee:	9a04      	ldr	r2, [sp, #16]
    54f0:	fa02 f303 	lsl.w	r3, r2, r3
    54f4:	9a05      	ldr	r2, [sp, #20]
    54f6:	4313      	orrs	r3, r2
    54f8:	9305      	str	r3, [sp, #20]
    54fa:	e014      	b.n	5526 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x7e>
    }
    else
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(Instance));
    54fc:	9b03      	ldr	r3, [sp, #12]
    54fe:	3b04      	subs	r3, #4
    5500:	005b      	lsls	r3, r3, #1
    5502:	3310      	adds	r3, #16
    5504:	2203      	movs	r2, #3
    5506:	fa02 f303 	lsl.w	r3, r2, r3
    550a:	43db      	mvns	r3, r3
    550c:	9a05      	ldr	r2, [sp, #20]
    550e:	4013      	ands	r3, r2
    5510:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(Instance));
    5512:	9b03      	ldr	r3, [sp, #12]
    5514:	3b04      	subs	r3, #4
    5516:	005b      	lsls	r3, r3, #1
    5518:	3310      	adds	r3, #16
    551a:	9a04      	ldr	r2, [sp, #16]
    551c:	fa02 f303 	lsl.w	r3, r2, r3
    5520:	9a05      	ldr	r2, [sp, #20]
    5522:	4313      	orrs	r3, r2
    5524:	9305      	str	r3, [sp, #20]
    }

    IP_SIM->FTMOPT0 = RegValue;
    5526:	4a05      	ldr	r2, [pc, #20]	; (553c <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x94>)
    5528:	9b05      	ldr	r3, [sp, #20]
    552a:	60d3      	str	r3, [r2, #12]
}
    552c:	bf00      	nop
    552e:	b006      	add	sp, #24
    5530:	4770      	bx	lr
    5532:	bf00      	nop
    5534:	00019748 	.word	0x00019748
    5538:	00019438 	.word	0x00019438
    553c:	40048000 	.word	0x40048000

00005540 <Clock_Ip_ResetSimClkoutSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_SEL
/* Clear CLKOUTSEL and CLKOUTEN bit field in SIM_CHIPCTL register  */
void Clock_Ip_ResetSimClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5540:	b084      	sub	sp, #16
    5542:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    (void)Config;

    RegValue = IP_SIM->CHIPCTL;
    5544:	4b06      	ldr	r3, [pc, #24]	; (5560 <Clock_Ip_ResetSimClkoutSel_TrustedCall+0x20>)
    5546:	685b      	ldr	r3, [r3, #4]
    5548:	9303      	str	r3, [sp, #12]
    RegValue &= ~(SIM_CHIPCTL_CLKOUTSEL_MASK | SIM_CHIPCTL_CLKOUTEN_MASK);
    554a:	9b03      	ldr	r3, [sp, #12]
    554c:	f423 630f 	bic.w	r3, r3, #2288	; 0x8f0
    5550:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    5552:	4a03      	ldr	r2, [pc, #12]	; (5560 <Clock_Ip_ResetSimClkoutSel_TrustedCall+0x20>)
    5554:	9b03      	ldr	r3, [sp, #12]
    5556:	6053      	str	r3, [r2, #4]
}
    5558:	bf00      	nop
    555a:	b004      	add	sp, #16
    555c:	4770      	bx	lr
    555e:	bf00      	nop
    5560:	40048000 	.word	0x40048000

00005564 <Clock_Ip_SetSimClkoutSel_TrustedCall>:
void Clock_Ip_SetSimClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5564:	b084      	sub	sp, #16
    5566:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5568:	9b01      	ldr	r3, [sp, #4]
    556a:	685b      	ldr	r3, [r3, #4]
    556c:	4a0a      	ldr	r2, [pc, #40]	; (5598 <Clock_Ip_SetSimClkoutSel_TrustedCall+0x34>)
    556e:	5cd3      	ldrb	r3, [r2, r3]
    5570:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->CHIPCTL;
    5572:	4b0a      	ldr	r3, [pc, #40]	; (559c <Clock_Ip_SetSimClkoutSel_TrustedCall+0x38>)
    5574:	685b      	ldr	r3, [r3, #4]
    5576:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_CHIPCTL_CLKOUTSEL_MASK;
    5578:	9b02      	ldr	r3, [sp, #8]
    557a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    557e:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_CHIPCTL_CLKOUTSEL_SHIFT);
    5580:	9b03      	ldr	r3, [sp, #12]
    5582:	011b      	lsls	r3, r3, #4
    5584:	9a02      	ldr	r2, [sp, #8]
    5586:	4313      	orrs	r3, r2
    5588:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = RegValue;
    558a:	4a04      	ldr	r2, [pc, #16]	; (559c <Clock_Ip_SetSimClkoutSel_TrustedCall+0x38>)
    558c:	9b02      	ldr	r3, [sp, #8]
    558e:	6053      	str	r3, [r2, #4]
}
    5590:	bf00      	nop
    5592:	b004      	add	sp, #16
    5594:	4770      	bx	lr
    5596:	bf00      	nop
    5598:	00019748 	.word	0x00019748
    559c:	40048000 	.word	0x40048000

000055a0 <Clock_Ip_ResetPccPcsSelect_TrustedCall>:
#ifdef CLOCK_IP_PCC_PCS_SELECT
/**
* @brief            This function will reset writable bit fields of PCC register
*/
void Clock_Ip_ResetPccPcsSelect_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    55a0:	b084      	sub	sp, #16
    55a2:	9001      	str	r0, [sp, #4]
    uint32 PccIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_SELECTOR_INDEX];
    55a4:	9b01      	ldr	r3, [sp, #4]
    55a6:	681a      	ldr	r2, [r3, #0]
    55a8:	490f      	ldr	r1, [pc, #60]	; (55e8 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x48>)
    55aa:	4613      	mov	r3, r2
    55ac:	00db      	lsls	r3, r3, #3
    55ae:	4413      	add	r3, r2
    55b0:	440b      	add	r3, r1
    55b2:	3304      	adds	r3, #4
    55b4:	781b      	ldrb	r3, [r3, #0]
    55b6:	9303      	str	r3, [sp, #12]

    /* Disable CGC before set PCS */
    IP_PCC->PCCn[PccIndex] &= ~(PCC_PCCn_CGC_MASK);
    55b8:	4a0c      	ldr	r2, [pc, #48]	; (55ec <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    55ba:	9b03      	ldr	r3, [sp, #12]
    55bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    55c0:	490a      	ldr	r1, [pc, #40]	; (55ec <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    55c2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
    55c6:	9b03      	ldr	r3, [sp, #12]
    55c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    IP_PCC->PCCn[PccIndex] &= ~(PCC_PCCn_PCS_MASK);
    55cc:	4a07      	ldr	r2, [pc, #28]	; (55ec <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    55ce:	9b03      	ldr	r3, [sp, #12]
    55d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    55d4:	4905      	ldr	r1, [pc, #20]	; (55ec <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    55d6:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
    55da:	9b03      	ldr	r3, [sp, #12]
    55dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    55e0:	bf00      	nop
    55e2:	b004      	add	sp, #16
    55e4:	4770      	bx	lr
    55e6:	bf00      	nop
    55e8:	00019438 	.word	0x00019438
    55ec:	40065000 	.word	0x40065000

000055f0 <Clock_Ip_SetPccPcsSelect_TrustedCall>:
void Clock_Ip_SetPccPcsSelect_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    55f0:	b086      	sub	sp, #24
    55f2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 PccIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_SELECTOR_INDEX];
    55f4:	9b01      	ldr	r3, [sp, #4]
    55f6:	681a      	ldr	r2, [r3, #0]
    55f8:	4912      	ldr	r1, [pc, #72]	; (5644 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x54>)
    55fa:	4613      	mov	r3, r2
    55fc:	00db      	lsls	r3, r3, #3
    55fe:	4413      	add	r3, r2
    5600:	440b      	add	r3, r1
    5602:	3304      	adds	r3, #4
    5604:	781b      	ldrb	r3, [r3, #0]
    5606:	9305      	str	r3, [sp, #20]
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryPcsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5608:	9b01      	ldr	r3, [sp, #4]
    560a:	685b      	ldr	r3, [r3, #4]
    560c:	4a0e      	ldr	r2, [pc, #56]	; (5648 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x58>)
    560e:	5cd3      	ldrb	r3, [r2, r3]
    5610:	9304      	str	r3, [sp, #16]

    RegValue = IP_PCC->PCCn[PccIndex];
    5612:	4a0e      	ldr	r2, [pc, #56]	; (564c <Clock_Ip_SetPccPcsSelect_TrustedCall+0x5c>)
    5614:	9b05      	ldr	r3, [sp, #20]
    5616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    561a:	9303      	str	r3, [sp, #12]
    RegValue &= ~PCC_PCCn_PCS_MASK;
    561c:	9b03      	ldr	r3, [sp, #12]
    561e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
    5622:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_PCS(SelectorValue);
    5624:	9b04      	ldr	r3, [sp, #16]
    5626:	061b      	lsls	r3, r3, #24
    5628:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    562c:	9a03      	ldr	r2, [sp, #12]
    562e:	4313      	orrs	r3, r2
    5630:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[PccIndex] = RegValue;
    5632:	4906      	ldr	r1, [pc, #24]	; (564c <Clock_Ip_SetPccPcsSelect_TrustedCall+0x5c>)
    5634:	9b05      	ldr	r3, [sp, #20]
    5636:	9a03      	ldr	r2, [sp, #12]
    5638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    563c:	bf00      	nop
    563e:	b006      	add	sp, #24
    5640:	4770      	bx	lr
    5642:	bf00      	nop
    5644:	00019438 	.word	0x00019438
    5648:	000197d0 	.word	0x000197d0
    564c:	40065000 	.word	0x40065000

00005650 <Clock_Ip_ResetSimTraceSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_SEL
void Clock_Ip_ResetSimTraceSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    5650:	b084      	sub	sp, #16
    5652:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* TRACE_CLK selector mapped to Clock_Ip_au16SelectorEntryHardwareValue */
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[CORE_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5654:	4b0b      	ldr	r3, [pc, #44]	; (5684 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x34>)
    5656:	7f1b      	ldrb	r3, [r3, #28]
    5658:	9303      	str	r3, [sp, #12]

    (void) Config;
    RegValue = (uint32)IP_SIM->CHIPCTL;
    565a:	4b0b      	ldr	r3, [pc, #44]	; (5688 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x38>)
    565c:	685b      	ldr	r3, [r3, #4]
    565e:	9302      	str	r3, [sp, #8]
    RegValue &= (~((uint32)SIM_CHIPCTL_TRACECLK_SEL_MASK));
    5660:	9b02      	ldr	r3, [sp, #8]
    5662:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    5666:	9302      	str	r3, [sp, #8]
    RegValue |= SIM_CHIPCTL_TRACECLK_SEL(SelectorValue);
    5668:	9b03      	ldr	r3, [sp, #12]
    566a:	031b      	lsls	r3, r3, #12
    566c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    5670:	9a02      	ldr	r2, [sp, #8]
    5672:	4313      	orrs	r3, r2
    5674:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = (uint32)RegValue;
    5676:	4a04      	ldr	r2, [pc, #16]	; (5688 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x38>)
    5678:	9b02      	ldr	r3, [sp, #8]
    567a:	6053      	str	r3, [r2, #4]
}
    567c:	bf00      	nop
    567e:	b004      	add	sp, #16
    5680:	4770      	bx	lr
    5682:	bf00      	nop
    5684:	00019748 	.word	0x00019748
    5688:	40048000 	.word	0x40048000

0000568c <Clock_Ip_SetSimTraceSel_TrustedCall>:
void Clock_Ip_SetSimTraceSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    568c:	b084      	sub	sp, #16
    568e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* TRACE_CLK selector mapped to Clock_Ip_au16SelectorEntryHardwareValue */
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    5690:	9b01      	ldr	r3, [sp, #4]
    5692:	685b      	ldr	r3, [r3, #4]
    5694:	4a0b      	ldr	r2, [pc, #44]	; (56c4 <Clock_Ip_SetSimTraceSel_TrustedCall+0x38>)
    5696:	5cd3      	ldrb	r3, [r2, r3]
    5698:	9303      	str	r3, [sp, #12]

    RegValue = (uint32)IP_SIM->CHIPCTL;
    569a:	4b0b      	ldr	r3, [pc, #44]	; (56c8 <Clock_Ip_SetSimTraceSel_TrustedCall+0x3c>)
    569c:	685b      	ldr	r3, [r3, #4]
    569e:	9302      	str	r3, [sp, #8]
    RegValue &= (~((uint32)SIM_CHIPCTL_TRACECLK_SEL_MASK));
    56a0:	9b02      	ldr	r3, [sp, #8]
    56a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    56a6:	9302      	str	r3, [sp, #8]
    RegValue |= SIM_CHIPCTL_TRACECLK_SEL(SelectorValue);
    56a8:	9b03      	ldr	r3, [sp, #12]
    56aa:	031b      	lsls	r3, r3, #12
    56ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    56b0:	9a02      	ldr	r2, [sp, #8]
    56b2:	4313      	orrs	r3, r2
    56b4:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = (uint32)RegValue;
    56b6:	4a04      	ldr	r2, [pc, #16]	; (56c8 <Clock_Ip_SetSimTraceSel_TrustedCall+0x3c>)
    56b8:	9b02      	ldr	r3, [sp, #8]
    56ba:	6053      	str	r3, [r2, #4]
}
    56bc:	bf00      	nop
    56be:	b004      	add	sp, #16
    56c0:	4770      	bx	lr
    56c2:	bf00      	nop
    56c4:	00019748 	.word	0x00019748
    56c8:	40048000 	.word	0x40048000

000056cc <DisableSafeClock>:

#define MCU_START_SEC_CODE
#include "Mcu_MemMap.h"

static void DisableSafeClock(Clock_Ip_ClockConfigType const * Config)
{
    56cc:	b500      	push	{lr}
    56ce:	b085      	sub	sp, #20
    56d0:	9001      	str	r0, [sp, #4]
    uint32 Index;
    boolean FircConfigFound = FALSE;
    56d2:	2300      	movs	r3, #0
    56d4:	f88d 300b 	strb.w	r3, [sp, #11]

    if (Config != NULL_PTR)
    56d8:	9b01      	ldr	r3, [sp, #4]
    56da:	2b00      	cmp	r3, #0
    56dc:	d037      	beq.n	574e <DisableSafeClock+0x82>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    56de:	2300      	movs	r3, #0
    56e0:	9303      	str	r3, [sp, #12]
    56e2:	e02b      	b.n	573c <DisableSafeClock+0x70>
        {
            if (Clock_Ip_apConfig->Ircoscs[Index].Name == FIRC_CLK)
    56e4:	4b29      	ldr	r3, [pc, #164]	; (578c <DisableSafeClock+0xc0>)
    56e6:	6819      	ldr	r1, [r3, #0]
    56e8:	9a03      	ldr	r2, [sp, #12]
    56ea:	4613      	mov	r3, r2
    56ec:	005b      	lsls	r3, r3, #1
    56ee:	4413      	add	r3, r2
    56f0:	009b      	lsls	r3, r3, #2
    56f2:	440b      	add	r3, r1
    56f4:	3314      	adds	r3, #20
    56f6:	681b      	ldr	r3, [r3, #0]
    56f8:	2b05      	cmp	r3, #5
    56fa:	d11c      	bne.n	5736 <DisableSafeClock+0x6a>
            {
                FircConfigFound = TRUE;
    56fc:	2301      	movs	r3, #1
    56fe:	f88d 300b 	strb.w	r3, [sp, #11]
                if (Clock_Ip_apConfig->Ircoscs[Index].Enable == FALSE)
    5702:	4b22      	ldr	r3, [pc, #136]	; (578c <DisableSafeClock+0xc0>)
    5704:	6819      	ldr	r1, [r3, #0]
    5706:	9a03      	ldr	r2, [sp, #12]
    5708:	4613      	mov	r3, r2
    570a:	005b      	lsls	r3, r3, #1
    570c:	4413      	add	r3, r2
    570e:	009b      	lsls	r3, r3, #2
    5710:	440b      	add	r3, r1
    5712:	3318      	adds	r3, #24
    5714:	881b      	ldrh	r3, [r3, #0]
    5716:	2b00      	cmp	r3, #0
    5718:	d118      	bne.n	574c <DisableSafeClock+0x80>
                {
                    /* Disable FIRC according to configuration */
                    Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]].Disable(FIRC_CLK);
    571a:	4b1d      	ldr	r3, [pc, #116]	; (5790 <DisableSafeClock+0xc4>)
    571c:	791b      	ldrb	r3, [r3, #4]
    571e:	4619      	mov	r1, r3
    5720:	4a1c      	ldr	r2, [pc, #112]	; (5794 <DisableSafeClock+0xc8>)
    5722:	460b      	mov	r3, r1
    5724:	005b      	lsls	r3, r3, #1
    5726:	440b      	add	r3, r1
    5728:	009b      	lsls	r3, r3, #2
    572a:	4413      	add	r3, r2
    572c:	3308      	adds	r3, #8
    572e:	681b      	ldr	r3, [r3, #0]
    5730:	2005      	movs	r0, #5
    5732:	4798      	blx	r3
                }
                break;
    5734:	e00a      	b.n	574c <DisableSafeClock+0x80>
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    5736:	9b03      	ldr	r3, [sp, #12]
    5738:	3301      	adds	r3, #1
    573a:	9303      	str	r3, [sp, #12]
    573c:	4b13      	ldr	r3, [pc, #76]	; (578c <DisableSafeClock+0xc0>)
    573e:	681b      	ldr	r3, [r3, #0]
    5740:	7a1b      	ldrb	r3, [r3, #8]
    5742:	461a      	mov	r2, r3
    5744:	9b03      	ldr	r3, [sp, #12]
    5746:	4293      	cmp	r3, r2
    5748:	d3cc      	bcc.n	56e4 <DisableSafeClock+0x18>
    574a:	e000      	b.n	574e <DisableSafeClock+0x82>
                break;
    574c:	bf00      	nop
            }
        }
    }

    if ((FircConfigFound == FALSE) && (Clock_Ip_bFircWasEnabledBeforeMcuInit == FALSE))
    574e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    5752:	f083 0301 	eor.w	r3, r3, #1
    5756:	b2db      	uxtb	r3, r3
    5758:	2b00      	cmp	r3, #0
    575a:	d013      	beq.n	5784 <DisableSafeClock+0xb8>
    575c:	4b0e      	ldr	r3, [pc, #56]	; (5798 <DisableSafeClock+0xcc>)
    575e:	781b      	ldrb	r3, [r3, #0]
    5760:	f083 0301 	eor.w	r3, r3, #1
    5764:	b2db      	uxtb	r3, r3
    5766:	2b00      	cmp	r3, #0
    5768:	d00c      	beq.n	5784 <DisableSafeClock+0xb8>
    {
        /* Disable FIRC according to configuration */
        Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]].Disable(FIRC_CLK);
    576a:	4b09      	ldr	r3, [pc, #36]	; (5790 <DisableSafeClock+0xc4>)
    576c:	791b      	ldrb	r3, [r3, #4]
    576e:	4619      	mov	r1, r3
    5770:	4a08      	ldr	r2, [pc, #32]	; (5794 <DisableSafeClock+0xc8>)
    5772:	460b      	mov	r3, r1
    5774:	005b      	lsls	r3, r3, #1
    5776:	440b      	add	r3, r1
    5778:	009b      	lsls	r3, r3, #2
    577a:	4413      	add	r3, r2
    577c:	3308      	adds	r3, #8
    577e:	681b      	ldr	r3, [r3, #0]
    5780:	2005      	movs	r0, #5
    5782:	4798      	blx	r3
    }
}
    5784:	bf00      	nop
    5786:	b005      	add	sp, #20
    5788:	f85d fb04 	ldr.w	pc, [sp], #4
    578c:	1fff8bdc 	.word	0x1fff8bdc
    5790:	000193c8 	.word	0x000193c8
    5794:	000199f8 	.word	0x000199f8
    5798:	1fff8b18 	.word	0x1fff8b18

0000579c <SetFircToResetValue_TrustedCall>:

void SetFircToResetValue_TrustedCall(void)
{
        /* Range is 48Mhz. */
        IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(0U);
    579c:	4b06      	ldr	r3, [pc, #24]	; (57b8 <SetFircToResetValue_TrustedCall+0x1c>)
    579e:	2200      	movs	r2, #0
    57a0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

        /* Enable clock, Regulator is enabled. */
        IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(0U));
    57a4:	4b04      	ldr	r3, [pc, #16]	; (57b8 <SetFircToResetValue_TrustedCall+0x1c>)
    57a6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    57aa:	4a03      	ldr	r2, [pc, #12]	; (57b8 <SetFircToResetValue_TrustedCall+0x1c>)
    57ac:	f043 0301 	orr.w	r3, r3, #1
    57b0:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
    57b4:	bf00      	nop
    57b6:	4770      	bx	lr
    57b8:	40064000 	.word	0x40064000

000057bc <SetSimLpoclksRegister_TrustedCall>:

void SetSimLpoclksRegister_TrustedCall(Clock_Ip_ClockConfigType const *Config)
{
    57bc:	b084      	sub	sp, #16
    57be:	9001      	str	r0, [sp, #4]
    uint32 SimLpoValue = 3U; /* Reset value of SIM_LPOCLKS register */
    57c0:	2303      	movs	r3, #3
    57c2:	9303      	str	r3, [sp, #12]
    uint32 Index;

    /* The LPOCLKS register is a write-once register so configuration will be written here*/

    for (Index = 0U; Index < Config->SelectorsCount; Index++)
    57c4:	2300      	movs	r3, #0
    57c6:	9302      	str	r3, [sp, #8]
    57c8:	e028      	b.n	581c <SetSimLpoclksRegister_TrustedCall+0x60>
    {
        /* Selector for RTC_CLK */
        if (RTC_CLK == Config->Selectors[Index].Name)
    57ca:	9b01      	ldr	r3, [sp, #4]
    57cc:	9a02      	ldr	r2, [sp, #8]
    57ce:	320d      	adds	r2, #13
    57d0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    57d4:	2b28      	cmp	r3, #40	; 0x28
    57d6:	d10b      	bne.n	57f0 <SetSimLpoclksRegister_TrustedCall+0x34>
        {
            SimLpoValue |= ((uint32)(Clock_Ip_au16SelectorEntryHardwareValue[Config->Selectors[Index].Value]) << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    57d8:	9a01      	ldr	r2, [sp, #4]
    57da:	9b02      	ldr	r3, [sp, #8]
    57dc:	330d      	adds	r3, #13
    57de:	00db      	lsls	r3, r3, #3
    57e0:	4413      	add	r3, r2
    57e2:	685b      	ldr	r3, [r3, #4]
    57e4:	4a2b      	ldr	r2, [pc, #172]	; (5894 <SetSimLpoclksRegister_TrustedCall+0xd8>)
    57e6:	5cd3      	ldrb	r3, [r2, r3]
    57e8:	011b      	lsls	r3, r3, #4
    57ea:	9a03      	ldr	r2, [sp, #12]
    57ec:	4313      	orrs	r3, r2
    57ee:	9303      	str	r3, [sp, #12]
        }

         /* Selector for LPO_CLK */
        if (LPO_CLK == Config->Selectors[Index].Name)
    57f0:	9b01      	ldr	r3, [sp, #4]
    57f2:	9a02      	ldr	r2, [sp, #8]
    57f4:	320d      	adds	r2, #13
    57f6:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    57fa:	2b29      	cmp	r3, #41	; 0x29
    57fc:	d10b      	bne.n	5816 <SetSimLpoclksRegister_TrustedCall+0x5a>
        {
            SimLpoValue |= ((uint32)(Clock_Ip_au8SelectorEntrySIMHardwareValue[Config->Selectors[Index].Value]) << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    57fe:	9a01      	ldr	r2, [sp, #4]
    5800:	9b02      	ldr	r3, [sp, #8]
    5802:	330d      	adds	r3, #13
    5804:	00db      	lsls	r3, r3, #3
    5806:	4413      	add	r3, r2
    5808:	685b      	ldr	r3, [r3, #4]
    580a:	4a23      	ldr	r2, [pc, #140]	; (5898 <SetSimLpoclksRegister_TrustedCall+0xdc>)
    580c:	5cd3      	ldrb	r3, [r2, r3]
    580e:	009b      	lsls	r3, r3, #2
    5810:	9a03      	ldr	r2, [sp, #12]
    5812:	4313      	orrs	r3, r2
    5814:	9303      	str	r3, [sp, #12]
    for (Index = 0U; Index < Config->SelectorsCount; Index++)
    5816:	9b02      	ldr	r3, [sp, #8]
    5818:	3301      	adds	r3, #1
    581a:	9302      	str	r3, [sp, #8]
    581c:	9b01      	ldr	r3, [sp, #4]
    581e:	7adb      	ldrb	r3, [r3, #11]
    5820:	461a      	mov	r2, r3
    5822:	9b02      	ldr	r3, [sp, #8]
    5824:	4293      	cmp	r3, r2
    5826:	d3d0      	bcc.n	57ca <SetSimLpoclksRegister_TrustedCall+0xe>
        }
    }

    for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    5828:	2300      	movs	r3, #0
    582a:	9302      	str	r3, [sp, #8]
    582c:	e026      	b.n	587c <SetSimLpoclksRegister_TrustedCall+0xc0>
    {
        /* Gate for LPO_32K_CLK */
        if (LPO_32K_CLK == Config->Gates[Index].Name)
    582e:	9a01      	ldr	r2, [sp, #4]
    5830:	9b02      	ldr	r3, [sp, #8]
    5832:	334e      	adds	r3, #78	; 0x4e
    5834:	00db      	lsls	r3, r3, #3
    5836:	4413      	add	r3, r2
    5838:	685b      	ldr	r3, [r3, #4]
    583a:	2b12      	cmp	r3, #18
    583c:	d109      	bne.n	5852 <SetSimLpoclksRegister_TrustedCall+0x96>
        {
             SimLpoValue |= ((uint32)(Config->Gates[Index].Enable) << SIM_LPOCLKS_LPO32KCLKEN_SHIFT);
    583e:	9a01      	ldr	r2, [sp, #4]
    5840:	9b02      	ldr	r3, [sp, #8]
    5842:	334e      	adds	r3, #78	; 0x4e
    5844:	00db      	lsls	r3, r3, #3
    5846:	4413      	add	r3, r2
    5848:	891b      	ldrh	r3, [r3, #8]
    584a:	005b      	lsls	r3, r3, #1
    584c:	9a03      	ldr	r2, [sp, #12]
    584e:	4313      	orrs	r3, r2
    5850:	9303      	str	r3, [sp, #12]
        }

         /* Gate for LPO_1K_CLK */
        if (LPO_1K_CLK == Config->Gates[Index].Name)
    5852:	9a01      	ldr	r2, [sp, #4]
    5854:	9b02      	ldr	r3, [sp, #8]
    5856:	334e      	adds	r3, #78	; 0x4e
    5858:	00db      	lsls	r3, r3, #3
    585a:	4413      	add	r3, r2
    585c:	685b      	ldr	r3, [r3, #4]
    585e:	2b13      	cmp	r3, #19
    5860:	d109      	bne.n	5876 <SetSimLpoclksRegister_TrustedCall+0xba>
        {
            SimLpoValue |= ((uint32)(Config->Gates[Index].Enable) << SIM_LPOCLKS_LPO1KCLKEN_SHIFT);
    5862:	9a01      	ldr	r2, [sp, #4]
    5864:	9b02      	ldr	r3, [sp, #8]
    5866:	334e      	adds	r3, #78	; 0x4e
    5868:	00db      	lsls	r3, r3, #3
    586a:	4413      	add	r3, r2
    586c:	891b      	ldrh	r3, [r3, #8]
    586e:	461a      	mov	r2, r3
    5870:	9b03      	ldr	r3, [sp, #12]
    5872:	4313      	orrs	r3, r2
    5874:	9303      	str	r3, [sp, #12]
    for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    5876:	9b02      	ldr	r3, [sp, #8]
    5878:	3301      	adds	r3, #1
    587a:	9302      	str	r3, [sp, #8]
    587c:	9b01      	ldr	r3, [sp, #4]
    587e:	7c1b      	ldrb	r3, [r3, #16]
    5880:	461a      	mov	r2, r3
    5882:	9b02      	ldr	r3, [sp, #8]
    5884:	4293      	cmp	r3, r2
    5886:	d3d2      	bcc.n	582e <SetSimLpoclksRegister_TrustedCall+0x72>
        }
    }

    IP_SIM->LPOCLKS = SimLpoValue;
    5888:	4a04      	ldr	r2, [pc, #16]	; (589c <SetSimLpoclksRegister_TrustedCall+0xe0>)
    588a:	9b03      	ldr	r3, [sp, #12]
    588c:	6113      	str	r3, [r2, #16]
}
    588e:	bf00      	nop
    5890:	b004      	add	sp, #16
    5892:	4770      	bx	lr
    5894:	00019748 	.word	0x00019748
    5898:	00019800 	.word	0x00019800
    589c:	40048000 	.word	0x40048000

000058a0 <Clock_Ip_SpecificPlatformInitClock>:
}
#endif


static void Clock_Ip_SpecificPlatformInitClock(Clock_Ip_ClockConfigType const * Config)
{
    58a0:	b500      	push	{lr}
    58a2:	b089      	sub	sp, #36	; 0x24
    58a4:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    58a6:	2300      	movs	r3, #0
    58a8:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    (void)Clock_Ip_FreqIds;
    Clock_Ip_apConfig = Config;
    58ac:	4a21      	ldr	r2, [pc, #132]	; (5934 <Clock_Ip_SpecificPlatformInitClock+0x94>)
    58ae:	9b01      	ldr	r3, [sp, #4]
    58b0:	6013      	str	r3, [r2, #0]

    /* Clocks cannot be configured while the chip is in other mode than RUN_MODE */
    CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT));

    /* Check whether FIRC is disabled, enable it in this case. */
    if ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCEN_MASK) == 0U)
    58b2:	4b21      	ldr	r3, [pc, #132]	; (5938 <Clock_Ip_SpecificPlatformInitClock+0x98>)
    58b4:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    58b8:	f003 0301 	and.w	r3, r3, #1
    58bc:	2b00      	cmp	r3, #0
    58be:	d12e      	bne.n	591e <Clock_Ip_SpecificPlatformInitClock+0x7e>
    {
        Clock_Ip_bFircWasEnabledBeforeMcuInit = FALSE;
    58c0:	4b1e      	ldr	r3, [pc, #120]	; (593c <Clock_Ip_SpecificPlatformInitClock+0x9c>)
    58c2:	2200      	movs	r2, #0
    58c4:	701a      	strb	r2, [r3, #0]

    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call(SetFircToResetValue_TrustedCall);
      #else
        SetFircToResetValue_TrustedCall();
    58c6:	f7ff ff69 	bl	579c <SetFircToResetValue_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    58ca:	aa03      	add	r2, sp, #12
    58cc:	a904      	add	r1, sp, #16
    58ce:	a805      	add	r0, sp, #20
    58d0:	f24c 3350 	movw	r3, #50000	; 0xc350
    58d4:	f7fe f8ae 	bl	3a34 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    58d8:	4b17      	ldr	r3, [pc, #92]	; (5938 <Clock_Ip_SpecificPlatformInitClock+0x98>)
    58da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    58de:	0e1b      	lsrs	r3, r3, #24
    58e0:	f003 0301 	and.w	r3, r3, #1
    58e4:	9306      	str	r3, [sp, #24]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    58e6:	9a03      	ldr	r2, [sp, #12]
    58e8:	a904      	add	r1, sp, #16
    58ea:	ab05      	add	r3, sp, #20
    58ec:	4618      	mov	r0, r3
    58ee:	f7fe f8bb 	bl	3a68 <Clock_Ip_TimeoutExpired>
    58f2:	4603      	mov	r3, r0
    58f4:	f88d 301f 	strb.w	r3, [sp, #31]
        }
        while ((IrcoscStatus == 0U) && (FALSE == TimeoutOccurred));
    58f8:	9b06      	ldr	r3, [sp, #24]
    58fa:	2b00      	cmp	r3, #0
    58fc:	d106      	bne.n	590c <Clock_Ip_SpecificPlatformInitClock+0x6c>
    58fe:	f89d 301f 	ldrb.w	r3, [sp, #31]
    5902:	f083 0301 	eor.w	r3, r3, #1
    5906:	b2db      	uxtb	r3, r3
    5908:	2b00      	cmp	r3, #0
    590a:	d1e5      	bne.n	58d8 <Clock_Ip_SpecificPlatformInitClock+0x38>

        if (FALSE != TimeoutOccurred)
    590c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    5910:	2b00      	cmp	r3, #0
    5912:	d007      	beq.n	5924 <Clock_Ip_SpecificPlatformInitClock+0x84>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, FIRC_CLK);
    5914:	2105      	movs	r1, #5
    5916:	2001      	movs	r0, #1
    5918:	f7fe f87c 	bl	3a14 <Clock_Ip_ReportClockErrors>
    591c:	e002      	b.n	5924 <Clock_Ip_SpecificPlatformInitClock+0x84>
        }
    }
    else
    {
        Clock_Ip_bFircWasEnabledBeforeMcuInit = TRUE;
    591e:	4b07      	ldr	r3, [pc, #28]	; (593c <Clock_Ip_SpecificPlatformInitClock+0x9c>)
    5920:	2201      	movs	r2, #1
    5922:	701a      	strb	r2, [r3, #0]

    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
        #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(SetSimLpoclksRegister_TrustedCall,(Config));
        #else
    SetSimLpoclksRegister_TrustedCall(Config);
    5924:	9801      	ldr	r0, [sp, #4]
    5926:	f7ff ff49 	bl	57bc <SetSimLpoclksRegister_TrustedCall>
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */

    #if defined(CLOCK_IP_HAS_FIRC_MON1_CLK) || defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
    Clock_Ip_PllPowerClockIp();
    #endif
}
    592a:	bf00      	nop
    592c:	b009      	add	sp, #36	; 0x24
    592e:	f85d fb04 	ldr.w	pc, [sp], #4
    5932:	bf00      	nop
    5934:	1fff8bdc 	.word	0x1fff8bdc
    5938:	40064000 	.word	0x40064000
    593c:	1fff8b18 	.word	0x1fff8b18

00005940 <getFircConfig>:

/**
* @brief            This function will get current configuration of FIRC.
*/
static const Clock_Ip_IrcoscConfigType *getFircConfig(void)
{
    5940:	b082      	sub	sp, #8
    uint32 Index;

    const Clock_Ip_IrcoscConfigType *ReturnValue = NULL_PTR;
    5942:	2300      	movs	r3, #0
    5944:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    5946:	4b29      	ldr	r3, [pc, #164]	; (59ec <getFircConfig+0xac>)
    5948:	681b      	ldr	r3, [r3, #0]
    594a:	2b00      	cmp	r3, #0
    594c:	d024      	beq.n	5998 <getFircConfig+0x58>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    594e:	2300      	movs	r3, #0
    5950:	9301      	str	r3, [sp, #4]
    5952:	e01a      	b.n	598a <getFircConfig+0x4a>
        {
            if (Clock_Ip_apConfig->Ircoscs[Index].Name == FIRC_CLK)
    5954:	4b25      	ldr	r3, [pc, #148]	; (59ec <getFircConfig+0xac>)
    5956:	6819      	ldr	r1, [r3, #0]
    5958:	9a01      	ldr	r2, [sp, #4]
    595a:	4613      	mov	r3, r2
    595c:	005b      	lsls	r3, r3, #1
    595e:	4413      	add	r3, r2
    5960:	009b      	lsls	r3, r3, #2
    5962:	440b      	add	r3, r1
    5964:	3314      	adds	r3, #20
    5966:	681b      	ldr	r3, [r3, #0]
    5968:	2b05      	cmp	r3, #5
    596a:	d10b      	bne.n	5984 <getFircConfig+0x44>
            {
                ReturnValue = &Clock_Ip_apConfig->Ircoscs[Index];
    596c:	4b1f      	ldr	r3, [pc, #124]	; (59ec <getFircConfig+0xac>)
    596e:	6819      	ldr	r1, [r3, #0]
    5970:	9a01      	ldr	r2, [sp, #4]
    5972:	4613      	mov	r3, r2
    5974:	005b      	lsls	r3, r3, #1
    5976:	4413      	add	r3, r2
    5978:	009b      	lsls	r3, r3, #2
    597a:	3310      	adds	r3, #16
    597c:	440b      	add	r3, r1
    597e:	3304      	adds	r3, #4
    5980:	9300      	str	r3, [sp, #0]
                break;
    5982:	e009      	b.n	5998 <getFircConfig+0x58>
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    5984:	9b01      	ldr	r3, [sp, #4]
    5986:	3301      	adds	r3, #1
    5988:	9301      	str	r3, [sp, #4]
    598a:	4b18      	ldr	r3, [pc, #96]	; (59ec <getFircConfig+0xac>)
    598c:	681b      	ldr	r3, [r3, #0]
    598e:	7a1b      	ldrb	r3, [r3, #8]
    5990:	461a      	mov	r2, r3
    5992:	9b01      	ldr	r3, [sp, #4]
    5994:	4293      	cmp	r3, r2
    5996:	d3dd      	bcc.n	5954 <getFircConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5998:	9b00      	ldr	r3, [sp, #0]
    599a:	2b00      	cmp	r3, #0
    599c:	d121      	bne.n	59e2 <getFircConfig+0xa2>
    {
        ReturnValue = &FircConfiguration;
    599e:	4b14      	ldr	r3, [pc, #80]	; (59f0 <getFircConfig+0xb0>)
    59a0:	9300      	str	r3, [sp, #0]
        FircConfiguration.Name = FIRC_CLK;
    59a2:	4b13      	ldr	r3, [pc, #76]	; (59f0 <getFircConfig+0xb0>)
    59a4:	2205      	movs	r2, #5
    59a6:	601a      	str	r2, [r3, #0]
        FircConfiguration.Enable = (uint16)(IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCEN_MASK) >> SCG_FIRCCSR_FIRCEN_SHIFT;
    59a8:	4b12      	ldr	r3, [pc, #72]	; (59f4 <getFircConfig+0xb4>)
    59aa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    59ae:	b29b      	uxth	r3, r3
    59b0:	f003 0301 	and.w	r3, r3, #1
    59b4:	b29a      	uxth	r2, r3
    59b6:	4b0e      	ldr	r3, [pc, #56]	; (59f0 <getFircConfig+0xb0>)
    59b8:	809a      	strh	r2, [r3, #4]
        FircConfiguration.Range = (uint8)(IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT;
    59ba:	4b0e      	ldr	r3, [pc, #56]	; (59f4 <getFircConfig+0xb4>)
    59bc:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
    59c0:	b2db      	uxtb	r3, r3
    59c2:	f003 0303 	and.w	r3, r3, #3
    59c6:	b2da      	uxtb	r2, r3
    59c8:	4b09      	ldr	r3, [pc, #36]	; (59f0 <getFircConfig+0xb0>)
    59ca:	71da      	strb	r2, [r3, #7]
        FircConfiguration.Regulator = (uint8)(IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCREGOFF_MASK) >> SCG_FIRCCSR_FIRCREGOFF_SHIFT;
    59cc:	4b09      	ldr	r3, [pc, #36]	; (59f4 <getFircConfig+0xb4>)
    59ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    59d2:	b2db      	uxtb	r3, r3
    59d4:	10db      	asrs	r3, r3, #3
    59d6:	b2db      	uxtb	r3, r3
    59d8:	f003 0301 	and.w	r3, r3, #1
    59dc:	b2da      	uxtb	r2, r3
    59de:	4b04      	ldr	r3, [pc, #16]	; (59f0 <getFircConfig+0xb0>)
    59e0:	719a      	strb	r2, [r3, #6]
    }

    return ReturnValue;
    59e2:	9b00      	ldr	r3, [sp, #0]
}
    59e4:	4618      	mov	r0, r3
    59e6:	b002      	add	sp, #8
    59e8:	4770      	bx	lr
    59ea:	bf00      	nop
    59ec:	1fff8bdc 	.word	0x1fff8bdc
    59f0:	1fff8c48 	.word	0x1fff8c48
    59f4:	40064000 	.word	0x40064000

000059f8 <getSoscConfig>:

/**
* @brief            This function will get current configuration of SOSC.
*/
static const Clock_Ip_XoscConfigType *getSoscConfig(void)
{
    59f8:	b082      	sub	sp, #8
    uint32 Index;

    const Clock_Ip_XoscConfigType *ReturnValue = NULL_PTR;
    59fa:	2300      	movs	r3, #0
    59fc:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    59fe:	4b20      	ldr	r3, [pc, #128]	; (5a80 <getSoscConfig+0x88>)
    5a00:	681b      	ldr	r3, [r3, #0]
    5a02:	2b00      	cmp	r3, #0
    5a04:	d024      	beq.n	5a50 <getSoscConfig+0x58>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->XoscsCount; Index++)
    5a06:	2300      	movs	r3, #0
    5a08:	9301      	str	r3, [sp, #4]
    5a0a:	e01a      	b.n	5a42 <getSoscConfig+0x4a>
        {
            if (Clock_Ip_apConfig->Xoscs[Index].Name == SOSC_CLK)
    5a0c:	4b1c      	ldr	r3, [pc, #112]	; (5a80 <getSoscConfig+0x88>)
    5a0e:	6819      	ldr	r1, [r3, #0]
    5a10:	9a01      	ldr	r2, [sp, #4]
    5a12:	4613      	mov	r3, r2
    5a14:	009b      	lsls	r3, r3, #2
    5a16:	4413      	add	r3, r2
    5a18:	009b      	lsls	r3, r3, #2
    5a1a:	440b      	add	r3, r1
    5a1c:	332c      	adds	r3, #44	; 0x2c
    5a1e:	681b      	ldr	r3, [r3, #0]
    5a20:	2b08      	cmp	r3, #8
    5a22:	d10b      	bne.n	5a3c <getSoscConfig+0x44>
            {
                ReturnValue = &Clock_Ip_apConfig->Xoscs[Index];
    5a24:	4b16      	ldr	r3, [pc, #88]	; (5a80 <getSoscConfig+0x88>)
    5a26:	6819      	ldr	r1, [r3, #0]
    5a28:	9a01      	ldr	r2, [sp, #4]
    5a2a:	4613      	mov	r3, r2
    5a2c:	009b      	lsls	r3, r3, #2
    5a2e:	4413      	add	r3, r2
    5a30:	009b      	lsls	r3, r3, #2
    5a32:	3328      	adds	r3, #40	; 0x28
    5a34:	440b      	add	r3, r1
    5a36:	3304      	adds	r3, #4
    5a38:	9300      	str	r3, [sp, #0]
                break;
    5a3a:	e009      	b.n	5a50 <getSoscConfig+0x58>
        for (Index = 0U; Index < Clock_Ip_apConfig->XoscsCount; Index++)
    5a3c:	9b01      	ldr	r3, [sp, #4]
    5a3e:	3301      	adds	r3, #1
    5a40:	9301      	str	r3, [sp, #4]
    5a42:	4b0f      	ldr	r3, [pc, #60]	; (5a80 <getSoscConfig+0x88>)
    5a44:	681b      	ldr	r3, [r3, #0]
    5a46:	7a5b      	ldrb	r3, [r3, #9]
    5a48:	461a      	mov	r2, r3
    5a4a:	9b01      	ldr	r3, [sp, #4]
    5a4c:	4293      	cmp	r3, r2
    5a4e:	d3dd      	bcc.n	5a0c <getSoscConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5a50:	9b00      	ldr	r3, [sp, #0]
    5a52:	2b00      	cmp	r3, #0
    5a54:	d110      	bne.n	5a78 <getSoscConfig+0x80>
    {
        ReturnValue = &SoscConfiguration;
    5a56:	4b0b      	ldr	r3, [pc, #44]	; (5a84 <getSoscConfig+0x8c>)
    5a58:	9300      	str	r3, [sp, #0]
        SoscConfiguration.Name = SOSC_CLK;
    5a5a:	4b0a      	ldr	r3, [pc, #40]	; (5a84 <getSoscConfig+0x8c>)
    5a5c:	2208      	movs	r2, #8
    5a5e:	601a      	str	r2, [r3, #0]
        SoscConfiguration.Enable = (uint16)(IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCEN_MASK) >> SCG_SOSCCSR_SOSCEN_SHIFT;
    5a60:	4b09      	ldr	r3, [pc, #36]	; (5a88 <getSoscConfig+0x90>)
    5a62:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    5a66:	b29b      	uxth	r3, r3
    5a68:	f003 0301 	and.w	r3, r3, #1
    5a6c:	b29a      	uxth	r2, r3
    5a6e:	4b05      	ldr	r3, [pc, #20]	; (5a84 <getSoscConfig+0x8c>)
    5a70:	811a      	strh	r2, [r3, #8]
        SoscConfiguration.Freq = CLOCK_IP_DEFAULT_SOSC_FREQUENCY;
    5a72:	4b04      	ldr	r3, [pc, #16]	; (5a84 <getSoscConfig+0x8c>)
    5a74:	4a05      	ldr	r2, [pc, #20]	; (5a8c <getSoscConfig+0x94>)
    5a76:	605a      	str	r2, [r3, #4]
    }

    return ReturnValue;
    5a78:	9b00      	ldr	r3, [sp, #0]
}
    5a7a:	4618      	mov	r0, r3
    5a7c:	b002      	add	sp, #8
    5a7e:	4770      	bx	lr
    5a80:	1fff8bdc 	.word	0x1fff8bdc
    5a84:	1fff8c54 	.word	0x1fff8c54
    5a88:	40064000 	.word	0x40064000
    5a8c:	02625a00 	.word	0x02625a00

00005a90 <getSpllConfig>:
#if defined(CLOCK_IP_HAS_SPLL_CLK)
/**
* @brief            This function will get current configuration of SPLL.
*/
static const Clock_Ip_PllConfigType *getSpllConfig(void)
{
    5a90:	b082      	sub	sp, #8
    uint32 Index;
    const Clock_Ip_PllConfigType *ReturnValue = NULL_PTR;
    5a92:	2300      	movs	r3, #0
    5a94:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    5a96:	4b28      	ldr	r3, [pc, #160]	; (5b38 <getSpllConfig+0xa8>)
    5a98:	681b      	ldr	r3, [r3, #0]
    5a9a:	2b00      	cmp	r3, #0
    5a9c:	d023      	beq.n	5ae6 <getSpllConfig+0x56>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->PllsCount; Index++)
    5a9e:	2300      	movs	r3, #0
    5aa0:	9301      	str	r3, [sp, #4]
    5aa2:	e019      	b.n	5ad8 <getSpllConfig+0x48>
        {
            if (Clock_Ip_apConfig->Plls[Index].Name == SPLL_CLK)
    5aa4:	4b24      	ldr	r3, [pc, #144]	; (5b38 <getSpllConfig+0xa8>)
    5aa6:	6819      	ldr	r1, [r3, #0]
    5aa8:	9a01      	ldr	r2, [sp, #4]
    5aaa:	4613      	mov	r3, r2
    5aac:	009b      	lsls	r3, r3, #2
    5aae:	4413      	add	r3, r2
    5ab0:	00db      	lsls	r3, r3, #3
    5ab2:	440b      	add	r3, r1
    5ab4:	3340      	adds	r3, #64	; 0x40
    5ab6:	681b      	ldr	r3, [r3, #0]
    5ab8:	2b09      	cmp	r3, #9
    5aba:	d10a      	bne.n	5ad2 <getSpllConfig+0x42>
            {
                ReturnValue = &Clock_Ip_apConfig->Plls[Index];
    5abc:	4b1e      	ldr	r3, [pc, #120]	; (5b38 <getSpllConfig+0xa8>)
    5abe:	6819      	ldr	r1, [r3, #0]
    5ac0:	9a01      	ldr	r2, [sp, #4]
    5ac2:	4613      	mov	r3, r2
    5ac4:	009b      	lsls	r3, r3, #2
    5ac6:	4413      	add	r3, r2
    5ac8:	00db      	lsls	r3, r3, #3
    5aca:	3340      	adds	r3, #64	; 0x40
    5acc:	440b      	add	r3, r1
    5ace:	9300      	str	r3, [sp, #0]
                break;
    5ad0:	e009      	b.n	5ae6 <getSpllConfig+0x56>
        for (Index = 0U; Index < Clock_Ip_apConfig->PllsCount; Index++)
    5ad2:	9b01      	ldr	r3, [sp, #4]
    5ad4:	3301      	adds	r3, #1
    5ad6:	9301      	str	r3, [sp, #4]
    5ad8:	4b17      	ldr	r3, [pc, #92]	; (5b38 <getSpllConfig+0xa8>)
    5ada:	681b      	ldr	r3, [r3, #0]
    5adc:	7a9b      	ldrb	r3, [r3, #10]
    5ade:	461a      	mov	r2, r3
    5ae0:	9b01      	ldr	r3, [sp, #4]
    5ae2:	4293      	cmp	r3, r2
    5ae4:	d3de      	bcc.n	5aa4 <getSpllConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5ae6:	9b00      	ldr	r3, [sp, #0]
    5ae8:	2b00      	cmp	r3, #0
    5aea:	d121      	bne.n	5b30 <getSpllConfig+0xa0>
    {
        ReturnValue = &SpllConfiguration;
    5aec:	4b13      	ldr	r3, [pc, #76]	; (5b3c <getSpllConfig+0xac>)
    5aee:	9300      	str	r3, [sp, #0]
        SpllConfiguration.Name = SPLL_CLK;
    5af0:	4b12      	ldr	r3, [pc, #72]	; (5b3c <getSpllConfig+0xac>)
    5af2:	2209      	movs	r2, #9
    5af4:	601a      	str	r2, [r3, #0]
        SpllConfiguration.Enable = (uint16)(IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLEN_MASK) >> SCG_SPLLCSR_SPLLEN_SHIFT;
    5af6:	4b12      	ldr	r3, [pc, #72]	; (5b40 <getSpllConfig+0xb0>)
    5af8:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    5afc:	b29b      	uxth	r3, r3
    5afe:	f003 0301 	and.w	r3, r3, #1
    5b02:	b29a      	uxth	r2, r3
    5b04:	4b0d      	ldr	r3, [pc, #52]	; (5b3c <getSpllConfig+0xac>)
    5b06:	809a      	strh	r2, [r3, #4]
        SpllConfiguration.Predivider = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_PREDIV_MASK) >> SCG_SPLLCFG_PREDIV_SHIFT);
    5b08:	4b0d      	ldr	r3, [pc, #52]	; (5b40 <getSpllConfig+0xb0>)
    5b0a:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    5b0e:	0a1b      	lsrs	r3, r3, #8
    5b10:	b2db      	uxtb	r3, r3
    5b12:	f003 0307 	and.w	r3, r3, #7
    5b16:	b2da      	uxtb	r2, r3
    5b18:	4b08      	ldr	r3, [pc, #32]	; (5b3c <getSpllConfig+0xac>)
    5b1a:	735a      	strb	r2, [r3, #13]
        SpllConfiguration.MulFactorDiv = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT);
    5b1c:	4b08      	ldr	r3, [pc, #32]	; (5b40 <getSpllConfig+0xb0>)
    5b1e:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    5b22:	0c1b      	lsrs	r3, r3, #16
    5b24:	b2db      	uxtb	r3, r3
    5b26:	f003 031f 	and.w	r3, r3, #31
    5b2a:	b2da      	uxtb	r2, r3
    5b2c:	4b03      	ldr	r3, [pc, #12]	; (5b3c <getSpllConfig+0xac>)
    5b2e:	751a      	strb	r2, [r3, #20]
    }

    return ReturnValue;
    5b30:	9b00      	ldr	r3, [sp, #0]
}
    5b32:	4618      	mov	r0, r3
    5b34:	b002      	add	sp, #8
    5b36:	4770      	bx	lr
    5b38:	1fff8bdc 	.word	0x1fff8bdc
    5b3c:	1fff8c68 	.word	0x1fff8c68
    5b40:	40064000 	.word	0x40064000

00005b44 <getSelectorConfig>:
    return ReturnValue;
}
#endif

static const Clock_Ip_SelectorConfigType *getSelectorConfig(Clock_Ip_NameType Name)
{
    5b44:	b086      	sub	sp, #24
    5b46:	9001      	str	r0, [sp, #4]
    const Clock_Ip_SelectorConfigType *ReturnValue = NULL_PTR;
    5b48:	2300      	movs	r3, #0
    5b4a:	9305      	str	r3, [sp, #20]
    uint32 SelectorConfigIndex;
    uint32 Index;

    switch(Name)
    5b4c:	9b01      	ldr	r3, [sp, #4]
    5b4e:	2b1b      	cmp	r3, #27
    5b50:	d00f      	beq.n	5b72 <getSelectorConfig+0x2e>
    5b52:	9b01      	ldr	r3, [sp, #4]
    5b54:	2b1b      	cmp	r3, #27
    5b56:	d80f      	bhi.n	5b78 <getSelectorConfig+0x34>
    5b58:	9b01      	ldr	r3, [sp, #4]
    5b5a:	2b19      	cmp	r3, #25
    5b5c:	d003      	beq.n	5b66 <getSelectorConfig+0x22>
    5b5e:	9b01      	ldr	r3, [sp, #4]
    5b60:	2b1a      	cmp	r3, #26
    5b62:	d003      	beq.n	5b6c <getSelectorConfig+0x28>
    5b64:	e008      	b.n	5b78 <getSelectorConfig+0x34>
    {
        case SCS_RUN_CLK:
            SelectorConfigIndex = 0U;
    5b66:	2300      	movs	r3, #0
    5b68:	9304      	str	r3, [sp, #16]
            break;
    5b6a:	e008      	b.n	5b7e <getSelectorConfig+0x3a>
        case SCS_VLPR_CLK:
            SelectorConfigIndex = 1U;
    5b6c:	2301      	movs	r3, #1
    5b6e:	9304      	str	r3, [sp, #16]
            break;
    5b70:	e005      	b.n	5b7e <getSelectorConfig+0x3a>
#if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        case SCS_HSRUN_CLK:
            SelectorConfigIndex = 2U;
    5b72:	2302      	movs	r3, #2
    5b74:	9304      	str	r3, [sp, #16]
            break;
    5b76:	e002      	b.n	5b7e <getSelectorConfig+0x3a>
#endif
        default:
            SelectorConfigIndex = 0U;
    5b78:	2300      	movs	r3, #0
    5b7a:	9304      	str	r3, [sp, #16]
            break;
    5b7c:	bf00      	nop
    }


    if (Clock_Ip_apConfig != NULL_PTR)
    5b7e:	4b36      	ldr	r3, [pc, #216]	; (5c58 <getSelectorConfig+0x114>)
    5b80:	681b      	ldr	r3, [r3, #0]
    5b82:	2b00      	cmp	r3, #0
    5b84:	d01d      	beq.n	5bc2 <getSelectorConfig+0x7e>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->SelectorsCount; Index++)
    5b86:	2300      	movs	r3, #0
    5b88:	9303      	str	r3, [sp, #12]
    5b8a:	e013      	b.n	5bb4 <getSelectorConfig+0x70>
        {
            if (Clock_Ip_apConfig->Selectors[Index].Name == Name)
    5b8c:	4b32      	ldr	r3, [pc, #200]	; (5c58 <getSelectorConfig+0x114>)
    5b8e:	681b      	ldr	r3, [r3, #0]
    5b90:	9a03      	ldr	r2, [sp, #12]
    5b92:	320d      	adds	r2, #13
    5b94:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    5b98:	9a01      	ldr	r2, [sp, #4]
    5b9a:	429a      	cmp	r2, r3
    5b9c:	d107      	bne.n	5bae <getSelectorConfig+0x6a>
            {
                ReturnValue = &Clock_Ip_apConfig->Selectors[Index];
    5b9e:	4b2e      	ldr	r3, [pc, #184]	; (5c58 <getSelectorConfig+0x114>)
    5ba0:	681a      	ldr	r2, [r3, #0]
    5ba2:	9b03      	ldr	r3, [sp, #12]
    5ba4:	330d      	adds	r3, #13
    5ba6:	00db      	lsls	r3, r3, #3
    5ba8:	4413      	add	r3, r2
    5baa:	9305      	str	r3, [sp, #20]
                break;
    5bac:	e009      	b.n	5bc2 <getSelectorConfig+0x7e>
        for (Index = 0U; Index < Clock_Ip_apConfig->SelectorsCount; Index++)
    5bae:	9b03      	ldr	r3, [sp, #12]
    5bb0:	3301      	adds	r3, #1
    5bb2:	9303      	str	r3, [sp, #12]
    5bb4:	4b28      	ldr	r3, [pc, #160]	; (5c58 <getSelectorConfig+0x114>)
    5bb6:	681b      	ldr	r3, [r3, #0]
    5bb8:	7adb      	ldrb	r3, [r3, #11]
    5bba:	461a      	mov	r2, r3
    5bbc:	9b03      	ldr	r3, [sp, #12]
    5bbe:	4293      	cmp	r3, r2
    5bc0:	d3e4      	bcc.n	5b8c <getSelectorConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5bc2:	9b05      	ldr	r3, [sp, #20]
    5bc4:	2b00      	cmp	r3, #0
    5bc6:	d140      	bne.n	5c4a <getSelectorConfig+0x106>
    {
        ReturnValue = &SelectorConfigurations[SelectorConfigIndex];
    5bc8:	9b04      	ldr	r3, [sp, #16]
    5bca:	00db      	lsls	r3, r3, #3
    5bcc:	4a23      	ldr	r2, [pc, #140]	; (5c5c <getSelectorConfig+0x118>)
    5bce:	4413      	add	r3, r2
    5bd0:	9305      	str	r3, [sp, #20]
        SelectorConfigurations[SelectorConfigIndex].Name = Name;
    5bd2:	4922      	ldr	r1, [pc, #136]	; (5c5c <getSelectorConfig+0x118>)
    5bd4:	9b04      	ldr	r3, [sp, #16]
    5bd6:	9a01      	ldr	r2, [sp, #4]
    5bd8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        switch(Name)
    5bdc:	9b01      	ldr	r3, [sp, #4]
    5bde:	2b1b      	cmp	r3, #27
    5be0:	d025      	beq.n	5c2e <getSelectorConfig+0xea>
    5be2:	9b01      	ldr	r3, [sp, #4]
    5be4:	2b1b      	cmp	r3, #27
    5be6:	d832      	bhi.n	5c4e <getSelectorConfig+0x10a>
    5be8:	9b01      	ldr	r3, [sp, #4]
    5bea:	2b19      	cmp	r3, #25
    5bec:	d003      	beq.n	5bf6 <getSelectorConfig+0xb2>
    5bee:	9b01      	ldr	r3, [sp, #4]
    5bf0:	2b1a      	cmp	r3, #26
    5bf2:	d00e      	beq.n	5c12 <getSelectorConfig+0xce>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->HCCR & SCG_HCCR_SCS_MASK) >> SCG_HCCR_SCS_SHIFT];
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    5bf4:	e02b      	b.n	5c4e <getSelectorConfig+0x10a>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->RCCR & SCG_RCCR_SCS_MASK) >> SCG_RCCR_SCS_SHIFT];
    5bf6:	4b1a      	ldr	r3, [pc, #104]	; (5c60 <getSelectorConfig+0x11c>)
    5bf8:	695b      	ldr	r3, [r3, #20]
    5bfa:	0e1b      	lsrs	r3, r3, #24
    5bfc:	f003 030f 	and.w	r3, r3, #15
    5c00:	4a18      	ldr	r2, [pc, #96]	; (5c64 <getSelectorConfig+0x120>)
    5c02:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    5c06:	4915      	ldr	r1, [pc, #84]	; (5c5c <getSelectorConfig+0x118>)
    5c08:	9b04      	ldr	r3, [sp, #16]
    5c0a:	00db      	lsls	r3, r3, #3
    5c0c:	440b      	add	r3, r1
    5c0e:	605a      	str	r2, [r3, #4]
                break;
    5c10:	e01e      	b.n	5c50 <getSelectorConfig+0x10c>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->VCCR & SCG_VCCR_SCS_MASK) >> SCG_VCCR_SCS_SHIFT];
    5c12:	4b13      	ldr	r3, [pc, #76]	; (5c60 <getSelectorConfig+0x11c>)
    5c14:	699b      	ldr	r3, [r3, #24]
    5c16:	0e1b      	lsrs	r3, r3, #24
    5c18:	f003 030f 	and.w	r3, r3, #15
    5c1c:	4a11      	ldr	r2, [pc, #68]	; (5c64 <getSelectorConfig+0x120>)
    5c1e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    5c22:	490e      	ldr	r1, [pc, #56]	; (5c5c <getSelectorConfig+0x118>)
    5c24:	9b04      	ldr	r3, [sp, #16]
    5c26:	00db      	lsls	r3, r3, #3
    5c28:	440b      	add	r3, r1
    5c2a:	605a      	str	r2, [r3, #4]
                break;
    5c2c:	e010      	b.n	5c50 <getSelectorConfig+0x10c>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->HCCR & SCG_HCCR_SCS_MASK) >> SCG_HCCR_SCS_SHIFT];
    5c2e:	4b0c      	ldr	r3, [pc, #48]	; (5c60 <getSelectorConfig+0x11c>)
    5c30:	69db      	ldr	r3, [r3, #28]
    5c32:	0e1b      	lsrs	r3, r3, #24
    5c34:	f003 030f 	and.w	r3, r3, #15
    5c38:	4a0a      	ldr	r2, [pc, #40]	; (5c64 <getSelectorConfig+0x120>)
    5c3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    5c3e:	4907      	ldr	r1, [pc, #28]	; (5c5c <getSelectorConfig+0x118>)
    5c40:	9b04      	ldr	r3, [sp, #16]
    5c42:	00db      	lsls	r3, r3, #3
    5c44:	440b      	add	r3, r1
    5c46:	605a      	str	r2, [r3, #4]
                break;
    5c48:	e002      	b.n	5c50 <getSelectorConfig+0x10c>
        }
    }
    5c4a:	bf00      	nop
    5c4c:	e000      	b.n	5c50 <getSelectorConfig+0x10c>
                break;
    5c4e:	bf00      	nop

    return ReturnValue;
    5c50:	9b05      	ldr	r3, [sp, #20]
}
    5c52:	4618      	mov	r0, r3
    5c54:	b006      	add	sp, #24
    5c56:	4770      	bx	lr
    5c58:	1fff8bdc 	.word	0x1fff8bdc
    5c5c:	1fff8c90 	.word	0x1fff8c90
    5c60:	40064000 	.word	0x40064000
    5c64:	00019ac8 	.word	0x00019ac8

00005c68 <getCoreDividerConfig>:

static const Clock_Ip_DividerConfigType *getCoreDividerConfig(Clock_Ip_NameType Name)
{
    5c68:	b086      	sub	sp, #24
    5c6a:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    5c6c:	2300      	movs	r3, #0
    5c6e:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    5c70:	2300      	movs	r3, #0
    5c72:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    5c74:	9b01      	ldr	r3, [sp, #4]
    5c76:	2b1f      	cmp	r3, #31
    5c78:	d00f      	beq.n	5c9a <getCoreDividerConfig+0x32>
    5c7a:	9b01      	ldr	r3, [sp, #4]
    5c7c:	2b1f      	cmp	r3, #31
    5c7e:	d80f      	bhi.n	5ca0 <getCoreDividerConfig+0x38>
    5c80:	9b01      	ldr	r3, [sp, #4]
    5c82:	2b1d      	cmp	r3, #29
    5c84:	d003      	beq.n	5c8e <getCoreDividerConfig+0x26>
    5c86:	9b01      	ldr	r3, [sp, #4]
    5c88:	2b1e      	cmp	r3, #30
    5c8a:	d003      	beq.n	5c94 <getCoreDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    5c8c:	e008      	b.n	5ca0 <getCoreDividerConfig+0x38>
            DividerConfigIndex = 0U;
    5c8e:	2300      	movs	r3, #0
    5c90:	9304      	str	r3, [sp, #16]
            break;
    5c92:	e006      	b.n	5ca2 <getCoreDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    5c94:	2301      	movs	r3, #1
    5c96:	9304      	str	r3, [sp, #16]
            break;
    5c98:	e003      	b.n	5ca2 <getCoreDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    5c9a:	2302      	movs	r3, #2
    5c9c:	9304      	str	r3, [sp, #16]
            break;
    5c9e:	e000      	b.n	5ca2 <getCoreDividerConfig+0x3a>
                break;
    5ca0:	bf00      	nop
    }


    if (Clock_Ip_apConfig != NULL_PTR)
    5ca2:	4b41      	ldr	r3, [pc, #260]	; (5da8 <getCoreDividerConfig+0x140>)
    5ca4:	681b      	ldr	r3, [r3, #0]
    5ca6:	2b00      	cmp	r3, #0
    5ca8:	d026      	beq.n	5cf8 <getCoreDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5caa:	2300      	movs	r3, #0
    5cac:	9303      	str	r3, [sp, #12]
    5cae:	e01c      	b.n	5cea <getCoreDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    5cb0:	4b3d      	ldr	r3, [pc, #244]	; (5da8 <getCoreDividerConfig+0x140>)
    5cb2:	6819      	ldr	r1, [r3, #0]
    5cb4:	9a03      	ldr	r2, [sp, #12]
    5cb6:	4613      	mov	r3, r2
    5cb8:	005b      	lsls	r3, r3, #1
    5cba:	4413      	add	r3, r2
    5cbc:	009b      	lsls	r3, r3, #2
    5cbe:	440b      	add	r3, r1
    5cc0:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5cc4:	681b      	ldr	r3, [r3, #0]
    5cc6:	9a01      	ldr	r2, [sp, #4]
    5cc8:	429a      	cmp	r2, r3
    5cca:	d10b      	bne.n	5ce4 <getCoreDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    5ccc:	4b36      	ldr	r3, [pc, #216]	; (5da8 <getCoreDividerConfig+0x140>)
    5cce:	6819      	ldr	r1, [r3, #0]
    5cd0:	9a03      	ldr	r2, [sp, #12]
    5cd2:	4613      	mov	r3, r2
    5cd4:	005b      	lsls	r3, r3, #1
    5cd6:	4413      	add	r3, r2
    5cd8:	009b      	lsls	r3, r3, #2
    5cda:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5cde:	440b      	add	r3, r1
    5ce0:	9305      	str	r3, [sp, #20]
                break;
    5ce2:	e009      	b.n	5cf8 <getCoreDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5ce4:	9b03      	ldr	r3, [sp, #12]
    5ce6:	3301      	adds	r3, #1
    5ce8:	9303      	str	r3, [sp, #12]
    5cea:	4b2f      	ldr	r3, [pc, #188]	; (5da8 <getCoreDividerConfig+0x140>)
    5cec:	681b      	ldr	r3, [r3, #0]
    5cee:	7b1b      	ldrb	r3, [r3, #12]
    5cf0:	461a      	mov	r2, r3
    5cf2:	9b03      	ldr	r3, [sp, #12]
    5cf4:	4293      	cmp	r3, r2
    5cf6:	d3db      	bcc.n	5cb0 <getCoreDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5cf8:	9b05      	ldr	r3, [sp, #20]
    5cfa:	2b00      	cmp	r3, #0
    5cfc:	d14d      	bne.n	5d9a <getCoreDividerConfig+0x132>
    {
        ReturnValue = &CoreDividerConfigurations[DividerConfigIndex];
    5cfe:	9a04      	ldr	r2, [sp, #16]
    5d00:	4613      	mov	r3, r2
    5d02:	005b      	lsls	r3, r3, #1
    5d04:	4413      	add	r3, r2
    5d06:	009b      	lsls	r3, r3, #2
    5d08:	4a28      	ldr	r2, [pc, #160]	; (5dac <getCoreDividerConfig+0x144>)
    5d0a:	4413      	add	r3, r2
    5d0c:	9305      	str	r3, [sp, #20]
        CoreDividerConfigurations[DividerConfigIndex].Name = Name;
    5d0e:	4927      	ldr	r1, [pc, #156]	; (5dac <getCoreDividerConfig+0x144>)
    5d10:	9a04      	ldr	r2, [sp, #16]
    5d12:	4613      	mov	r3, r2
    5d14:	005b      	lsls	r3, r3, #1
    5d16:	4413      	add	r3, r2
    5d18:	009b      	lsls	r3, r3, #2
    5d1a:	440b      	add	r3, r1
    5d1c:	9a01      	ldr	r2, [sp, #4]
    5d1e:	601a      	str	r2, [r3, #0]
        switch(Name)
    5d20:	9b01      	ldr	r3, [sp, #4]
    5d22:	2b1f      	cmp	r3, #31
    5d24:	d029      	beq.n	5d7a <getCoreDividerConfig+0x112>
    5d26:	9b01      	ldr	r3, [sp, #4]
    5d28:	2b1f      	cmp	r3, #31
    5d2a:	d838      	bhi.n	5d9e <getCoreDividerConfig+0x136>
    5d2c:	9b01      	ldr	r3, [sp, #4]
    5d2e:	2b1d      	cmp	r3, #29
    5d30:	d003      	beq.n	5d3a <getCoreDividerConfig+0xd2>
    5d32:	9b01      	ldr	r3, [sp, #4]
    5d34:	2b1e      	cmp	r3, #30
    5d36:	d010      	beq.n	5d5a <getCoreDividerConfig+0xf2>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVCORE_MASK) >> SCG_HCCR_DIVCORE_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    5d38:	e031      	b.n	5d9e <getCoreDividerConfig+0x136>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVCORE_MASK) >> SCG_RCCR_DIVCORE_SHIFT) + 1U;
    5d3a:	4b1d      	ldr	r3, [pc, #116]	; (5db0 <getCoreDividerConfig+0x148>)
    5d3c:	695b      	ldr	r3, [r3, #20]
    5d3e:	0c1b      	lsrs	r3, r3, #16
    5d40:	f003 030f 	and.w	r3, r3, #15
    5d44:	1c59      	adds	r1, r3, #1
    5d46:	4819      	ldr	r0, [pc, #100]	; (5dac <getCoreDividerConfig+0x144>)
    5d48:	9a04      	ldr	r2, [sp, #16]
    5d4a:	4613      	mov	r3, r2
    5d4c:	005b      	lsls	r3, r3, #1
    5d4e:	4413      	add	r3, r2
    5d50:	009b      	lsls	r3, r3, #2
    5d52:	4403      	add	r3, r0
    5d54:	3304      	adds	r3, #4
    5d56:	6019      	str	r1, [r3, #0]
                break;
    5d58:	e022      	b.n	5da0 <getCoreDividerConfig+0x138>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVCORE_MASK) >> SCG_VCCR_DIVCORE_SHIFT) + 1U;
    5d5a:	4b15      	ldr	r3, [pc, #84]	; (5db0 <getCoreDividerConfig+0x148>)
    5d5c:	699b      	ldr	r3, [r3, #24]
    5d5e:	0c1b      	lsrs	r3, r3, #16
    5d60:	f003 030f 	and.w	r3, r3, #15
    5d64:	1c59      	adds	r1, r3, #1
    5d66:	4811      	ldr	r0, [pc, #68]	; (5dac <getCoreDividerConfig+0x144>)
    5d68:	9a04      	ldr	r2, [sp, #16]
    5d6a:	4613      	mov	r3, r2
    5d6c:	005b      	lsls	r3, r3, #1
    5d6e:	4413      	add	r3, r2
    5d70:	009b      	lsls	r3, r3, #2
    5d72:	4403      	add	r3, r0
    5d74:	3304      	adds	r3, #4
    5d76:	6019      	str	r1, [r3, #0]
                break;
    5d78:	e012      	b.n	5da0 <getCoreDividerConfig+0x138>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVCORE_MASK) >> SCG_HCCR_DIVCORE_SHIFT) + 1U;
    5d7a:	4b0d      	ldr	r3, [pc, #52]	; (5db0 <getCoreDividerConfig+0x148>)
    5d7c:	69db      	ldr	r3, [r3, #28]
    5d7e:	0c1b      	lsrs	r3, r3, #16
    5d80:	f003 030f 	and.w	r3, r3, #15
    5d84:	1c59      	adds	r1, r3, #1
    5d86:	4809      	ldr	r0, [pc, #36]	; (5dac <getCoreDividerConfig+0x144>)
    5d88:	9a04      	ldr	r2, [sp, #16]
    5d8a:	4613      	mov	r3, r2
    5d8c:	005b      	lsls	r3, r3, #1
    5d8e:	4413      	add	r3, r2
    5d90:	009b      	lsls	r3, r3, #2
    5d92:	4403      	add	r3, r0
    5d94:	3304      	adds	r3, #4
    5d96:	6019      	str	r1, [r3, #0]
                break;
    5d98:	e002      	b.n	5da0 <getCoreDividerConfig+0x138>
        }
    }
    5d9a:	bf00      	nop
    5d9c:	e000      	b.n	5da0 <getCoreDividerConfig+0x138>
                break;
    5d9e:	bf00      	nop

    return ReturnValue;
    5da0:	9b05      	ldr	r3, [sp, #20]
}
    5da2:	4618      	mov	r0, r3
    5da4:	b006      	add	sp, #24
    5da6:	4770      	bx	lr
    5da8:	1fff8bdc 	.word	0x1fff8bdc
    5dac:	1fff8ca8 	.word	0x1fff8ca8
    5db0:	40064000 	.word	0x40064000

00005db4 <getBusDividerConfig>:


static const Clock_Ip_DividerConfigType *getBusDividerConfig(Clock_Ip_NameType Name)
{
    5db4:	b086      	sub	sp, #24
    5db6:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    5db8:	2300      	movs	r3, #0
    5dba:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    5dbc:	2300      	movs	r3, #0
    5dbe:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    5dc0:	9b01      	ldr	r3, [sp, #4]
    5dc2:	2b23      	cmp	r3, #35	; 0x23
    5dc4:	d00f      	beq.n	5de6 <getBusDividerConfig+0x32>
    5dc6:	9b01      	ldr	r3, [sp, #4]
    5dc8:	2b23      	cmp	r3, #35	; 0x23
    5dca:	d80f      	bhi.n	5dec <getBusDividerConfig+0x38>
    5dcc:	9b01      	ldr	r3, [sp, #4]
    5dce:	2b21      	cmp	r3, #33	; 0x21
    5dd0:	d003      	beq.n	5dda <getBusDividerConfig+0x26>
    5dd2:	9b01      	ldr	r3, [sp, #4]
    5dd4:	2b22      	cmp	r3, #34	; 0x22
    5dd6:	d003      	beq.n	5de0 <getBusDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    5dd8:	e008      	b.n	5dec <getBusDividerConfig+0x38>
            DividerConfigIndex = 0U;
    5dda:	2300      	movs	r3, #0
    5ddc:	9304      	str	r3, [sp, #16]
            break;
    5dde:	e006      	b.n	5dee <getBusDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    5de0:	2301      	movs	r3, #1
    5de2:	9304      	str	r3, [sp, #16]
            break;
    5de4:	e003      	b.n	5dee <getBusDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    5de6:	2302      	movs	r3, #2
    5de8:	9304      	str	r3, [sp, #16]
            break;
    5dea:	e000      	b.n	5dee <getBusDividerConfig+0x3a>
                break;
    5dec:	bf00      	nop

    }


    if (Clock_Ip_apConfig != NULL_PTR)
    5dee:	4b41      	ldr	r3, [pc, #260]	; (5ef4 <getBusDividerConfig+0x140>)
    5df0:	681b      	ldr	r3, [r3, #0]
    5df2:	2b00      	cmp	r3, #0
    5df4:	d026      	beq.n	5e44 <getBusDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5df6:	2300      	movs	r3, #0
    5df8:	9303      	str	r3, [sp, #12]
    5dfa:	e01c      	b.n	5e36 <getBusDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    5dfc:	4b3d      	ldr	r3, [pc, #244]	; (5ef4 <getBusDividerConfig+0x140>)
    5dfe:	6819      	ldr	r1, [r3, #0]
    5e00:	9a03      	ldr	r2, [sp, #12]
    5e02:	4613      	mov	r3, r2
    5e04:	005b      	lsls	r3, r3, #1
    5e06:	4413      	add	r3, r2
    5e08:	009b      	lsls	r3, r3, #2
    5e0a:	440b      	add	r3, r1
    5e0c:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5e10:	681b      	ldr	r3, [r3, #0]
    5e12:	9a01      	ldr	r2, [sp, #4]
    5e14:	429a      	cmp	r2, r3
    5e16:	d10b      	bne.n	5e30 <getBusDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    5e18:	4b36      	ldr	r3, [pc, #216]	; (5ef4 <getBusDividerConfig+0x140>)
    5e1a:	6819      	ldr	r1, [r3, #0]
    5e1c:	9a03      	ldr	r2, [sp, #12]
    5e1e:	4613      	mov	r3, r2
    5e20:	005b      	lsls	r3, r3, #1
    5e22:	4413      	add	r3, r2
    5e24:	009b      	lsls	r3, r3, #2
    5e26:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5e2a:	440b      	add	r3, r1
    5e2c:	9305      	str	r3, [sp, #20]
                break;
    5e2e:	e009      	b.n	5e44 <getBusDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5e30:	9b03      	ldr	r3, [sp, #12]
    5e32:	3301      	adds	r3, #1
    5e34:	9303      	str	r3, [sp, #12]
    5e36:	4b2f      	ldr	r3, [pc, #188]	; (5ef4 <getBusDividerConfig+0x140>)
    5e38:	681b      	ldr	r3, [r3, #0]
    5e3a:	7b1b      	ldrb	r3, [r3, #12]
    5e3c:	461a      	mov	r2, r3
    5e3e:	9b03      	ldr	r3, [sp, #12]
    5e40:	4293      	cmp	r3, r2
    5e42:	d3db      	bcc.n	5dfc <getBusDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5e44:	9b05      	ldr	r3, [sp, #20]
    5e46:	2b00      	cmp	r3, #0
    5e48:	d14d      	bne.n	5ee6 <getBusDividerConfig+0x132>
    {
        ReturnValue = &BusDividerConfigurations[DividerConfigIndex];
    5e4a:	9a04      	ldr	r2, [sp, #16]
    5e4c:	4613      	mov	r3, r2
    5e4e:	005b      	lsls	r3, r3, #1
    5e50:	4413      	add	r3, r2
    5e52:	009b      	lsls	r3, r3, #2
    5e54:	4a28      	ldr	r2, [pc, #160]	; (5ef8 <getBusDividerConfig+0x144>)
    5e56:	4413      	add	r3, r2
    5e58:	9305      	str	r3, [sp, #20]
        BusDividerConfigurations[DividerConfigIndex].Name = Name;
    5e5a:	4927      	ldr	r1, [pc, #156]	; (5ef8 <getBusDividerConfig+0x144>)
    5e5c:	9a04      	ldr	r2, [sp, #16]
    5e5e:	4613      	mov	r3, r2
    5e60:	005b      	lsls	r3, r3, #1
    5e62:	4413      	add	r3, r2
    5e64:	009b      	lsls	r3, r3, #2
    5e66:	440b      	add	r3, r1
    5e68:	9a01      	ldr	r2, [sp, #4]
    5e6a:	601a      	str	r2, [r3, #0]
        switch(Name)
    5e6c:	9b01      	ldr	r3, [sp, #4]
    5e6e:	2b23      	cmp	r3, #35	; 0x23
    5e70:	d029      	beq.n	5ec6 <getBusDividerConfig+0x112>
    5e72:	9b01      	ldr	r3, [sp, #4]
    5e74:	2b23      	cmp	r3, #35	; 0x23
    5e76:	d838      	bhi.n	5eea <getBusDividerConfig+0x136>
    5e78:	9b01      	ldr	r3, [sp, #4]
    5e7a:	2b21      	cmp	r3, #33	; 0x21
    5e7c:	d003      	beq.n	5e86 <getBusDividerConfig+0xd2>
    5e7e:	9b01      	ldr	r3, [sp, #4]
    5e80:	2b22      	cmp	r3, #34	; 0x22
    5e82:	d010      	beq.n	5ea6 <getBusDividerConfig+0xf2>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVBUS_MASK) >> SCG_HCCR_DIVBUS_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    5e84:	e031      	b.n	5eea <getBusDividerConfig+0x136>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVBUS_MASK) >> SCG_RCCR_DIVBUS_SHIFT) + 1U;
    5e86:	4b1d      	ldr	r3, [pc, #116]	; (5efc <getBusDividerConfig+0x148>)
    5e88:	695b      	ldr	r3, [r3, #20]
    5e8a:	091b      	lsrs	r3, r3, #4
    5e8c:	f003 030f 	and.w	r3, r3, #15
    5e90:	1c59      	adds	r1, r3, #1
    5e92:	4819      	ldr	r0, [pc, #100]	; (5ef8 <getBusDividerConfig+0x144>)
    5e94:	9a04      	ldr	r2, [sp, #16]
    5e96:	4613      	mov	r3, r2
    5e98:	005b      	lsls	r3, r3, #1
    5e9a:	4413      	add	r3, r2
    5e9c:	009b      	lsls	r3, r3, #2
    5e9e:	4403      	add	r3, r0
    5ea0:	3304      	adds	r3, #4
    5ea2:	6019      	str	r1, [r3, #0]
                break;
    5ea4:	e022      	b.n	5eec <getBusDividerConfig+0x138>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVBUS_MASK) >> SCG_VCCR_DIVBUS_SHIFT) + 1U;
    5ea6:	4b15      	ldr	r3, [pc, #84]	; (5efc <getBusDividerConfig+0x148>)
    5ea8:	699b      	ldr	r3, [r3, #24]
    5eaa:	091b      	lsrs	r3, r3, #4
    5eac:	f003 030f 	and.w	r3, r3, #15
    5eb0:	1c59      	adds	r1, r3, #1
    5eb2:	4811      	ldr	r0, [pc, #68]	; (5ef8 <getBusDividerConfig+0x144>)
    5eb4:	9a04      	ldr	r2, [sp, #16]
    5eb6:	4613      	mov	r3, r2
    5eb8:	005b      	lsls	r3, r3, #1
    5eba:	4413      	add	r3, r2
    5ebc:	009b      	lsls	r3, r3, #2
    5ebe:	4403      	add	r3, r0
    5ec0:	3304      	adds	r3, #4
    5ec2:	6019      	str	r1, [r3, #0]
                break;
    5ec4:	e012      	b.n	5eec <getBusDividerConfig+0x138>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVBUS_MASK) >> SCG_HCCR_DIVBUS_SHIFT) + 1U;
    5ec6:	4b0d      	ldr	r3, [pc, #52]	; (5efc <getBusDividerConfig+0x148>)
    5ec8:	69db      	ldr	r3, [r3, #28]
    5eca:	091b      	lsrs	r3, r3, #4
    5ecc:	f003 030f 	and.w	r3, r3, #15
    5ed0:	1c59      	adds	r1, r3, #1
    5ed2:	4809      	ldr	r0, [pc, #36]	; (5ef8 <getBusDividerConfig+0x144>)
    5ed4:	9a04      	ldr	r2, [sp, #16]
    5ed6:	4613      	mov	r3, r2
    5ed8:	005b      	lsls	r3, r3, #1
    5eda:	4413      	add	r3, r2
    5edc:	009b      	lsls	r3, r3, #2
    5ede:	4403      	add	r3, r0
    5ee0:	3304      	adds	r3, #4
    5ee2:	6019      	str	r1, [r3, #0]
                break;
    5ee4:	e002      	b.n	5eec <getBusDividerConfig+0x138>
        }
    }
    5ee6:	bf00      	nop
    5ee8:	e000      	b.n	5eec <getBusDividerConfig+0x138>
                break;
    5eea:	bf00      	nop

    return ReturnValue;
    5eec:	9b05      	ldr	r3, [sp, #20]
}
    5eee:	4618      	mov	r0, r3
    5ef0:	b006      	add	sp, #24
    5ef2:	4770      	bx	lr
    5ef4:	1fff8bdc 	.word	0x1fff8bdc
    5ef8:	1fff8ccc 	.word	0x1fff8ccc
    5efc:	40064000 	.word	0x40064000

00005f00 <getSlowDividerConfig>:

static const Clock_Ip_DividerConfigType *getSlowDividerConfig(Clock_Ip_NameType Name)
{
    5f00:	b086      	sub	sp, #24
    5f02:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    5f04:	2300      	movs	r3, #0
    5f06:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    5f08:	2300      	movs	r3, #0
    5f0a:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    5f0c:	9b01      	ldr	r3, [sp, #4]
    5f0e:	2b27      	cmp	r3, #39	; 0x27
    5f10:	d00f      	beq.n	5f32 <getSlowDividerConfig+0x32>
    5f12:	9b01      	ldr	r3, [sp, #4]
    5f14:	2b27      	cmp	r3, #39	; 0x27
    5f16:	d80f      	bhi.n	5f38 <getSlowDividerConfig+0x38>
    5f18:	9b01      	ldr	r3, [sp, #4]
    5f1a:	2b25      	cmp	r3, #37	; 0x25
    5f1c:	d003      	beq.n	5f26 <getSlowDividerConfig+0x26>
    5f1e:	9b01      	ldr	r3, [sp, #4]
    5f20:	2b26      	cmp	r3, #38	; 0x26
    5f22:	d003      	beq.n	5f2c <getSlowDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    5f24:	e008      	b.n	5f38 <getSlowDividerConfig+0x38>
            DividerConfigIndex = 0U;
    5f26:	2300      	movs	r3, #0
    5f28:	9304      	str	r3, [sp, #16]
            break;
    5f2a:	e006      	b.n	5f3a <getSlowDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    5f2c:	2301      	movs	r3, #1
    5f2e:	9304      	str	r3, [sp, #16]
            break;
    5f30:	e003      	b.n	5f3a <getSlowDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    5f32:	2302      	movs	r3, #2
    5f34:	9304      	str	r3, [sp, #16]
            break;
    5f36:	e000      	b.n	5f3a <getSlowDividerConfig+0x3a>
                break;
    5f38:	bf00      	nop

    }


    if (Clock_Ip_apConfig != NULL_PTR)
    5f3a:	4b40      	ldr	r3, [pc, #256]	; (603c <getSlowDividerConfig+0x13c>)
    5f3c:	681b      	ldr	r3, [r3, #0]
    5f3e:	2b00      	cmp	r3, #0
    5f40:	d026      	beq.n	5f90 <getSlowDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5f42:	2300      	movs	r3, #0
    5f44:	9303      	str	r3, [sp, #12]
    5f46:	e01c      	b.n	5f82 <getSlowDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    5f48:	4b3c      	ldr	r3, [pc, #240]	; (603c <getSlowDividerConfig+0x13c>)
    5f4a:	6819      	ldr	r1, [r3, #0]
    5f4c:	9a03      	ldr	r2, [sp, #12]
    5f4e:	4613      	mov	r3, r2
    5f50:	005b      	lsls	r3, r3, #1
    5f52:	4413      	add	r3, r2
    5f54:	009b      	lsls	r3, r3, #2
    5f56:	440b      	add	r3, r1
    5f58:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5f5c:	681b      	ldr	r3, [r3, #0]
    5f5e:	9a01      	ldr	r2, [sp, #4]
    5f60:	429a      	cmp	r2, r3
    5f62:	d10b      	bne.n	5f7c <getSlowDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    5f64:	4b35      	ldr	r3, [pc, #212]	; (603c <getSlowDividerConfig+0x13c>)
    5f66:	6819      	ldr	r1, [r3, #0]
    5f68:	9a03      	ldr	r2, [sp, #12]
    5f6a:	4613      	mov	r3, r2
    5f6c:	005b      	lsls	r3, r3, #1
    5f6e:	4413      	add	r3, r2
    5f70:	009b      	lsls	r3, r3, #2
    5f72:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5f76:	440b      	add	r3, r1
    5f78:	9305      	str	r3, [sp, #20]
                break;
    5f7a:	e009      	b.n	5f90 <getSlowDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5f7c:	9b03      	ldr	r3, [sp, #12]
    5f7e:	3301      	adds	r3, #1
    5f80:	9303      	str	r3, [sp, #12]
    5f82:	4b2e      	ldr	r3, [pc, #184]	; (603c <getSlowDividerConfig+0x13c>)
    5f84:	681b      	ldr	r3, [r3, #0]
    5f86:	7b1b      	ldrb	r3, [r3, #12]
    5f88:	461a      	mov	r2, r3
    5f8a:	9b03      	ldr	r3, [sp, #12]
    5f8c:	4293      	cmp	r3, r2
    5f8e:	d3db      	bcc.n	5f48 <getSlowDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5f90:	9b05      	ldr	r3, [sp, #20]
    5f92:	2b00      	cmp	r3, #0
    5f94:	d14a      	bne.n	602c <getSlowDividerConfig+0x12c>
    {
        ReturnValue = &SlowDividerConfigurations[DividerConfigIndex];
    5f96:	9a04      	ldr	r2, [sp, #16]
    5f98:	4613      	mov	r3, r2
    5f9a:	005b      	lsls	r3, r3, #1
    5f9c:	4413      	add	r3, r2
    5f9e:	009b      	lsls	r3, r3, #2
    5fa0:	4a27      	ldr	r2, [pc, #156]	; (6040 <getSlowDividerConfig+0x140>)
    5fa2:	4413      	add	r3, r2
    5fa4:	9305      	str	r3, [sp, #20]
        SlowDividerConfigurations[DividerConfigIndex].Name = Name;
    5fa6:	4926      	ldr	r1, [pc, #152]	; (6040 <getSlowDividerConfig+0x140>)
    5fa8:	9a04      	ldr	r2, [sp, #16]
    5faa:	4613      	mov	r3, r2
    5fac:	005b      	lsls	r3, r3, #1
    5fae:	4413      	add	r3, r2
    5fb0:	009b      	lsls	r3, r3, #2
    5fb2:	440b      	add	r3, r1
    5fb4:	9a01      	ldr	r2, [sp, #4]
    5fb6:	601a      	str	r2, [r3, #0]
        switch(Name)
    5fb8:	9b01      	ldr	r3, [sp, #4]
    5fba:	2b27      	cmp	r3, #39	; 0x27
    5fbc:	d027      	beq.n	600e <getSlowDividerConfig+0x10e>
    5fbe:	9b01      	ldr	r3, [sp, #4]
    5fc0:	2b27      	cmp	r3, #39	; 0x27
    5fc2:	d835      	bhi.n	6030 <getSlowDividerConfig+0x130>
    5fc4:	9b01      	ldr	r3, [sp, #4]
    5fc6:	2b25      	cmp	r3, #37	; 0x25
    5fc8:	d003      	beq.n	5fd2 <getSlowDividerConfig+0xd2>
    5fca:	9b01      	ldr	r3, [sp, #4]
    5fcc:	2b26      	cmp	r3, #38	; 0x26
    5fce:	d00f      	beq.n	5ff0 <getSlowDividerConfig+0xf0>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVSLOW_MASK) >> SCG_HCCR_DIVSLOW_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    5fd0:	e02e      	b.n	6030 <getSlowDividerConfig+0x130>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVSLOW_MASK) >> SCG_RCCR_DIVSLOW_SHIFT) + 1U;
    5fd2:	4b1c      	ldr	r3, [pc, #112]	; (6044 <getSlowDividerConfig+0x144>)
    5fd4:	695b      	ldr	r3, [r3, #20]
    5fd6:	f003 030f 	and.w	r3, r3, #15
    5fda:	1c59      	adds	r1, r3, #1
    5fdc:	4818      	ldr	r0, [pc, #96]	; (6040 <getSlowDividerConfig+0x140>)
    5fde:	9a04      	ldr	r2, [sp, #16]
    5fe0:	4613      	mov	r3, r2
    5fe2:	005b      	lsls	r3, r3, #1
    5fe4:	4413      	add	r3, r2
    5fe6:	009b      	lsls	r3, r3, #2
    5fe8:	4403      	add	r3, r0
    5fea:	3304      	adds	r3, #4
    5fec:	6019      	str	r1, [r3, #0]
                break;
    5fee:	e020      	b.n	6032 <getSlowDividerConfig+0x132>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVSLOW_MASK) >> SCG_VCCR_DIVSLOW_SHIFT) + 1U;
    5ff0:	4b14      	ldr	r3, [pc, #80]	; (6044 <getSlowDividerConfig+0x144>)
    5ff2:	699b      	ldr	r3, [r3, #24]
    5ff4:	f003 030f 	and.w	r3, r3, #15
    5ff8:	1c59      	adds	r1, r3, #1
    5ffa:	4811      	ldr	r0, [pc, #68]	; (6040 <getSlowDividerConfig+0x140>)
    5ffc:	9a04      	ldr	r2, [sp, #16]
    5ffe:	4613      	mov	r3, r2
    6000:	005b      	lsls	r3, r3, #1
    6002:	4413      	add	r3, r2
    6004:	009b      	lsls	r3, r3, #2
    6006:	4403      	add	r3, r0
    6008:	3304      	adds	r3, #4
    600a:	6019      	str	r1, [r3, #0]
                break;
    600c:	e011      	b.n	6032 <getSlowDividerConfig+0x132>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVSLOW_MASK) >> SCG_HCCR_DIVSLOW_SHIFT) + 1U;
    600e:	4b0d      	ldr	r3, [pc, #52]	; (6044 <getSlowDividerConfig+0x144>)
    6010:	69db      	ldr	r3, [r3, #28]
    6012:	f003 030f 	and.w	r3, r3, #15
    6016:	1c59      	adds	r1, r3, #1
    6018:	4809      	ldr	r0, [pc, #36]	; (6040 <getSlowDividerConfig+0x140>)
    601a:	9a04      	ldr	r2, [sp, #16]
    601c:	4613      	mov	r3, r2
    601e:	005b      	lsls	r3, r3, #1
    6020:	4413      	add	r3, r2
    6022:	009b      	lsls	r3, r3, #2
    6024:	4403      	add	r3, r0
    6026:	3304      	adds	r3, #4
    6028:	6019      	str	r1, [r3, #0]
                break;
    602a:	e002      	b.n	6032 <getSlowDividerConfig+0x132>
        }
    }
    602c:	bf00      	nop
    602e:	e000      	b.n	6032 <getSlowDividerConfig+0x132>
                break;
    6030:	bf00      	nop

    return ReturnValue;
    6032:	9b05      	ldr	r3, [sp, #20]
}
    6034:	4618      	mov	r0, r3
    6036:	b006      	add	sp, #24
    6038:	4770      	bx	lr
    603a:	bf00      	nop
    603c:	1fff8bdc 	.word	0x1fff8bdc
    6040:	1fff8cf0 	.word	0x1fff8cf0
    6044:	40064000 	.word	0x40064000

00006048 <Clock_Ip_ClockInitializeObjects>:

/* Initialize objects for clock */
static void Clock_Ip_ClockInitializeObjects(Clock_Ip_ClockConfigType const * Config)
{
    6048:	b500      	push	{lr}
    604a:	b083      	sub	sp, #12
    604c:	9001      	str	r0, [sp, #4]
    if (FALSE == Clock_Ip_bObjsAreInitialized)
    604e:	4b64      	ldr	r3, [pc, #400]	; (61e0 <Clock_Ip_ClockInitializeObjects+0x198>)
    6050:	781b      	ldrb	r3, [r3, #0]
    6052:	f083 0301 	eor.w	r3, r3, #1
    6056:	b2db      	uxtb	r3, r3
    6058:	2b00      	cmp	r3, #0
    605a:	d05b      	beq.n	6114 <Clock_Ip_ClockInitializeObjects+0xcc>
    {
        Clock_Ip_bObjsAreInitialized = TRUE;
    605c:	4b60      	ldr	r3, [pc, #384]	; (61e0 <Clock_Ip_ClockInitializeObjects+0x198>)
    605e:	2201      	movs	r2, #1
    6060:	701a      	strb	r2, [r3, #0]

    #if defined(CLOCK_IP_HAS_SPLL_CLK)
        Clock_Ip_pxSpllClock = &Clock_Ip_axPllCallbacks[Clock_Ip_au8PllCallbackIndex[CLOCK_IP_SYS_PLL]];
    6062:	4b60      	ldr	r3, [pc, #384]	; (61e4 <Clock_Ip_ClockInitializeObjects+0x19c>)
    6064:	785b      	ldrb	r3, [r3, #1]
    6066:	461a      	mov	r2, r3
    6068:	4613      	mov	r3, r2
    606a:	009b      	lsls	r3, r3, #2
    606c:	4413      	add	r3, r2
    606e:	009b      	lsls	r3, r3, #2
    6070:	4a5d      	ldr	r2, [pc, #372]	; (61e8 <Clock_Ip_ClockInitializeObjects+0x1a0>)
    6072:	4413      	add	r3, r2
    6074:	4a5d      	ldr	r2, [pc, #372]	; (61ec <Clock_Ip_ClockInitializeObjects+0x1a4>)
    6076:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSoscClock = &Clock_Ip_axExtOscCallbacks[Clock_Ip_au8XoscCallbackIndex[CLOCK_IP_SYS_OSC]];
    6078:	4b5d      	ldr	r3, [pc, #372]	; (61f0 <Clock_Ip_ClockInitializeObjects+0x1a8>)
    607a:	785b      	ldrb	r3, [r3, #1]
    607c:	461a      	mov	r2, r3
    607e:	4613      	mov	r3, r2
    6080:	009b      	lsls	r3, r3, #2
    6082:	4413      	add	r3, r2
    6084:	009b      	lsls	r3, r3, #2
    6086:	4a5b      	ldr	r2, [pc, #364]	; (61f4 <Clock_Ip_ClockInitializeObjects+0x1ac>)
    6088:	4413      	add	r3, r2
    608a:	4a5b      	ldr	r2, [pc, #364]	; (61f8 <Clock_Ip_ClockInitializeObjects+0x1b0>)
    608c:	6013      	str	r3, [r2, #0]

        Clock_Ip_pxFircClock = &Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]];
    608e:	4b5b      	ldr	r3, [pc, #364]	; (61fc <Clock_Ip_ClockInitializeObjects+0x1b4>)
    6090:	791b      	ldrb	r3, [r3, #4]
    6092:	461a      	mov	r2, r3
    6094:	4613      	mov	r3, r2
    6096:	005b      	lsls	r3, r3, #1
    6098:	4413      	add	r3, r2
    609a:	009b      	lsls	r3, r3, #2
    609c:	4a58      	ldr	r2, [pc, #352]	; (6200 <Clock_Ip_ClockInitializeObjects+0x1b8>)
    609e:	4413      	add	r3, r2
    60a0:	4a58      	ldr	r2, [pc, #352]	; (6204 <Clock_Ip_ClockInitializeObjects+0x1bc>)
    60a2:	6013      	str	r3, [r2, #0]

    #if defined(CLOCK_IP_HAS_FIRC_MON1_CLK) || defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
        Clock_Ip_pxCmuFircMonitor = &Clock_Ip_axCmuCallbacks[Clock_Ip_au8CmuCallbackIndex[CLOCK_IP_CMU]];
    #endif

        Clock_Ip_pxScsRunClockSelector   = &Clock_Ip_axSelectorCallbacks[Clock_Ip_au8SelectorCallbackIndex[CLOCK_IP_SCS_RUN]];
    60a4:	4b58      	ldr	r3, [pc, #352]	; (6208 <Clock_Ip_ClockInitializeObjects+0x1c0>)
    60a6:	795b      	ldrb	r3, [r3, #5]
    60a8:	00db      	lsls	r3, r3, #3
    60aa:	4a58      	ldr	r2, [pc, #352]	; (620c <Clock_Ip_ClockInitializeObjects+0x1c4>)
    60ac:	4413      	add	r3, r2
    60ae:	4a58      	ldr	r2, [pc, #352]	; (6210 <Clock_Ip_ClockInitializeObjects+0x1c8>)
    60b0:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        Clock_Ip_pxScsHsrunClockSelector = &Clock_Ip_axSelectorCallbacks[Clock_Ip_au8SelectorCallbackIndex[CLOCK_IP_SCS_HSRUN]];
    60b2:	4b55      	ldr	r3, [pc, #340]	; (6208 <Clock_Ip_ClockInitializeObjects+0x1c0>)
    60b4:	79db      	ldrb	r3, [r3, #7]
    60b6:	00db      	lsls	r3, r3, #3
    60b8:	4a54      	ldr	r2, [pc, #336]	; (620c <Clock_Ip_ClockInitializeObjects+0x1c4>)
    60ba:	4413      	add	r3, r2
    60bc:	4a55      	ldr	r2, [pc, #340]	; (6214 <Clock_Ip_ClockInitializeObjects+0x1cc>)
    60be:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxCoreRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVCORE_RUN]];
    60c0:	4b55      	ldr	r3, [pc, #340]	; (6218 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    60c2:	799b      	ldrb	r3, [r3, #6]
    60c4:	009b      	lsls	r3, r3, #2
    60c6:	4a55      	ldr	r2, [pc, #340]	; (621c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    60c8:	4413      	add	r3, r2
    60ca:	4a55      	ldr	r2, [pc, #340]	; (6220 <Clock_Ip_ClockInitializeObjects+0x1d8>)
    60cc:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
        Clock_Ip_pxCoreHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVCORE_HSRUN]];
    60ce:	4b52      	ldr	r3, [pc, #328]	; (6218 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    60d0:	7a1b      	ldrb	r3, [r3, #8]
    60d2:	009b      	lsls	r3, r3, #2
    60d4:	4a51      	ldr	r2, [pc, #324]	; (621c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    60d6:	4413      	add	r3, r2
    60d8:	4a52      	ldr	r2, [pc, #328]	; (6224 <Clock_Ip_ClockInitializeObjects+0x1dc>)
    60da:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxBusRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVBUS_RUN]];
    60dc:	4b4e      	ldr	r3, [pc, #312]	; (6218 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    60de:	7a5b      	ldrb	r3, [r3, #9]
    60e0:	009b      	lsls	r3, r3, #2
    60e2:	4a4e      	ldr	r2, [pc, #312]	; (621c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    60e4:	4413      	add	r3, r2
    60e6:	4a50      	ldr	r2, [pc, #320]	; (6228 <Clock_Ip_ClockInitializeObjects+0x1e0>)
    60e8:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
        Clock_Ip_pxBusHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVBUS_HSRUN]];
    60ea:	4b4b      	ldr	r3, [pc, #300]	; (6218 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    60ec:	7adb      	ldrb	r3, [r3, #11]
    60ee:	009b      	lsls	r3, r3, #2
    60f0:	4a4a      	ldr	r2, [pc, #296]	; (621c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    60f2:	4413      	add	r3, r2
    60f4:	4a4d      	ldr	r2, [pc, #308]	; (622c <Clock_Ip_ClockInitializeObjects+0x1e4>)
    60f6:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSlowRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVSLOW_RUN]];
    60f8:	4b47      	ldr	r3, [pc, #284]	; (6218 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    60fa:	7b1b      	ldrb	r3, [r3, #12]
    60fc:	009b      	lsls	r3, r3, #2
    60fe:	4a47      	ldr	r2, [pc, #284]	; (621c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    6100:	4413      	add	r3, r2
    6102:	4a4b      	ldr	r2, [pc, #300]	; (6230 <Clock_Ip_ClockInitializeObjects+0x1e8>)
    6104:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
        Clock_Ip_pxSlowHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVSLOW_HSRUN]];
    6106:	4b44      	ldr	r3, [pc, #272]	; (6218 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    6108:	7b9b      	ldrb	r3, [r3, #14]
    610a:	009b      	lsls	r3, r3, #2
    610c:	4a43      	ldr	r2, [pc, #268]	; (621c <Clock_Ip_ClockInitializeObjects+0x1d4>)
    610e:	4413      	add	r3, r2
    6110:	4a48      	ldr	r2, [pc, #288]	; (6234 <Clock_Ip_ClockInitializeObjects+0x1ec>)
    6112:	6013      	str	r3, [r2, #0]
    #endif
    }

    if( ((TRUE == Clock_Ip_bAcceptedCopyClockConfiguration) && (Config == NULL_PTR)) || (Clock_Ip_bSentFromUpdateDriverContext ==TRUE) )
    6114:	4b48      	ldr	r3, [pc, #288]	; (6238 <Clock_Ip_ClockInitializeObjects+0x1f0>)
    6116:	781b      	ldrb	r3, [r3, #0]
    6118:	2b00      	cmp	r3, #0
    611a:	d002      	beq.n	6122 <Clock_Ip_ClockInitializeObjects+0xda>
    611c:	9b01      	ldr	r3, [sp, #4]
    611e:	2b00      	cmp	r3, #0
    6120:	d003      	beq.n	612a <Clock_Ip_ClockInitializeObjects+0xe2>
    6122:	4b46      	ldr	r3, [pc, #280]	; (623c <Clock_Ip_ClockInitializeObjects+0x1f4>)
    6124:	781b      	ldrb	r3, [r3, #0]
    6126:	2b00      	cmp	r3, #0
    6128:	d056      	beq.n	61d8 <Clock_Ip_ClockInitializeObjects+0x190>
    {
        Clock_Ip_pxFircConfig = getFircConfig();
    612a:	f7ff fc09 	bl	5940 <getFircConfig>
    612e:	4603      	mov	r3, r0
    6130:	4a43      	ldr	r2, [pc, #268]	; (6240 <Clock_Ip_ClockInitializeObjects+0x1f8>)
    6132:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxSoscConfig = getSoscConfig();
    6134:	f7ff fc60 	bl	59f8 <getSoscConfig>
    6138:	4603      	mov	r3, r0
    613a:	4a42      	ldr	r2, [pc, #264]	; (6244 <Clock_Ip_ClockInitializeObjects+0x1fc>)
    613c:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SPLL_CLK)
        Clock_Ip_pxSpllConfig = getSpllConfig();
    613e:	f7ff fca7 	bl	5a90 <getSpllConfig>
    6142:	4603      	mov	r3, r0
    6144:	4a40      	ldr	r2, [pc, #256]	; (6248 <Clock_Ip_ClockInitializeObjects+0x200>)
    6146:	6013      	str	r3, [r2, #0]
    #endif
    #if defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
        Clock_Ip_pxCmuFircMon2Config = getCmuFircConfig(FIRC_MON2_CLK);
    #endif

        Clock_Ip_pxScsConfigRunMode = getSelectorConfig(SCS_RUN_CLK);
    6148:	2019      	movs	r0, #25
    614a:	f7ff fcfb 	bl	5b44 <getSelectorConfig>
    614e:	4603      	mov	r3, r0
    6150:	4a3e      	ldr	r2, [pc, #248]	; (624c <Clock_Ip_ClockInitializeObjects+0x204>)
    6152:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxScsConfigVlprMode = getSelectorConfig(SCS_VLPR_CLK);
    6154:	201a      	movs	r0, #26
    6156:	f7ff fcf5 	bl	5b44 <getSelectorConfig>
    615a:	4603      	mov	r3, r0
    615c:	4a3c      	ldr	r2, [pc, #240]	; (6250 <Clock_Ip_ClockInitializeObjects+0x208>)
    615e:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        Clock_Ip_pxScsConfigHsrunMode = getSelectorConfig(SCS_HSRUN_CLK);
    6160:	201b      	movs	r0, #27
    6162:	f7ff fcef 	bl	5b44 <getSelectorConfig>
    6166:	4603      	mov	r3, r0
    6168:	4a3a      	ldr	r2, [pc, #232]	; (6254 <Clock_Ip_ClockInitializeObjects+0x20c>)
    616a:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxCoreConfigRunMode = getCoreDividerConfig(CORE_RUN_CLK);
    616c:	201d      	movs	r0, #29
    616e:	f7ff fd7b 	bl	5c68 <getCoreDividerConfig>
    6172:	4603      	mov	r3, r0
    6174:	4a38      	ldr	r2, [pc, #224]	; (6258 <Clock_Ip_ClockInitializeObjects+0x210>)
    6176:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxCoreConfigVlprMode = getCoreDividerConfig(CORE_VLPR_CLK);
    6178:	201e      	movs	r0, #30
    617a:	f7ff fd75 	bl	5c68 <getCoreDividerConfig>
    617e:	4603      	mov	r3, r0
    6180:	4a36      	ldr	r2, [pc, #216]	; (625c <Clock_Ip_ClockInitializeObjects+0x214>)
    6182:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
        Clock_Ip_pxCoreConfigHsrunMode = getCoreDividerConfig(CORE_HSRUN_CLK);
    6184:	201f      	movs	r0, #31
    6186:	f7ff fd6f 	bl	5c68 <getCoreDividerConfig>
    618a:	4603      	mov	r3, r0
    618c:	4a34      	ldr	r2, [pc, #208]	; (6260 <Clock_Ip_ClockInitializeObjects+0x218>)
    618e:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxBusConfigRunMode = getBusDividerConfig(BUS_RUN_CLK);
    6190:	2021      	movs	r0, #33	; 0x21
    6192:	f7ff fe0f 	bl	5db4 <getBusDividerConfig>
    6196:	4603      	mov	r3, r0
    6198:	4a32      	ldr	r2, [pc, #200]	; (6264 <Clock_Ip_ClockInitializeObjects+0x21c>)
    619a:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxBusConfigVlprMode = getBusDividerConfig(BUS_VLPR_CLK);
    619c:	2022      	movs	r0, #34	; 0x22
    619e:	f7ff fe09 	bl	5db4 <getBusDividerConfig>
    61a2:	4603      	mov	r3, r0
    61a4:	4a30      	ldr	r2, [pc, #192]	; (6268 <Clock_Ip_ClockInitializeObjects+0x220>)
    61a6:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
        Clock_Ip_pxBusConfigHsrunMode = getBusDividerConfig(BUS_HSRUN_CLK);
    61a8:	2023      	movs	r0, #35	; 0x23
    61aa:	f7ff fe03 	bl	5db4 <getBusDividerConfig>
    61ae:	4603      	mov	r3, r0
    61b0:	4a2e      	ldr	r2, [pc, #184]	; (626c <Clock_Ip_ClockInitializeObjects+0x224>)
    61b2:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSlowConfigRunMode = getSlowDividerConfig(SLOW_RUN_CLK);
    61b4:	2025      	movs	r0, #37	; 0x25
    61b6:	f7ff fea3 	bl	5f00 <getSlowDividerConfig>
    61ba:	4603      	mov	r3, r0
    61bc:	4a2c      	ldr	r2, [pc, #176]	; (6270 <Clock_Ip_ClockInitializeObjects+0x228>)
    61be:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxSlowConfigVlprMode = getSlowDividerConfig(SLOW_VLPR_CLK);
    61c0:	2026      	movs	r0, #38	; 0x26
    61c2:	f7ff fe9d 	bl	5f00 <getSlowDividerConfig>
    61c6:	4603      	mov	r3, r0
    61c8:	4a2a      	ldr	r2, [pc, #168]	; (6274 <Clock_Ip_ClockInitializeObjects+0x22c>)
    61ca:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
        Clock_Ip_pxSlowConfigHsrunMode = getSlowDividerConfig(SLOW_HSRUN_CLK);
    61cc:	2027      	movs	r0, #39	; 0x27
    61ce:	f7ff fe97 	bl	5f00 <getSlowDividerConfig>
    61d2:	4603      	mov	r3, r0
    61d4:	4a28      	ldr	r2, [pc, #160]	; (6278 <Clock_Ip_ClockInitializeObjects+0x230>)
    61d6:	6013      	str	r3, [r2, #0]
    #endif
    }

}
    61d8:	bf00      	nop
    61da:	b003      	add	sp, #12
    61dc:	f85d fb04 	ldr.w	pc, [sp], #4
    61e0:	1fff8d14 	.word	0x1fff8d14
    61e4:	000193f8 	.word	0x000193f8
    61e8:	00019a44 	.word	0x00019a44
    61ec:	1fff8be0 	.word	0x1fff8be0
    61f0:	000193b8 	.word	0x000193b8
    61f4:	0001998c 	.word	0x0001998c
    61f8:	1fff8be4 	.word	0x1fff8be4
    61fc:	000193c8 	.word	0x000193c8
    6200:	000199f8 	.word	0x000199f8
    6204:	1fff8be8 	.word	0x1fff8be8
    6208:	00019408 	.word	0x00019408
    620c:	00019a70 	.word	0x00019a70
    6210:	1fff8bec 	.word	0x1fff8bec
    6214:	1fff8c28 	.word	0x1fff8c28
    6218:	00019398 	.word	0x00019398
    621c:	00019948 	.word	0x00019948
    6220:	1fff8bf0 	.word	0x1fff8bf0
    6224:	1fff8c2c 	.word	0x1fff8c2c
    6228:	1fff8bf4 	.word	0x1fff8bf4
    622c:	1fff8c30 	.word	0x1fff8c30
    6230:	1fff8bf8 	.word	0x1fff8bf8
    6234:	1fff8c34 	.word	0x1fff8c34
    6238:	1fff8b19 	.word	0x1fff8b19
    623c:	1fff8b10 	.word	0x1fff8b10
    6240:	1fff8bfc 	.word	0x1fff8bfc
    6244:	1fff8c00 	.word	0x1fff8c00
    6248:	1fff8c04 	.word	0x1fff8c04
    624c:	1fff8c08 	.word	0x1fff8c08
    6250:	1fff8c0c 	.word	0x1fff8c0c
    6254:	1fff8c38 	.word	0x1fff8c38
    6258:	1fff8c10 	.word	0x1fff8c10
    625c:	1fff8c14 	.word	0x1fff8c14
    6260:	1fff8c3c 	.word	0x1fff8c3c
    6264:	1fff8c18 	.word	0x1fff8c18
    6268:	1fff8c1c 	.word	0x1fff8c1c
    626c:	1fff8c40 	.word	0x1fff8c40
    6270:	1fff8c20 	.word	0x1fff8c20
    6274:	1fff8c24 	.word	0x1fff8c24
    6278:	1fff8c44 	.word	0x1fff8c44

0000627c <Clock_Ip_ClockPowerModeChangeNotification>:


void Clock_Ip_ClockPowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode, Clock_Ip_PowerNotificationType Notification)
{
    627c:	b500      	push	{lr}
    627e:	b083      	sub	sp, #12
    6280:	9001      	str	r0, [sp, #4]
    6282:	9100      	str	r1, [sp, #0]
    switch(PowerMode)
    6284:	9b01      	ldr	r3, [sp, #4]
    6286:	2b03      	cmp	r3, #3
    6288:	f000 8090 	beq.w	63ac <Clock_Ip_ClockPowerModeChangeNotification+0x130>
    628c:	9b01      	ldr	r3, [sp, #4]
    628e:	2b03      	cmp	r3, #3
    6290:	f200 80d3 	bhi.w	643a <Clock_Ip_ClockPowerModeChangeNotification+0x1be>
    6294:	9b01      	ldr	r3, [sp, #4]
    6296:	2b00      	cmp	r3, #0
    6298:	d040      	beq.n	631c <Clock_Ip_ClockPowerModeChangeNotification+0xa0>
    629a:	9b01      	ldr	r3, [sp, #4]
    629c:	3b01      	subs	r3, #1
    629e:	2b01      	cmp	r3, #1
    62a0:	f200 80cb 	bhi.w	643a <Clock_Ip_ClockPowerModeChangeNotification+0x1be>
    {
        case VLPR_MODE:
        case VLPS_MODE:
        {
            if(BEFORE_POWER_MODE_CHANGE == Notification)
    62a4:	9b00      	ldr	r3, [sp, #0]
    62a6:	2b00      	cmp	r3, #0
    62a8:	f040 80c9 	bne.w	643e <Clock_Ip_ClockPowerModeChangeNotification+0x1c2>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = FALSE;
    62ac:	4b68      	ldr	r3, [pc, #416]	; (6450 <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    62ae:	2200      	movs	r2, #0
    62b0:	701a      	strb	r2, [r3, #0]
                    Clock_Ip_pxCmuFircMonitor->Disable(FIRC_MON2_CLK);
                }
#endif

                /* Load system clock settings for VLPR mode */
                Clock_Ip_pxScsRunClockSelector->Set(Clock_Ip_pxScsConfigVlprMode);
    62b2:	4b68      	ldr	r3, [pc, #416]	; (6454 <Clock_Ip_ClockPowerModeChangeNotification+0x1d8>)
    62b4:	681b      	ldr	r3, [r3, #0]
    62b6:	685b      	ldr	r3, [r3, #4]
    62b8:	4a67      	ldr	r2, [pc, #412]	; (6458 <Clock_Ip_ClockPowerModeChangeNotification+0x1dc>)
    62ba:	6812      	ldr	r2, [r2, #0]
    62bc:	4610      	mov	r0, r2
    62be:	4798      	blx	r3
                Clock_Ip_pxCoreRunClockDivider->Set(Clock_Ip_pxCoreConfigVlprMode);
    62c0:	4b66      	ldr	r3, [pc, #408]	; (645c <Clock_Ip_ClockPowerModeChangeNotification+0x1e0>)
    62c2:	681b      	ldr	r3, [r3, #0]
    62c4:	681b      	ldr	r3, [r3, #0]
    62c6:	4a66      	ldr	r2, [pc, #408]	; (6460 <Clock_Ip_ClockPowerModeChangeNotification+0x1e4>)
    62c8:	6812      	ldr	r2, [r2, #0]
    62ca:	4610      	mov	r0, r2
    62cc:	4798      	blx	r3
                Clock_Ip_pxBusRunClockDivider->Set(Clock_Ip_pxBusConfigVlprMode);
    62ce:	4b65      	ldr	r3, [pc, #404]	; (6464 <Clock_Ip_ClockPowerModeChangeNotification+0x1e8>)
    62d0:	681b      	ldr	r3, [r3, #0]
    62d2:	681b      	ldr	r3, [r3, #0]
    62d4:	4a64      	ldr	r2, [pc, #400]	; (6468 <Clock_Ip_ClockPowerModeChangeNotification+0x1ec>)
    62d6:	6812      	ldr	r2, [r2, #0]
    62d8:	4610      	mov	r0, r2
    62da:	4798      	blx	r3
                Clock_Ip_pxSlowRunClockDivider->Set(Clock_Ip_pxSlowConfigVlprMode);
    62dc:	4b63      	ldr	r3, [pc, #396]	; (646c <Clock_Ip_ClockPowerModeChangeNotification+0x1f0>)
    62de:	681b      	ldr	r3, [r3, #0]
    62e0:	681b      	ldr	r3, [r3, #0]
    62e2:	4a63      	ldr	r2, [pc, #396]	; (6470 <Clock_Ip_ClockPowerModeChangeNotification+0x1f4>)
    62e4:	6812      	ldr	r2, [r2, #0]
    62e6:	4610      	mov	r0, r2
    62e8:	4798      	blx	r3

                /* Disable all clock sources except SIRC */
#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Disable(Clock_Ip_pxSpllConfig->Name);
    62ea:	4b62      	ldr	r3, [pc, #392]	; (6474 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    62ec:	681b      	ldr	r3, [r3, #0]
    62ee:	691b      	ldr	r3, [r3, #16]
    62f0:	4a61      	ldr	r2, [pc, #388]	; (6478 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    62f2:	6812      	ldr	r2, [r2, #0]
    62f4:	6812      	ldr	r2, [r2, #0]
    62f6:	4610      	mov	r0, r2
    62f8:	4798      	blx	r3
#endif
                Clock_Ip_pxSoscClock->Disable(Clock_Ip_pxSoscConfig->Name);
    62fa:	4b60      	ldr	r3, [pc, #384]	; (647c <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    62fc:	681b      	ldr	r3, [r3, #0]
    62fe:	68db      	ldr	r3, [r3, #12]
    6300:	4a5f      	ldr	r2, [pc, #380]	; (6480 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    6302:	6812      	ldr	r2, [r2, #0]
    6304:	6812      	ldr	r2, [r2, #0]
    6306:	4610      	mov	r0, r2
    6308:	4798      	blx	r3
                Clock_Ip_pxFircClock->Disable(Clock_Ip_pxFircConfig->Name);
    630a:	4b5e      	ldr	r3, [pc, #376]	; (6484 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    630c:	681b      	ldr	r3, [r3, #0]
    630e:	689b      	ldr	r3, [r3, #8]
    6310:	4a5d      	ldr	r2, [pc, #372]	; (6488 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    6312:	6812      	ldr	r2, [r2, #0]
    6314:	6812      	ldr	r2, [r2, #0]
    6316:	4610      	mov	r0, r2
    6318:	4798      	blx	r3
            }
        }
        break;
    631a:	e090      	b.n	643e <Clock_Ip_ClockPowerModeChangeNotification+0x1c2>

        case RUN_MODE:
        {
            if(POWER_MODE_CHANGED == Notification)
    631c:	9b00      	ldr	r3, [sp, #0]
    631e:	2b02      	cmp	r3, #2
    6320:	f040 808f 	bne.w	6442 <Clock_Ip_ClockPowerModeChangeNotification+0x1c6>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = TRUE;
    6324:	4b4a      	ldr	r3, [pc, #296]	; (6450 <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    6326:	2201      	movs	r2, #1
    6328:	701a      	strb	r2, [r3, #0]
                /* Restore clock source settings */
                Clock_Ip_pxFircClock->Enable(Clock_Ip_pxFircConfig);
    632a:	4b56      	ldr	r3, [pc, #344]	; (6484 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    632c:	681b      	ldr	r3, [r3, #0]
    632e:	685b      	ldr	r3, [r3, #4]
    6330:	4a55      	ldr	r2, [pc, #340]	; (6488 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    6332:	6812      	ldr	r2, [r2, #0]
    6334:	4610      	mov	r0, r2
    6336:	4798      	blx	r3

                Clock_Ip_pxSoscClock->Enable(Clock_Ip_pxSoscConfig);                 /* Enable */
    6338:	4b50      	ldr	r3, [pc, #320]	; (647c <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    633a:	681b      	ldr	r3, [r3, #0]
    633c:	691b      	ldr	r3, [r3, #16]
    633e:	4a50      	ldr	r2, [pc, #320]	; (6480 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    6340:	6812      	ldr	r2, [r2, #0]
    6342:	4610      	mov	r0, r2
    6344:	4798      	blx	r3
                Clock_Ip_pxSoscClock->Complete(Clock_Ip_pxSoscConfig);               /* Wait to lock */
    6346:	4b4d      	ldr	r3, [pc, #308]	; (647c <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    6348:	681b      	ldr	r3, [r3, #0]
    634a:	689b      	ldr	r3, [r3, #8]
    634c:	4a4c      	ldr	r2, [pc, #304]	; (6480 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    634e:	6812      	ldr	r2, [r2, #0]
    6350:	4610      	mov	r0, r2
    6352:	4798      	blx	r3

#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Enable(Clock_Ip_pxSpllConfig);                 /* Enable */
    6354:	4b47      	ldr	r3, [pc, #284]	; (6474 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    6356:	681b      	ldr	r3, [r3, #0]
    6358:	68db      	ldr	r3, [r3, #12]
    635a:	4a47      	ldr	r2, [pc, #284]	; (6478 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    635c:	6812      	ldr	r2, [r2, #0]
    635e:	4610      	mov	r0, r2
    6360:	4798      	blx	r3
                (void)(Clock_Ip_pxSpllClock->Complete(Clock_Ip_pxSpllConfig->Name));         /* Wait to lock */
    6362:	4b44      	ldr	r3, [pc, #272]	; (6474 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    6364:	681b      	ldr	r3, [r3, #0]
    6366:	689b      	ldr	r3, [r3, #8]
    6368:	4a43      	ldr	r2, [pc, #268]	; (6478 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    636a:	6812      	ldr	r2, [r2, #0]
    636c:	6812      	ldr	r2, [r2, #0]
    636e:	4610      	mov	r0, r2
    6370:	4798      	blx	r3
#endif

                /* Restore system clock settings */
                Clock_Ip_pxScsRunClockSelector->Set(Clock_Ip_pxScsConfigRunMode);
    6372:	4b38      	ldr	r3, [pc, #224]	; (6454 <Clock_Ip_ClockPowerModeChangeNotification+0x1d8>)
    6374:	681b      	ldr	r3, [r3, #0]
    6376:	685b      	ldr	r3, [r3, #4]
    6378:	4a44      	ldr	r2, [pc, #272]	; (648c <Clock_Ip_ClockPowerModeChangeNotification+0x210>)
    637a:	6812      	ldr	r2, [r2, #0]
    637c:	4610      	mov	r0, r2
    637e:	4798      	blx	r3
                Clock_Ip_pxCoreRunClockDivider->Set(Clock_Ip_pxCoreConfigRunMode);
    6380:	4b36      	ldr	r3, [pc, #216]	; (645c <Clock_Ip_ClockPowerModeChangeNotification+0x1e0>)
    6382:	681b      	ldr	r3, [r3, #0]
    6384:	681b      	ldr	r3, [r3, #0]
    6386:	4a42      	ldr	r2, [pc, #264]	; (6490 <Clock_Ip_ClockPowerModeChangeNotification+0x214>)
    6388:	6812      	ldr	r2, [r2, #0]
    638a:	4610      	mov	r0, r2
    638c:	4798      	blx	r3
                Clock_Ip_pxBusRunClockDivider->Set(Clock_Ip_pxBusConfigRunMode);
    638e:	4b35      	ldr	r3, [pc, #212]	; (6464 <Clock_Ip_ClockPowerModeChangeNotification+0x1e8>)
    6390:	681b      	ldr	r3, [r3, #0]
    6392:	681b      	ldr	r3, [r3, #0]
    6394:	4a3f      	ldr	r2, [pc, #252]	; (6494 <Clock_Ip_ClockPowerModeChangeNotification+0x218>)
    6396:	6812      	ldr	r2, [r2, #0]
    6398:	4610      	mov	r0, r2
    639a:	4798      	blx	r3
                Clock_Ip_pxSlowRunClockDivider->Set(Clock_Ip_pxSlowConfigRunMode);
    639c:	4b33      	ldr	r3, [pc, #204]	; (646c <Clock_Ip_ClockPowerModeChangeNotification+0x1f0>)
    639e:	681b      	ldr	r3, [r3, #0]
    63a0:	681b      	ldr	r3, [r3, #0]
    63a2:	4a3d      	ldr	r2, [pc, #244]	; (6498 <Clock_Ip_ClockPowerModeChangeNotification+0x21c>)
    63a4:	6812      	ldr	r2, [r2, #0]
    63a6:	4610      	mov	r0, r2
    63a8:	4798      	blx	r3
                    Clock_Ip_pxCmuFircMonitor->Enable(Clock_Ip_pxCmuFircMon2Config);
                }
#endif
            }
        }
        break;
    63aa:	e04a      	b.n	6442 <Clock_Ip_ClockPowerModeChangeNotification+0x1c6>

        case HSRUN_MODE:
        {
            if(POWER_MODE_CHANGED == Notification)
    63ac:	9b00      	ldr	r3, [sp, #0]
    63ae:	2b02      	cmp	r3, #2
    63b0:	d149      	bne.n	6446 <Clock_Ip_ClockPowerModeChangeNotification+0x1ca>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = TRUE;
    63b2:	4b27      	ldr	r3, [pc, #156]	; (6450 <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    63b4:	2201      	movs	r2, #1
    63b6:	701a      	strb	r2, [r3, #0]
                /* Restore clock source settings */
                Clock_Ip_pxFircClock->Enable(Clock_Ip_pxFircConfig);
    63b8:	4b32      	ldr	r3, [pc, #200]	; (6484 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    63ba:	681b      	ldr	r3, [r3, #0]
    63bc:	685b      	ldr	r3, [r3, #4]
    63be:	4a32      	ldr	r2, [pc, #200]	; (6488 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    63c0:	6812      	ldr	r2, [r2, #0]
    63c2:	4610      	mov	r0, r2
    63c4:	4798      	blx	r3

                Clock_Ip_pxSoscClock->Enable(Clock_Ip_pxSoscConfig);                 /* Enable */
    63c6:	4b2d      	ldr	r3, [pc, #180]	; (647c <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    63c8:	681b      	ldr	r3, [r3, #0]
    63ca:	691b      	ldr	r3, [r3, #16]
    63cc:	4a2c      	ldr	r2, [pc, #176]	; (6480 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    63ce:	6812      	ldr	r2, [r2, #0]
    63d0:	4610      	mov	r0, r2
    63d2:	4798      	blx	r3
                Clock_Ip_pxSoscClock->Complete(Clock_Ip_pxSoscConfig);               /* Wait to lock */
    63d4:	4b29      	ldr	r3, [pc, #164]	; (647c <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    63d6:	681b      	ldr	r3, [r3, #0]
    63d8:	689b      	ldr	r3, [r3, #8]
    63da:	4a29      	ldr	r2, [pc, #164]	; (6480 <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    63dc:	6812      	ldr	r2, [r2, #0]
    63de:	4610      	mov	r0, r2
    63e0:	4798      	blx	r3

#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Enable(Clock_Ip_pxSpllConfig);                 /* Enable */
    63e2:	4b24      	ldr	r3, [pc, #144]	; (6474 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    63e4:	681b      	ldr	r3, [r3, #0]
    63e6:	68db      	ldr	r3, [r3, #12]
    63e8:	4a23      	ldr	r2, [pc, #140]	; (6478 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    63ea:	6812      	ldr	r2, [r2, #0]
    63ec:	4610      	mov	r0, r2
    63ee:	4798      	blx	r3
                (void)(Clock_Ip_pxSpllClock->Complete(Clock_Ip_pxSpllConfig->Name));         /* Wait to lock */
    63f0:	4b20      	ldr	r3, [pc, #128]	; (6474 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    63f2:	681b      	ldr	r3, [r3, #0]
    63f4:	689b      	ldr	r3, [r3, #8]
    63f6:	4a20      	ldr	r2, [pc, #128]	; (6478 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    63f8:	6812      	ldr	r2, [r2, #0]
    63fa:	6812      	ldr	r2, [r2, #0]
    63fc:	4610      	mov	r0, r2
    63fe:	4798      	blx	r3
#endif

                /* Restore system clock settings */
#if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
                Clock_Ip_pxScsHsrunClockSelector->Set(Clock_Ip_pxScsConfigHsrunMode);
    6400:	4b26      	ldr	r3, [pc, #152]	; (649c <Clock_Ip_ClockPowerModeChangeNotification+0x220>)
    6402:	681b      	ldr	r3, [r3, #0]
    6404:	685b      	ldr	r3, [r3, #4]
    6406:	4a26      	ldr	r2, [pc, #152]	; (64a0 <Clock_Ip_ClockPowerModeChangeNotification+0x224>)
    6408:	6812      	ldr	r2, [r2, #0]
    640a:	4610      	mov	r0, r2
    640c:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
                Clock_Ip_pxCoreHsrunClockDivider->Set(Clock_Ip_pxCoreConfigHsrunMode);
    640e:	4b25      	ldr	r3, [pc, #148]	; (64a4 <Clock_Ip_ClockPowerModeChangeNotification+0x228>)
    6410:	681b      	ldr	r3, [r3, #0]
    6412:	681b      	ldr	r3, [r3, #0]
    6414:	4a24      	ldr	r2, [pc, #144]	; (64a8 <Clock_Ip_ClockPowerModeChangeNotification+0x22c>)
    6416:	6812      	ldr	r2, [r2, #0]
    6418:	4610      	mov	r0, r2
    641a:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
                Clock_Ip_pxBusHsrunClockDivider->Set(Clock_Ip_pxBusConfigHsrunMode);
    641c:	4b23      	ldr	r3, [pc, #140]	; (64ac <Clock_Ip_ClockPowerModeChangeNotification+0x230>)
    641e:	681b      	ldr	r3, [r3, #0]
    6420:	681b      	ldr	r3, [r3, #0]
    6422:	4a23      	ldr	r2, [pc, #140]	; (64b0 <Clock_Ip_ClockPowerModeChangeNotification+0x234>)
    6424:	6812      	ldr	r2, [r2, #0]
    6426:	4610      	mov	r0, r2
    6428:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
                Clock_Ip_pxSlowHsrunClockDivider->Set(Clock_Ip_pxSlowConfigHsrunMode);
    642a:	4b22      	ldr	r3, [pc, #136]	; (64b4 <Clock_Ip_ClockPowerModeChangeNotification+0x238>)
    642c:	681b      	ldr	r3, [r3, #0]
    642e:	681b      	ldr	r3, [r3, #0]
    6430:	4a21      	ldr	r2, [pc, #132]	; (64b8 <Clock_Ip_ClockPowerModeChangeNotification+0x23c>)
    6432:	6812      	ldr	r2, [r2, #0]
    6434:	4610      	mov	r0, r2
    6436:	4798      	blx	r3
                    Clock_Ip_pxCmuFircMonitor->Enable(Clock_Ip_pxCmuFircMon2Config);
                }
#endif
            }
        }
        break;
    6438:	e005      	b.n	6446 <Clock_Ip_ClockPowerModeChangeNotification+0x1ca>

        default:
        {
            /* Invalid power mode */
        }
        break;
    643a:	bf00      	nop
    643c:	e004      	b.n	6448 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    643e:	bf00      	nop
    6440:	e002      	b.n	6448 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    6442:	bf00      	nop
    6444:	e000      	b.n	6448 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    6446:	bf00      	nop
    }

}
    6448:	bf00      	nop
    644a:	b003      	add	sp, #12
    644c:	f85d fb04 	ldr.w	pc, [sp], #4
    6450:	1fff8b19 	.word	0x1fff8b19
    6454:	1fff8bec 	.word	0x1fff8bec
    6458:	1fff8c0c 	.word	0x1fff8c0c
    645c:	1fff8bf0 	.word	0x1fff8bf0
    6460:	1fff8c14 	.word	0x1fff8c14
    6464:	1fff8bf4 	.word	0x1fff8bf4
    6468:	1fff8c1c 	.word	0x1fff8c1c
    646c:	1fff8bf8 	.word	0x1fff8bf8
    6470:	1fff8c24 	.word	0x1fff8c24
    6474:	1fff8be0 	.word	0x1fff8be0
    6478:	1fff8c04 	.word	0x1fff8c04
    647c:	1fff8be4 	.word	0x1fff8be4
    6480:	1fff8c00 	.word	0x1fff8c00
    6484:	1fff8be8 	.word	0x1fff8be8
    6488:	1fff8bfc 	.word	0x1fff8bfc
    648c:	1fff8c08 	.word	0x1fff8c08
    6490:	1fff8c10 	.word	0x1fff8c10
    6494:	1fff8c18 	.word	0x1fff8c18
    6498:	1fff8c20 	.word	0x1fff8c20
    649c:	1fff8c28 	.word	0x1fff8c28
    64a0:	1fff8c38 	.word	0x1fff8c38
    64a4:	1fff8c2c 	.word	0x1fff8c2c
    64a8:	1fff8c3c 	.word	0x1fff8c3c
    64ac:	1fff8c30 	.word	0x1fff8c30
    64b0:	1fff8c40 	.word	0x1fff8c40
    64b4:	1fff8c34 	.word	0x1fff8c34
    64b8:	1fff8c44 	.word	0x1fff8c44

000064bc <Clock_Ip_Command>:


void Clock_Ip_Command(Clock_Ip_ClockConfigType const * Config, Clock_Ip_CommandType Command)
{
    64bc:	b500      	push	{lr}
    64be:	b083      	sub	sp, #12
    64c0:	9001      	str	r0, [sp, #4]
    64c2:	9100      	str	r1, [sp, #0]
    switch(Command)
    64c4:	9b00      	ldr	r3, [sp, #0]
    64c6:	2b04      	cmp	r3, #4
    64c8:	d010      	beq.n	64ec <Clock_Ip_Command+0x30>
    64ca:	9b00      	ldr	r3, [sp, #0]
    64cc:	2b04      	cmp	r3, #4
    64ce:	d811      	bhi.n	64f4 <Clock_Ip_Command+0x38>
    64d0:	9b00      	ldr	r3, [sp, #0]
    64d2:	2b01      	cmp	r3, #1
    64d4:	d006      	beq.n	64e4 <Clock_Ip_Command+0x28>
    64d6:	9b00      	ldr	r3, [sp, #0]
    64d8:	2b02      	cmp	r3, #2
    64da:	d10b      	bne.n	64f4 <Clock_Ip_Command+0x38>
    {
        case CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND:
            Clock_Ip_ClockInitializeObjects(Config);
    64dc:	9801      	ldr	r0, [sp, #4]
    64de:	f7ff fdb3 	bl	6048 <Clock_Ip_ClockInitializeObjects>
            break;
    64e2:	e008      	b.n	64f6 <Clock_Ip_Command+0x3a>
        case CLOCK_IP_INITIALIZE_PLATFORM_COMMAND:
            Clock_Ip_SpecificPlatformInitClock(Config);
    64e4:	9801      	ldr	r0, [sp, #4]
    64e6:	f7ff f9db 	bl	58a0 <Clock_Ip_SpecificPlatformInitClock>
            break;
    64ea:	e004      	b.n	64f6 <Clock_Ip_Command+0x3a>
        case CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND:
            DisableSafeClock(Config);
    64ec:	9801      	ldr	r0, [sp, #4]
    64ee:	f7ff f8ed 	bl	56cc <DisableSafeClock>
            break;
    64f2:	e000      	b.n	64f6 <Clock_Ip_Command+0x3a>
        default:
            /* Command is not implemented on this platform */
            break;
    64f4:	bf00      	nop
    }
}
    64f6:	bf00      	nop
    64f8:	b003      	add	sp, #12
    64fa:	f85d fb04 	ldr.w	pc, [sp], #4
    64fe:	bf00      	nop

00006500 <Mcu_CheckInit>:
/**
* @brief Mcu_CheckInit - checks for Mcu_Init
* @implements Mcu_CheckInit_Activity
*/
static Std_ReturnType Mcu_CheckInit(const Mcu_ConfigType * ConfigPtr)
{
    6500:	b500      	push	{lr}
    6502:	b085      	sub	sp, #20
    6504:	9001      	str	r0, [sp, #4]
    Std_ReturnType CheckStatus = (Std_ReturnType)E_OK;
    6506:	2300      	movs	r3, #0
    6508:	f88d 300f 	strb.w	r3, [sp, #15]

#if (MCU_PRECOMPILE_SUPPORT == STD_OFF)
    if (NULL_PTR == ConfigPtr)
    650c:	9b01      	ldr	r3, [sp, #4]
    650e:	2b00      	cmp	r3, #0
    6510:	d108      	bne.n	6524 <Mcu_CheckInit+0x24>
    {
        CheckStatus = (Std_ReturnType)E_NOT_OK;
    6512:	2301      	movs	r3, #1
    6514:	f88d 300f 	strb.w	r3, [sp, #15]

        (void) Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, MCU_INIT_ID, MCU_E_INIT_FAILED);
    6518:	2311      	movs	r3, #17
    651a:	2200      	movs	r2, #0
    651c:	2100      	movs	r1, #0
    651e:	2065      	movs	r0, #101	; 0x65
    6520:	f012 fa64 	bl	189ec <Det_ReportError>

        (void) Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, MCU_INIT_ID, MCU_E_INIT_FAILED);
    }
#endif /* (MCU_PRECOMPILE_SUPPORT == STD_ON) */

    return CheckStatus;
    6524:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    6528:	4618      	mov	r0, r3
    652a:	b005      	add	sp, #20
    652c:	f85d fb04 	ldr.w	pc, [sp], #4

00006530 <Mcu_CheckInitClock>:
/**
* @brief Mcu_CheckInitClock - checks for Mcu_InitClock
* @implements Mcu_CheckInitClock_Activity
*/
static Std_ReturnType Mcu_CheckInitClock(Mcu_ClockType ClockSetting)
{
    6530:	b500      	push	{lr}
    6532:	b085      	sub	sp, #20
    6534:	9001      	str	r0, [sp, #4]
    Std_ReturnType CheckStatus = (Std_ReturnType)E_OK;
    6536:	2300      	movs	r3, #0
    6538:	f88d 300f 	strb.w	r3, [sp, #15]

    if (ClockSetting >= Mcu_pConfigPtr->NoClkConfigs)
    653c:	4b0a      	ldr	r3, [pc, #40]	; (6568 <Mcu_CheckInitClock+0x38>)
    653e:	681b      	ldr	r3, [r3, #0]
    6540:	68db      	ldr	r3, [r3, #12]
    6542:	9a01      	ldr	r2, [sp, #4]
    6544:	429a      	cmp	r2, r3
    6546:	d308      	bcc.n	655a <Mcu_CheckInitClock+0x2a>
    {
        CheckStatus = (Std_ReturnType)E_NOT_OK;
    6548:	2301      	movs	r3, #1
    654a:	f88d 300f 	strb.w	r3, [sp, #15]

        (void) Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, MCU_INITCLOCK_ID, MCU_E_PARAM_CLOCK);
    654e:	230b      	movs	r3, #11
    6550:	2202      	movs	r2, #2
    6552:	2100      	movs	r1, #0
    6554:	2065      	movs	r0, #101	; 0x65
    6556:	f012 fa49 	bl	189ec <Det_ReportError>
    }

    return CheckStatus;
    655a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    655e:	4618      	mov	r0, r3
    6560:	b005      	add	sp, #20
    6562:	f85d fb04 	ldr.w	pc, [sp], #4
    6566:	bf00      	nop
    6568:	1fff8d20 	.word	0x1fff8d20

0000656c <Mcu_CheckSetMode>:
/**
* @brief Mcu_CheckSetMode - checks for Mcu_SetMode
* @implements Mcu_CheckSetMode_Activity
*/
static Std_ReturnType Mcu_CheckSetMode(Power_Ip_ModeType McuMode)
{
    656c:	b500      	push	{lr}
    656e:	b085      	sub	sp, #20
    6570:	9001      	str	r0, [sp, #4]
    Std_ReturnType CheckStatus = (Std_ReturnType)E_OK;
    6572:	2300      	movs	r3, #0
    6574:	f88d 300f 	strb.w	r3, [sp, #15]

    if (McuMode >= Mcu_pConfigPtr->NoModeConfigs)
    6578:	4b0a      	ldr	r3, [pc, #40]	; (65a4 <Mcu_CheckSetMode+0x38>)
    657a:	681b      	ldr	r3, [r3, #0]
    657c:	689b      	ldr	r3, [r3, #8]
    657e:	9a01      	ldr	r2, [sp, #4]
    6580:	429a      	cmp	r2, r3
    6582:	d308      	bcc.n	6596 <Mcu_CheckSetMode+0x2a>
    {
        CheckStatus = (Std_ReturnType)E_NOT_OK;
    6584:	2301      	movs	r3, #1
    6586:	f88d 300f 	strb.w	r3, [sp, #15]

        (void) Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, MCU_SETMODE_ID, MCU_E_PARAM_MODE);
    658a:	230c      	movs	r3, #12
    658c:	2208      	movs	r2, #8
    658e:	2100      	movs	r1, #0
    6590:	2065      	movs	r0, #101	; 0x65
    6592:	f012 fa2b 	bl	189ec <Det_ReportError>
    }

    return CheckStatus;
    6596:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    659a:	4618      	mov	r0, r3
    659c:	b005      	add	sp, #20
    659e:	f85d fb04 	ldr.w	pc, [sp], #4
    65a2:	bf00      	nop
    65a4:	1fff8d20 	.word	0x1fff8d20

000065a8 <Mcu_CheckGetVersionInfo>:
/**
* @brief Mcu_CheckGetVersionInfo - checks for Mcu_GetVersionInfo
* @implements Mcu_CheckGetVersionInfo_Activity
*/
static Std_ReturnType Mcu_CheckGetVersionInfo(const Std_VersionInfoType * VersionInfo)
{
    65a8:	b500      	push	{lr}
    65aa:	b085      	sub	sp, #20
    65ac:	9001      	str	r0, [sp, #4]
    Std_ReturnType CheckStatus = (Std_ReturnType)E_OK;
    65ae:	2300      	movs	r3, #0
    65b0:	f88d 300f 	strb.w	r3, [sp, #15]

    if (NULL_PTR == VersionInfo)
    65b4:	9b01      	ldr	r3, [sp, #4]
    65b6:	2b00      	cmp	r3, #0
    65b8:	d108      	bne.n	65cc <Mcu_CheckGetVersionInfo+0x24>
    {
        CheckStatus = (Std_ReturnType)E_NOT_OK;
    65ba:	2301      	movs	r3, #1
    65bc:	f88d 300f 	strb.w	r3, [sp, #15]

        (void)Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, MCU_GETVERSIONINFO_ID, MCU_E_PARAM_POINTER);
    65c0:	2310      	movs	r3, #16
    65c2:	2209      	movs	r2, #9
    65c4:	2100      	movs	r1, #0
    65c6:	2065      	movs	r0, #101	; 0x65
    65c8:	f012 fa10 	bl	189ec <Det_ReportError>
    }

    return CheckStatus;
    65cc:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    65d0:	4618      	mov	r0, r3
    65d2:	b005      	add	sp, #20
    65d4:	f85d fb04 	ldr.w	pc, [sp], #4

000065d8 <Mcu_HLDChecksEntry>:
/**
* @brief Mcu_HLDChecksEntry - checks for invalid mode transitions.
* @implements Mcu_HLDChecksEntry_Activity
*/
static Std_ReturnType Mcu_HLDChecksEntry(uint8 McuServiceID)
{
    65d8:	b500      	push	{lr}
    65da:	b085      	sub	sp, #20
    65dc:	4603      	mov	r3, r0
    65de:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType CheckStatus = (Std_ReturnType)E_OK;
    65e2:	2300      	movs	r3, #0
    65e4:	f88d 300f 	strb.w	r3, [sp, #15]

    if (MCU_INIT_ID == McuServiceID)
    65e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    65ec:	2b00      	cmp	r3, #0
    65ee:	d10e      	bne.n	660e <Mcu_HLDChecksEntry+0x36>
    {
        if (MCU_UNINIT != Mcu_eStatus) /* If "Mcu_Init" was already called (i.e. driver is initialized). */
    65f0:	4b13      	ldr	r3, [pc, #76]	; (6640 <Mcu_HLDChecksEntry+0x68>)
    65f2:	681b      	ldr	r3, [r3, #0]
    65f4:	2b03      	cmp	r3, #3
    65f6:	d01c      	beq.n	6632 <Mcu_HLDChecksEntry+0x5a>
        {
            CheckStatus = (Std_ReturnType)E_NOT_OK;
    65f8:	2301      	movs	r3, #1
    65fa:	f88d 300f 	strb.w	r3, [sp, #15]
            (void) Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, McuServiceID, MCU_E_ALREADY_INITIALIZED);
    65fe:	f89d 2007 	ldrb.w	r2, [sp, #7]
    6602:	2313      	movs	r3, #19
    6604:	2100      	movs	r1, #0
    6606:	2065      	movs	r0, #101	; 0x65
    6608:	f012 f9f0 	bl	189ec <Det_ReportError>
    660c:	e011      	b.n	6632 <Mcu_HLDChecksEntry+0x5a>
        }
    }
    else
    {
        if (MCU_UNINIT == Mcu_eStatus) /* If "Mcu_Init" was not called (i.e driver is uninitialized). */
    660e:	4b0c      	ldr	r3, [pc, #48]	; (6640 <Mcu_HLDChecksEntry+0x68>)
    6610:	681b      	ldr	r3, [r3, #0]
    6612:	2b03      	cmp	r3, #3
    6614:	d10a      	bne.n	662c <Mcu_HLDChecksEntry+0x54>
        {
            CheckStatus = (Std_ReturnType)E_NOT_OK;
    6616:	2301      	movs	r3, #1
    6618:	f88d 300f 	strb.w	r3, [sp, #15]
            (void) Det_ReportError((uint16)MCU_MODULE_ID, MCU_INSTANCE_ID, McuServiceID, MCU_E_UNINIT);
    661c:	f89d 2007 	ldrb.w	r2, [sp, #7]
    6620:	230f      	movs	r3, #15
    6622:	2100      	movs	r1, #0
    6624:	2065      	movs	r0, #101	; 0x65
    6626:	f012 f9e1 	bl	189ec <Det_ReportError>
    662a:	e002      	b.n	6632 <Mcu_HLDChecksEntry+0x5a>
        }
        else
        {
            Mcu_eStatus = MCU_BUSY;
    662c:	4b04      	ldr	r3, [pc, #16]	; (6640 <Mcu_HLDChecksEntry+0x68>)
    662e:	220a      	movs	r2, #10
    6630:	601a      	str	r2, [r3, #0]
        }
    }

    return CheckStatus;
    6632:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    6636:	4618      	mov	r0, r3
    6638:	b005      	add	sp, #20
    663a:	f85d fb04 	ldr.w	pc, [sp], #4
    663e:	bf00      	nop
    6640:	1fff8b1c 	.word	0x1fff8b1c

00006644 <Mcu_HLDChecksExit>:
* @implements Mcu_HLDChecksExit_Activity
*/
static void Mcu_HLDChecksExit(  Std_ReturnType RetStatus,
                                uint8 McuServiceID
                              )
{
    6644:	b082      	sub	sp, #8
    6646:	4603      	mov	r3, r0
    6648:	460a      	mov	r2, r1
    664a:	f88d 3007 	strb.w	r3, [sp, #7]
    664e:	4613      	mov	r3, r2
    6650:	f88d 3006 	strb.w	r3, [sp, #6]
    if (MCU_INIT_ID == McuServiceID)
    6654:	f89d 3006 	ldrb.w	r3, [sp, #6]
    6658:	2b00      	cmp	r3, #0
    665a:	d10b      	bne.n	6674 <Mcu_HLDChecksExit+0x30>
    {
        if ((Std_ReturnType)E_OK == (Std_ReturnType)RetStatus)
    665c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6660:	2b00      	cmp	r3, #0
    6662:	d103      	bne.n	666c <Mcu_HLDChecksExit+0x28>
        {
            Mcu_eStatus = MCU_IDLE;
    6664:	4b06      	ldr	r3, [pc, #24]	; (6680 <Mcu_HLDChecksExit+0x3c>)
    6666:	220c      	movs	r2, #12
    6668:	601a      	str	r2, [r3, #0]
    }
    else
    {
        Mcu_eStatus = MCU_IDLE;
    }
}
    666a:	e006      	b.n	667a <Mcu_HLDChecksExit+0x36>
            Mcu_eStatus = MCU_UNINIT;
    666c:	4b04      	ldr	r3, [pc, #16]	; (6680 <Mcu_HLDChecksExit+0x3c>)
    666e:	2203      	movs	r2, #3
    6670:	601a      	str	r2, [r3, #0]
}
    6672:	e002      	b.n	667a <Mcu_HLDChecksExit+0x36>
        Mcu_eStatus = MCU_IDLE;
    6674:	4b02      	ldr	r3, [pc, #8]	; (6680 <Mcu_HLDChecksExit+0x3c>)
    6676:	220c      	movs	r2, #12
    6678:	601a      	str	r2, [r3, #0]
}
    667a:	bf00      	nop
    667c:	b002      	add	sp, #8
    667e:	4770      	bx	lr
    6680:	1fff8b1c 	.word	0x1fff8b1c

00006684 <Mcu_Init>:
* @api
*
* @implements Mcu_Init_Activity
*/
void Mcu_Init(const Mcu_ConfigType * ConfigPtr)
{
    6684:	b500      	push	{lr}
    6686:	b085      	sub	sp, #20
    6688:	9001      	str	r0, [sp, #4]
#if ( (MCU_VALIDATE_GLOBAL_CALL == STD_ON) || (MCU_PARAM_CHECK == STD_ON) )
    Std_ReturnType CheckStatus;
#endif /* ( (MCU_VALIDATE_GLOBAL_CALL == STD_ON) || (MCU_PARAM_CHECK == STD_ON) ) */

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    CheckStatus = (Std_ReturnType) Mcu_HLDChecksEntry(MCU_INIT_ID);
    668a:	2000      	movs	r0, #0
    668c:	f7ff ffa4 	bl	65d8 <Mcu_HLDChecksEntry>
    6690:	4603      	mov	r3, r0
    6692:	f88d 300b 	strb.w	r3, [sp, #11]

    if ( (Std_ReturnType)E_OK == CheckStatus )
    6696:	f89d 300b 	ldrb.w	r3, [sp, #11]
    669a:	2b00      	cmp	r3, #0
    669c:	d150      	bne.n	6740 <Mcu_Init+0xbc>

#if (MCU_PARAM_CHECK == STD_ON)
        /* When PostBuild is used and #(Variants) > 1, the input parameter 'ConfigPtr' is mandatory
         * to be different than NULL_PTR. */
        /* Check the config. In case of error, return immediately. The "Mcu_CheckInit" function will report DET errors. */
        CheckStatus = Mcu_CheckInit(ConfigPtr);
    669e:	9801      	ldr	r0, [sp, #4]
    66a0:	f7ff ff2e 	bl	6500 <Mcu_CheckInit>
    66a4:	4603      	mov	r3, r0
    66a6:	f88d 300b 	strb.w	r3, [sp, #11]

        if ((Std_ReturnType)E_OK == CheckStatus)
    66aa:	f89d 300b 	ldrb.w	r3, [sp, #11]
    66ae:	2b00      	cmp	r3, #0
    66b0:	d13d      	bne.n	672e <Mcu_Init+0xaa>

#if (MCU_PRECOMPILE_SUPPORT == STD_ON)
            Mcu_pConfigPtr = &Mcu_PreCompileConfig;
            MCU_PARAM_UNUSED(ConfigPtr);
#else
            Mcu_pConfigPtr = ConfigPtr;
    66b2:	4a25      	ldr	r2, [pc, #148]	; (6748 <Mcu_Init+0xc4>)
    66b4:	9b01      	ldr	r3, [sp, #4]
    66b6:	6013      	str	r3, [r2, #0]
            /* Get a local copy of the DEM error reporting structure. */
            Mcu_pDemCfgPtr = Mcu_pConfigPtr->DemConfigPtr;
#endif /* (MCU_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF) */

            /* Save the Mcu Mode IDs configurations. */
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoModeConfigs; NoConfigs++)
    66b8:	2300      	movs	r3, #0
    66ba:	9303      	str	r3, [sp, #12]
    66bc:	e010      	b.n	66e0 <Mcu_Init+0x5c>
            {
                Mcu_au8ModeConfigIds[(*Mcu_pConfigPtr->ModeConfigArrayPtr)[NoConfigs].ModeConfigId] = (uint8)NoConfigs;
    66be:	4b22      	ldr	r3, [pc, #136]	; (6748 <Mcu_Init+0xc4>)
    66c0:	681b      	ldr	r3, [r3, #0]
    66c2:	6919      	ldr	r1, [r3, #16]
    66c4:	9a03      	ldr	r2, [sp, #12]
    66c6:	4613      	mov	r3, r2
    66c8:	005b      	lsls	r3, r3, #1
    66ca:	4413      	add	r3, r2
    66cc:	009b      	lsls	r3, r3, #2
    66ce:	440b      	add	r3, r1
    66d0:	681b      	ldr	r3, [r3, #0]
    66d2:	9a03      	ldr	r2, [sp, #12]
    66d4:	b2d1      	uxtb	r1, r2
    66d6:	4a1d      	ldr	r2, [pc, #116]	; (674c <Mcu_Init+0xc8>)
    66d8:	54d1      	strb	r1, [r2, r3]
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoModeConfigs; NoConfigs++)
    66da:	9b03      	ldr	r3, [sp, #12]
    66dc:	3301      	adds	r3, #1
    66de:	9303      	str	r3, [sp, #12]
    66e0:	4b19      	ldr	r3, [pc, #100]	; (6748 <Mcu_Init+0xc4>)
    66e2:	681b      	ldr	r3, [r3, #0]
    66e4:	689b      	ldr	r3, [r3, #8]
    66e6:	9a03      	ldr	r2, [sp, #12]
    66e8:	429a      	cmp	r2, r3
    66ea:	d3e8      	bcc.n	66be <Mcu_Init+0x3a>
            }

#if (MCU_INIT_CLOCK == STD_ON)
            /* Save the Mcu Clock IDs configurations. */
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoClkConfigs; NoConfigs++)
    66ec:	2300      	movs	r3, #0
    66ee:	9303      	str	r3, [sp, #12]
    66f0:	e010      	b.n	6714 <Mcu_Init+0x90>
            {
                Mcu_au8ClockConfigIds[(*Mcu_pConfigPtr->ClockConfigArrayPtr)[NoConfigs].ClkConfigId] = (uint8)NoConfigs;
    66f2:	4b15      	ldr	r3, [pc, #84]	; (6748 <Mcu_Init+0xc4>)
    66f4:	681b      	ldr	r3, [r3, #0]
    66f6:	6959      	ldr	r1, [r3, #20]
    66f8:	9a03      	ldr	r2, [sp, #12]
    66fa:	4613      	mov	r3, r2
    66fc:	01db      	lsls	r3, r3, #7
    66fe:	1a9b      	subs	r3, r3, r2
    6700:	00db      	lsls	r3, r3, #3
    6702:	440b      	add	r3, r1
    6704:	681b      	ldr	r3, [r3, #0]
    6706:	9a03      	ldr	r2, [sp, #12]
    6708:	b2d1      	uxtb	r1, r2
    670a:	4a11      	ldr	r2, [pc, #68]	; (6750 <Mcu_Init+0xcc>)
    670c:	54d1      	strb	r1, [r2, r3]
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoClkConfigs; NoConfigs++)
    670e:	9b03      	ldr	r3, [sp, #12]
    6710:	3301      	adds	r3, #1
    6712:	9303      	str	r3, [sp, #12]
    6714:	4b0c      	ldr	r3, [pc, #48]	; (6748 <Mcu_Init+0xc4>)
    6716:	681b      	ldr	r3, [r3, #0]
    6718:	68db      	ldr	r3, [r3, #12]
    671a:	9a03      	ldr	r2, [sp, #12]
    671c:	429a      	cmp	r2, r3
    671e:	d3e8      	bcc.n	66f2 <Mcu_Init+0x6e>
            {
                Mcu_au8RamConfigIds[(*Mcu_pConfigPtr->RamConfigArrayPtr)[NoConfigs].RamSectorId] = (uint8)NoConfigs;
            }
#endif /* (0 != MCU_MAX_RAMCONFIGS) */

            Mcu_Ipw_Init(Mcu_pConfigPtr->HwIPsConfigPtr);
    6720:	4b09      	ldr	r3, [pc, #36]	; (6748 <Mcu_Init+0xc4>)
    6722:	681b      	ldr	r3, [r3, #0]
    6724:	699b      	ldr	r3, [r3, #24]
    6726:	4618      	mov	r0, r3
    6728:	f000 f90c 	bl	6944 <Mcu_Ipw_Init>
    672c:	e002      	b.n	6734 <Mcu_Init+0xb0>
#if (MCU_PARAM_CHECK == STD_ON)
        }
        else
        {
            /* Clean the init pointer in case of an error. */
            Mcu_pConfigPtr = NULL_PTR;
    672e:	4b06      	ldr	r3, [pc, #24]	; (6748 <Mcu_Init+0xc4>)
    6730:	2200      	movs	r2, #0
    6732:	601a      	str	r2, [r3, #0]
#endif /* (MCU_PARAM_CHECK == STD_ON) */


#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        /* The driver is now initialized. Set the proper status. */
        Mcu_HLDChecksExit(CheckStatus, MCU_INIT_ID);
    6734:	f89d 300b 	ldrb.w	r3, [sp, #11]
    6738:	2100      	movs	r1, #0
    673a:	4618      	mov	r0, r3
    673c:	f7ff ff82 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    6740:	bf00      	nop
    6742:	b005      	add	sp, #20
    6744:	f85d fb04 	ldr.w	pc, [sp], #4
    6748:	1fff8d20 	.word	0x1fff8d20
    674c:	1fff8d1c 	.word	0x1fff8d1c
    6750:	1fff8d18 	.word	0x1fff8d18

00006754 <Mcu_InitRamSection>:
*
* @implements Mcu_InitRamSection_Activity
*
*/
Std_ReturnType Mcu_InitRamSection(Mcu_RamSectionType RamSection)
{
    6754:	b500      	push	{lr}
    6756:	b085      	sub	sp, #20
    6758:	9001      	str	r0, [sp, #4]
#ifndef MCU_MAX_NORAMCONFIGS
    const uint8 RamConfigId = Mcu_au8RamConfigIds[RamSection];
#endif /* #ifndef MCU_MAX_NORAMCONFIGS */
    /* Result of the operation. */
    Std_ReturnType RamStatus = (Std_ReturnType)E_NOT_OK;
    675a:	2301      	movs	r3, #1
    675c:	f88d 300f 	strb.w	r3, [sp, #15]

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    /* Check if the driver is initialized. */
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_INITRAMSECTION_ID) )
    6760:	2001      	movs	r0, #1
    6762:	f7ff ff39 	bl	65d8 <Mcu_HLDChecksEntry>
    6766:	4603      	mov	r3, r0
    6768:	2b00      	cmp	r3, #0
    676a:	d103      	bne.n	6774 <Mcu_InitRamSection+0x20>
        /* To avoid compiler warning. */
        MCU_PARAM_UNUSED(RamSection);
#endif /* #ifndef MCU_MAX_NORAMCONFIGS */

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_INITRAMSECTION_ID);
    676c:	2101      	movs	r1, #1
    676e:	2000      	movs	r0, #0
    6770:	f7ff ff68 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return RamStatus;
    6774:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    6778:	4618      	mov	r0, r3
    677a:	b005      	add	sp, #20
    677c:	f85d fb04 	ldr.w	pc, [sp], #4

00006780 <Mcu_InitClock>:
* @api
*
* @implements Mcu_InitClock_Activity
*/
Std_ReturnType Mcu_InitClock(Mcu_ClockType ClockSetting)
{
    6780:	b500      	push	{lr}
    6782:	b085      	sub	sp, #20
    6784:	9001      	str	r0, [sp, #4]
    const uint8 ClockConfigId =  Mcu_au8ClockConfigIds[ClockSetting];
    6786:	4a17      	ldr	r2, [pc, #92]	; (67e4 <Mcu_InitClock+0x64>)
    6788:	9b01      	ldr	r3, [sp, #4]
    678a:	4413      	add	r3, r2
    678c:	781b      	ldrb	r3, [r3, #0]
    678e:	f88d 300e 	strb.w	r3, [sp, #14]
    /* Return the success of the clock initalization operation. */
#if ( (MCU_VALIDATE_GLOBAL_CALL == STD_ON) || (MCU_PARAM_CHECK == STD_ON) )
    Std_ReturnType ClockStatus = (Std_ReturnType)E_NOT_OK;
    6792:	2301      	movs	r3, #1
    6794:	f88d 300f 	strb.w	r3, [sp, #15]
#else
    Std_ReturnType ClockStatus;
#endif

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_INITCLOCK_ID) )
    6798:	2002      	movs	r0, #2
    679a:	f7ff ff1d 	bl	65d8 <Mcu_HLDChecksEntry>
    679e:	4603      	mov	r3, r0
    67a0:	2b00      	cmp	r3, #0
    67a2:	d119      	bne.n	67d8 <Mcu_InitClock+0x58>
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

        /* Check if Clock configuration is valid. */
#if (MCU_PARAM_CHECK == STD_ON)
        if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckInitClock(ClockSetting) )
    67a4:	9801      	ldr	r0, [sp, #4]
    67a6:	f7ff fec3 	bl	6530 <Mcu_CheckInitClock>
    67aa:	4603      	mov	r3, r0
    67ac:	2b00      	cmp	r3, #0
    67ae:	d10f      	bne.n	67d0 <Mcu_InitClock+0x50>
        {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
            Mcu_Ipw_InitClock(&(*Mcu_pConfigPtr->ClockConfigArrayPtr)[ClockConfigId]);
    67b0:	4b0d      	ldr	r3, [pc, #52]	; (67e8 <Mcu_InitClock+0x68>)
    67b2:	681b      	ldr	r3, [r3, #0]
    67b4:	6959      	ldr	r1, [r3, #20]
    67b6:	f89d 200e 	ldrb.w	r2, [sp, #14]
    67ba:	4613      	mov	r3, r2
    67bc:	01db      	lsls	r3, r3, #7
    67be:	1a9b      	subs	r3, r3, r2
    67c0:	00db      	lsls	r3, r3, #3
    67c2:	440b      	add	r3, r1
    67c4:	4618      	mov	r0, r3
    67c6:	f000 f8c7 	bl	6958 <Mcu_Ipw_InitClock>

            /* Command has been accepted. */
            ClockStatus = (Std_ReturnType)E_OK;
    67ca:	2300      	movs	r3, #0
    67cc:	f88d 300f 	strb.w	r3, [sp, #15]
#if (MCU_PARAM_CHECK == STD_ON)
        }
#endif /* (MCU_PARAM_CHECK == STD_ON) */

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_INITCLOCK_ID);
    67d0:	2102      	movs	r1, #2
    67d2:	2000      	movs	r0, #0
    67d4:	f7ff ff36 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return ClockStatus;
    67d8:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    67dc:	4618      	mov	r0, r3
    67de:	b005      	add	sp, #20
    67e0:	f85d fb04 	ldr.w	pc, [sp], #4
    67e4:	1fff8d18 	.word	0x1fff8d18
    67e8:	1fff8d20 	.word	0x1fff8d20

000067ec <Mcu_SetMode>:
* @api
*
* @implements Mcu_SetMode_Activity
*/
void Mcu_SetMode(Mcu_ModeType McuMode)
{
    67ec:	b500      	push	{lr}
    67ee:	b085      	sub	sp, #20
    67f0:	9001      	str	r0, [sp, #4]
    const uint8 McuModeId = Mcu_au8ModeConfigIds[McuMode];
    67f2:	4a15      	ldr	r2, [pc, #84]	; (6848 <Mcu_SetMode+0x5c>)
    67f4:	9b01      	ldr	r3, [sp, #4]
    67f6:	4413      	add	r3, r2
    67f8:	781b      	ldrb	r3, [r3, #0]
    67fa:	f88d 300f 	strb.w	r3, [sp, #15]

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_SETMODE_ID) )
    67fe:	2008      	movs	r0, #8
    6800:	f7ff feea 	bl	65d8 <Mcu_HLDChecksEntry>
    6804:	4603      	mov	r3, r0
    6806:	2b00      	cmp	r3, #0
    6808:	d11a      	bne.n	6840 <Mcu_SetMode+0x54>
    {
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

#if (MCU_PARAM_CHECK == STD_ON)
        /* Check if Mode configuration is valid. */
        if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckSetMode(McuMode) )
    680a:	9801      	ldr	r0, [sp, #4]
    680c:	f7ff feae 	bl	656c <Mcu_CheckSetMode>
    6810:	4603      	mov	r3, r0
    6812:	2b00      	cmp	r3, #0
    6814:	d110      	bne.n	6838 <Mcu_SetMode+0x4c>
        {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
            /* ASR 4.3.1: "Mcu_SetMode" has to be "concurrency-safe" */
            SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00();
    6816:	f00e fe79 	bl	1550c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00>

            Mcu_Ipw_SetMode( &(*Mcu_pConfigPtr->ModeConfigArrayPtr)[McuModeId] );
    681a:	4b0c      	ldr	r3, [pc, #48]	; (684c <Mcu_SetMode+0x60>)
    681c:	681b      	ldr	r3, [r3, #0]
    681e:	6919      	ldr	r1, [r3, #16]
    6820:	f89d 200f 	ldrb.w	r2, [sp, #15]
    6824:	4613      	mov	r3, r2
    6826:	005b      	lsls	r3, r3, #1
    6828:	4413      	add	r3, r2
    682a:	009b      	lsls	r3, r3, #2
    682c:	440b      	add	r3, r1
    682e:	4618      	mov	r0, r3
    6830:	f000 f89c 	bl	696c <Mcu_Ipw_SetMode>

            SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00();
    6834:	f00e fe96 	bl	15564 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00>
        }
#endif /* (MCU_PARAM_CHECK == STD_ON) */


#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_SETMODE_ID);
    6838:	2108      	movs	r1, #8
    683a:	2000      	movs	r0, #0
    683c:	f7ff ff02 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    6840:	bf00      	nop
    6842:	b005      	add	sp, #20
    6844:	f85d fb04 	ldr.w	pc, [sp], #4
    6848:	1fff8d1c 	.word	0x1fff8d1c
    684c:	1fff8d20 	.word	0x1fff8d20

00006850 <Mcu_GetPllStatus>:
* @implements Mcu_GetPllStatus_Activity
*
*
*/
Mcu_PllStatusType Mcu_GetPllStatus(void)
{
    6850:	b500      	push	{lr}
    6852:	b083      	sub	sp, #12
    /* Return variable. */
#if ( (MCU_VALIDATE_GLOBAL_CALL == STD_ON) || (MCU_NO_PLL == STD_ON) )
    Mcu_PllStatusType PllStatus = MCU_PLL_STATUS_UNDEFINED;
    6854:	2302      	movs	r3, #2
    6856:	9301      	str	r3, [sp, #4]
#else
    Mcu_PllStatusType PllStatus;
#endif

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETPLLSTATUS_ID) )
    6858:	2004      	movs	r0, #4
    685a:	f7ff febd 	bl	65d8 <Mcu_HLDChecksEntry>
    685e:	4603      	mov	r3, r0
    6860:	2b00      	cmp	r3, #0
    6862:	d103      	bne.n	686c <Mcu_GetPllStatus+0x1c>
           At this point, the return value can be only MCU_PLL_LOCKED or MCU_PLL_UNLOCKED. */
        PllStatus = Mcu_Ipw_GetPllStatus();
#endif /* (MCU_NO_PLL == STD_OFF) */

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_GETPLLSTATUS_ID);
    6864:	2104      	movs	r1, #4
    6866:	2000      	movs	r0, #0
    6868:	f7ff feec 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return PllStatus;
    686c:	9b01      	ldr	r3, [sp, #4]
}
    686e:	4618      	mov	r0, r3
    6870:	b003      	add	sp, #12
    6872:	f85d fb04 	ldr.w	pc, [sp], #4

00006876 <Mcu_GetResetReason>:
* @api
*
* @implements Mcu_GetResetReason_Activity
*/
Mcu_ResetType Mcu_GetResetReason(void)
{
    6876:	b500      	push	{lr}
    6878:	b083      	sub	sp, #12
    /* Return value of the function. */
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    Mcu_ResetType ResetReason = MCU_RESET_UNDEFINED;
    687a:	230e      	movs	r3, #14
    687c:	9301      	str	r3, [sp, #4]
#else
    Mcu_ResetType ResetReason;
#endif

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETRESETREASON_ID) )
    687e:	2005      	movs	r0, #5
    6880:	f7ff feaa 	bl	65d8 <Mcu_HLDChecksEntry>
    6884:	4603      	mov	r3, r0
    6886:	2b00      	cmp	r3, #0
    6888:	d106      	bne.n	6898 <Mcu_GetResetReason+0x22>
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
        /* Get the reset reason. */
        ResetReason = Mcu_Ipw_GetResetReason();
    688a:	f000 f879 	bl	6980 <Mcu_Ipw_GetResetReason>
    688e:	9001      	str	r0, [sp, #4]

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit( (Std_ReturnType)E_OK, MCU_GETRESETREASON_ID);
    6890:	2105      	movs	r1, #5
    6892:	2000      	movs	r0, #0
    6894:	f7ff fed6 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return ResetReason;
    6898:	9b01      	ldr	r3, [sp, #4]
}
    689a:	4618      	mov	r0, r3
    689c:	b003      	add	sp, #12
    689e:	f85d fb04 	ldr.w	pc, [sp], #4

000068a2 <Mcu_GetResetRawValue>:
*
* @implements Mcu_GetResetRawValue_Activity
*
*/
Mcu_RawResetType Mcu_GetResetRawValue(void)
{
    68a2:	b500      	push	{lr}
    68a4:	b083      	sub	sp, #12
    /* Return value of the function. */
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    Mcu_RawResetType RawResetValue = MCU_RAW_RESET_DEFAULT;
    68a6:	f04f 33ff 	mov.w	r3, #4294967295
    68aa:	9301      	str	r3, [sp, #4]
#else
    Mcu_RawResetType RawResetValue;
#endif

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETRESETRAWVALUE_ID) )
    68ac:	2006      	movs	r0, #6
    68ae:	f7ff fe93 	bl	65d8 <Mcu_HLDChecksEntry>
    68b2:	4603      	mov	r3, r0
    68b4:	2b00      	cmp	r3, #0
    68b6:	d106      	bne.n	68c6 <Mcu_GetResetRawValue+0x24>
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
        RawResetValue = (Mcu_RawResetType) Mcu_Ipw_GetResetRawValue();
    68b8:	f000 f868 	bl	698c <Mcu_Ipw_GetResetRawValue>
    68bc:	9001      	str	r0, [sp, #4]

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_GETRESETRAWVALUE_ID);
    68be:	2106      	movs	r1, #6
    68c0:	2000      	movs	r0, #0
    68c2:	f7ff febf 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

    return RawResetValue;
    68c6:	9b01      	ldr	r3, [sp, #4]
}
    68c8:	4618      	mov	r0, r3
    68ca:	b003      	add	sp, #12
    68cc:	f85d fb04 	ldr.w	pc, [sp], #4

000068d0 <Mcu_GetVersionInfo>:
* @api
*
* @implements Mcu_GetVersionInfo_Activity
*/
void Mcu_GetVersionInfo(Std_VersionInfoType * versioninfo)
{
    68d0:	b500      	push	{lr}
    68d2:	b083      	sub	sp, #12
    68d4:	9001      	str	r0, [sp, #4]
#if (MCU_PARAM_CHECK == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckGetVersionInfo(versioninfo) )
    68d6:	9801      	ldr	r0, [sp, #4]
    68d8:	f7ff fe66 	bl	65a8 <Mcu_CheckGetVersionInfo>
    68dc:	4603      	mov	r3, r0
    68de:	2b00      	cmp	r3, #0
    68e0:	d10e      	bne.n	6900 <Mcu_GetVersionInfo+0x30>
    {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
        (versioninfo)->vendorID = (uint16)MCU_VENDOR_ID;
    68e2:	9b01      	ldr	r3, [sp, #4]
    68e4:	222b      	movs	r2, #43	; 0x2b
    68e6:	801a      	strh	r2, [r3, #0]
        (versioninfo)->moduleID = (uint8)MCU_MODULE_ID;
    68e8:	9b01      	ldr	r3, [sp, #4]
    68ea:	2265      	movs	r2, #101	; 0x65
    68ec:	805a      	strh	r2, [r3, #2]
        (versioninfo)->sw_major_version = (uint8)MCU_SW_MAJOR_VERSION;
    68ee:	9b01      	ldr	r3, [sp, #4]
    68f0:	2202      	movs	r2, #2
    68f2:	711a      	strb	r2, [r3, #4]
        (versioninfo)->sw_minor_version = (uint8)MCU_SW_MINOR_VERSION;
    68f4:	9b01      	ldr	r3, [sp, #4]
    68f6:	2200      	movs	r2, #0
    68f8:	715a      	strb	r2, [r3, #5]
        (versioninfo)->sw_patch_version = (uint8)MCU_SW_PATCH_VERSION;
    68fa:	9b01      	ldr	r3, [sp, #4]
    68fc:	2200      	movs	r2, #0
    68fe:	719a      	strb	r2, [r3, #6]
#if (MCU_PARAM_CHECK == STD_ON)
    }
#endif /* (MCU_PARAM_CHECK == STD_ON) */
}
    6900:	bf00      	nop
    6902:	b003      	add	sp, #12
    6904:	f85d fb04 	ldr.w	pc, [sp], #4

00006908 <Mcu_SleepOnExit>:
*
* @implements Mcu_SleepOnExit_Activity
*
*/
void Mcu_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)
{
    6908:	b500      	push	{lr}
    690a:	b083      	sub	sp, #12
    690c:	9001      	str	r0, [sp, #4]
#if ( MCU_VALIDATE_GLOBAL_CALL == STD_ON )
    if ((Std_ReturnType)E_OK == (Std_ReturnType)Mcu_HLDChecksEntry(MCU_SLEEPONEXIT_ID))
    690e:	201a      	movs	r0, #26
    6910:	f7ff fe62 	bl	65d8 <Mcu_HLDChecksEntry>
    6914:	4603      	mov	r3, r0
    6916:	2b00      	cmp	r3, #0
    6918:	d106      	bne.n	6928 <Mcu_SleepOnExit+0x20>
    {
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

            Mcu_Ipw_SleepOnExit(SleepOnExit);
    691a:	9801      	ldr	r0, [sp, #4]
    691c:	f000 f83c 	bl	6998 <Mcu_Ipw_SleepOnExit>

#if ( MCU_VALIDATE_GLOBAL_CALL == STD_ON )
        Mcu_HLDChecksExit( (Std_ReturnType)E_OK ,MCU_SLEEPONEXIT_ID);
    6920:	211a      	movs	r1, #26
    6922:	2000      	movs	r0, #0
    6924:	f7ff fe8e 	bl	6644 <Mcu_HLDChecksExit>
    }
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/
}
    6928:	bf00      	nop
    692a:	b003      	add	sp, #12
    692c:	f85d fb04 	ldr.w	pc, [sp], #4

00006930 <Mcu_ClkSrcFailureNotification>:
 * @return                 void
 *
 * @api
 */
void Mcu_ClkSrcFailureNotification(Clock_Ip_NameType ClockName)
{
    6930:	b082      	sub	sp, #8
    6932:	9001      	str	r0, [sp, #4]
    (void)ClockName;

    if ( (NULL_PTR != Mcu_pConfigPtr) && (Mcu_pConfigPtr->ClkSrcFailureNotification == MCU_CLK_NOTIF_EN))
    6934:	4b02      	ldr	r3, [pc, #8]	; (6940 <Mcu_ClkSrcFailureNotification+0x10>)
    6936:	681b      	ldr	r3, [r3, #0]
    6938:	2b00      	cmp	r3, #0
        #endif
#else
        /* Nothing else to be done. */
#endif /* (MCU_CMU_ERROR_ISR_USED == STD_OFF && MCU_CGU_DETECT_ISR_USED == STD_OFF) */
    }
}
    693a:	bf00      	nop
    693c:	b002      	add	sp, #8
    693e:	4770      	bx	lr
    6940:	1fff8d20 	.word	0x1fff8d20

00006944 <Mcu_Ipw_Init>:
*
* @return           void
*
*/
void Mcu_Ipw_Init(const Mcu_HwIPsConfigType * HwIPsConfigPtr)
{
    6944:	b500      	push	{lr}
    6946:	b083      	sub	sp, #12
    6948:	9001      	str	r0, [sp, #4]
#if (POWER_IP_ENABLE_NOTIFICATIONS == STD_ON)
    Power_Ip_InstallNotificationsCallback(ReportPowerErrorsCallback);
#endif

    /* Init Power and Reset */
    Power_Ip_Init(HwIPsConfigPtr);
    694a:	9801      	ldr	r0, [sp, #4]
    694c:	f000 f882 	bl	6a54 <Power_Ip_Init>

    (void)HwIPsConfigPtr; /* Fix warning compiler: unused variable Mcu_pHwIPsConfigPtr */
}
    6950:	bf00      	nop
    6952:	b003      	add	sp, #12
    6954:	f85d fb04 	ldr.w	pc, [sp], #4

00006958 <Mcu_Ipw_InitClock>:
*
* @return           void
*
*/
void Mcu_Ipw_InitClock(const Mcu_ClockConfigType * ClockConfigPtr)
{
    6958:	b500      	push	{lr}
    695a:	b083      	sub	sp, #12
    695c:	9001      	str	r0, [sp, #4]
    Clock_Ip_InitClock(ClockConfigPtr);
    695e:	9801      	ldr	r0, [sp, #4]
    6960:	f7fc fb12 	bl	2f88 <Clock_Ip_InitClock>
}
    6964:	bf00      	nop
    6966:	b003      	add	sp, #12
    6968:	f85d fb04 	ldr.w	pc, [sp], #4

0000696c <Mcu_Ipw_SetMode>:
*
* @return           void
*
*/
void Mcu_Ipw_SetMode(const Mcu_ModeConfigType * ModeConfigPtr)
{
    696c:	b500      	push	{lr}
    696e:	b083      	sub	sp, #12
    6970:	9001      	str	r0, [sp, #4]
    Power_Ip_SetMode(ModeConfigPtr);
    6972:	9801      	ldr	r0, [sp, #4]
    6974:	f000 f820 	bl	69b8 <Power_Ip_SetMode>
}
    6978:	bf00      	nop
    697a:	b003      	add	sp, #12
    697c:	f85d fb04 	ldr.w	pc, [sp], #4

00006980 <Mcu_Ipw_GetResetReason>:
*
* @return           void
*
*/
Mcu_ResetType Mcu_Ipw_GetResetReason(void)
{
    6980:	b508      	push	{r3, lr}
    return (Mcu_ResetType)Power_Ip_GetResetReason();
    6982:	f000 f84f 	bl	6a24 <Power_Ip_GetResetReason>
    6986:	4603      	mov	r3, r0
}
    6988:	4618      	mov	r0, r3
    698a:	bd08      	pop	{r3, pc}

0000698c <Mcu_Ipw_GetResetRawValue>:
*
* @return           void
*
*/
Mcu_RawResetType Mcu_Ipw_GetResetRawValue(void)
{
    698c:	b508      	push	{r3, lr}
    return (Mcu_RawResetType)Power_Ip_GetResetRawValue();
    698e:	f000 f857 	bl	6a40 <Power_Ip_GetResetRawValue>
    6992:	4603      	mov	r3, r0
}
    6994:	4618      	mov	r0, r3
    6996:	bd08      	pop	{r3, pc}

00006998 <Mcu_Ipw_SleepOnExit>:
*
* @return           void
*
*/
void Mcu_Ipw_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)
{
    6998:	b500      	push	{lr}
    699a:	b083      	sub	sp, #12
    699c:	9001      	str	r0, [sp, #4]
    if(MCU_SLEEP_ON_EXIT_DISABLED == (Mcu_SleepOnExitType)SleepOnExit)
    699e:	9b01      	ldr	r3, [sp, #4]
    69a0:	2b00      	cmp	r3, #0
    69a2:	d102      	bne.n	69aa <Mcu_Ipw_SleepOnExit+0x12>
    {
        Power_Ip_DisableSleepOnExit();
    69a4:	f000 f86c 	bl	6a80 <Power_Ip_DisableSleepOnExit>
    }
    else
    {
        Power_Ip_EnableSleepOnExit();
    }
}
    69a8:	e001      	b.n	69ae <Mcu_Ipw_SleepOnExit+0x16>
        Power_Ip_EnableSleepOnExit();
    69aa:	f000 f86e 	bl	6a8a <Power_Ip_EnableSleepOnExit>
}
    69ae:	bf00      	nop
    69b0:	b003      	add	sp, #12
    69b2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

000069b8 <Power_Ip_SetMode>:
*
* @implements Power_Ip_SetMode_Activity
*
*/
void Power_Ip_SetMode(const Power_Ip_ModeConfigType * ModeConfigPtr)
{
    69b8:	b500      	push	{lr}
    69ba:	b085      	sub	sp, #20
    69bc:	9001      	str	r0, [sp, #4]
    uint32 PowerSwitchMode;
#if (POWER_MODE_CHANGE_NOTIFICATION == STD_ON)
    Clock_Ip_PowerModesType ModeChanged;
    Clock_Ip_PowerNotificationType ModeChangeStatus;
#endif
    Power_Ip_PowerModeType PowerMode = ModeConfigPtr->PowerMode;
    69be:	9b01      	ldr	r3, [sp, #4]
    69c0:	685b      	ldr	r3, [r3, #4]
    69c2:	9302      	str	r3, [sp, #8]

    if (POWER_IP_MODE_OK != Power_Ip_SMC_ModeCheckEntry(PowerMode))
    69c4:	9802      	ldr	r0, [sp, #8]
    69c6:	f000 f9f5 	bl	6db4 <Power_Ip_SMC_ModeCheckEntry>
    69ca:	4603      	mov	r3, r0
    69cc:	2b00      	cmp	r3, #0
    69ce:	d002      	beq.n	69d6 <Power_Ip_SetMode+0x1e>
    {
        PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    69d0:	2301      	movs	r3, #1
    69d2:	9303      	str	r3, [sp, #12]
    69d4:	e003      	b.n	69de <Power_Ip_SetMode+0x26>
#if (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON)
        Power_Ip_PrepareLowPowerMode(PowerMode);
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */

        /* Request new mode transition to SMC. */
    PowerSwitchMode = Call_Power_Ip_SMC_ModeConfig(ModeConfigPtr);
    69d6:	9801      	ldr	r0, [sp, #4]
    69d8:	f000 fa1e 	bl	6e18 <Power_Ip_SMC_ModeConfig>
    69dc:	9003      	str	r0, [sp, #12]
            /*This will clear SLEEPDEEP bit after wake-up */
            Call_Power_Ip_CM4_DisableDeepSleep();
        }
#endif
    }
    if (POWER_IP_SWITCH_MODE_FAIL == PowerSwitchMode)
    69de:	9b03      	ldr	r3, [sp, #12]
    69e0:	2b01      	cmp	r3, #1
    69e2:	d103      	bne.n	69ec <Power_Ip_SetMode+0x34>
    {
        Power_Ip_ReportPowerErrors(POWER_IP_REPORT_SWITCH_MODE_ERROR, POWER_IP_ERR_CODE_RESERVED);
    69e4:	21ff      	movs	r1, #255	; 0xff
    69e6:	2003      	movs	r0, #3
    69e8:	f000 f8f4 	bl	6bd4 <Power_Ip_ReportPowerErrors>
        ModeChanged = Power_Ip_ModeConvert(PowerMode);
        /* Callback Clock Ip Notification. */
        Clock_Ip_PowerModeChangeNotification(ModeChanged,ModeChangeStatus);
#endif
    }
}
    69ec:	bf00      	nop
    69ee:	b005      	add	sp, #20
    69f0:	f85d fb04 	ldr.w	pc, [sp], #4

000069f4 <Power_Ip_ConvertIntergeToResetType>:
* @param[in]        ResetReasonIndex   Reset reason index.
*
* @return           Power_Ip_ResetType
*/
static Power_Ip_ResetType Power_Ip_ConvertIntergeToResetType(uint32 ResetReasonIndex)
{
    69f4:	b084      	sub	sp, #16
    69f6:	9001      	str	r0, [sp, #4]
    Power_Ip_ResetType ResetReason = MCU_NO_RESET_REASON;
    69f8:	230c      	movs	r3, #12
    69fa:	9303      	str	r3, [sp, #12]

    if (ResetReasonArray[ResetReasonIndex] <= MCU_RESET_UNDEFINED)
    69fc:	4a08      	ldr	r2, [pc, #32]	; (6a20 <Power_Ip_ConvertIntergeToResetType+0x2c>)
    69fe:	9b01      	ldr	r3, [sp, #4]
    6a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6a04:	2b0e      	cmp	r3, #14
    6a06:	d805      	bhi.n	6a14 <Power_Ip_ConvertIntergeToResetType+0x20>
    {
        ResetReason = ResetReasonArray[ResetReasonIndex];
    6a08:	4a05      	ldr	r2, [pc, #20]	; (6a20 <Power_Ip_ConvertIntergeToResetType+0x2c>)
    6a0a:	9b01      	ldr	r3, [sp, #4]
    6a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6a10:	9303      	str	r3, [sp, #12]
    6a12:	e001      	b.n	6a18 <Power_Ip_ConvertIntergeToResetType+0x24>
    }
    else
    {
        ResetReason = MCU_NO_RESET_REASON;
    6a14:	230c      	movs	r3, #12
    6a16:	9303      	str	r3, [sp, #12]
    }

    return ResetReason;
    6a18:	9b03      	ldr	r3, [sp, #12]
}
    6a1a:	4618      	mov	r0, r3
    6a1c:	b004      	add	sp, #16
    6a1e:	4770      	bx	lr
    6a20:	00019ae4 	.word	0x00019ae4

00006a24 <Power_Ip_GetResetReason>:
*
* @implements Power_Ip_GetResetReason_Activity
*
*/
Power_Ip_ResetType Power_Ip_GetResetReason(void)
{
    6a24:	b500      	push	{lr}
    6a26:	b083      	sub	sp, #12
    Power_Ip_ResetType ResetReason;
    uint32 ResetVal;

    ResetVal = Call_Power_Ip_RCM_GetResetReason();
    6a28:	f000 f940 	bl	6cac <Power_Ip_RCM_GetResetReason>
    6a2c:	9001      	str	r0, [sp, #4]

    /* Use function Power_Ip_ConvertIntergeToResetType to avoid MISRA violation 10.5 : cast from uint32 to enum */
    ResetReason = Power_Ip_ConvertIntergeToResetType(ResetVal);
    6a2e:	9801      	ldr	r0, [sp, #4]
    6a30:	f7ff ffe0 	bl	69f4 <Power_Ip_ConvertIntergeToResetType>
    6a34:	9000      	str	r0, [sp, #0]

    return (Power_Ip_ResetType) ResetReason;
    6a36:	9b00      	ldr	r3, [sp, #0]
}
    6a38:	4618      	mov	r0, r3
    6a3a:	b003      	add	sp, #12
    6a3c:	f85d fb04 	ldr.w	pc, [sp], #4

00006a40 <Power_Ip_GetResetRawValue>:
*
* @implements Power_Ip_GetResetRawValue_Activity
*
*/
Power_Ip_RawResetType Power_Ip_GetResetRawValue(void)
{
    6a40:	b500      	push	{lr}
    6a42:	b083      	sub	sp, #12
    Power_Ip_RawResetType ResetReason;

    ResetReason = (Power_Ip_RawResetType)Call_Power_Ip_RCM_GetResetRawValue();
    6a44:	f000 f98a 	bl	6d5c <Power_Ip_RCM_GetResetRawValue>
    6a48:	9001      	str	r0, [sp, #4]
    return (Power_Ip_RawResetType) ResetReason;
    6a4a:	9b01      	ldr	r3, [sp, #4]
}
    6a4c:	4618      	mov	r0, r3
    6a4e:	b003      	add	sp, #12
    6a50:	f85d fb04 	ldr.w	pc, [sp], #4

00006a54 <Power_Ip_Init>:
*
* @implements Power_Ip_Init_Activity
*
*/
void Power_Ip_Init (const Power_Ip_HwIPsConfigType * HwIPsConfigPtr)
{
    6a54:	b500      	push	{lr}
    6a56:	b083      	sub	sp, #12
    6a58:	9001      	str	r0, [sp, #4]
    POWER_IP_DEV_ASSERT(NULL_PTR != HwIPsConfigPtr);
    (void)(HwIPsConfigPtr);

#if (defined(POWER_IP_DISABLE_RCM_INIT) && (STD_OFF == POWER_IP_DISABLE_RCM_INIT))
    /* Init the RCM */
    Call_Power_Ip_RCM_ResetInit(HwIPsConfigPtr->RCMConfigPtr);
    6a5a:	9b01      	ldr	r3, [sp, #4]
    6a5c:	681b      	ldr	r3, [r3, #0]
    6a5e:	4618      	mov	r0, r3
    6a60:	f000 f90e 	bl	6c80 <Power_Ip_RCM_ResetInit>
#endif

#if (defined(POWER_IP_DISABLE_PMC_INIT) && (STD_OFF == POWER_IP_DISABLE_PMC_INIT))
    Call_Power_Ip_PMC_PowerInit(HwIPsConfigPtr->PMCConfigPtr);
    6a64:	9b01      	ldr	r3, [sp, #4]
    6a66:	685b      	ldr	r3, [r3, #4]
    6a68:	4618      	mov	r0, r3
    6a6a:	f000 f86d 	bl	6b48 <Power_Ip_PMC_PowerInit>
#endif

#if (defined(POWER_IP_DISABLE_SMC_INIT) && (STD_OFF == POWER_IP_DISABLE_SMC_INIT))
    Call_Power_Ip_SMC_AllowedModesConfig(HwIPsConfigPtr->SMCConfigPtr);
    6a6e:	9b01      	ldr	r3, [sp, #4]
    6a70:	689b      	ldr	r3, [r3, #8]
    6a72:	4618      	mov	r0, r3
    6a74:	f000 f990 	bl	6d98 <Power_Ip_SMC_AllowedModesConfig>
#endif
}
    6a78:	bf00      	nop
    6a7a:	b003      	add	sp, #12
    6a7c:	f85d fb04 	ldr.w	pc, [sp], #4

00006a80 <Power_Ip_DisableSleepOnExit>:
* @param[in]    none
* @return void
* @implements Power_Ip_DisableSleepOnExit_Activity
*/
void Power_Ip_DisableSleepOnExit(void)
{
    6a80:	b508      	push	{r3, lr}
    Call_Power_Ip_CM4_DisableSleepOnExit();
    6a82:	f000 f811 	bl	6aa8 <Power_Ip_CM4_DisableSleepOnExit>
}
    6a86:	bf00      	nop
    6a88:	bd08      	pop	{r3, pc}

00006a8a <Power_Ip_EnableSleepOnExit>:
* @param[in]    none
* @return void
* @implements Power_Ip_EnableSleepOnExit_Activity
*/
void Power_Ip_EnableSleepOnExit(void)
{
    6a8a:	b508      	push	{r3, lr}
    Call_Power_Ip_CM4_EnableSleepOnExit();
    6a8c:	f000 f820 	bl	6ad0 <Power_Ip_CM4_EnableSleepOnExit>
}
    6a90:	bf00      	nop
    6a92:	bd08      	pop	{r3, pc}

00006a94 <Power_Ip_InstallNotificationsCallback>:
* @return           void
*
* @implements Power_Ip_InstallNotificationsCallback_Activity
*/
void Power_Ip_InstallNotificationsCallback(Power_Ip_ReportErrorsCallbackType ReportErrorsCallback)
{
    6a94:	b082      	sub	sp, #8
    6a96:	9001      	str	r0, [sp, #4]
    POWER_IP_DEV_ASSERT(NULL_PTR != ReportErrorsCallback);

    Power_Ip_pfReportErrorsCallback = ReportErrorsCallback;
    6a98:	4a02      	ldr	r2, [pc, #8]	; (6aa4 <Power_Ip_InstallNotificationsCallback+0x10>)
    6a9a:	9b01      	ldr	r3, [sp, #4]
    6a9c:	6013      	str	r3, [r2, #0]
}
    6a9e:	bf00      	nop
    6aa0:	b002      	add	sp, #8
    6aa2:	4770      	bx	lr
    6aa4:	1fff8b20 	.word	0x1fff8b20

00006aa8 <Power_Ip_CM4_DisableSleepOnExit>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_DisableSleepOnExit(void)
{
    6aa8:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    6aaa:	2300      	movs	r3, #0
    6aac:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    6aae:	4b07      	ldr	r3, [pc, #28]	; (6acc <Power_Ip_CM4_DisableSleepOnExit+0x24>)
    6ab0:	681b      	ldr	r3, [r3, #0]
    6ab2:	685b      	ldr	r3, [r3, #4]
    6ab4:	9301      	str	r3, [sp, #4]
    TempValue &= ~(CM4_SCR_SLEEPONEXIT_MASK32);
    6ab6:	9b01      	ldr	r3, [sp, #4]
    6ab8:	f023 0302 	bic.w	r3, r3, #2
    6abc:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    6abe:	4b03      	ldr	r3, [pc, #12]	; (6acc <Power_Ip_CM4_DisableSleepOnExit+0x24>)
    6ac0:	681b      	ldr	r3, [r3, #0]
    6ac2:	9a01      	ldr	r2, [sp, #4]
    6ac4:	605a      	str	r2, [r3, #4]
}
    6ac6:	bf00      	nop
    6ac8:	b002      	add	sp, #8
    6aca:	4770      	bx	lr
    6acc:	1fff8b24 	.word	0x1fff8b24

00006ad0 <Power_Ip_CM4_EnableSleepOnExit>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_EnableSleepOnExit(void)
{
    6ad0:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    6ad2:	2300      	movs	r3, #0
    6ad4:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    6ad6:	4b07      	ldr	r3, [pc, #28]	; (6af4 <Power_Ip_CM4_EnableSleepOnExit+0x24>)
    6ad8:	681b      	ldr	r3, [r3, #0]
    6ada:	685b      	ldr	r3, [r3, #4]
    6adc:	9301      	str	r3, [sp, #4]
    TempValue |= (CM4_SCR_SLEEPONEXIT_MASK32);
    6ade:	9b01      	ldr	r3, [sp, #4]
    6ae0:	f043 0302 	orr.w	r3, r3, #2
    6ae4:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    6ae6:	4b03      	ldr	r3, [pc, #12]	; (6af4 <Power_Ip_CM4_EnableSleepOnExit+0x24>)
    6ae8:	681b      	ldr	r3, [r3, #0]
    6aea:	9a01      	ldr	r2, [sp, #4]
    6aec:	605a      	str	r2, [r3, #4]
}
    6aee:	bf00      	nop
    6af0:	b002      	add	sp, #8
    6af2:	4770      	bx	lr
    6af4:	1fff8b24 	.word	0x1fff8b24

00006af8 <Power_Ip_CM4_EnableDeepSleep>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_EnableDeepSleep(void)
{
    6af8:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    6afa:	2300      	movs	r3, #0
    6afc:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    6afe:	4b07      	ldr	r3, [pc, #28]	; (6b1c <Power_Ip_CM4_EnableDeepSleep+0x24>)
    6b00:	681b      	ldr	r3, [r3, #0]
    6b02:	685b      	ldr	r3, [r3, #4]
    6b04:	9301      	str	r3, [sp, #4]
    TempValue |= CM4_SCR_SLEEPDEEP_MASK32;
    6b06:	9b01      	ldr	r3, [sp, #4]
    6b08:	f043 0304 	orr.w	r3, r3, #4
    6b0c:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    6b0e:	4b03      	ldr	r3, [pc, #12]	; (6b1c <Power_Ip_CM4_EnableDeepSleep+0x24>)
    6b10:	681b      	ldr	r3, [r3, #0]
    6b12:	9a01      	ldr	r2, [sp, #4]
    6b14:	605a      	str	r2, [r3, #4]
}
    6b16:	bf00      	nop
    6b18:	b002      	add	sp, #8
    6b1a:	4770      	bx	lr
    6b1c:	1fff8b24 	.word	0x1fff8b24

00006b20 <Power_Ip_CM4_DisableDeepSleep>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_DisableDeepSleep(void)
{
    6b20:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    6b22:	2300      	movs	r3, #0
    6b24:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    6b26:	4b07      	ldr	r3, [pc, #28]	; (6b44 <Power_Ip_CM4_DisableDeepSleep+0x24>)
    6b28:	681b      	ldr	r3, [r3, #0]
    6b2a:	685b      	ldr	r3, [r3, #4]
    6b2c:	9301      	str	r3, [sp, #4]
    TempValue &= ~(CM4_SCR_SLEEPDEEP_MASK32);
    6b2e:	9b01      	ldr	r3, [sp, #4]
    6b30:	f023 0304 	bic.w	r3, r3, #4
    6b34:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    6b36:	4b03      	ldr	r3, [pc, #12]	; (6b44 <Power_Ip_CM4_DisableDeepSleep+0x24>)
    6b38:	681b      	ldr	r3, [r3, #0]
    6b3a:	9a01      	ldr	r2, [sp, #4]
    6b3c:	605a      	str	r2, [r3, #4]
}
    6b3e:	bf00      	nop
    6b40:	b002      	add	sp, #8
    6b42:	4770      	bx	lr
    6b44:	1fff8b24 	.word	0x1fff8b24

00006b48 <Power_Ip_PMC_PowerInit>:
*
* @return           void
*
*/
void Power_Ip_PMC_PowerInit(const Power_Ip_PMC_ConfigType * ConfigPtr)
{
    6b48:	b084      	sub	sp, #16
    6b4a:	9001      	str	r0, [sp, #4]
    uint8 Tmp;

#if(STD_ON == POWER_IP_PMC_LVDSC1_SUPPORT)
    Tmp = (uint8)POWER_IP_PMC->LVDSC1;
    6b4c:	4b20      	ldr	r3, [pc, #128]	; (6bd0 <Power_Ip_PMC_PowerInit+0x88>)
    6b4e:	781b      	ldrb	r3, [r3, #0]
    6b50:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_LVDSC1_RWBITS_MASK8));
    6b54:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6b58:	f003 030f 	and.w	r3, r3, #15
    6b5c:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Lvdsc1));
    6b60:	9b01      	ldr	r3, [sp, #4]
    6b62:	781a      	ldrb	r2, [r3, #0]
    6b64:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6b68:	4313      	orrs	r3, r2
    6b6a:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->LVDSC1 = Tmp;
    6b6e:	4a18      	ldr	r2, [pc, #96]	; (6bd0 <Power_Ip_PMC_PowerInit+0x88>)
    6b70:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6b74:	7013      	strb	r3, [r2, #0]
#endif
    Tmp = (uint8)POWER_IP_PMC->LVDSC2;
    6b76:	4b16      	ldr	r3, [pc, #88]	; (6bd0 <Power_Ip_PMC_PowerInit+0x88>)
    6b78:	785b      	ldrb	r3, [r3, #1]
    6b7a:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_LVDSC2_RWBITS_MASK8));
    6b7e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6b82:	f003 031f 	and.w	r3, r3, #31
    6b86:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Lvdsc2));
    6b8a:	9b01      	ldr	r3, [sp, #4]
    6b8c:	785a      	ldrb	r2, [r3, #1]
    6b8e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6b92:	4313      	orrs	r3, r2
    6b94:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->LVDSC2 = Tmp;
    6b98:	4a0d      	ldr	r2, [pc, #52]	; (6bd0 <Power_Ip_PMC_PowerInit+0x88>)
    6b9a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6b9e:	7053      	strb	r3, [r2, #1]

    Tmp = (uint8)POWER_IP_PMC->REGSC;
    6ba0:	4b0b      	ldr	r3, [pc, #44]	; (6bd0 <Power_Ip_PMC_PowerInit+0x88>)
    6ba2:	789b      	ldrb	r3, [r3, #2]
    6ba4:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_REGSC_RWBITS_MASK8));
    6ba8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6bac:	f003 0338 	and.w	r3, r3, #56	; 0x38
    6bb0:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Regsc));
    6bb4:	9b01      	ldr	r3, [sp, #4]
    6bb6:	789a      	ldrb	r2, [r3, #2]
    6bb8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6bbc:	4313      	orrs	r3, r2
    6bbe:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->REGSC = Tmp;
    6bc2:	4a03      	ldr	r2, [pc, #12]	; (6bd0 <Power_Ip_PMC_PowerInit+0x88>)
    6bc4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6bc8:	7093      	strb	r3, [r2, #2]
  #if (POWER_IP_VOLTAGE_ERROR_ISR_USED == STD_ON)
    /* make Status of PMC to initialized to check in the interrupt function */
    Power_Ip_ePmcStatus = PMC_INIT;
  #endif
#endif
}
    6bca:	bf00      	nop
    6bcc:	b004      	add	sp, #16
    6bce:	4770      	bx	lr
    6bd0:	4007d000 	.word	0x4007d000

00006bd4 <Power_Ip_ReportPowerErrors>:

/*==================================================================================================
                                       GLOBAL FUNCTIONS
==================================================================================================*/
void Power_Ip_ReportPowerErrors(Power_Ip_ReportErrorType Error, uint8 ErrorCode)
{
    6bd4:	b500      	push	{lr}
    6bd6:	b083      	sub	sp, #12
    6bd8:	9001      	str	r0, [sp, #4]
    6bda:	460b      	mov	r3, r1
    6bdc:	f88d 3003 	strb.w	r3, [sp, #3]
    Power_Ip_pfReportErrorsCallback(Error, ErrorCode);
    6be0:	4b05      	ldr	r3, [pc, #20]	; (6bf8 <Power_Ip_ReportPowerErrors+0x24>)
    6be2:	681b      	ldr	r3, [r3, #0]
    6be4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    6be8:	4611      	mov	r1, r2
    6bea:	9801      	ldr	r0, [sp, #4]
    6bec:	4798      	blx	r3
}
    6bee:	bf00      	nop
    6bf0:	b003      	add	sp, #12
    6bf2:	f85d fb04 	ldr.w	pc, [sp], #4
    6bf6:	bf00      	nop
    6bf8:	1fff8b20 	.word	0x1fff8b20

00006bfc <Power_Ip_ReportPowerErrorsEmptyCallback>:

void Power_Ip_ReportPowerErrorsEmptyCallback(Power_Ip_ReportErrorType Error, uint8 ErrorCode)
{
    6bfc:	b082      	sub	sp, #8
    6bfe:	9001      	str	r0, [sp, #4]
    6c00:	460b      	mov	r3, r1
    6c02:	f88d 3003 	strb.w	r3, [sp, #3]
    /* No implementation */
    (void)Error;
    (void)ErrorCode;
}
    6c06:	bf00      	nop
    6c08:	b002      	add	sp, #8
    6c0a:	4770      	bx	lr

00006c0c <Power_Ip_StartTimeout>:
 *END**************************************************************************/
void Power_Ip_StartTimeout(uint32 *StartTimeOut,
                       uint32 *ElapsedTimeOut,
                       uint32 *TimeoutTicksOut,
                       uint32 TimeoutUs)
{
    6c0c:	b500      	push	{lr}
    6c0e:	b085      	sub	sp, #20
    6c10:	9003      	str	r0, [sp, #12]
    6c12:	9102      	str	r1, [sp, #8]
    6c14:	9201      	str	r2, [sp, #4]
    6c16:	9300      	str	r3, [sp, #0]
    *StartTimeOut    = OsIf_GetCounter(POWER_IP_TIMEOUT_TYPE);
    6c18:	2000      	movs	r0, #0
    6c1a:	f7fb fee5 	bl	29e8 <OsIf_GetCounter>
    6c1e:	4602      	mov	r2, r0
    6c20:	9b03      	ldr	r3, [sp, #12]
    6c22:	601a      	str	r2, [r3, #0]
    *ElapsedTimeOut  = 0U;
    6c24:	9b02      	ldr	r3, [sp, #8]
    6c26:	2200      	movs	r2, #0
    6c28:	601a      	str	r2, [r3, #0]
    *TimeoutTicksOut = OsIf_MicrosToTicks(TimeoutUs, POWER_IP_TIMEOUT_TYPE);
    6c2a:	2100      	movs	r1, #0
    6c2c:	9800      	ldr	r0, [sp, #0]
    6c2e:	f7fb ff27 	bl	2a80 <OsIf_MicrosToTicks>
    6c32:	4602      	mov	r2, r0
    6c34:	9b01      	ldr	r3, [sp, #4]
    6c36:	601a      	str	r2, [r3, #0]
}
    6c38:	bf00      	nop
    6c3a:	b005      	add	sp, #20
    6c3c:	f85d fb04 	ldr.w	pc, [sp], #4

00006c40 <Power_Ip_TimeoutExpired>:
 *
 *END**************************************************************************/
boolean Power_Ip_TimeoutExpired(uint32 *StartTimeInOut,
                            uint32 *ElapsedTimeInOut,
                            uint32 TimeoutTicks)
{
    6c40:	b500      	push	{lr}
    6c42:	b087      	sub	sp, #28
    6c44:	9003      	str	r0, [sp, #12]
    6c46:	9102      	str	r1, [sp, #8]
    6c48:	9201      	str	r2, [sp, #4]
    boolean RetVal = FALSE;
    6c4a:	2300      	movs	r3, #0
    6c4c:	f88d 3017 	strb.w	r3, [sp, #23]
    *ElapsedTimeInOut += OsIf_GetElapsed(StartTimeInOut, POWER_IP_TIMEOUT_TYPE);
    6c50:	2100      	movs	r1, #0
    6c52:	9803      	ldr	r0, [sp, #12]
    6c54:	f7fb fee1 	bl	2a1a <OsIf_GetElapsed>
    6c58:	4602      	mov	r2, r0
    6c5a:	9b02      	ldr	r3, [sp, #8]
    6c5c:	681b      	ldr	r3, [r3, #0]
    6c5e:	441a      	add	r2, r3
    6c60:	9b02      	ldr	r3, [sp, #8]
    6c62:	601a      	str	r2, [r3, #0]

    if (*ElapsedTimeInOut >= TimeoutTicks)
    6c64:	9b02      	ldr	r3, [sp, #8]
    6c66:	681b      	ldr	r3, [r3, #0]
    6c68:	9a01      	ldr	r2, [sp, #4]
    6c6a:	429a      	cmp	r2, r3
    6c6c:	d802      	bhi.n	6c74 <Power_Ip_TimeoutExpired+0x34>
    {
        RetVal = TRUE;
    6c6e:	2301      	movs	r3, #1
    6c70:	f88d 3017 	strb.w	r3, [sp, #23]
    }
    return RetVal;
    6c74:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    6c78:	4618      	mov	r0, r3
    6c7a:	b007      	add	sp, #28
    6c7c:	f85d fb04 	ldr.w	pc, [sp], #4

00006c80 <Power_Ip_RCM_ResetInit>:
*
* @return           void
*
*/
void Power_Ip_RCM_ResetInit(const Power_Ip_RCM_ConfigType * ConfigPtr)
{
    6c80:	b082      	sub	sp, #8
    6c82:	9001      	str	r0, [sp, #4]
    IP_RCM->RPC = (uint32)(ConfigPtr->ResetPinControlConfig & RCM_RPC_RWBITS_MASK32);
    6c84:	9b01      	ldr	r3, [sp, #4]
    6c86:	681a      	ldr	r2, [r3, #0]
    6c88:	4907      	ldr	r1, [pc, #28]	; (6ca8 <Power_Ip_RCM_ResetInit+0x28>)
    6c8a:	f641 7307 	movw	r3, #7943	; 0x1f07
    6c8e:	4013      	ands	r3, r2
    6c90:	60cb      	str	r3, [r1, #12]

    IP_RCM->SRIE = (uint32)(ConfigPtr->ResetInterruptEnableConfig & RCM_SRIE_RWBITS_MASK32);
    6c92:	9b01      	ldr	r3, [sp, #4]
    6c94:	685a      	ldr	r2, [r3, #4]
    6c96:	4904      	ldr	r1, [pc, #16]	; (6ca8 <Power_Ip_RCM_ResetInit+0x28>)
    6c98:	f642 73ff 	movw	r3, #12287	; 0x2fff
    6c9c:	4013      	ands	r3, r2
    6c9e:	61cb      	str	r3, [r1, #28]
#if (defined(POWER_IP_RESET_ALTERNATE_ISR_USED) && (POWER_IP_RESET_ALTERNATE_ISR_USED == STD_ON))
    Power_Ip_RCM_Status = POWER_IP_RCM_INIT;
#endif
}
    6ca0:	bf00      	nop
    6ca2:	b002      	add	sp, #8
    6ca4:	4770      	bx	lr
    6ca6:	bf00      	nop
    6ca8:	4007f000 	.word	0x4007f000

00006cac <Power_Ip_RCM_GetResetReason>:
*                   out to avoid multiple reset reasons. The function Mcu_GetResetReason shall
*                   return MCU_RESET_UNDEFINED if this function is called prior to calling of the
*                   function Mcu_Init, and if supported by the hardware.
*/
uint32 Power_Ip_RCM_GetResetReason(void)
{
    6cac:	b088      	sub	sp, #32
    /* Code for the Reset event returned by this function. */
    uint32 ResetReason = (uint32)MCU_NO_RESET_REASON;
    6cae:	230c      	movs	r3, #12
    6cb0:	9307      	str	r3, [sp, #28]
    /* Temporary variable for RCM_RSR register value. */
    uint32 RegValue = 0U;
    6cb2:	2300      	movs	r3, #0
    6cb4:	9303      	str	r3, [sp, #12]
    uint32 ActiveValue;
    uint32 Index;
    uint32 DynamicMask;
    uint32 Position = (uint32)0x00U;
    6cb6:	2300      	movs	r3, #0
    6cb8:	9305      	str	r3, [sp, #20]
    uint32 NumberOfFlags = 0U;
    6cba:	2300      	movs	r3, #0
    6cbc:	9304      	str	r3, [sp, #16]

    /* Check reset reasons from SSRS Status Register. */
    RegValue = (uint32) IP_RCM->SSRS & RCM_SSRS_RWBITS_MASK32;
    6cbe:	4b25      	ldr	r3, [pc, #148]	; (6d54 <Power_Ip_RCM_GetResetReason+0xa8>)
    6cc0:	699a      	ldr	r2, [r3, #24]
    6cc2:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6cc6:	4013      	ands	r3, r2
    6cc8:	9303      	str	r3, [sp, #12]

    /* Store the content of RSR */
    if ((uint32)0U != RegValue)
    6cca:	9b03      	ldr	r3, [sp, #12]
    6ccc:	2b00      	cmp	r3, #0
    6cce:	d008      	beq.n	6ce2 <Power_Ip_RCM_GetResetReason+0x36>
    {
        /* Clear the flags if any flag is set */
        IP_RCM->SSRS = (uint32)(RegValue & RCM_SSRS_RWBITS_MASK32);
    6cd0:	4920      	ldr	r1, [pc, #128]	; (6d54 <Power_Ip_RCM_GetResetReason+0xa8>)
    6cd2:	9a03      	ldr	r2, [sp, #12]
    6cd4:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6cd8:	4013      	ands	r3, r2
    6cda:	618b      	str	r3, [r1, #24]

        Power_Ip_u32ResetStatus = RegValue;
    6cdc:	4a1e      	ldr	r2, [pc, #120]	; (6d58 <Power_Ip_RCM_GetResetReason+0xac>)
    6cde:	9b03      	ldr	r3, [sp, #12]
    6ce0:	6013      	str	r3, [r2, #0]
    }
    ActiveValue = Power_Ip_u32ResetStatus;
    6ce2:	4b1d      	ldr	r3, [pc, #116]	; (6d58 <Power_Ip_RCM_GetResetReason+0xac>)
    6ce4:	681b      	ldr	r3, [r3, #0]
    6ce6:	9302      	str	r3, [sp, #8]

    if((RCM_SSRS_SLVD_MASK | RCM_SSRS_SPOR_MASK) == (ActiveValue & RCM_SSRS_RWBITS_MASK32))
    6ce8:	9a02      	ldr	r2, [sp, #8]
    6cea:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6cee:	4013      	ands	r3, r2
    6cf0:	2b82      	cmp	r3, #130	; 0x82
    6cf2:	d102      	bne.n	6cfa <Power_Ip_RCM_GetResetReason+0x4e>
    {
        ResetReason = (uint32)MCU_POWER_ON_RESET;
    6cf4:	2305      	movs	r3, #5
    6cf6:	9307      	str	r3, [sp, #28]
    6cf8:	e027      	b.n	6d4a <Power_Ip_RCM_GetResetReason+0x9e>
    }
    else
    {
        for (Index = 0x00U; Index < 0x20U; Index++)
    6cfa:	2300      	movs	r3, #0
    6cfc:	9306      	str	r3, [sp, #24]
    6cfe:	e021      	b.n	6d44 <Power_Ip_RCM_GetResetReason+0x98>
        {
            DynamicMask = ((uint32)0x80000000U >> Index);
    6d00:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    6d04:	9b06      	ldr	r3, [sp, #24]
    6d06:	fa22 f303 	lsr.w	r3, r2, r3
    6d0a:	9301      	str	r3, [sp, #4]
            if ((uint32)0x00U != (DynamicMask & RCM_SSRS_RESET_SOURCES_MASK32))
    6d0c:	9a01      	ldr	r2, [sp, #4]
    6d0e:	f642 73fe 	movw	r3, #12286	; 0x2ffe
    6d12:	4013      	ands	r3, r2
    6d14:	2b00      	cmp	r3, #0
    6d16:	d012      	beq.n	6d3e <Power_Ip_RCM_GetResetReason+0x92>
            {
                if ((uint32)0x00U != (DynamicMask & ActiveValue))
    6d18:	9a01      	ldr	r2, [sp, #4]
    6d1a:	9b02      	ldr	r3, [sp, #8]
    6d1c:	4013      	ands	r3, r2
    6d1e:	2b00      	cmp	r3, #0
    6d20:	d00a      	beq.n	6d38 <Power_Ip_RCM_GetResetReason+0x8c>
                {
                    ResetReason = Position;
    6d22:	9b05      	ldr	r3, [sp, #20]
    6d24:	9307      	str	r3, [sp, #28]
                    NumberOfFlags++;
    6d26:	9b04      	ldr	r3, [sp, #16]
    6d28:	3301      	adds	r3, #1
    6d2a:	9304      	str	r3, [sp, #16]
                    /* MCU_MULTIPLE_RESET_REASON returned if more than one reset reason in this case use function Mcu_GetRawValue to determine. */
                    if (NumberOfFlags >= (uint32)2)
    6d2c:	9b04      	ldr	r3, [sp, #16]
    6d2e:	2b01      	cmp	r3, #1
    6d30:	d902      	bls.n	6d38 <Power_Ip_RCM_GetResetReason+0x8c>
                    {
                        ResetReason = (uint32)MCU_MULTIPLE_RESET_REASON;
    6d32:	230d      	movs	r3, #13
    6d34:	9307      	str	r3, [sp, #28]
                        break;
    6d36:	e008      	b.n	6d4a <Power_Ip_RCM_GetResetReason+0x9e>
                    }
                }
                Position++;
    6d38:	9b05      	ldr	r3, [sp, #20]
    6d3a:	3301      	adds	r3, #1
    6d3c:	9305      	str	r3, [sp, #20]
        for (Index = 0x00U; Index < 0x20U; Index++)
    6d3e:	9b06      	ldr	r3, [sp, #24]
    6d40:	3301      	adds	r3, #1
    6d42:	9306      	str	r3, [sp, #24]
    6d44:	9b06      	ldr	r3, [sp, #24]
    6d46:	2b1f      	cmp	r3, #31
    6d48:	d9da      	bls.n	6d00 <Power_Ip_RCM_GetResetReason+0x54>
            }
        }
    }
    return ResetReason;
    6d4a:	9b07      	ldr	r3, [sp, #28]
}
    6d4c:	4618      	mov	r0, r3
    6d4e:	b008      	add	sp, #32
    6d50:	4770      	bx	lr
    6d52:	bf00      	nop
    6d54:	4007f000 	.word	0x4007f000
    6d58:	1fff8d24 	.word	0x1fff8d24

00006d5c <Power_Ip_RCM_GetResetRawValue>:
* @note             The User should ensure that the reset reason is cleared once it has been read
*                   out to avoid multiple reset reasons.
*
*/
Power_Ip_RawResetType Power_Ip_RCM_GetResetRawValue(void)
{
    6d5c:	b082      	sub	sp, #8
    uint32 RawReset;
    uint32 RegValue;

    RegValue = IP_RCM->SSRS & RCM_SSRS_RWBITS_MASK32;
    6d5e:	4b0c      	ldr	r3, [pc, #48]	; (6d90 <Power_Ip_RCM_GetResetRawValue+0x34>)
    6d60:	699a      	ldr	r2, [r3, #24]
    6d62:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6d66:	4013      	ands	r3, r2
    6d68:	9301      	str	r3, [sp, #4]

    if ((uint32)0U != RegValue)
    6d6a:	9b01      	ldr	r3, [sp, #4]
    6d6c:	2b00      	cmp	r3, #0
    6d6e:	d008      	beq.n	6d82 <Power_Ip_RCM_GetResetRawValue+0x26>
    {
        /* Clear the flags if any flag is set */
        IP_RCM->SSRS = (uint32)(RegValue & RCM_SSRS_RWBITS_MASK32);
    6d70:	4907      	ldr	r1, [pc, #28]	; (6d90 <Power_Ip_RCM_GetResetRawValue+0x34>)
    6d72:	9a01      	ldr	r2, [sp, #4]
    6d74:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6d78:	4013      	ands	r3, r2
    6d7a:	618b      	str	r3, [r1, #24]

        Power_Ip_u32ResetStatus = RegValue;
    6d7c:	4a05      	ldr	r2, [pc, #20]	; (6d94 <Power_Ip_RCM_GetResetRawValue+0x38>)
    6d7e:	9b01      	ldr	r3, [sp, #4]
    6d80:	6013      	str	r3, [r2, #0]
    }

    RawReset = Power_Ip_u32ResetStatus;
    6d82:	4b04      	ldr	r3, [pc, #16]	; (6d94 <Power_Ip_RCM_GetResetRawValue+0x38>)
    6d84:	681b      	ldr	r3, [r3, #0]
    6d86:	9300      	str	r3, [sp, #0]

    return (Power_Ip_RawResetType)RawReset;
    6d88:	9b00      	ldr	r3, [sp, #0]
}
    6d8a:	4618      	mov	r0, r3
    6d8c:	b002      	add	sp, #8
    6d8e:	4770      	bx	lr
    6d90:	4007f000 	.word	0x4007f000
    6d94:	1fff8d24 	.word	0x1fff8d24

00006d98 <Power_Ip_SMC_AllowedModesConfig>:
*
* @details          This function is only called at Mcu initialization
*
*/
void Power_Ip_SMC_AllowedModesConfig(const Power_Ip_SMC_ConfigType * ConfigPtr)
{
    6d98:	b082      	sub	sp, #8
    6d9a:	9001      	str	r0, [sp, #4]
    IP_SMC->PMPROT = ConfigPtr->AllowedModes & SMC_PMPROT_RWBITS_MASK32;
    6d9c:	9b01      	ldr	r3, [sp, #4]
    6d9e:	681b      	ldr	r3, [r3, #0]
    6da0:	4a03      	ldr	r2, [pc, #12]	; (6db0 <Power_Ip_SMC_AllowedModesConfig+0x18>)
    6da2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    6da6:	6093      	str	r3, [r2, #8]
}
    6da8:	bf00      	nop
    6daa:	b002      	add	sp, #8
    6dac:	4770      	bx	lr
    6dae:	bf00      	nop
    6db0:	4007e000 	.word	0x4007e000

00006db4 <Power_Ip_SMC_ModeCheckEntry>:
*
* @return           Power_Ip_SMC_ModeStatusType
*
*/
Power_Ip_SMC_ModeStatusType Power_Ip_SMC_ModeCheckEntry(Power_Ip_PowerModeType PowerMode)
{
    6db4:	b084      	sub	sp, #16
    6db6:	9001      	str	r0, [sp, #4]
    Power_Ip_SMC_ModeStatusType PowerModeCheck = POWER_IP_MODE_NOT_OK;
    6db8:	2301      	movs	r3, #1
    6dba:	9303      	str	r3, [sp, #12]
    /* Contains the code of the Power Mode (based PowerModeType enumeration). */
    uint32 CurrentPowerMode;

    CurrentPowerMode = IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK;
    6dbc:	4b15      	ldr	r3, [pc, #84]	; (6e14 <Power_Ip_SMC_ModeCheckEntry+0x60>)
    6dbe:	695b      	ldr	r3, [r3, #20]
    6dc0:	b2db      	uxtb	r3, r3
    6dc2:	9302      	str	r3, [sp, #8]

    switch (PowerMode)
    6dc4:	9b01      	ldr	r3, [sp, #4]
    6dc6:	2b02      	cmp	r3, #2
    6dc8:	d012      	beq.n	6df0 <Power_Ip_SMC_ModeCheckEntry+0x3c>
    6dca:	9b01      	ldr	r3, [sp, #4]
    6dcc:	2b02      	cmp	r3, #2
    6dce:	d818      	bhi.n	6e02 <Power_Ip_SMC_ModeCheckEntry+0x4e>
    6dd0:	9b01      	ldr	r3, [sp, #4]
    6dd2:	2b00      	cmp	r3, #0
    6dd4:	d003      	beq.n	6dde <Power_Ip_SMC_ModeCheckEntry+0x2a>
    6dd6:	9b01      	ldr	r3, [sp, #4]
    6dd8:	2b01      	cmp	r3, #1
    6dda:	d003      	beq.n	6de4 <Power_Ip_SMC_ModeCheckEntry+0x30>
        }
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */
        default:
        {
            /* Do nothing */
            break;
    6ddc:	e011      	b.n	6e02 <Power_Ip_SMC_ModeCheckEntry+0x4e>
            PowerModeCheck = POWER_IP_MODE_OK;
    6dde:	2300      	movs	r3, #0
    6de0:	9303      	str	r3, [sp, #12]
            break;
    6de2:	e013      	b.n	6e0c <Power_Ip_SMC_ModeCheckEntry+0x58>
            if (SMC_PMSTAT_RUN_U32 == CurrentPowerMode)
    6de4:	9b02      	ldr	r3, [sp, #8]
    6de6:	2b01      	cmp	r3, #1
    6de8:	d10d      	bne.n	6e06 <Power_Ip_SMC_ModeCheckEntry+0x52>
                PowerModeCheck = POWER_IP_MODE_OK;
    6dea:	2300      	movs	r3, #0
    6dec:	9303      	str	r3, [sp, #12]
            break;
    6dee:	e00a      	b.n	6e06 <Power_Ip_SMC_ModeCheckEntry+0x52>
            if ((SMC_PMSTAT_RUN_U32 == CurrentPowerMode) || (SMC_PMSTAT_VLPS_U32 == CurrentPowerMode))
    6df0:	9b02      	ldr	r3, [sp, #8]
    6df2:	2b01      	cmp	r3, #1
    6df4:	d002      	beq.n	6dfc <Power_Ip_SMC_ModeCheckEntry+0x48>
    6df6:	9b02      	ldr	r3, [sp, #8]
    6df8:	2b10      	cmp	r3, #16
    6dfa:	d106      	bne.n	6e0a <Power_Ip_SMC_ModeCheckEntry+0x56>
                PowerModeCheck = POWER_IP_MODE_OK;
    6dfc:	2300      	movs	r3, #0
    6dfe:	9303      	str	r3, [sp, #12]
            break;
    6e00:	e003      	b.n	6e0a <Power_Ip_SMC_ModeCheckEntry+0x56>
            break;
    6e02:	bf00      	nop
    6e04:	e002      	b.n	6e0c <Power_Ip_SMC_ModeCheckEntry+0x58>
            break;
    6e06:	bf00      	nop
    6e08:	e000      	b.n	6e0c <Power_Ip_SMC_ModeCheckEntry+0x58>
            break;
    6e0a:	bf00      	nop
        }
    }

    return PowerModeCheck;
    6e0c:	9b03      	ldr	r3, [sp, #12]
}
    6e0e:	4618      	mov	r0, r3
    6e10:	b004      	add	sp, #16
    6e12:	4770      	bx	lr
    6e14:	4007e000 	.word	0x4007e000

00006e18 <Power_Ip_SMC_ModeConfig>:
*
* @return           uint32
*
*/
uint32 Power_Ip_SMC_ModeConfig(const Power_Ip_ModeConfigType * ModeConfigPtr)
{
    6e18:	b500      	push	{lr}
    6e1a:	b08b      	sub	sp, #44	; 0x2c
    6e1c:	9001      	str	r0, [sp, #4]
    uint32 PowerSwitchMode = POWER_IP_SWITCH_MODE_SUCCESS;
    6e1e:	2300      	movs	r3, #0
    6e20:	9309      	str	r3, [sp, #36]	; 0x24
    /* Contains the code of the Power Mode (based PowerModeType enumeration). */
    Power_Ip_PowerModeType PowerMode = POWER_IP_RUN_MODE;
    6e22:	2300      	movs	r3, #0
    6e24:	9308      	str	r3, [sp, #32]
    uint32 RegValue = (uint32)0U;
#endif
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    boolean TimeoutOccurred = FALSE;
    6e26:	2300      	movs	r3, #0
    6e28:	f88d 301f 	strb.w	r3, [sp, #31]

    PowerMode = ModeConfigPtr->PowerMode;
    6e2c:	9b01      	ldr	r3, [sp, #4]
    6e2e:	685b      	ldr	r3, [r3, #4]
    6e30:	9308      	str	r3, [sp, #32]

    switch (PowerMode)
    6e32:	9b08      	ldr	r3, [sp, #32]
    6e34:	2b02      	cmp	r3, #2
    6e36:	d076      	beq.n	6f26 <Power_Ip_SMC_ModeConfig+0x10e>
    6e38:	9b08      	ldr	r3, [sp, #32]
    6e3a:	2b02      	cmp	r3, #2
    6e3c:	f200 80ab 	bhi.w	6f96 <Power_Ip_SMC_ModeConfig+0x17e>
    6e40:	9b08      	ldr	r3, [sp, #32]
    6e42:	2b00      	cmp	r3, #0
    6e44:	d003      	beq.n	6e4e <Power_Ip_SMC_ModeConfig+0x36>
    6e46:	9b08      	ldr	r3, [sp, #32]
    6e48:	2b01      	cmp	r3, #1
    6e4a:	d034      	beq.n	6eb6 <Power_Ip_SMC_ModeConfig+0x9e>
    6e4c:	e0a3      	b.n	6f96 <Power_Ip_SMC_ModeConfig+0x17e>
    {
        case (POWER_IP_RUN_MODE):
        {
            /* Set RUN mode */
            TempValue = IP_SMC->PMCTRL;
    6e4e:	4b58      	ldr	r3, [pc, #352]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6e50:	68db      	ldr	r3, [r3, #12]
    6e52:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    6e54:	9b06      	ldr	r3, [sp, #24]
    6e56:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    6e5a:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_RUN_MODE_U32;
            IP_SMC->PMCTRL = TempValue;
    6e5c:	4a54      	ldr	r2, [pc, #336]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6e5e:	9b06      	ldr	r3, [sp, #24]
    6e60:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    6e62:	aa02      	add	r2, sp, #8
    6e64:	a903      	add	r1, sp, #12
    6e66:	a804      	add	r0, sp, #16
    6e68:	f24c 3350 	movw	r3, #50000	; 0xc350
    6e6c:	f7ff fece 	bl	6c0c <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    6e70:	9a02      	ldr	r2, [sp, #8]
    6e72:	a903      	add	r1, sp, #12
    6e74:	ab04      	add	r3, sp, #16
    6e76:	4618      	mov	r0, r3
    6e78:	f7ff fee2 	bl	6c40 <Power_Ip_TimeoutExpired>
    6e7c:	4603      	mov	r3, r0
    6e7e:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_RUN_U32);
    6e82:	4b4b      	ldr	r3, [pc, #300]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6e84:	695b      	ldr	r3, [r3, #20]
    6e86:	f003 0301 	and.w	r3, r3, #1
    6e8a:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_RUN_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    6e8c:	9b05      	ldr	r3, [sp, #20]
    6e8e:	2b01      	cmp	r3, #1
    6e90:	d006      	beq.n	6ea0 <Power_Ip_SMC_ModeConfig+0x88>
    6e92:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6e96:	f083 0301 	eor.w	r3, r3, #1
    6e9a:	b2db      	uxtb	r3, r3
    6e9c:	2b00      	cmp	r3, #0
    6e9e:	d1e7      	bne.n	6e70 <Power_Ip_SMC_ModeConfig+0x58>
            if(TimeoutOccurred)
    6ea0:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6ea4:	2b00      	cmp	r3, #0
    6ea6:	d079      	beq.n	6f9c <Power_Ip_SMC_ModeConfig+0x184>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6ea8:	2301      	movs	r3, #1
    6eaa:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    6eac:	21ff      	movs	r1, #255	; 0xff
    6eae:	2000      	movs	r0, #0
    6eb0:	f7ff fe90 	bl	6bd4 <Power_Ip_ReportPowerErrors>
            }

            break;
    6eb4:	e072      	b.n	6f9c <Power_Ip_SMC_ModeConfig+0x184>
        }
        case (POWER_IP_HSRUN_MODE):
        {
            /* Set HSRUN mode. */
            TempValue = IP_SMC->PMCTRL;
    6eb6:	4b3e      	ldr	r3, [pc, #248]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6eb8:	68db      	ldr	r3, [r3, #12]
    6eba:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    6ebc:	9b06      	ldr	r3, [sp, #24]
    6ebe:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    6ec2:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_HSRUN_MODE_U32;
    6ec4:	9b06      	ldr	r3, [sp, #24]
    6ec6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
    6eca:	9306      	str	r3, [sp, #24]
            IP_SMC->PMCTRL = TempValue;
    6ecc:	4a38      	ldr	r2, [pc, #224]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6ece:	9b06      	ldr	r3, [sp, #24]
    6ed0:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    6ed2:	aa02      	add	r2, sp, #8
    6ed4:	a903      	add	r1, sp, #12
    6ed6:	a804      	add	r0, sp, #16
    6ed8:	f24c 3350 	movw	r3, #50000	; 0xc350
    6edc:	f7ff fe96 	bl	6c0c <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    6ee0:	9a02      	ldr	r2, [sp, #8]
    6ee2:	a903      	add	r1, sp, #12
    6ee4:	ab04      	add	r3, sp, #16
    6ee6:	4618      	mov	r0, r3
    6ee8:	f7ff feaa 	bl	6c40 <Power_Ip_TimeoutExpired>
    6eec:	4603      	mov	r3, r0
    6eee:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_HSRUN_U32);
    6ef2:	4b2f      	ldr	r3, [pc, #188]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6ef4:	695b      	ldr	r3, [r3, #20]
    6ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
    6efa:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_HSRUN_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    6efc:	9b05      	ldr	r3, [sp, #20]
    6efe:	2b80      	cmp	r3, #128	; 0x80
    6f00:	d006      	beq.n	6f10 <Power_Ip_SMC_ModeConfig+0xf8>
    6f02:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6f06:	f083 0301 	eor.w	r3, r3, #1
    6f0a:	b2db      	uxtb	r3, r3
    6f0c:	2b00      	cmp	r3, #0
    6f0e:	d1e7      	bne.n	6ee0 <Power_Ip_SMC_ModeConfig+0xc8>
            if(TimeoutOccurred)
    6f10:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6f14:	2b00      	cmp	r3, #0
    6f16:	d043      	beq.n	6fa0 <Power_Ip_SMC_ModeConfig+0x188>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6f18:	2301      	movs	r3, #1
    6f1a:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    6f1c:	21ff      	movs	r1, #255	; 0xff
    6f1e:	2000      	movs	r0, #0
    6f20:	f7ff fe58 	bl	6bd4 <Power_Ip_ReportPowerErrors>
            }

            break;
    6f24:	e03c      	b.n	6fa0 <Power_Ip_SMC_ModeConfig+0x188>
        }
        case (POWER_IP_VLPR_MODE):
        {
            /* Set VLPR mode. */
            TempValue = IP_SMC->PMCTRL;
    6f26:	4b22      	ldr	r3, [pc, #136]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6f28:	68db      	ldr	r3, [r3, #12]
    6f2a:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    6f2c:	9b06      	ldr	r3, [sp, #24]
    6f2e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    6f32:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_VLPR_MODE_U32;
    6f34:	9b06      	ldr	r3, [sp, #24]
    6f36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6f3a:	9306      	str	r3, [sp, #24]
            IP_SMC->PMCTRL = TempValue;
    6f3c:	4a1c      	ldr	r2, [pc, #112]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6f3e:	9b06      	ldr	r3, [sp, #24]
    6f40:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    6f42:	aa02      	add	r2, sp, #8
    6f44:	a903      	add	r1, sp, #12
    6f46:	a804      	add	r0, sp, #16
    6f48:	f24c 3350 	movw	r3, #50000	; 0xc350
    6f4c:	f7ff fe5e 	bl	6c0c <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    6f50:	9a02      	ldr	r2, [sp, #8]
    6f52:	a903      	add	r1, sp, #12
    6f54:	ab04      	add	r3, sp, #16
    6f56:	4618      	mov	r0, r3
    6f58:	f7ff fe72 	bl	6c40 <Power_Ip_TimeoutExpired>
    6f5c:	4603      	mov	r3, r0
    6f5e:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_VLPR_U32);
    6f62:	4b13      	ldr	r3, [pc, #76]	; (6fb0 <Power_Ip_SMC_ModeConfig+0x198>)
    6f64:	695b      	ldr	r3, [r3, #20]
    6f66:	f003 0304 	and.w	r3, r3, #4
    6f6a:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_VLPR_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    6f6c:	9b05      	ldr	r3, [sp, #20]
    6f6e:	2b04      	cmp	r3, #4
    6f70:	d006      	beq.n	6f80 <Power_Ip_SMC_ModeConfig+0x168>
    6f72:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6f76:	f083 0301 	eor.w	r3, r3, #1
    6f7a:	b2db      	uxtb	r3, r3
    6f7c:	2b00      	cmp	r3, #0
    6f7e:	d1e7      	bne.n	6f50 <Power_Ip_SMC_ModeConfig+0x138>
            if(TimeoutOccurred)
    6f80:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6f84:	2b00      	cmp	r3, #0
    6f86:	d00d      	beq.n	6fa4 <Power_Ip_SMC_ModeConfig+0x18c>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6f88:	2301      	movs	r3, #1
    6f8a:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    6f8c:	21ff      	movs	r1, #255	; 0xff
    6f8e:	2000      	movs	r0, #0
    6f90:	f7ff fe20 	bl	6bd4 <Power_Ip_ReportPowerErrors>
            }

            break;
    6f94:	e006      	b.n	6fa4 <Power_Ip_SMC_ModeConfig+0x18c>
        }
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */
        default:
        {
            /*Only the above modes are allowed when this function is called*/
            PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6f96:	2301      	movs	r3, #1
    6f98:	9309      	str	r3, [sp, #36]	; 0x24
            break;
    6f9a:	e004      	b.n	6fa6 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    6f9c:	bf00      	nop
    6f9e:	e002      	b.n	6fa6 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    6fa0:	bf00      	nop
    6fa2:	e000      	b.n	6fa6 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    6fa4:	bf00      	nop
#if (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON)
    /* Avoid compiler warning */
    (void)RegValue;
#endif

    return PowerSwitchMode;
    6fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    6fa8:	4618      	mov	r0, r3
    6faa:	b00b      	add	sp, #44	; 0x2c
    6fac:	f85d fb04 	ldr.w	pc, [sp], #4
    6fb0:	4007e000 	.word	0x4007e000

00006fb4 <Port_Init>:
*/
void Port_Init
(
    const Port_ConfigType * ConfigPtr
)
{
    6fb4:	b500      	push	{lr}
    6fb6:	b085      	sub	sp, #20
    6fb8:	9001      	str	r0, [sp, #4]
#if (STD_ON == PORT_PRECOMPILE_SUPPORT)
    const Port_ConfigType * pLocalConfigPtr = &Port_Config;
    /* Cast ConfigPtr to avoid the compiler warning when configuring with PORT_PRECOMPILE_SUPPORT == STD_ON and PORT_DEV_ERROR_DETECT == STD_OFF */
    (void)ConfigPtr;
#else
    const Port_ConfigType * pLocalConfigPtr = ConfigPtr;
    6fba:	9b01      	ldr	r3, [sp, #4]
    6fbc:	9303      	str	r3, [sp, #12]
#endif /* (STD_ON == PORT_PRECOMPILE_SUPPORT) */

#if (STD_ON == PORT_DEV_ERROR_DETECT)
    uint8 CoreId;

    CoreId = (uint8)Port_GetCoreID();
    6fbe:	2300      	movs	r3, #0
    6fc0:	f88d 300b 	strb.w	r3, [sp, #11]
#if (STD_OFF == PORT_PRECOMPILE_SUPPORT)
    if (NULL_PTR == ConfigPtr)
    6fc4:	9b01      	ldr	r3, [sp, #4]
    6fc6:	2b00      	cmp	r3, #0
    6fc8:	d106      	bne.n	6fd8 <Port_Init+0x24>
#else /*(STD_OFF == PORT_PRECOMPILE_SUPPORT) */
    if (NULL_PTR != ConfigPtr)
#endif /* (STD_OFF == PORT_PRECOMPILE_SUPPORT) */
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_INIT_ID, (uint8)PORT_E_INIT_FAILED);
    6fca:	230c      	movs	r3, #12
    6fcc:	2200      	movs	r2, #0
    6fce:	2100      	movs	r1, #0
    6fd0:	207c      	movs	r0, #124	; 0x7c
    6fd2:	f011 fd0b 	bl	189ec <Det_ReportError>

            /*  Save configuration pointer in global variable */
            Port_pConfigPtr = pLocalConfigPtr;
        }
    }
}
    6fd6:	e014      	b.n	7002 <Port_Init+0x4e>
        if ((uint32)1 != pLocalConfigPtr->pau8Port_PartitionList[CoreId])
    6fd8:	9b03      	ldr	r3, [sp, #12]
    6fda:	69da      	ldr	r2, [r3, #28]
    6fdc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    6fe0:	4413      	add	r3, r2
    6fe2:	781b      	ldrb	r3, [r3, #0]
    6fe4:	2b01      	cmp	r3, #1
    6fe6:	d006      	beq.n	6ff6 <Port_Init+0x42>
            (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_INIT_ID, (uint8)PORT_E_PARAM_CONFIG);
    6fe8:	23f0      	movs	r3, #240	; 0xf0
    6fea:	2200      	movs	r2, #0
    6fec:	2100      	movs	r1, #0
    6fee:	207c      	movs	r0, #124	; 0x7c
    6ff0:	f011 fcfc 	bl	189ec <Det_ReportError>
}
    6ff4:	e005      	b.n	7002 <Port_Init+0x4e>
            Port_Ipw_Init(pLocalConfigPtr);
    6ff6:	9803      	ldr	r0, [sp, #12]
    6ff8:	f000 fc64 	bl	78c4 <Port_Ipw_Init>
            Port_pConfigPtr = pLocalConfigPtr;
    6ffc:	4a03      	ldr	r2, [pc, #12]	; (700c <Port_Init+0x58>)
    6ffe:	9b03      	ldr	r3, [sp, #12]
    7000:	6013      	str	r3, [r2, #0]
}
    7002:	bf00      	nop
    7004:	b005      	add	sp, #20
    7006:	f85d fb04 	ldr.w	pc, [sp], #4
    700a:	bf00      	nop
    700c:	1fff8d28 	.word	0x1fff8d28

00007010 <Port_SetPinDirection>:
void Port_SetPinDirection
(
    Port_PinType Pin,
    Port_PinDirectionType Direction
)
{
    7010:	b500      	push	{lr}
    7012:	b085      	sub	sp, #20
    7014:	9001      	str	r0, [sp, #4]
    7016:	9100      	str	r1, [sp, #0]
#if (STD_ON == PORT_DEV_ERROR_DETECT)
    /* Variable used to store current error status */
    Std_ReturnType ErrStatus;

    /* Check if Port module is initialized */
    if (NULL_PTR == Port_pConfigPtr)
    7018:	4b11      	ldr	r3, [pc, #68]	; (7060 <Port_SetPinDirection+0x50>)
    701a:	681b      	ldr	r3, [r3, #0]
    701c:	2b00      	cmp	r3, #0
    701e:	d106      	bne.n	702e <Port_SetPinDirection+0x1e>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINDIRECTION_ID, (uint8)PORT_E_UNINIT);
    7020:	230f      	movs	r3, #15
    7022:	2201      	movs	r2, #1
    7024:	2100      	movs	r1, #0
    7026:	207c      	movs	r0, #124	; 0x7c
    7028:	f011 fce0 	bl	189ec <Det_ReportError>
        {
            (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINDIRECTION_ID, (uint8)PORT_E_DIRECTION_UNCHANGEABLE);
        }
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
    }
}
    702c:	e013      	b.n	7056 <Port_SetPinDirection+0x46>
        ErrStatus = Port_Ipw_SetPinDirection(Pin, Direction, Port_pConfigPtr);
    702e:	4b0c      	ldr	r3, [pc, #48]	; (7060 <Port_SetPinDirection+0x50>)
    7030:	681b      	ldr	r3, [r3, #0]
    7032:	461a      	mov	r2, r3
    7034:	9900      	ldr	r1, [sp, #0]
    7036:	9801      	ldr	r0, [sp, #4]
    7038:	f000 fcb2 	bl	79a0 <Port_Ipw_SetPinDirection>
    703c:	4603      	mov	r3, r0
    703e:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((Std_ReturnType)E_NOT_OK == ErrStatus)
    7042:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7046:	2b01      	cmp	r3, #1
    7048:	d105      	bne.n	7056 <Port_SetPinDirection+0x46>
            (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINDIRECTION_ID, (uint8)PORT_E_DIRECTION_UNCHANGEABLE);
    704a:	230b      	movs	r3, #11
    704c:	2201      	movs	r2, #1
    704e:	2100      	movs	r1, #0
    7050:	207c      	movs	r0, #124	; 0x7c
    7052:	f011 fccb 	bl	189ec <Det_ReportError>
}
    7056:	bf00      	nop
    7058:	b005      	add	sp, #20
    705a:	f85d fb04 	ldr.w	pc, [sp], #4
    705e:	bf00      	nop
    7060:	1fff8d28 	.word	0x1fff8d28

00007064 <Port_SetPinMode>:
void Port_SetPinMode
(
    Port_PinType Pin,
    Port_PinModeType Mode
)
{
    7064:	b500      	push	{lr}
    7066:	b085      	sub	sp, #20
    7068:	9001      	str	r0, [sp, #4]
    706a:	460b      	mov	r3, r1
    706c:	f88d 3003 	strb.w	r3, [sp, #3]
#if (STD_ON == PORT_DEV_ERROR_DETECT)
    uint8 u8PinModeError = (uint8)0U;
    7070:	2300      	movs	r3, #0
    7072:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Check if port is initialized */
    if (NULL_PTR == Port_pConfigPtr)
    7076:	4b12      	ldr	r3, [pc, #72]	; (70c0 <Port_SetPinMode+0x5c>)
    7078:	681b      	ldr	r3, [r3, #0]
    707a:	2b00      	cmp	r3, #0
    707c:	d106      	bne.n	708c <Port_SetPinMode+0x28>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINMODE_ID, (uint8)PORT_E_UNINIT);
    707e:	230f      	movs	r3, #15
    7080:	2204      	movs	r2, #4
    7082:	2100      	movs	r1, #0
    7084:	207c      	movs	r0, #124	; 0x7c
    7086:	f011 fcb1 	bl	189ec <Det_ReportError>
        {
            (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINMODE_ID, (uint8)PORT_E_PARAM_INVALID_MODE);
        }
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
    }
}
    708a:	e014      	b.n	70b6 <Port_SetPinMode+0x52>
        u8PinModeError = (uint8)Port_Ipw_SetPinMode(Pin, Mode, Port_pConfigPtr);
    708c:	4b0c      	ldr	r3, [pc, #48]	; (70c0 <Port_SetPinMode+0x5c>)
    708e:	681a      	ldr	r2, [r3, #0]
    7090:	f89d 3003 	ldrb.w	r3, [sp, #3]
    7094:	4619      	mov	r1, r3
    7096:	9801      	ldr	r0, [sp, #4]
    7098:	f000 fd7a 	bl	7b90 <Port_Ipw_SetPinMode>
    709c:	4603      	mov	r3, r0
    709e:	f88d 300f 	strb.w	r3, [sp, #15]
        if (PORT_E_PARAM_INVALID_MODE == u8PinModeError)
    70a2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    70a6:	2b0d      	cmp	r3, #13
    70a8:	d105      	bne.n	70b6 <Port_SetPinMode+0x52>
            (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINMODE_ID, (uint8)PORT_E_PARAM_INVALID_MODE);
    70aa:	230d      	movs	r3, #13
    70ac:	2204      	movs	r2, #4
    70ae:	2100      	movs	r1, #0
    70b0:	207c      	movs	r0, #124	; 0x7c
    70b2:	f011 fc9b 	bl	189ec <Det_ReportError>
}
    70b6:	bf00      	nop
    70b8:	b005      	add	sp, #20
    70ba:	f85d fb04 	ldr.w	pc, [sp], #4
    70be:	bf00      	nop
    70c0:	1fff8d28 	.word	0x1fff8d28

000070c4 <Port_RefreshPortDirection>:
*          are configured as "pin direction changeable during runtime".
* @pre     @p Port_Init() must have been called first.
*
*/
void Port_RefreshPortDirection( void )
{
    70c4:	b500      	push	{lr}
    70c6:	b083      	sub	sp, #12
#if (STD_ON == PORT_DEV_ERROR_DETECT)
    uint8 CoreId;

    CoreId = (uint8)Port_GetCoreID();
    70c8:	2300      	movs	r3, #0
    70ca:	f88d 3007 	strb.w	r3, [sp, #7]
    /* Check if Port module is initialized */
    if (NULL_PTR == Port_pConfigPtr)
    70ce:	4b12      	ldr	r3, [pc, #72]	; (7118 <Port_RefreshPortDirection+0x54>)
    70d0:	681b      	ldr	r3, [r3, #0]
    70d2:	2b00      	cmp	r3, #0
    70d4:	d106      	bne.n	70e4 <Port_RefreshPortDirection+0x20>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_REFRESHPINDIRECTION_ID, (uint8)PORT_E_UNINIT);
    70d6:	230f      	movs	r3, #15
    70d8:	2202      	movs	r2, #2
    70da:	2100      	movs	r1, #0
    70dc:	207c      	movs	r0, #124	; 0x7c
    70de:	f011 fc85 	bl	189ec <Det_ReportError>
    else
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
    {
        Port_Ipw_RefreshPortDirection(Port_pConfigPtr);
    }
}
    70e2:	e014      	b.n	710e <Port_RefreshPortDirection+0x4a>
    else if ((uint32)1 != Port_pConfigPtr->pau8Port_PartitionList[CoreId])
    70e4:	4b0c      	ldr	r3, [pc, #48]	; (7118 <Port_RefreshPortDirection+0x54>)
    70e6:	681b      	ldr	r3, [r3, #0]
    70e8:	69da      	ldr	r2, [r3, #28]
    70ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
    70ee:	4413      	add	r3, r2
    70f0:	781b      	ldrb	r3, [r3, #0]
    70f2:	2b01      	cmp	r3, #1
    70f4:	d006      	beq.n	7104 <Port_RefreshPortDirection+0x40>
        (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_REFRESHPINDIRECTION_ID, (uint8)PORT_E_PARAM_CONFIG);
    70f6:	23f0      	movs	r3, #240	; 0xf0
    70f8:	2202      	movs	r2, #2
    70fa:	2100      	movs	r1, #0
    70fc:	207c      	movs	r0, #124	; 0x7c
    70fe:	f011 fc75 	bl	189ec <Det_ReportError>
}
    7102:	e004      	b.n	710e <Port_RefreshPortDirection+0x4a>
        Port_Ipw_RefreshPortDirection(Port_pConfigPtr);
    7104:	4b04      	ldr	r3, [pc, #16]	; (7118 <Port_RefreshPortDirection+0x54>)
    7106:	681b      	ldr	r3, [r3, #0]
    7108:	4618      	mov	r0, r3
    710a:	f000 febf 	bl	7e8c <Port_Ipw_RefreshPortDirection>
}
    710e:	bf00      	nop
    7110:	b003      	add	sp, #12
    7112:	f85d fb04 	ldr.w	pc, [sp], #4
    7116:	bf00      	nop
    7118:	1fff8d28 	.word	0x1fff8d28

0000711c <Port_GetVersionInfo>:
*/
void Port_GetVersionInfo
(
    Std_VersionInfoType * versioninfo
)
{
    711c:	b500      	push	{lr}
    711e:	b083      	sub	sp, #12
    7120:	9001      	str	r0, [sp, #4]
#if (STD_ON == PORT_DEV_ERROR_DETECT)
    if (NULL_PTR == versioninfo)
    7122:	9b01      	ldr	r3, [sp, #4]
    7124:	2b00      	cmp	r3, #0
    7126:	d106      	bne.n	7136 <Port_GetVersionInfo+0x1a>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_GETVERSIONINFO_ID, (uint8)PORT_E_PARAM_POINTER);
    7128:	2310      	movs	r3, #16
    712a:	2203      	movs	r2, #3
    712c:	2100      	movs	r1, #0
    712e:	207c      	movs	r0, #124	; 0x7c
    7130:	f011 fc5c 	bl	189ec <Det_ReportError>
        (versioninfo)->moduleID         = (uint16)PORT_MODULE_ID;
        (versioninfo)->sw_major_version = (uint8)PORT_SW_MAJOR_VERSION;
        (versioninfo)->sw_minor_version = (uint8)PORT_SW_MINOR_VERSION;
        (versioninfo)->sw_patch_version = (uint8)PORT_SW_PATCH_VERSION;
    }
}
    7134:	e00e      	b.n	7154 <Port_GetVersionInfo+0x38>
        (versioninfo)->vendorID         = (uint16)PORT_VENDOR_ID;
    7136:	9b01      	ldr	r3, [sp, #4]
    7138:	222b      	movs	r2, #43	; 0x2b
    713a:	801a      	strh	r2, [r3, #0]
        (versioninfo)->moduleID         = (uint16)PORT_MODULE_ID;
    713c:	9b01      	ldr	r3, [sp, #4]
    713e:	227c      	movs	r2, #124	; 0x7c
    7140:	805a      	strh	r2, [r3, #2]
        (versioninfo)->sw_major_version = (uint8)PORT_SW_MAJOR_VERSION;
    7142:	9b01      	ldr	r3, [sp, #4]
    7144:	2202      	movs	r2, #2
    7146:	711a      	strb	r2, [r3, #4]
        (versioninfo)->sw_minor_version = (uint8)PORT_SW_MINOR_VERSION;
    7148:	9b01      	ldr	r3, [sp, #4]
    714a:	2200      	movs	r2, #0
    714c:	715a      	strb	r2, [r3, #5]
        (versioninfo)->sw_patch_version = (uint8)PORT_SW_PATCH_VERSION;
    714e:	9b01      	ldr	r3, [sp, #4]
    7150:	2200      	movs	r2, #0
    7152:	719a      	strb	r2, [r3, #6]
}
    7154:	bf00      	nop
    7156:	b003      	add	sp, #12
    7158:	f85d fb04 	ldr.w	pc, [sp], #4

0000715c <Port_Ci_Port_Ip_GetAdcInterleaveVal>:
(
    const PORT_Type * base,
    const uint32 pinPortIdx,
    const uint32 currentVal
)
{
    715c:	b086      	sub	sp, #24
    715e:	9003      	str	r0, [sp, #12]
    7160:	9102      	str	r1, [sp, #8]
    7162:	9201      	str	r2, [sp, #4]
    uint32 adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_INVALID;
    7164:	23ff      	movs	r3, #255	; 0xff
    7166:	9305      	str	r3, [sp, #20]
    /* calculate appropriate value to enable or disable in SIM_CHIPCTL[ADC_INTERLEAVE_EN] */
    if ((uint32)base == (uint32)IP_PORTB)
    7168:	9b03      	ldr	r3, [sp, #12]
    716a:	4a39      	ldr	r2, [pc, #228]	; (7250 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xf4>)
    716c:	4293      	cmp	r3, r2
    716e:	d151      	bne.n	7214 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xb8>
    7170:	9b02      	ldr	r3, [sp, #8]
    7172:	2b10      	cmp	r3, #16
    7174:	d867      	bhi.n	7246 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xea>
    7176:	a201      	add	r2, pc, #4	; (adr r2, 717c <Port_Ci_Port_Ip_GetAdcInterleaveVal+0x20>)
    7178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    717c:	000071c1 	.word	0x000071c1
    7180:	000071cf 	.word	0x000071cf
    7184:	00007247 	.word	0x00007247
    7188:	00007247 	.word	0x00007247
    718c:	00007247 	.word	0x00007247
    7190:	00007247 	.word	0x00007247
    7194:	00007247 	.word	0x00007247
    7198:	00007247 	.word	0x00007247
    719c:	00007247 	.word	0x00007247
    71a0:	00007247 	.word	0x00007247
    71a4:	00007247 	.word	0x00007247
    71a8:	00007247 	.word	0x00007247
    71ac:	00007247 	.word	0x00007247
    71b0:	000071dd 	.word	0x000071dd
    71b4:	000071eb 	.word	0x000071eb
    71b8:	000071f9 	.word	0x000071f9
    71bc:	00007207 	.word	0x00007207
    {
        switch (pinPortIdx)
        {
            case 0:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE0;
    71c0:	2301      	movs	r3, #1
    71c2:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    71c4:	9a05      	ldr	r2, [sp, #20]
    71c6:	9b01      	ldr	r3, [sp, #4]
    71c8:	4313      	orrs	r3, r2
    71ca:	9305      	str	r3, [sp, #20]
                break;
    71cc:	e03c      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 1:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE1;
    71ce:	2302      	movs	r3, #2
    71d0:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    71d2:	9a05      	ldr	r2, [sp, #20]
    71d4:	9b01      	ldr	r3, [sp, #4]
    71d6:	4313      	orrs	r3, r2
    71d8:	9305      	str	r3, [sp, #20]
                break;
    71da:	e035      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 13:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE2;
    71dc:	2304      	movs	r3, #4
    71de:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    71e0:	9a05      	ldr	r2, [sp, #20]
    71e2:	9b01      	ldr	r3, [sp, #4]
    71e4:	4313      	orrs	r3, r2
    71e6:	9305      	str	r3, [sp, #20]
                break;
    71e8:	e02e      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 14:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE3;
    71ea:	2308      	movs	r3, #8
    71ec:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    71ee:	9a05      	ldr	r2, [sp, #20]
    71f0:	9b01      	ldr	r3, [sp, #4]
    71f2:	4313      	orrs	r3, r2
    71f4:	9305      	str	r3, [sp, #20]
                break;
    71f6:	e027      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 15:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE0;
    71f8:	230e      	movs	r3, #14
    71fa:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    71fc:	9a05      	ldr	r2, [sp, #20]
    71fe:	9b01      	ldr	r3, [sp, #4]
    7200:	4013      	ands	r3, r2
    7202:	9305      	str	r3, [sp, #20]
                break;
    7204:	e020      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 16:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE1;
    7206:	230d      	movs	r3, #13
    7208:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    720a:	9a05      	ldr	r2, [sp, #20]
    720c:	9b01      	ldr	r3, [sp, #4]
    720e:	4013      	ands	r3, r2
    7210:	9305      	str	r3, [sp, #20]
                break;
    7212:	e019      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            default:
                /* invalid command */
                break;
        }
    }
    else if ((uint32)base == (uint32)IP_PORTC)
    7214:	9b03      	ldr	r3, [sp, #12]
    7216:	4a0f      	ldr	r2, [pc, #60]	; (7254 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xf8>)
    7218:	4293      	cmp	r3, r2
    721a:	d115      	bne.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
    {
        switch (pinPortIdx)
    721c:	9b02      	ldr	r3, [sp, #8]
    721e:	2b00      	cmp	r3, #0
    7220:	d003      	beq.n	722a <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xce>
    7222:	9b02      	ldr	r3, [sp, #8]
    7224:	2b01      	cmp	r3, #1
    7226:	d007      	beq.n	7238 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xdc>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE3;
                adcInterleaveVal &= currentVal;
                break;
            default:
                /* invalid command */
                break;
    7228:	e00e      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE2;
    722a:	230b      	movs	r3, #11
    722c:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    722e:	9a05      	ldr	r2, [sp, #20]
    7230:	9b01      	ldr	r3, [sp, #4]
    7232:	4013      	ands	r3, r2
    7234:	9305      	str	r3, [sp, #20]
                break;
    7236:	e007      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE3;
    7238:	2307      	movs	r3, #7
    723a:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    723c:	9a05      	ldr	r2, [sp, #20]
    723e:	9b01      	ldr	r3, [sp, #4]
    7240:	4013      	ands	r3, r2
    7242:	9305      	str	r3, [sp, #20]
                break;
    7244:	e000      	b.n	7248 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                break;
    7246:	bf00      	nop
    }
    else
    {
        /* invalid command */
    }
    return adcInterleaveVal;
    7248:	9b05      	ldr	r3, [sp, #20]
}
    724a:	4618      	mov	r0, r3
    724c:	b006      	add	sp, #24
    724e:	4770      	bx	lr
    7250:	4004a000 	.word	0x4004a000
    7254:	4004b000 	.word	0x4004b000

00007258 <Port_Ci_Port_Ip_ConfigureInterleave>:
(
    const PORT_Type * const base,
    uint32 pin,
    Port_Ci_Port_Ip_PortMux muxing
)
{
    7258:	b500      	push	{lr}
    725a:	b089      	sub	sp, #36	; 0x24
    725c:	9003      	str	r0, [sp, #12]
    725e:	9102      	str	r1, [sp, #8]
    7260:	9201      	str	r2, [sp, #4]
    Port_Ci_Port_Ip_PortMux retMuxing = muxing;
    7262:	9b01      	ldr	r3, [sp, #4]
    7264:	9307      	str	r3, [sp, #28]
    if (muxing == PORT_MUX_ADC_INTERLEAVE)
    7266:	9b01      	ldr	r3, [sp, #4]
    7268:	2b08      	cmp	r3, #8
    726a:	d121      	bne.n	72b0 <Port_Ci_Port_Ip_ConfigureInterleave+0x58>
    {
        /* Get ADC Interleave from SIM and enable/disable desired bit */
        uint32 chipCtlReg = (IP_SIM->CHIPCTL & SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK) >> SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT;
    726c:	4b13      	ldr	r3, [pc, #76]	; (72bc <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    726e:	685b      	ldr	r3, [r3, #4]
    7270:	f003 030f 	and.w	r3, r3, #15
    7274:	9306      	str	r3, [sp, #24]
        Port_Ci_Port_Ip_InterleaveMux interleaveVal = (Port_Ci_Port_Ip_InterleaveMux)Port_Ci_Port_Ip_GetAdcInterleaveVal(base, pin, chipCtlReg);
    7276:	9a06      	ldr	r2, [sp, #24]
    7278:	9902      	ldr	r1, [sp, #8]
    727a:	9803      	ldr	r0, [sp, #12]
    727c:	f7ff ff6e 	bl	715c <Port_Ci_Port_Ip_GetAdcInterleaveVal>
    7280:	9005      	str	r0, [sp, #20]
        if (interleaveVal != PIN_ADC_INTERLEAVE_INVALID)
    7282:	9b05      	ldr	r3, [sp, #20]
    7284:	2bff      	cmp	r3, #255	; 0xff
    7286:	d011      	beq.n	72ac <Port_Ci_Port_Ip_ConfigureInterleave+0x54>
        {
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05();
    7288:	f00e fbd0 	bl	15a2c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05>
            IP_SIM->CHIPCTL &= ~(SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK);
    728c:	4b0b      	ldr	r3, [pc, #44]	; (72bc <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    728e:	685b      	ldr	r3, [r3, #4]
    7290:	4a0a      	ldr	r2, [pc, #40]	; (72bc <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    7292:	f023 030f 	bic.w	r3, r3, #15
    7296:	6053      	str	r3, [r2, #4]
            IP_SIM->CHIPCTL |= SIM_CHIPCTL_ADC_INTERLEAVE_EN(interleaveVal);
    7298:	4b08      	ldr	r3, [pc, #32]	; (72bc <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    729a:	685a      	ldr	r2, [r3, #4]
    729c:	9b05      	ldr	r3, [sp, #20]
    729e:	f003 030f 	and.w	r3, r3, #15
    72a2:	4906      	ldr	r1, [pc, #24]	; (72bc <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    72a4:	4313      	orrs	r3, r2
    72a6:	604b      	str	r3, [r1, #4]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05();
    72a8:	f00e fbec 	bl	15a84 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05>
        }
        /* return real muxing for pin */
        retMuxing = PORT_MUX_ALT0;
    72ac:	2300      	movs	r3, #0
    72ae:	9307      	str	r3, [sp, #28]
    }
    return retMuxing;
    72b0:	9b07      	ldr	r3, [sp, #28]
}
    72b2:	4618      	mov	r0, r3
    72b4:	b009      	add	sp, #36	; 0x24
    72b6:	f85d fb04 	ldr.w	pc, [sp], #4
    72ba:	bf00      	nop
    72bc:	40048000 	.word	0x40048000

000072c0 <Port_Ci_Port_Ip_PinInit>:
 * Description   : This function configures the pin feature with the options
 * provided in the given structure.
 *
 ******************************************************************************/
static void Port_Ci_Port_Ip_PinInit(const Port_Ci_Port_Ip_PinSettingsConfig * config)
{
    72c0:	b500      	push	{lr}
    72c2:	b087      	sub	sp, #28
    72c4:	9001      	str	r0, [sp, #4]
    uint32 pinsValues = 0U;
    72c6:	2300      	movs	r3, #0
    72c8:	9305      	str	r3, [sp, #20]
    uint32 digitalFilters;
    Port_Ci_Port_Ip_PortMux muxing = PORT_MUX_ALT0;
    72ca:	2300      	movs	r3, #0
    72cc:	9304      	str	r3, [sp, #16]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
    Port_Ci_Port_Ip_PortMux retMuxing = PORT_MUX_ALT0;
    72ce:	2300      	movs	r3, #0
    72d0:	9303      	str	r3, [sp, #12]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
    PORT_CI_PORT_DEV_ASSERT((boolean)(config != NULL_PTR));
    PORT_CI_PORT_DEV_ASSERT((boolean)(config->pinPortIdx < 32));
    PORT_CI_PORT_DEV_ASSERT((boolean)((config->portBase->PCR[config->pinPortIdx]) & PORT_PCR_LK_MASK) == 0);

    if (config->pullConfig != PORT_INTERNAL_PULL_NOT_ENABLED)
    72d2:	9b01      	ldr	r3, [sp, #4]
    72d4:	68db      	ldr	r3, [r3, #12]
    72d6:	2b02      	cmp	r3, #2
    72d8:	d00a      	beq.n	72f0 <Port_Ci_Port_Ip_PinInit+0x30>
    {
        pinsValues |= PORT_PCR_PE(1);
    72da:	9b05      	ldr	r3, [sp, #20]
    72dc:	f043 0302 	orr.w	r3, r3, #2
    72e0:	9305      	str	r3, [sp, #20]
        pinsValues |= PORT_PCR_PS(config->pullConfig);
    72e2:	9b01      	ldr	r3, [sp, #4]
    72e4:	68db      	ldr	r3, [r3, #12]
    72e6:	f003 0301 	and.w	r3, r3, #1
    72ea:	9a05      	ldr	r2, [sp, #20]
    72ec:	4313      	orrs	r3, r2
    72ee:	9305      	str	r3, [sp, #20]
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE)
    pinsValues |= PORT_PCR_SRE(config->slewRateCtrlSel);
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_DRIVE_STRENGTH
    pinsValues |= PORT_PCR_DSE(config->driveStrength);
    72f0:	9b01      	ldr	r3, [sp, #4]
    72f2:	699b      	ldr	r3, [r3, #24]
    72f4:	019b      	lsls	r3, r3, #6
    72f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
    72fa:	9a05      	ldr	r2, [sp, #20]
    72fc:	4313      	orrs	r3, r2
    72fe:	9305      	str	r3, [sp, #20]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_DRIVE_STRENGTH */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_LOCK_REGISTER
    pinsValues |= PORT_PCR_LK(config->lockRegister);
    7300:	9b01      	ldr	r3, [sp, #4]
    7302:	6a1b      	ldr	r3, [r3, #32]
    7304:	03db      	lsls	r3, r3, #15
    7306:	b29b      	uxth	r3, r3
    7308:	9a05      	ldr	r2, [sp, #20]
    730a:	4313      	orrs	r3, r2
    730c:	9305      	str	r3, [sp, #20]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN)
    pinsValues |= PORT_PCR_ODE(config->openDrain);
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
    pinsValues |= PORT_PCR_PFE(config->passiveFilter?1U:0U);
    730e:	9b01      	ldr	r3, [sp, #4]
    7310:	7f1b      	ldrb	r3, [r3, #28]
    7312:	2b00      	cmp	r3, #0
    7314:	d001      	beq.n	731a <Port_Ci_Port_Ip_PinInit+0x5a>
    7316:	2310      	movs	r3, #16
    7318:	e000      	b.n	731c <Port_Ci_Port_Ip_PinInit+0x5c>
    731a:	2300      	movs	r3, #0
    731c:	9a05      	ldr	r2, [sp, #20]
    731e:	4313      	orrs	r3, r2
    7320:	9305      	str	r3, [sp, #20]

    muxing = config->mux;
    7322:	9b01      	ldr	r3, [sp, #4]
    7324:	691b      	ldr	r3, [r3, #16]
    7326:	9304      	str	r3, [sp, #16]

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
#if (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT))
    retMuxing = (Port_Ci_Port_Ip_PortMux)OsIf_Trusted_Call_Return3param(Port_Ci_Port_Ip_ConfigureInterleave,(config->portBase),(config->pinPortIdx),(muxing));
#else
    retMuxing = Port_Ci_Port_Ip_ConfigureInterleave(config->portBase, config->pinPortIdx, muxing);
    7328:	9b01      	ldr	r3, [sp, #4]
    732a:	6818      	ldr	r0, [r3, #0]
    732c:	9b01      	ldr	r3, [sp, #4]
    732e:	689b      	ldr	r3, [r3, #8]
    7330:	9a04      	ldr	r2, [sp, #16]
    7332:	4619      	mov	r1, r3
    7334:	f7ff ff90 	bl	7258 <Port_Ci_Port_Ip_ConfigureInterleave>
    7338:	9003      	str	r0, [sp, #12]
#endif /* (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT)) */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
    muxing = retMuxing;
    733a:	9b03      	ldr	r3, [sp, #12]
    733c:	9304      	str	r3, [sp, #16]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
    pinsValues |= PORT_PCR_MUX(muxing);
    733e:	9b04      	ldr	r3, [sp, #16]
    7340:	021b      	lsls	r3, r3, #8
    7342:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    7346:	9a05      	ldr	r2, [sp, #20]
    7348:	4313      	orrs	r3, r2
    734a:	9305      	str	r3, [sp, #20]

    /* Enter critical region */
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00();
    734c:	f00e f9d4 	bl	156f8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00>
    /* Read current digital filter of port */
    digitalFilters = (uint32)(config->portBase->DFER);
    7350:	9b01      	ldr	r3, [sp, #4]
    7352:	681b      	ldr	r3, [r3, #0]
    7354:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    7358:	9302      	str	r3, [sp, #8]
    digitalFilters &= ~(1UL << (config->pinPortIdx));
    735a:	9b01      	ldr	r3, [sp, #4]
    735c:	689b      	ldr	r3, [r3, #8]
    735e:	2201      	movs	r2, #1
    7360:	fa02 f303 	lsl.w	r3, r2, r3
    7364:	43db      	mvns	r3, r3
    7366:	9a02      	ldr	r2, [sp, #8]
    7368:	4013      	ands	r3, r2
    736a:	9302      	str	r3, [sp, #8]
    digitalFilters |= (((uint32)(config->digitalFilter?1U:0U)) << (config->pinPortIdx));
    736c:	9b01      	ldr	r3, [sp, #4]
    736e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    7372:	2b00      	cmp	r3, #0
    7374:	d001      	beq.n	737a <Port_Ci_Port_Ip_PinInit+0xba>
    7376:	2201      	movs	r2, #1
    7378:	e000      	b.n	737c <Port_Ci_Port_Ip_PinInit+0xbc>
    737a:	2200      	movs	r2, #0
    737c:	9b01      	ldr	r3, [sp, #4]
    737e:	689b      	ldr	r3, [r3, #8]
    7380:	fa02 f303 	lsl.w	r3, r2, r3
    7384:	9a02      	ldr	r2, [sp, #8]
    7386:	4313      	orrs	r3, r2
    7388:	9302      	str	r3, [sp, #8]
    /* Write to digital filter enable register */
    config->portBase->DFER = digitalFilters;
    738a:	9b01      	ldr	r3, [sp, #4]
    738c:	681b      	ldr	r3, [r3, #0]
    738e:	9a02      	ldr	r2, [sp, #8]
    7390:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00();
    7394:	f00e f9dc 	bl	15750 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00>

    /* Configure initial value for GPIO pin in GPIO mux */
    if (PORT_MUX_AS_GPIO == muxing)
    7398:	9b04      	ldr	r3, [sp, #16]
    739a:	2b01      	cmp	r3, #1
    739c:	d16d      	bne.n	747a <Port_Ci_Port_Ip_PinInit+0x1ba>
    {
        /* Check if the direction of the pin is OUTPUT. In this case the driver needs to set the output level too */
        if (PORT_CI_PORT_PIN_OUT == config->direction)
    739e:	9b01      	ldr	r3, [sp, #4]
    73a0:	695b      	ldr	r3, [r3, #20]
    73a2:	2b02      	cmp	r3, #2
    73a4:	d138      	bne.n	7418 <Port_Ci_Port_Ip_PinInit+0x158>
        {
            if ((uint8)1 == config->initValue)
    73a6:	9b01      	ldr	r3, [sp, #4]
    73a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    73ac:	2b01      	cmp	r3, #1
    73ae:	d10f      	bne.n	73d0 <Port_Ci_Port_Ip_PinInit+0x110>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01();
    73b0:	f00e f9f4 	bl	1579c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01>
                config->gpioBase->PSOR |= ((uint32)1 << (config->pinPortIdx));
    73b4:	9b01      	ldr	r3, [sp, #4]
    73b6:	685b      	ldr	r3, [r3, #4]
    73b8:	6859      	ldr	r1, [r3, #4]
    73ba:	9b01      	ldr	r3, [sp, #4]
    73bc:	689b      	ldr	r3, [r3, #8]
    73be:	2201      	movs	r2, #1
    73c0:	409a      	lsls	r2, r3
    73c2:	9b01      	ldr	r3, [sp, #4]
    73c4:	685b      	ldr	r3, [r3, #4]
    73c6:	430a      	orrs	r2, r1
    73c8:	605a      	str	r2, [r3, #4]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01();
    73ca:	f00e fa13 	bl	157f4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01>
    73ce:	e013      	b.n	73f8 <Port_Ci_Port_Ip_PinInit+0x138>
            }
            else if ((uint8)0 == config->initValue)
    73d0:	9b01      	ldr	r3, [sp, #4]
    73d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    73d6:	2b00      	cmp	r3, #0
    73d8:	d10e      	bne.n	73f8 <Port_Ci_Port_Ip_PinInit+0x138>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02();
    73da:	f00e fa31 	bl	15840 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02>
                config->gpioBase->PCOR |= ((uint32)1 << (config->pinPortIdx));
    73de:	9b01      	ldr	r3, [sp, #4]
    73e0:	685b      	ldr	r3, [r3, #4]
    73e2:	6899      	ldr	r1, [r3, #8]
    73e4:	9b01      	ldr	r3, [sp, #4]
    73e6:	689b      	ldr	r3, [r3, #8]
    73e8:	2201      	movs	r2, #1
    73ea:	409a      	lsls	r2, r3
    73ec:	9b01      	ldr	r3, [sp, #4]
    73ee:	685b      	ldr	r3, [r3, #4]
    73f0:	430a      	orrs	r2, r1
    73f2:	609a      	str	r2, [r3, #8]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02();
    73f4:	f00e fa50 	bl	15898 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02>
            else
            {
                /* No action to be done */
            }
            /* Set the pin direction as output in the PDDR register of GPIO IP */
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03();
    73f8:	f00e fa74 	bl	158e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>
            config->gpioBase->PDDR |= (uint32)1 << (config->pinPortIdx);
    73fc:	9b01      	ldr	r3, [sp, #4]
    73fe:	685b      	ldr	r3, [r3, #4]
    7400:	6959      	ldr	r1, [r3, #20]
    7402:	9b01      	ldr	r3, [sp, #4]
    7404:	689b      	ldr	r3, [r3, #8]
    7406:	2201      	movs	r2, #1
    7408:	409a      	lsls	r2, r3
    740a:	9b01      	ldr	r3, [sp, #4]
    740c:	685b      	ldr	r3, [r3, #4]
    740e:	430a      	orrs	r2, r1
    7410:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03();
    7412:	f00e fa93 	bl	1593c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>
    7416:	e030      	b.n	747a <Port_Ci_Port_Ip_PinInit+0x1ba>
        }
        /* The direction of pin is INPUT or HIGH Z */
        else
        {
            /* Clear the pin direction as input in the PDDR register of GPIO IP */
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03();
    7418:	f00e fa64 	bl	158e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>
            config->gpioBase->PDDR &= ~((uint32)1 << (config->pinPortIdx));
    741c:	9b01      	ldr	r3, [sp, #4]
    741e:	685b      	ldr	r3, [r3, #4]
    7420:	6959      	ldr	r1, [r3, #20]
    7422:	9b01      	ldr	r3, [sp, #4]
    7424:	689b      	ldr	r3, [r3, #8]
    7426:	2201      	movs	r2, #1
    7428:	fa02 f303 	lsl.w	r3, r2, r3
    742c:	43da      	mvns	r2, r3
    742e:	9b01      	ldr	r3, [sp, #4]
    7430:	685b      	ldr	r3, [r3, #4]
    7432:	400a      	ands	r2, r1
    7434:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03();
    7436:	f00e fa81 	bl	1593c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04();
    743a:	f00e faa5 	bl	15988 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04>
            config->gpioBase->PIDR &= ~((uint32)1 << (config->pinPortIdx));
    743e:	9b01      	ldr	r3, [sp, #4]
    7440:	685b      	ldr	r3, [r3, #4]
    7442:	6999      	ldr	r1, [r3, #24]
    7444:	9b01      	ldr	r3, [sp, #4]
    7446:	689b      	ldr	r3, [r3, #8]
    7448:	2201      	movs	r2, #1
    744a:	fa02 f303 	lsl.w	r3, r2, r3
    744e:	43da      	mvns	r2, r3
    7450:	9b01      	ldr	r3, [sp, #4]
    7452:	685b      	ldr	r3, [r3, #4]
    7454:	400a      	ands	r2, r1
    7456:	619a      	str	r2, [r3, #24]

            /* Check if the pin is HIGH_Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
            if (PORT_CI_PORT_PIN_HIGH_Z == config->direction)
    7458:	9b01      	ldr	r3, [sp, #4]
    745a:	695b      	ldr	r3, [r3, #20]
    745c:	2b03      	cmp	r3, #3
    745e:	d10a      	bne.n	7476 <Port_Ci_Port_Ip_PinInit+0x1b6>
            {
                config->gpioBase->PIDR |= ((uint32)1 << (config->pinPortIdx));
    7460:	9b01      	ldr	r3, [sp, #4]
    7462:	685b      	ldr	r3, [r3, #4]
    7464:	6999      	ldr	r1, [r3, #24]
    7466:	9b01      	ldr	r3, [sp, #4]
    7468:	689b      	ldr	r3, [r3, #8]
    746a:	2201      	movs	r2, #1
    746c:	409a      	lsls	r2, r3
    746e:	9b01      	ldr	r3, [sp, #4]
    7470:	685b      	ldr	r3, [r3, #4]
    7472:	430a      	orrs	r2, r1
    7474:	619a      	str	r2, [r3, #24]
            }
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04();
    7476:	f00e fab3 	bl	159e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04>
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER */
        }
    }

    /* Write to Multiplexed Signal Configuration Register */
    config->portBase->PCR[config->pinPortIdx] = pinsValues;
    747a:	9b01      	ldr	r3, [sp, #4]
    747c:	681b      	ldr	r3, [r3, #0]
    747e:	9a01      	ldr	r2, [sp, #4]
    7480:	6892      	ldr	r2, [r2, #8]
    7482:	9905      	ldr	r1, [sp, #20]
    7484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7488:	bf00      	nop
    748a:	b007      	add	sp, #28
    748c:	f85d fb04 	ldr.w	pc, [sp], #4

00007490 <Port_Ci_Port_Ip_Init>:
Port_Ci_Port_Ip_PortStatusType Port_Ci_Port_Ip_Init
(
    uint32 pinCount,
    const Port_Ci_Port_Ip_PinSettingsConfig config[]
)
{
    7490:	b500      	push	{lr}
    7492:	b085      	sub	sp, #20
    7494:	9001      	str	r0, [sp, #4]
    7496:	9100      	str	r1, [sp, #0]
    uint32 i;

    for (i = 0U; i < pinCount; i++)
    7498:	2300      	movs	r3, #0
    749a:	9303      	str	r3, [sp, #12]
    749c:	e00d      	b.n	74ba <Port_Ci_Port_Ip_Init+0x2a>
    {
        Port_Ci_Port_Ip_PinInit(&config[i]);
    749e:	9a03      	ldr	r2, [sp, #12]
    74a0:	4613      	mov	r3, r2
    74a2:	009b      	lsls	r3, r3, #2
    74a4:	4413      	add	r3, r2
    74a6:	00db      	lsls	r3, r3, #3
    74a8:	461a      	mov	r2, r3
    74aa:	9b00      	ldr	r3, [sp, #0]
    74ac:	4413      	add	r3, r2
    74ae:	4618      	mov	r0, r3
    74b0:	f7ff ff06 	bl	72c0 <Port_Ci_Port_Ip_PinInit>
    for (i = 0U; i < pinCount; i++)
    74b4:	9b03      	ldr	r3, [sp, #12]
    74b6:	3301      	adds	r3, #1
    74b8:	9303      	str	r3, [sp, #12]
    74ba:	9a03      	ldr	r2, [sp, #12]
    74bc:	9b01      	ldr	r3, [sp, #4]
    74be:	429a      	cmp	r2, r3
    74c0:	d3ed      	bcc.n	749e <Port_Ci_Port_Ip_Init+0xe>
    }

    return PORT_CI_PORT_SUCCESS;
    74c2:	2300      	movs	r3, #0
}
    74c4:	4618      	mov	r0, r3
    74c6:	b005      	add	sp, #20
    74c8:	f85d fb04 	ldr.w	pc, [sp], #4

000074cc <Port_Ci_Port_Ip_SetMuxModeSel>:
(
    PORT_Type * const base,
    uint32 pin,
    Port_Ci_Port_Ip_PortMux mux
)
{
    74cc:	b500      	push	{lr}
    74ce:	b087      	sub	sp, #28
    74d0:	9003      	str	r0, [sp, #12]
    74d2:	9102      	str	r1, [sp, #8]
    74d4:	9201      	str	r2, [sp, #4]

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
#if (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT))
    Port_Ci_Port_Ip_PortMux muxing = (Port_Ci_Port_Ip_PortMux)OsIf_Trusted_Call_Return3param(Port_Ci_Port_Ip_ConfigureInterleave,(base),(pin),(mux));
#else
    Port_Ci_Port_Ip_PortMux muxing = Port_Ci_Port_Ip_ConfigureInterleave(base, pin, mux);
    74d6:	9a01      	ldr	r2, [sp, #4]
    74d8:	9902      	ldr	r1, [sp, #8]
    74da:	9803      	ldr	r0, [sp, #12]
    74dc:	f7ff febc 	bl	7258 <Port_Ci_Port_Ip_ConfigureInterleave>
    74e0:	9005      	str	r0, [sp, #20]
#endif /* (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT)) */
#else
    Port_Ci_Port_Ip_PortMux muxing = mux;
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */

    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06();
    74e2:	f00e faf5 	bl	15ad0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06>
    regValue = base->PCR[pin];
    74e6:	9b03      	ldr	r3, [sp, #12]
    74e8:	9a02      	ldr	r2, [sp, #8]
    74ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    74ee:	9304      	str	r3, [sp, #16]
    regValue &= ~(PORT_PCR_MUX_MASK);
    74f0:	9b04      	ldr	r3, [sp, #16]
    74f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    74f6:	9304      	str	r3, [sp, #16]
    regValue |= PORT_PCR_MUX(muxing);
    74f8:	9b05      	ldr	r3, [sp, #20]
    74fa:	021b      	lsls	r3, r3, #8
    74fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    7500:	9a04      	ldr	r2, [sp, #16]
    7502:	4313      	orrs	r3, r2
    7504:	9304      	str	r3, [sp, #16]
    base->PCR[pin] = regValue;
    7506:	9b03      	ldr	r3, [sp, #12]
    7508:	9a02      	ldr	r2, [sp, #8]
    750a:	9904      	ldr	r1, [sp, #16]
    750c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06();
    7510:	f00e fb0a 	bl	15b28 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06>
}
    7514:	bf00      	nop
    7516:	b007      	add	sp, #28
    7518:	f85d fb04 	ldr.w	pc, [sp], #4

0000751c <Port_Ci_Port_Ip_EnableDigitalFilter>:
void Port_Ci_Port_Ip_EnableDigitalFilter
(
    PORT_Type * const base,
    uint32 pin
)
{
    751c:	b500      	push	{lr}
    751e:	b083      	sub	sp, #12
    7520:	9001      	str	r0, [sp, #4]
    7522:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(pin < PORT_PCR_COUNT));
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07();
    7524:	f00e fb26 	bl	15b74 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07>
    base->DFER |= ((uint32)1U << pin);
    7528:	9b01      	ldr	r3, [sp, #4]
    752a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
    752e:	2101      	movs	r1, #1
    7530:	9b00      	ldr	r3, [sp, #0]
    7532:	fa01 f303 	lsl.w	r3, r1, r3
    7536:	431a      	orrs	r2, r3
    7538:	9b01      	ldr	r3, [sp, #4]
    753a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07();
    753e:	f00e fb45 	bl	15bcc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07>
}
    7542:	bf00      	nop
    7544:	b003      	add	sp, #12
    7546:	f85d fb04 	ldr.w	pc, [sp], #4

0000754a <Port_Ci_Port_Ip_DisableDigitalFilter>:
void Port_Ci_Port_Ip_DisableDigitalFilter
(
    PORT_Type * const base,
    uint32 pin
)
{
    754a:	b500      	push	{lr}
    754c:	b083      	sub	sp, #12
    754e:	9001      	str	r0, [sp, #4]
    7550:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(pin < PORT_PCR_COUNT));
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08();
    7552:	f00e fb61 	bl	15c18 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08>
    base->DFER &= ~((uint32)1U << pin);
    7556:	9b01      	ldr	r3, [sp, #4]
    7558:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
    755c:	2101      	movs	r1, #1
    755e:	9b00      	ldr	r3, [sp, #0]
    7560:	fa01 f303 	lsl.w	r3, r1, r3
    7564:	43db      	mvns	r3, r3
    7566:	401a      	ands	r2, r3
    7568:	9b01      	ldr	r3, [sp, #4]
    756a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08();
    756e:	f00e fb7f 	bl	15c70 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08>
}
    7572:	bf00      	nop
    7574:	b003      	add	sp, #12
    7576:	f85d fb04 	ldr.w	pc, [sp], #4

0000757a <Port_Ci_Port_Ip_ConfigDigitalFilter>:
void Port_Ci_Port_Ip_ConfigDigitalFilter
(
    PORT_Type * const base,
    const Port_Ci_Port_Ip_DigitalFilterConfigType * config
)
{
    757a:	b082      	sub	sp, #8
    757c:	9001      	str	r0, [sp, #4]
    757e:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(config->u8Width <= PORT_DFWR_FILT_MASK));
    base->DFCR = PORT_DFCR_CS(config->u8Clock);
    7580:	9b00      	ldr	r3, [sp, #0]
    7582:	785b      	ldrb	r3, [r3, #1]
    7584:	f003 0201 	and.w	r2, r3, #1
    7588:	9b01      	ldr	r3, [sp, #4]
    758a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    base->DFWR = PORT_DFWR_FILT(config->u8Width);
    758e:	9b00      	ldr	r3, [sp, #0]
    7590:	789b      	ldrb	r3, [r3, #2]
    7592:	f003 021f 	and.w	r2, r3, #31
    7596:	9b01      	ldr	r3, [sp, #4]
    7598:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    759c:	bf00      	nop
    759e:	b002      	add	sp, #8
    75a0:	4770      	bx	lr

000075a2 <Port_Ci_Port_Ip_SetGlobalPinControl>:
    PORT_Type * const base,
    uint16 pins,
    uint16 value,
    Port_Ci_Port_Ip_PortGlobalControlPins halfPort
)
{
    75a2:	b086      	sub	sp, #24
    75a4:	9003      	str	r0, [sp, #12]
    75a6:	9301      	str	r3, [sp, #4]
    75a8:	460b      	mov	r3, r1
    75aa:	f8ad 300a 	strh.w	r3, [sp, #10]
    75ae:	4613      	mov	r3, r2
    75b0:	f8ad 3008 	strh.w	r3, [sp, #8]
    uint16 mask = 0;
    75b4:	2300      	movs	r3, #0
    75b6:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_PS_MASK;
    75ba:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    75be:	f043 0301 	orr.w	r3, r3, #1
    75c2:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_PE_MASK;
    75c6:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    75ca:	f043 0302 	orr.w	r3, r3, #2
    75ce:	f8ad 3016 	strh.w	r3, [sp, #22]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE)
    mask |= PORT_PCR_SRE_MASK;
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
    mask |= PORT_PCR_PFE_MASK;
    75d2:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    75d6:	f043 0310 	orr.w	r3, r3, #16
    75da:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_DSE_MASK;
    75de:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    75e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    75e6:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_MUX_MASK;
    75ea:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    75ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    75f2:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_LK_MASK;
    75f6:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    75fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    75fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    7602:	f8ad 3016 	strh.w	r3, [sp, #22]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN)
    mask |= PORT_PCR_ODE_MASK;
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
    mask &= value;
    7606:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    760a:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    760e:	4013      	ands	r3, r2
    7610:	f8ad 3016 	strh.w	r3, [sp, #22]

    switch (halfPort)
    7614:	9b01      	ldr	r3, [sp, #4]
    7616:	2b00      	cmp	r3, #0
    7618:	d003      	beq.n	7622 <Port_Ci_Port_Ip_SetGlobalPinControl+0x80>
    761a:	9b01      	ldr	r3, [sp, #4]
    761c:	2b01      	cmp	r3, #1
    761e:	d00a      	beq.n	7636 <Port_Ci_Port_Ip_SetGlobalPinControl+0x94>
            base->GPCHR = (((uint32)pins) << PORT_GPCHR_GPWE_SHIFT) | (uint32)mask;
            break;
        default:
            /* nothing to configure */
            PORT_CI_PORT_DEV_ASSERT((boolean)FALSE);
            break;
    7620:	e013      	b.n	764a <Port_Ci_Port_Ip_SetGlobalPinControl+0xa8>
            base->GPCLR = (((uint32)pins) << PORT_GPCLR_GPWE_SHIFT) | (uint32)mask;
    7622:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7626:	041a      	lsls	r2, r3, #16
    7628:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    762c:	431a      	orrs	r2, r3
    762e:	9b03      	ldr	r3, [sp, #12]
    7630:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            break;
    7634:	e009      	b.n	764a <Port_Ci_Port_Ip_SetGlobalPinControl+0xa8>
            base->GPCHR = (((uint32)pins) << PORT_GPCHR_GPWE_SHIFT) | (uint32)mask;
    7636:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    763a:	041a      	lsls	r2, r3, #16
    763c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7640:	431a      	orrs	r2, r3
    7642:	9b03      	ldr	r3, [sp, #12]
    7644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
            break;
    7648:	bf00      	nop
    }
}
    764a:	bf00      	nop
    764c:	b006      	add	sp, #24
    764e:	4770      	bx	lr

00007650 <Port_Ipw_Init_UnusedPins>:
*/
static inline void Port_Ipw_Init_UnusedPins
(
    const Port_ConfigType * pConfigPtr
)
{
    7650:	b500      	push	{lr}
    7652:	b087      	sub	sp, #28
    7654:	9001      	str	r0, [sp, #4]
    uint16 u16PinIndex;
    uint16 u16NumUnusedPins             = (uint16)(pConfigPtr->u16NumUnusedPins);
    7656:	9b01      	ldr	r3, [sp, #4]
    7658:	885b      	ldrh	r3, [r3, #2]
    765a:	f8ad 3014 	strh.w	r3, [sp, #20]
    uint8  u8LocalPDO                   = pConfigPtr->pUnusedPadConfig->u8PDO;
    765e:	9b01      	ldr	r3, [sp, #4]
    7660:	689b      	ldr	r3, [r3, #8]
    7662:	7a1b      	ldrb	r3, [r3, #8]
    7664:	f88d 3013 	strb.w	r3, [sp, #19]
    uint32 u32LocalPCR                  = pConfigPtr->pUnusedPadConfig->u32PCR;
    7668:	9b01      	ldr	r3, [sp, #4]
    766a:	689b      	ldr	r3, [r3, #8]
    766c:	681b      	ldr	r3, [r3, #0]
    766e:	9303      	str	r3, [sp, #12]
    Port_PinDirectionType eLocalPDDIR   = pConfigPtr->pUnusedPadConfig->ePadDir;
    7670:	9b01      	ldr	r3, [sp, #4]
    7672:	689b      	ldr	r3, [r3, #8]
    7674:	685b      	ldr	r3, [r3, #4]
    7676:	9302      	str	r3, [sp, #8]

    /* Initialize All UnUsed pins */
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumUnusedPins; u16PinIndex++)
    7678:	2300      	movs	r3, #0
    767a:	f8ad 3016 	strh.w	r3, [sp, #22]
    767e:	e111      	b.n	78a4 <Port_Ipw_Init_UnusedPins+0x254>
    {
        /* Check if the direction of the pin is OUTPUT. In this case the driver needs to set the output level too */
        if (PORT_PIN_OUT == eLocalPDDIR)
    7680:	9b02      	ldr	r3, [sp, #8]
    7682:	2b02      	cmp	r3, #2
    7684:	d169      	bne.n	775a <Port_Ipw_Init_UnusedPins+0x10a>
        {
            /* Set pin to High value */
            if (PORT_PIN_LEVEL_HIGH_U8 == u8LocalPDO)
    7686:	f89d 3013 	ldrb.w	r3, [sp, #19]
    768a:	2b01      	cmp	r3, #1
    768c:	d11a      	bne.n	76c4 <Port_Ipw_Init_UnusedPins+0x74>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PSOR = ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    768e:	9b01      	ldr	r3, [sp, #4]
    7690:	685a      	ldr	r2, [r3, #4]
    7692:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7696:	005b      	lsls	r3, r3, #1
    7698:	4413      	add	r3, r2
    769a:	881b      	ldrh	r3, [r3, #0]
    769c:	f003 021f 	and.w	r2, r3, #31
    76a0:	9b01      	ldr	r3, [sp, #4]
    76a2:	6859      	ldr	r1, [r3, #4]
    76a4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    76a8:	005b      	lsls	r3, r3, #1
    76aa:	440b      	add	r3, r1
    76ac:	881b      	ldrh	r3, [r3, #0]
    76ae:	095b      	lsrs	r3, r3, #5
    76b0:	b29b      	uxth	r3, r3
    76b2:	4619      	mov	r1, r3
    76b4:	4b81      	ldr	r3, [pc, #516]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    76b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    76ba:	2101      	movs	r1, #1
    76bc:	fa01 f202 	lsl.w	r2, r1, r2
    76c0:	605a      	str	r2, [r3, #4]
    76c2:	e01d      	b.n	7700 <Port_Ipw_Init_UnusedPins+0xb0>
            }
            else if (PORT_PIN_LEVEL_LOW_U8 == u8LocalPDO)
    76c4:	f89d 3013 	ldrb.w	r3, [sp, #19]
    76c8:	2b00      	cmp	r3, #0
    76ca:	d119      	bne.n	7700 <Port_Ipw_Init_UnusedPins+0xb0>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PCOR = ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    76cc:	9b01      	ldr	r3, [sp, #4]
    76ce:	685a      	ldr	r2, [r3, #4]
    76d0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    76d4:	005b      	lsls	r3, r3, #1
    76d6:	4413      	add	r3, r2
    76d8:	881b      	ldrh	r3, [r3, #0]
    76da:	f003 021f 	and.w	r2, r3, #31
    76de:	9b01      	ldr	r3, [sp, #4]
    76e0:	6859      	ldr	r1, [r3, #4]
    76e2:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    76e6:	005b      	lsls	r3, r3, #1
    76e8:	440b      	add	r3, r1
    76ea:	881b      	ldrh	r3, [r3, #0]
    76ec:	095b      	lsrs	r3, r3, #5
    76ee:	b29b      	uxth	r3, r3
    76f0:	4619      	mov	r1, r3
    76f2:	4b72      	ldr	r3, [pc, #456]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    76f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    76f8:	2101      	movs	r1, #1
    76fa:	fa01 f202 	lsl.w	r2, r1, r2
    76fe:	609a      	str	r2, [r3, #8]
            }
            else
            {
                /* No action to be done */
            }
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09();
    7700:	f00e fadc 	bl	15cbc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PDDR |= ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    7704:	9b01      	ldr	r3, [sp, #4]
    7706:	685a      	ldr	r2, [r3, #4]
    7708:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    770c:	005b      	lsls	r3, r3, #1
    770e:	4413      	add	r3, r2
    7710:	881b      	ldrh	r3, [r3, #0]
    7712:	095b      	lsrs	r3, r3, #5
    7714:	b29b      	uxth	r3, r3
    7716:	461a      	mov	r2, r3
    7718:	4b68      	ldr	r3, [pc, #416]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    771a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    771e:	6959      	ldr	r1, [r3, #20]
    7720:	9b01      	ldr	r3, [sp, #4]
    7722:	685a      	ldr	r2, [r3, #4]
    7724:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7728:	005b      	lsls	r3, r3, #1
    772a:	4413      	add	r3, r2
    772c:	881b      	ldrh	r3, [r3, #0]
    772e:	f003 031f 	and.w	r3, r3, #31
    7732:	2201      	movs	r2, #1
    7734:	409a      	lsls	r2, r3
    7736:	9b01      	ldr	r3, [sp, #4]
    7738:	6858      	ldr	r0, [r3, #4]
    773a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    773e:	005b      	lsls	r3, r3, #1
    7740:	4403      	add	r3, r0
    7742:	881b      	ldrh	r3, [r3, #0]
    7744:	095b      	lsrs	r3, r3, #5
    7746:	b29b      	uxth	r3, r3
    7748:	4618      	mov	r0, r3
    774a:	4b5c      	ldr	r3, [pc, #368]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    774c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7750:	430a      	orrs	r2, r1
    7752:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09();
    7754:	f00e fade 	bl	15d14 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>
    7758:	e086      	b.n	7868 <Port_Ipw_Init_UnusedPins+0x218>
        }
        /* The direction of pin is INPUT or HIGH Z */
        else
        {
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09();
    775a:	f00e faaf 	bl	15cbc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PDDR &= ~(((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex])));
    775e:	9b01      	ldr	r3, [sp, #4]
    7760:	685a      	ldr	r2, [r3, #4]
    7762:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7766:	005b      	lsls	r3, r3, #1
    7768:	4413      	add	r3, r2
    776a:	881b      	ldrh	r3, [r3, #0]
    776c:	095b      	lsrs	r3, r3, #5
    776e:	b29b      	uxth	r3, r3
    7770:	461a      	mov	r2, r3
    7772:	4b52      	ldr	r3, [pc, #328]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    7774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7778:	6959      	ldr	r1, [r3, #20]
    777a:	9b01      	ldr	r3, [sp, #4]
    777c:	685a      	ldr	r2, [r3, #4]
    777e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7782:	005b      	lsls	r3, r3, #1
    7784:	4413      	add	r3, r2
    7786:	881b      	ldrh	r3, [r3, #0]
    7788:	f003 031f 	and.w	r3, r3, #31
    778c:	2201      	movs	r2, #1
    778e:	fa02 f303 	lsl.w	r3, r2, r3
    7792:	43da      	mvns	r2, r3
    7794:	9b01      	ldr	r3, [sp, #4]
    7796:	6858      	ldr	r0, [r3, #4]
    7798:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    779c:	005b      	lsls	r3, r3, #1
    779e:	4403      	add	r3, r0
    77a0:	881b      	ldrh	r3, [r3, #0]
    77a2:	095b      	lsrs	r3, r3, #5
    77a4:	b29b      	uxth	r3, r3
    77a6:	4618      	mov	r0, r3
    77a8:	4b44      	ldr	r3, [pc, #272]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    77aa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    77ae:	400a      	ands	r2, r1
    77b0:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09();
    77b2:	f00e faaf 	bl	15d14 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10();
    77b6:	f00e fad3 	bl	15d60 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PIDR &= ~((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    77ba:	9b01      	ldr	r3, [sp, #4]
    77bc:	685a      	ldr	r2, [r3, #4]
    77be:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    77c2:	005b      	lsls	r3, r3, #1
    77c4:	4413      	add	r3, r2
    77c6:	881b      	ldrh	r3, [r3, #0]
    77c8:	095b      	lsrs	r3, r3, #5
    77ca:	b29b      	uxth	r3, r3
    77cc:	461a      	mov	r2, r3
    77ce:	4b3b      	ldr	r3, [pc, #236]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    77d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    77d4:	6999      	ldr	r1, [r3, #24]
    77d6:	9b01      	ldr	r3, [sp, #4]
    77d8:	685a      	ldr	r2, [r3, #4]
    77da:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    77de:	005b      	lsls	r3, r3, #1
    77e0:	4413      	add	r3, r2
    77e2:	881b      	ldrh	r3, [r3, #0]
    77e4:	f003 031f 	and.w	r3, r3, #31
    77e8:	2201      	movs	r2, #1
    77ea:	fa02 f303 	lsl.w	r3, r2, r3
    77ee:	43da      	mvns	r2, r3
    77f0:	9b01      	ldr	r3, [sp, #4]
    77f2:	6858      	ldr	r0, [r3, #4]
    77f4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    77f8:	005b      	lsls	r3, r3, #1
    77fa:	4403      	add	r3, r0
    77fc:	881b      	ldrh	r3, [r3, #0]
    77fe:	095b      	lsrs	r3, r3, #5
    7800:	b29b      	uxth	r3, r3
    7802:	4618      	mov	r0, r3
    7804:	4b2d      	ldr	r3, [pc, #180]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    7806:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    780a:	400a      	ands	r2, r1
    780c:	619a      	str	r2, [r3, #24]

            /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP */
            if (PORT_PIN_HIGH_Z == eLocalPDDIR)
    780e:	9b02      	ldr	r3, [sp, #8]
    7810:	2b03      	cmp	r3, #3
    7812:	d127      	bne.n	7864 <Port_Ipw_Init_UnusedPins+0x214>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PIDR |= ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    7814:	9b01      	ldr	r3, [sp, #4]
    7816:	685a      	ldr	r2, [r3, #4]
    7818:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    781c:	005b      	lsls	r3, r3, #1
    781e:	4413      	add	r3, r2
    7820:	881b      	ldrh	r3, [r3, #0]
    7822:	095b      	lsrs	r3, r3, #5
    7824:	b29b      	uxth	r3, r3
    7826:	461a      	mov	r2, r3
    7828:	4b24      	ldr	r3, [pc, #144]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    782a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    782e:	6999      	ldr	r1, [r3, #24]
    7830:	9b01      	ldr	r3, [sp, #4]
    7832:	685a      	ldr	r2, [r3, #4]
    7834:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7838:	005b      	lsls	r3, r3, #1
    783a:	4413      	add	r3, r2
    783c:	881b      	ldrh	r3, [r3, #0]
    783e:	f003 031f 	and.w	r3, r3, #31
    7842:	2201      	movs	r2, #1
    7844:	409a      	lsls	r2, r3
    7846:	9b01      	ldr	r3, [sp, #4]
    7848:	6858      	ldr	r0, [r3, #4]
    784a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    784e:	005b      	lsls	r3, r3, #1
    7850:	4403      	add	r3, r0
    7852:	881b      	ldrh	r3, [r3, #0]
    7854:	095b      	lsrs	r3, r3, #5
    7856:	b29b      	uxth	r3, r3
    7858:	4618      	mov	r0, r3
    785a:	4b18      	ldr	r3, [pc, #96]	; (78bc <Port_Ipw_Init_UnusedPins+0x26c>)
    785c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7860:	430a      	orrs	r2, r1
    7862:	619a      	str	r2, [r3, #24]
            }
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10();
    7864:	f00e faa8 	bl	15db8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10>
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER */
        }
        /* Write PCR configuration from Configuration tool */
        (Port_au32PortCiPortBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PCR[GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex])] = u32LocalPCR;
    7868:	9b01      	ldr	r3, [sp, #4]
    786a:	685a      	ldr	r2, [r3, #4]
    786c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    7870:	005b      	lsls	r3, r3, #1
    7872:	4413      	add	r3, r2
    7874:	881b      	ldrh	r3, [r3, #0]
    7876:	095b      	lsrs	r3, r3, #5
    7878:	b29b      	uxth	r3, r3
    787a:	461a      	mov	r2, r3
    787c:	4b10      	ldr	r3, [pc, #64]	; (78c0 <Port_Ipw_Init_UnusedPins+0x270>)
    787e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7882:	9a01      	ldr	r2, [sp, #4]
    7884:	6851      	ldr	r1, [r2, #4]
    7886:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    788a:	0052      	lsls	r2, r2, #1
    788c:	440a      	add	r2, r1
    788e:	8812      	ldrh	r2, [r2, #0]
    7890:	f002 021f 	and.w	r2, r2, #31
    7894:	9903      	ldr	r1, [sp, #12]
    7896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumUnusedPins; u16PinIndex++)
    789a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    789e:	3301      	adds	r3, #1
    78a0:	f8ad 3016 	strh.w	r3, [sp, #22]
    78a4:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    78a8:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    78ac:	429a      	cmp	r2, r3
    78ae:	f4ff aee7 	bcc.w	7680 <Port_Ipw_Init_UnusedPins+0x30>
    }
}
    78b2:	bf00      	nop
    78b4:	bf00      	nop
    78b6:	b007      	add	sp, #28
    78b8:	f85d fb04 	ldr.w	pc, [sp], #4
    78bc:	00019b34 	.word	0x00019b34
    78c0:	00019b20 	.word	0x00019b20

000078c4 <Port_Ipw_Init>:
*/
void Port_Ipw_Init
(
    const Port_ConfigType * pConfigPtr
)
{
    78c4:	b500      	push	{lr}
    78c6:	b085      	sub	sp, #20
    78c8:	9001      	str	r0, [sp, #4]
    uint16 u16PinIndex;

    uint8 u8NumDigFilterPorts          = (uint8)(pConfigPtr->u8NumDigitalFilterPorts);
    78ca:	9b01      	ldr	r3, [sp, #4]
    78cc:	7c1b      	ldrb	r3, [r3, #16]
    78ce:	f88d 300d 	strb.w	r3, [sp, #13]
    uint8 u8Port;

    /* Initialize all configured digital filter ports. Use u16PinIndex variable as counter, even if we loop on a uint8 variable */
    for (u16PinIndex = (uint16)0U; u16PinIndex < (uint16)u8NumDigFilterPorts; u16PinIndex++)
    78d2:	2300      	movs	r3, #0
    78d4:	f8ad 300e 	strh.w	r3, [sp, #14]
    78d8:	e035      	b.n	7946 <Port_Ipw_Init+0x82>
    {
        u8Port = pConfigPtr->pDigitalFilterConfig[u16PinIndex].u8Port;
    78da:	9b01      	ldr	r3, [sp, #4]
    78dc:	695a      	ldr	r2, [r3, #20]
    78de:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    78e2:	00db      	lsls	r3, r3, #3
    78e4:	4413      	add	r3, r2
    78e6:	781b      	ldrb	r3, [r3, #0]
    78e8:	f88d 300c 	strb.w	r3, [sp, #12]

        /* Set digital filter clock and width for the current port */
        Port_Ci_Port_Ip_ConfigDigitalFilter(Port_au32PortCiPortBaseAddr[u8Port], &(pConfigPtr->pDigitalFilterConfig[u16PinIndex]));
    78ec:	f89d 300c 	ldrb.w	r3, [sp, #12]
    78f0:	4a29      	ldr	r2, [pc, #164]	; (7998 <Port_Ipw_Init+0xd4>)
    78f2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    78f6:	9b01      	ldr	r3, [sp, #4]
    78f8:	695a      	ldr	r2, [r3, #20]
    78fa:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    78fe:	00db      	lsls	r3, r3, #3
    7900:	4413      	add	r3, r2
    7902:	4619      	mov	r1, r3
    7904:	f7ff fe39 	bl	757a <Port_Ci_Port_Ip_ConfigDigitalFilter>
        /* Enable digital filter for the pins selected by the user for the current port */
        SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15();
    7908:	f00e fbc4 	bl	16094 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15>
        (Port_au32PortCiPortBaseAddr[u8Port])->DFER |= (uint32)(pConfigPtr->pDigitalFilterConfig[u16PinIndex].u32PinMask);
    790c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7910:	4a21      	ldr	r2, [pc, #132]	; (7998 <Port_Ipw_Init+0xd4>)
    7912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7916:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
    791a:	9b01      	ldr	r3, [sp, #4]
    791c:	695a      	ldr	r2, [r3, #20]
    791e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7922:	00db      	lsls	r3, r3, #3
    7924:	4413      	add	r3, r2
    7926:	685a      	ldr	r2, [r3, #4]
    7928:	f89d 300c 	ldrb.w	r3, [sp, #12]
    792c:	481a      	ldr	r0, [pc, #104]	; (7998 <Port_Ipw_Init+0xd4>)
    792e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    7932:	430a      	orrs	r2, r1
    7934:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15();
    7938:	f00e fbd8 	bl	160ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15>
    for (u16PinIndex = (uint16)0U; u16PinIndex < (uint16)u8NumDigFilterPorts; u16PinIndex++)
    793c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7940:	3301      	adds	r3, #1
    7942:	f8ad 300e 	strh.w	r3, [sp, #14]
    7946:	f89d 300d 	ldrb.w	r3, [sp, #13]
    794a:	b29b      	uxth	r3, r3
    794c:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7950:	429a      	cmp	r2, r3
    7952:	d3c2      	bcc.n	78da <Port_Ipw_Init+0x16>
    }

    (void)Port_Ci_Port_Ip_Init(NUM_OF_CONFIGURED_PINS, pConfigPtr->IpConfigPtr);
    7954:	9b01      	ldr	r3, [sp, #4]
    7956:	6a1b      	ldr	r3, [r3, #32]
    7958:	4619      	mov	r1, r3
    795a:	200c      	movs	r0, #12
    795c:	f7ff fd98 	bl	7490 <Port_Ci_Port_Ip_Init>

    /* Initialize All Unused Port Pins */
    Port_Ipw_Init_UnusedPins(pConfigPtr);
    7960:	9801      	ldr	r0, [sp, #4]
    7962:	f7ff fe75 	bl	7650 <Port_Ipw_Init_UnusedPins>
     (defined(PORT_SET_2_PINS_DIRECTION_API) && (STD_ON == PORT_SET_2_PINS_DIRECTION_API))  \
    )
    /* Port_Ipw_au16GpioDirChangeability is only used by Port_Ci_Port_Ip_SetPinDirection, Port_Ci_Port_Ip_Set2PinsDirection
       and Port_Ci_Port_Ip_SetPinMode functions */
    /* Initialize the Array with Change Direction Flags for GPIO */
    for (u16PinIndex = (uint16)0U; u16PinIndex < PAD_16BLOCK_NO_U8; u16PinIndex++)
    7966:	2300      	movs	r3, #0
    7968:	f8ad 300e 	strh.w	r3, [sp, #14]
    796c:	e00a      	b.n	7984 <Port_Ipw_Init+0xc0>
    {
        Port_Ipw_au16GpioDirChangeability[u16PinIndex] = (uint16)0UL;
    796e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7972:	4a0a      	ldr	r2, [pc, #40]	; (799c <Port_Ipw_Init+0xd8>)
    7974:	2100      	movs	r1, #0
    7976:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (u16PinIndex = (uint16)0U; u16PinIndex < PAD_16BLOCK_NO_U8; u16PinIndex++)
    797a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    797e:	3301      	adds	r3, #1
    7980:	f8ad 300e 	strh.w	r3, [sp, #14]
    7984:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7988:	2b09      	cmp	r3, #9
    798a:	d9f0      	bls.n	796e <Port_Ipw_Init+0xaa>
#endif /* ((STD_ON == PORT_SET_PIN_DIRECTION_API) || (STD_ON == PORT_SET_PIN_MODE_API) ||         \
           (defined(PORT_SET_2_PINS_DIRECTION_API) && (STD_ON == PORT_SET_2_PINS_DIRECTION_API))  \
          ) */
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */

}
    798c:	bf00      	nop
    798e:	bf00      	nop
    7990:	b005      	add	sp, #20
    7992:	f85d fb04 	ldr.w	pc, [sp], #4
    7996:	bf00      	nop
    7998:	00019b20 	.word	0x00019b20
    799c:	1fff8d2c 	.word	0x1fff8d2c

000079a0 <Port_Ipw_SetPinDirection>:
(
    Port_PinType            PinIndex,
    Port_PinDirectionType   eDirection,
    const Port_ConfigType * pConfigPtr
)
{
    79a0:	b500      	push	{lr}
    79a2:	b087      	sub	sp, #28
    79a4:	9003      	str	r0, [sp, #12]
    79a6:	9102      	str	r1, [sp, #8]
    79a8:	9201      	str	r2, [sp, #4]
    /* Point to the Port Pin PCR register address */
    uint16 Pin = pConfigPtr->pUsedPadConfig[PinIndex].Pin;
    79aa:	9b01      	ldr	r3, [sp, #4]
    79ac:	68d9      	ldr	r1, [r3, #12]
    79ae:	9a03      	ldr	r2, [sp, #12]
    79b0:	4613      	mov	r3, r2
    79b2:	009b      	lsls	r3, r3, #2
    79b4:	4413      	add	r3, r2
    79b6:	009b      	lsls	r3, r3, #2
    79b8:	440b      	add	r3, r1
    79ba:	881b      	ldrh	r3, [r3, #0]
    79bc:	f8ad 3014 	strh.w	r3, [sp, #20]
    /* Return value */
    Std_ReturnType PinDirError             = (Std_ReturnType)E_OK;
    79c0:	2300      	movs	r3, #0
    79c2:	f88d 3017 	strb.w	r3, [sp, #23]

#if (STD_ON == PORT_DEV_ERROR_DETECT)
    uint8 CoreId;
    CoreId = (uint8)Port_GetCoreID();
    79c6:	2300      	movs	r3, #0
    79c8:	f88d 3013 	strb.w	r3, [sp, #19]

    if ((PinIndex >= (Port_PinType)pConfigPtr->u16NumPins))
    79cc:	9b01      	ldr	r3, [sp, #4]
    79ce:	881b      	ldrh	r3, [r3, #0]
    79d0:	461a      	mov	r2, r3
    79d2:	9b03      	ldr	r3, [sp, #12]
    79d4:	4293      	cmp	r3, r2
    79d6:	d306      	bcc.n	79e6 <Port_Ipw_SetPinDirection+0x46>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINDIRECTION_ID, (uint8)PORT_E_PARAM_PIN);
    79d8:	230a      	movs	r3, #10
    79da:	2201      	movs	r2, #1
    79dc:	2100      	movs	r1, #0
    79de:	207c      	movs	r0, #124	; 0x7c
    79e0:	f011 f804 	bl	189ec <Det_ReportError>
    79e4:	e0c9      	b.n	7b7a <Port_Ipw_SetPinDirection+0x1da>
    }
    /* Check port pin validity */
    else if ((uint32)1 != (((pConfigPtr->pau32Port_PinToPartitionMap[PinIndex]) & ((uint32)1 << CoreId)) >> CoreId))
    79e6:	9b01      	ldr	r3, [sp, #4]
    79e8:	699a      	ldr	r2, [r3, #24]
    79ea:	9b03      	ldr	r3, [sp, #12]
    79ec:	009b      	lsls	r3, r3, #2
    79ee:	4413      	add	r3, r2
    79f0:	681a      	ldr	r2, [r3, #0]
    79f2:	f89d 3013 	ldrb.w	r3, [sp, #19]
    79f6:	2101      	movs	r1, #1
    79f8:	fa01 f303 	lsl.w	r3, r1, r3
    79fc:	401a      	ands	r2, r3
    79fe:	f89d 3013 	ldrb.w	r3, [sp, #19]
    7a02:	fa22 f303 	lsr.w	r3, r2, r3
    7a06:	2b01      	cmp	r3, #1
    7a08:	d006      	beq.n	7a18 <Port_Ipw_SetPinDirection+0x78>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINDIRECTION_ID, (uint8)PORT_E_PARAM_CONFIG);
    7a0a:	23f0      	movs	r3, #240	; 0xf0
    7a0c:	2201      	movs	r2, #1
    7a0e:	2100      	movs	r1, #0
    7a10:	207c      	movs	r0, #124	; 0x7c
    7a12:	f010 ffeb 	bl	189ec <Det_ReportError>
    7a16:	e0b0      	b.n	7b7a <Port_Ipw_SetPinDirection+0x1da>
    }
    else
    {
        /* Bit Offset and Table value for change direction flag word */
        uint8 u8PinDescBitOffset       = (uint8)(Pin & PORT_CI_BIT_OFFSET_MASK_U8);
    7a18:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7a1c:	b2db      	uxtb	r3, r3
    7a1e:	f003 030f 	and.w	r3, r3, #15
    7a22:	f88d 3012 	strb.w	r3, [sp, #18]
        /* Number of block 16 */
        uint16 u16PinChangeDirFlagWord  = Port_Ipw_au16GpioDirChangeability[(uint8)(Pin >> 4)];
    7a26:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7a2a:	091b      	lsrs	r3, r3, #4
    7a2c:	b29b      	uxth	r3, r3
    7a2e:	b2db      	uxtb	r3, r3
    7a30:	461a      	mov	r2, r3
    7a32:	4b55      	ldr	r3, [pc, #340]	; (7b88 <Port_Ipw_SetPinDirection+0x1e8>)
    7a34:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7a38:	f8ad 3010 	strh.w	r3, [sp, #16]

        /* Check the Direction changeability option */
        if ((TRUE == pConfigPtr->pUsedPadConfig[PinIndex].bDC) || ((uint16)0 != (u16PinChangeDirFlagWord & (uint16)(1UL << u8PinDescBitOffset))))
    7a3c:	9b01      	ldr	r3, [sp, #4]
    7a3e:	68d9      	ldr	r1, [r3, #12]
    7a40:	9a03      	ldr	r2, [sp, #12]
    7a42:	4613      	mov	r3, r2
    7a44:	009b      	lsls	r3, r3, #2
    7a46:	4413      	add	r3, r2
    7a48:	009b      	lsls	r3, r3, #2
    7a4a:	440b      	add	r3, r1
    7a4c:	7c5b      	ldrb	r3, [r3, #17]
    7a4e:	2b00      	cmp	r3, #0
    7a50:	d10c      	bne.n	7a6c <Port_Ipw_SetPinDirection+0xcc>
    7a52:	f89d 3012 	ldrb.w	r3, [sp, #18]
    7a56:	2201      	movs	r2, #1
    7a58:	fa02 f303 	lsl.w	r3, r2, r3
    7a5c:	b29a      	uxth	r2, r3
    7a5e:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    7a62:	4013      	ands	r3, r2
    7a64:	b29b      	uxth	r3, r3
    7a66:	2b00      	cmp	r3, #0
    7a68:	f000 8082 	beq.w	7b70 <Port_Ipw_SetPinDirection+0x1d0>
        {
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
            /* Configures Port Pin as Output */
            if (PORT_PIN_OUT == eDirection)
    7a6c:	9b02      	ldr	r3, [sp, #8]
    7a6e:	2b02      	cmp	r3, #2
    7a70:	d11d      	bne.n	7aae <Port_Ipw_SetPinDirection+0x10e>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16();
    7a72:	f00e fb61 	bl	16138 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16>
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(Pin)])->PDDR |= (uint32)(1UL << GPIO_CHANNEL_U32(Pin));
    7a76:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7a7a:	095b      	lsrs	r3, r3, #5
    7a7c:	b29b      	uxth	r3, r3
    7a7e:	461a      	mov	r2, r3
    7a80:	4b42      	ldr	r3, [pc, #264]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7a86:	6959      	ldr	r1, [r3, #20]
    7a88:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7a8c:	f003 031f 	and.w	r3, r3, #31
    7a90:	2201      	movs	r2, #1
    7a92:	409a      	lsls	r2, r3
    7a94:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7a98:	095b      	lsrs	r3, r3, #5
    7a9a:	b29b      	uxth	r3, r3
    7a9c:	4618      	mov	r0, r3
    7a9e:	4b3b      	ldr	r3, [pc, #236]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7aa0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7aa4:	430a      	orrs	r2, r1
    7aa6:	615a      	str	r2, [r3, #20]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16();
    7aa8:	f00e fb72 	bl	16190 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16>
            if (PORT_PIN_OUT == eDirection)
    7aac:	e064      	b.n	7b78 <Port_Ipw_SetPinDirection+0x1d8>
            }
            /* Configures Port Pin as Input or High-Z*/
            else if ((PORT_PIN_IN == eDirection) || (PORT_PIN_HIGH_Z == eDirection))
    7aae:	9b02      	ldr	r3, [sp, #8]
    7ab0:	2b01      	cmp	r3, #1
    7ab2:	d002      	beq.n	7aba <Port_Ipw_SetPinDirection+0x11a>
    7ab4:	9b02      	ldr	r3, [sp, #8]
    7ab6:	2b03      	cmp	r3, #3
    7ab8:	d15e      	bne.n	7b78 <Port_Ipw_SetPinDirection+0x1d8>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16();
    7aba:	f00e fb3d 	bl	16138 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16>
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(Pin)])->PDDR &= ~((uint32)(1UL << GPIO_CHANNEL_U32(Pin)));
    7abe:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7ac2:	095b      	lsrs	r3, r3, #5
    7ac4:	b29b      	uxth	r3, r3
    7ac6:	461a      	mov	r2, r3
    7ac8:	4b30      	ldr	r3, [pc, #192]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7ace:	6959      	ldr	r1, [r3, #20]
    7ad0:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7ad4:	f003 031f 	and.w	r3, r3, #31
    7ad8:	2201      	movs	r2, #1
    7ada:	fa02 f303 	lsl.w	r3, r2, r3
    7ade:	43da      	mvns	r2, r3
    7ae0:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7ae4:	095b      	lsrs	r3, r3, #5
    7ae6:	b29b      	uxth	r3, r3
    7ae8:	4618      	mov	r0, r3
    7aea:	4b28      	ldr	r3, [pc, #160]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7aec:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7af0:	400a      	ands	r2, r1
    7af2:	615a      	str	r2, [r3, #20]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16();
    7af4:	f00e fb4c 	bl	16190 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16>

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17();
    7af8:	f00e fb70 	bl	161dc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17>
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(Pin)])->PIDR &= ~((uint32)(1UL << GPIO_CHANNEL_U32(Pin)));
    7afc:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7b00:	095b      	lsrs	r3, r3, #5
    7b02:	b29b      	uxth	r3, r3
    7b04:	461a      	mov	r2, r3
    7b06:	4b21      	ldr	r3, [pc, #132]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7b0c:	6999      	ldr	r1, [r3, #24]
    7b0e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7b12:	f003 031f 	and.w	r3, r3, #31
    7b16:	2201      	movs	r2, #1
    7b18:	fa02 f303 	lsl.w	r3, r2, r3
    7b1c:	43da      	mvns	r2, r3
    7b1e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7b22:	095b      	lsrs	r3, r3, #5
    7b24:	b29b      	uxth	r3, r3
    7b26:	4618      	mov	r0, r3
    7b28:	4b18      	ldr	r3, [pc, #96]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7b2a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7b2e:	400a      	ands	r2, r1
    7b30:	619a      	str	r2, [r3, #24]

                /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
                if (PORT_PIN_HIGH_Z == eDirection)
    7b32:	9b02      	ldr	r3, [sp, #8]
    7b34:	2b03      	cmp	r3, #3
    7b36:	d118      	bne.n	7b6a <Port_Ipw_SetPinDirection+0x1ca>
                {
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(Pin)])->PIDR |= ((uint32)(1UL << GPIO_CHANNEL_U32(Pin)));
    7b38:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7b3c:	095b      	lsrs	r3, r3, #5
    7b3e:	b29b      	uxth	r3, r3
    7b40:	461a      	mov	r2, r3
    7b42:	4b12      	ldr	r3, [pc, #72]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7b48:	6999      	ldr	r1, [r3, #24]
    7b4a:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7b4e:	f003 031f 	and.w	r3, r3, #31
    7b52:	2201      	movs	r2, #1
    7b54:	409a      	lsls	r2, r3
    7b56:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    7b5a:	095b      	lsrs	r3, r3, #5
    7b5c:	b29b      	uxth	r3, r3
    7b5e:	4618      	mov	r0, r3
    7b60:	4b0a      	ldr	r3, [pc, #40]	; (7b8c <Port_Ipw_SetPinDirection+0x1ec>)
    7b62:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7b66:	430a      	orrs	r2, r1
    7b68:	619a      	str	r2, [r3, #24]
                }
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17();
    7b6a:	f00e fb63 	bl	16234 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17>
            if (PORT_PIN_OUT == eDirection)
    7b6e:	e003      	b.n	7b78 <Port_Ipw_SetPinDirection+0x1d8>
#if (STD_ON == PORT_DEV_ERROR_DETECT)
        }
        /* Direction changeability is NOT supported */
        else
        {
            PinDirError = (Std_ReturnType)E_NOT_OK;
    7b70:	2301      	movs	r3, #1
    7b72:	f88d 3017 	strb.w	r3, [sp, #23]
    7b76:	e000      	b.n	7b7a <Port_Ipw_SetPinDirection+0x1da>
            if (PORT_PIN_OUT == eDirection)
    7b78:	bf00      	nop
        }
    }
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */

    return PinDirError;
    7b7a:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    7b7e:	4618      	mov	r0, r3
    7b80:	b007      	add	sp, #28
    7b82:	f85d fb04 	ldr.w	pc, [sp], #4
    7b86:	bf00      	nop
    7b88:	1fff8d2c 	.word	0x1fff8d2c
    7b8c:	00019b34 	.word	0x00019b34

00007b90 <Port_Ipw_SetPinMode>:
(
    Port_PinType PinIndex,
    Port_PinModeType PinMode,
    const Port_ConfigType * pConfigPtr
)
{
    7b90:	b500      	push	{lr}
    7b92:	b08b      	sub	sp, #44	; 0x2c
    7b94:	9003      	str	r0, [sp, #12]
    7b96:	460b      	mov	r3, r1
    7b98:	9201      	str	r2, [sp, #4]
    7b9a:	f88d 300b 	strb.w	r3, [sp, #11]
    Std_ReturnType PinModeError             = (Std_ReturnType)0UL;
    7b9e:	2300      	movs	r3, #0
    7ba0:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint16 PinPad                           = pConfigPtr->pUsedPadConfig[PinIndex].Pin;
    7ba4:	9b01      	ldr	r3, [sp, #4]
    7ba6:	68d9      	ldr	r1, [r3, #12]
    7ba8:	9a03      	ldr	r2, [sp, #12]
    7baa:	4613      	mov	r3, r2
    7bac:	009b      	lsls	r3, r3, #2
    7bae:	4413      	add	r3, r2
    7bb0:	009b      	lsls	r3, r3, #2
    7bb2:	440b      	add	r3, r1
    7bb4:	881b      	ldrh	r3, [r3, #0]
    7bb6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    Port_PinModeType PinCfgRegValue         = (Port_PinModeType)PinMode;
    7bba:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7bbe:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    uint16 u16PinDescBitOffset;
    /* Variable used to clear and updated PCR register */
    uint32 u32LocalPCR;
#if (STD_ON == PORT_DEV_ERROR_DETECT)
    uint8 CoreId;
    CoreId = (uint8)Port_GetCoreID();
    7bc2:	2300      	movs	r3, #0
    7bc4:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22

    if ((PinIndex >= (Port_PinType)pConfigPtr->u16NumPins))
    7bc8:	9b01      	ldr	r3, [sp, #4]
    7bca:	881b      	ldrh	r3, [r3, #0]
    7bcc:	461a      	mov	r2, r3
    7bce:	9b03      	ldr	r3, [sp, #12]
    7bd0:	4293      	cmp	r3, r2
    7bd2:	d306      	bcc.n	7be2 <Port_Ipw_SetPinMode+0x52>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINMODE_ID, (uint8)PORT_E_PARAM_PIN);
    7bd4:	230a      	movs	r3, #10
    7bd6:	2204      	movs	r2, #4
    7bd8:	2100      	movs	r1, #0
    7bda:	207c      	movs	r0, #124	; 0x7c
    7bdc:	f010 ff06 	bl	189ec <Det_ReportError>
    7be0:	e0b3      	b.n	7d4a <Port_Ipw_SetPinMode+0x1ba>
    }
    /* Check if this function was called with wrong core */
    else if ((uint32)1 != (((pConfigPtr->pau32Port_PinToPartitionMap[PinIndex]) & ((uint32)1 << CoreId)) >> CoreId))
    7be2:	9b01      	ldr	r3, [sp, #4]
    7be4:	699a      	ldr	r2, [r3, #24]
    7be6:	9b03      	ldr	r3, [sp, #12]
    7be8:	009b      	lsls	r3, r3, #2
    7bea:	4413      	add	r3, r2
    7bec:	681a      	ldr	r2, [r3, #0]
    7bee:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    7bf2:	2101      	movs	r1, #1
    7bf4:	fa01 f303 	lsl.w	r3, r1, r3
    7bf8:	401a      	ands	r2, r3
    7bfa:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
    7bfe:	fa22 f303 	lsr.w	r3, r2, r3
    7c02:	2b01      	cmp	r3, #1
    7c04:	d006      	beq.n	7c14 <Port_Ipw_SetPinMode+0x84>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINMODE_ID, (uint8)PORT_E_PARAM_CONFIG);
    7c06:	23f0      	movs	r3, #240	; 0xf0
    7c08:	2204      	movs	r2, #4
    7c0a:	2100      	movs	r1, #0
    7c0c:	207c      	movs	r0, #124	; 0x7c
    7c0e:	f010 feed 	bl	189ec <Det_ReportError>
    7c12:	e09a      	b.n	7d4a <Port_Ipw_SetPinMode+0x1ba>
    }
    /* Check port pin mode Unchangeable */
    else if (FALSE ==  pConfigPtr->pUsedPadConfig[PinIndex].bMC)
    7c14:	9b01      	ldr	r3, [sp, #4]
    7c16:	68d9      	ldr	r1, [r3, #12]
    7c18:	9a03      	ldr	r2, [sp, #12]
    7c1a:	4613      	mov	r3, r2
    7c1c:	009b      	lsls	r3, r3, #2
    7c1e:	4413      	add	r3, r2
    7c20:	009b      	lsls	r3, r3, #2
    7c22:	440b      	add	r3, r1
    7c24:	7c9b      	ldrb	r3, [r3, #18]
    7c26:	f083 0301 	eor.w	r3, r3, #1
    7c2a:	b2db      	uxtb	r3, r3
    7c2c:	2b00      	cmp	r3, #0
    7c2e:	d006      	beq.n	7c3e <Port_Ipw_SetPinMode+0xae>
    {
        (void)Det_ReportError((uint16)PORT_MODULE_ID, (uint8)PORT_INSTANCE_ID, (uint8)PORT_SETPINMODE_ID, (uint8)PORT_E_MODE_UNCHANGEABLE);
    7c30:	230e      	movs	r3, #14
    7c32:	2204      	movs	r2, #4
    7c34:	2100      	movs	r1, #0
    7c36:	207c      	movs	r0, #124	; 0x7c
    7c38:	f010 fed8 	bl	189ec <Det_ReportError>
    7c3c:	e085      	b.n	7d4a <Port_Ipw_SetPinMode+0x1ba>
    }
    else
    {
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */

        if (PAD_MODE_OPTIONS_U8 <= PinMode)
    7c3e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7c42:	2b07      	cmp	r3, #7
    7c44:	d903      	bls.n	7c4e <Port_Ipw_SetPinMode+0xbe>
        {
            PinModeError = PORT_E_PARAM_INVALID_MODE;
    7c46:	230d      	movs	r3, #13
    7c48:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    7c4c:	e07d      	b.n	7d4a <Port_Ipw_SetPinMode+0x1ba>
        }
        else
        {
            Port_PinDirectionType ePadDirection = PORT_PIN_DISABLED;
    7c4e:	2300      	movs	r3, #0
    7c50:	9307      	str	r3, [sp, #28]

            /* Bit offset of Pin index inside the pin description matrix */
            u16PinDescBitOffset = PinPad & PORT_MODE_BIT_OFFSET_MASK_U8;
    7c52:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7c56:	f003 030f 	and.w	r3, r3, #15
    7c5a:	f8ad 301a 	strh.w	r3, [sp, #26]
            /* Selected word inside the pin description matrix */
            u16PinDescWord = (uint16)Port_au16PinDescription[(uint8)PinMode][PinPad >> 4U];
    7c5e:	f89d 200b 	ldrb.w	r2, [sp, #11]
    7c62:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7c66:	091b      	lsrs	r3, r3, #4
    7c68:	b29b      	uxth	r3, r3
    7c6a:	4618      	mov	r0, r3
    7c6c:	493a      	ldr	r1, [pc, #232]	; (7d58 <Port_Ipw_SetPinMode+0x1c8>)
    7c6e:	4613      	mov	r3, r2
    7c70:	009b      	lsls	r3, r3, #2
    7c72:	4413      	add	r3, r2
    7c74:	005b      	lsls	r3, r3, #1
    7c76:	4403      	add	r3, r0
    7c78:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    7c7c:	f8ad 3018 	strh.w	r3, [sp, #24]

            /* Check if desired mode is valid for selected pin */
            if ((u16PinDescWord & ((uint16)1UL<<u16PinDescBitOffset)) != (uint16)0U)
    7c80:	f8bd 2018 	ldrh.w	r2, [sp, #24]
    7c84:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    7c88:	fa42 f303 	asr.w	r3, r2, r3
    7c8c:	f003 0301 	and.w	r3, r3, #1
    7c90:	2b00      	cmp	r3, #0
    7c92:	d057      	beq.n	7d44 <Port_Ipw_SetPinMode+0x1b4>
            {
                switch(PinMode)
    7c94:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7c98:	2b01      	cmp	r3, #1
    7c9a:	d11f      	bne.n	7cdc <Port_Ipw_SetPinMode+0x14c>
                {
                    case PORT_GPIO_MODE:
#if (STD_ON == PORT_DEV_ERROR_DETECT)
                        Port_Ipw_SetGpioDirChangeability(PinPad, TRUE);
    7c9c:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7ca0:	2101      	movs	r1, #1
    7ca2:	4618      	mov	r0, r3
    7ca4:	f000 f85c 	bl	7d60 <Port_Ipw_SetGpioDirChangeability>
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
                        ePadDirection = pConfigPtr->pUsedPadConfig[PinIndex].ePadDir;
    7ca8:	9b01      	ldr	r3, [sp, #4]
    7caa:	68d9      	ldr	r1, [r3, #12]
    7cac:	9a03      	ldr	r2, [sp, #12]
    7cae:	4613      	mov	r3, r2
    7cb0:	009b      	lsls	r3, r3, #2
    7cb2:	4413      	add	r3, r2
    7cb4:	009b      	lsls	r3, r3, #2
    7cb6:	440b      	add	r3, r1
    7cb8:	68db      	ldr	r3, [r3, #12]
    7cba:	9307      	str	r3, [sp, #28]
#if (STD_OFF == PORT_SETPINMODE_DOES_NOT_TOUCH_GPIO_LEVEL)
                        if ((PORT_PIN_IN != ePadDirection) && (PORT_PIN_HIGH_Z != ePadDirection))
    7cbc:	9b07      	ldr	r3, [sp, #28]
    7cbe:	2b01      	cmp	r3, #1
    7cc0:	d006      	beq.n	7cd0 <Port_Ipw_SetPinMode+0x140>
    7cc2:	9b07      	ldr	r3, [sp, #28]
    7cc4:	2b03      	cmp	r3, #3
    7cc6:	d003      	beq.n	7cd0 <Port_Ipw_SetPinMode+0x140>
                        {
                            Port_Ipw_SetGpioPadOutput(PinIndex, pConfigPtr);
    7cc8:	9901      	ldr	r1, [sp, #4]
    7cca:	9803      	ldr	r0, [sp, #12]
    7ccc:	f000 f896 	bl	7dfc <Port_Ipw_SetGpioPadOutput>
                        }
#endif /* (STD_OFF == PORT_SETPINMODE_DOES_NOT_TOUCH_GPIO_LEVEL) */
                        (void)Port_Ipw_SetPinDirection(PinIndex, ePadDirection, pConfigPtr);
    7cd0:	9a01      	ldr	r2, [sp, #4]
    7cd2:	9907      	ldr	r1, [sp, #28]
    7cd4:	9803      	ldr	r0, [sp, #12]
    7cd6:	f7ff fe63 	bl	79a0 <Port_Ipw_SetPinDirection>
                        break;
    7cda:	e006      	b.n	7cea <Port_Ipw_SetPinMode+0x15a>

                    default:
#if (STD_ON == PORT_DEV_ERROR_DETECT)
                    /* All the ALT modes except GPIO*/
                        Port_Ipw_SetGpioDirChangeability(PinPad,FALSE);
    7cdc:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7ce0:	2100      	movs	r1, #0
    7ce2:	4618      	mov	r0, r3
    7ce4:	f000 f83c 	bl	7d60 <Port_Ipw_SetGpioDirChangeability>
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
                        break;
    7ce8:	bf00      	nop
                }
                /* Sets the port pin mode */
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27();
    7cea:	f00e fdab 	bl	16844 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27>
                u32LocalPCR  = (Port_au32PortCiPortBaseAddr[GPIO_PORT_U32(PinPad)])->PCR[GPIO_CHANNEL_U32(PinPad)];
    7cee:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7cf2:	095b      	lsrs	r3, r3, #5
    7cf4:	b29b      	uxth	r3, r3
    7cf6:	461a      	mov	r2, r3
    7cf8:	4b18      	ldr	r3, [pc, #96]	; (7d5c <Port_Ipw_SetPinMode+0x1cc>)
    7cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7cfe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
    7d02:	f002 021f 	and.w	r2, r2, #31
    7d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7d0a:	9305      	str	r3, [sp, #20]

                u32LocalPCR &= ~(PORT_CI_PCR_ALT_MODE_U32);
    7d0c:	9b05      	ldr	r3, [sp, #20]
    7d0e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    7d12:	9305      	str	r3, [sp, #20]
                u32LocalPCR |= ((uint32)PinCfgRegValue << PORT_CI_PCR_ALT_MODE_OFFSET_U32);
    7d14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    7d18:	021b      	lsls	r3, r3, #8
    7d1a:	9a05      	ldr	r2, [sp, #20]
    7d1c:	4313      	orrs	r3, r2
    7d1e:	9305      	str	r3, [sp, #20]

                (Port_au32PortCiPortBaseAddr[GPIO_PORT_U32(PinPad)])->PCR[GPIO_CHANNEL_U32(PinPad)] = u32LocalPCR;
    7d20:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    7d24:	095b      	lsrs	r3, r3, #5
    7d26:	b29b      	uxth	r3, r3
    7d28:	461a      	mov	r2, r3
    7d2a:	4b0c      	ldr	r3, [pc, #48]	; (7d5c <Port_Ipw_SetPinMode+0x1cc>)
    7d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7d30:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
    7d34:	f002 021f 	and.w	r2, r2, #31
    7d38:	9905      	ldr	r1, [sp, #20]
    7d3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27();
    7d3e:	f00e fdad 	bl	1689c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27>
    7d42:	e002      	b.n	7d4a <Port_Ipw_SetPinMode+0x1ba>
            }
            else
            {
                PinModeError = PORT_E_PARAM_INVALID_MODE;
    7d44:	230d      	movs	r3, #13
    7d46:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
        }
#if (STD_ON == PORT_DEV_ERROR_DETECT)
    }
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */

    return PinModeError;
    7d4a:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
}
    7d4e:	4618      	mov	r0, r3
    7d50:	b00b      	add	sp, #44	; 0x2c
    7d52:	f85d fb04 	ldr.w	pc, [sp], #4
    7d56:	bf00      	nop
    7d58:	0001a530 	.word	0x0001a530
    7d5c:	00019b20 	.word	0x00019b20

00007d60 <Port_Ipw_SetGpioDirChangeability>:
void Port_Ipw_SetGpioDirChangeability
(
    uint16 PadID,
    boolean bStatus
)
{
    7d60:	b500      	push	{lr}
    7d62:	b085      	sub	sp, #20
    7d64:	4603      	mov	r3, r0
    7d66:	460a      	mov	r2, r1
    7d68:	f8ad 3006 	strh.w	r3, [sp, #6]
    7d6c:	4613      	mov	r3, r2
    7d6e:	f88d 3005 	strb.w	r3, [sp, #5]
    /* Pin description variables */
    uint8 u8PinBitOffset;
    uint16 u16PinDirFlagWord;

    /* Enter critical region */
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18();
    7d72:	f00e fa85 	bl	16280 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18>
    /* Bit offset of Pin index inside the pin description matrix */
    u8PinBitOffset      = (uint8)((uint8)PadID & PORT_CI_BIT_OFFSET_MASK_U8);
    7d76:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7d7a:	b2db      	uxtb	r3, r3
    7d7c:	f003 030f 	and.w	r3, r3, #15
    7d80:	f88d 300d 	strb.w	r3, [sp, #13]
    u16PinDirFlagWord   = Port_Ipw_au16GpioDirChangeability[(uint8)((uint8)PadID >> 4)];
    7d84:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7d88:	b2db      	uxtb	r3, r3
    7d8a:	091b      	lsrs	r3, r3, #4
    7d8c:	b2db      	uxtb	r3, r3
    7d8e:	461a      	mov	r2, r3
    7d90:	4b19      	ldr	r3, [pc, #100]	; (7df8 <Port_Ipw_SetGpioDirChangeability+0x98>)
    7d92:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7d96:	f8ad 300e 	strh.w	r3, [sp, #14]

    if (TRUE == bStatus)
    7d9a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d9e:	2b00      	cmp	r3, #0
    7da0:	d00b      	beq.n	7dba <Port_Ipw_SetGpioDirChangeability+0x5a>
    {
        /* Set the change direction flag */
        u16PinDirFlagWord |= (uint16)(1UL<<u8PinBitOffset);
    7da2:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7da6:	2201      	movs	r2, #1
    7da8:	fa02 f303 	lsl.w	r3, r2, r3
    7dac:	b29a      	uxth	r2, r3
    7dae:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7db2:	4313      	orrs	r3, r2
    7db4:	f8ad 300e 	strh.w	r3, [sp, #14]
    7db8:	e00c      	b.n	7dd4 <Port_Ipw_SetGpioDirChangeability+0x74>
    }
    else
    {
        /* Reset the change direction flag */
        u16PinDirFlagWord &= (uint16)(~((uint16)(1UL<<u8PinBitOffset)));
    7dba:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7dbe:	2201      	movs	r2, #1
    7dc0:	fa02 f303 	lsl.w	r3, r2, r3
    7dc4:	b29b      	uxth	r3, r3
    7dc6:	43db      	mvns	r3, r3
    7dc8:	b29a      	uxth	r2, r3
    7dca:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7dce:	4013      	ands	r3, r2
    7dd0:	f8ad 300e 	strh.w	r3, [sp, #14]
    }
    Port_Ipw_au16GpioDirChangeability[(uint8)((uint8)PadID >> 4)] = u16PinDirFlagWord;
    7dd4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7dd8:	b2db      	uxtb	r3, r3
    7dda:	091b      	lsrs	r3, r3, #4
    7ddc:	b2db      	uxtb	r3, r3
    7dde:	4619      	mov	r1, r3
    7de0:	4a05      	ldr	r2, [pc, #20]	; (7df8 <Port_Ipw_SetGpioDirChangeability+0x98>)
    7de2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7de6:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    /* Exit critical region */
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18();
    7dea:	f00e fa75 	bl	162d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18>
}
    7dee:	bf00      	nop
    7df0:	b005      	add	sp, #20
    7df2:	f85d fb04 	ldr.w	pc, [sp], #4
    7df6:	bf00      	nop
    7df8:	1fff8d2c 	.word	0x1fff8d2c

00007dfc <Port_Ipw_SetGpioPadOutput>:
void Port_Ipw_SetGpioPadOutput
(
    Port_PinType            PinIndex,
    const Port_ConfigType * pConfigPtr
)
{
    7dfc:	b084      	sub	sp, #16
    7dfe:	9001      	str	r0, [sp, #4]
    7e00:	9100      	str	r1, [sp, #0]
    uint16 Pin = pConfigPtr->pUsedPadConfig[PinIndex].Pin;
    7e02:	9b00      	ldr	r3, [sp, #0]
    7e04:	68d9      	ldr	r1, [r3, #12]
    7e06:	9a01      	ldr	r2, [sp, #4]
    7e08:	4613      	mov	r3, r2
    7e0a:	009b      	lsls	r3, r3, #2
    7e0c:	4413      	add	r3, r2
    7e0e:	009b      	lsls	r3, r3, #2
    7e10:	440b      	add	r3, r1
    7e12:	881b      	ldrh	r3, [r3, #0]
    7e14:	f8ad 300e 	strh.w	r3, [sp, #14]
    uint8 u8LocalPDO = pConfigPtr->pUsedPadConfig[PinIndex].u8PDO;
    7e18:	9b00      	ldr	r3, [sp, #0]
    7e1a:	68d9      	ldr	r1, [r3, #12]
    7e1c:	9a01      	ldr	r2, [sp, #4]
    7e1e:	4613      	mov	r3, r2
    7e20:	009b      	lsls	r3, r3, #2
    7e22:	4413      	add	r3, r2
    7e24:	009b      	lsls	r3, r3, #2
    7e26:	440b      	add	r3, r1
    7e28:	7a1b      	ldrb	r3, [r3, #8]
    7e2a:	f88d 300d 	strb.w	r3, [sp, #13]

    /* Set pin to High value */
    if (PORT_PIN_LEVEL_HIGH_U8 == u8LocalPDO)
    7e2e:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7e32:	2b01      	cmp	r3, #1
    7e34:	d110      	bne.n	7e58 <Port_Ipw_SetGpioPadOutput+0x5c>
    {
        (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(Pin)])->PSOR = ((uint32)1U << GPIO_CHANNEL_U32(Pin));
    7e36:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7e3a:	f003 021f 	and.w	r2, r3, #31
    7e3e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7e42:	095b      	lsrs	r3, r3, #5
    7e44:	b29b      	uxth	r3, r3
    7e46:	4619      	mov	r1, r3
    7e48:	4b0f      	ldr	r3, [pc, #60]	; (7e88 <Port_Ipw_SetGpioPadOutput+0x8c>)
    7e4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    7e4e:	2101      	movs	r1, #1
    7e50:	fa01 f202 	lsl.w	r2, r1, r2
    7e54:	605a      	str	r2, [r3, #4]
    }
    else
    {
        /* No action to be done */
    }
}
    7e56:	e013      	b.n	7e80 <Port_Ipw_SetGpioPadOutput+0x84>
    else if (PORT_PIN_LEVEL_LOW_U8 == u8LocalPDO)
    7e58:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7e5c:	2b00      	cmp	r3, #0
    7e5e:	d10f      	bne.n	7e80 <Port_Ipw_SetGpioPadOutput+0x84>
        (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(Pin)])->PCOR = ((uint32)1U << GPIO_CHANNEL_U32(Pin));
    7e60:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7e64:	f003 021f 	and.w	r2, r3, #31
    7e68:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7e6c:	095b      	lsrs	r3, r3, #5
    7e6e:	b29b      	uxth	r3, r3
    7e70:	4619      	mov	r1, r3
    7e72:	4b05      	ldr	r3, [pc, #20]	; (7e88 <Port_Ipw_SetGpioPadOutput+0x8c>)
    7e74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    7e78:	2101      	movs	r1, #1
    7e7a:	fa01 f202 	lsl.w	r2, r1, r2
    7e7e:	609a      	str	r2, [r3, #8]
}
    7e80:	bf00      	nop
    7e82:	b004      	add	sp, #16
    7e84:	4770      	bx	lr
    7e86:	bf00      	nop
    7e88:	00019b34 	.word	0x00019b34

00007e8c <Port_Ipw_RefreshPortDirection>:
*/
void Port_Ipw_RefreshPortDirection
(
    const Port_ConfigType * pConfigPtr
)
{
    7e8c:	b500      	push	{lr}
    7e8e:	b085      	sub	sp, #20
    7e90:	9001      	str	r0, [sp, #4]
    uint16 u16NumPins = pConfigPtr->u16NumPins;
    7e92:	9b01      	ldr	r3, [sp, #4]
    7e94:	881b      	ldrh	r3, [r3, #0]
    7e96:	f8ad 300c 	strh.w	r3, [sp, #12]
    /* Index of the port table */
    uint16 u16PinIndex;
    uint16 PinPad;

    /* Initialize All Configured Port Pins that aren't direction changable */
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumPins; u16PinIndex++)
    7e9a:	2300      	movs	r3, #0
    7e9c:	f8ad 300e 	strh.w	r3, [sp, #14]
    7ea0:	e0d2      	b.n	8048 <Port_Ipw_RefreshPortDirection+0x1bc>
    {
        if (FALSE == pConfigPtr->pUsedPadConfig[u16PinIndex].bDC)
    7ea2:	9b01      	ldr	r3, [sp, #4]
    7ea4:	68d9      	ldr	r1, [r3, #12]
    7ea6:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7eaa:	4613      	mov	r3, r2
    7eac:	009b      	lsls	r3, r3, #2
    7eae:	4413      	add	r3, r2
    7eb0:	009b      	lsls	r3, r3, #2
    7eb2:	440b      	add	r3, r1
    7eb4:	7c5b      	ldrb	r3, [r3, #17]
    7eb6:	f083 0301 	eor.w	r3, r3, #1
    7eba:	b2db      	uxtb	r3, r3
    7ebc:	2b00      	cmp	r3, #0
    7ebe:	f000 80be 	beq.w	803e <Port_Ipw_RefreshPortDirection+0x1b2>
        {
            /* On this platform we can only determine direction for the pins initialy configured as GPIOs */
            if (TRUE == pConfigPtr->pUsedPadConfig[u16PinIndex].bGPIO)
    7ec2:	9b01      	ldr	r3, [sp, #4]
    7ec4:	68d9      	ldr	r1, [r3, #12]
    7ec6:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7eca:	4613      	mov	r3, r2
    7ecc:	009b      	lsls	r3, r3, #2
    7ece:	4413      	add	r3, r2
    7ed0:	009b      	lsls	r3, r3, #2
    7ed2:	440b      	add	r3, r1
    7ed4:	7c1b      	ldrb	r3, [r3, #16]
    7ed6:	2b00      	cmp	r3, #0
    7ed8:	f000 80b1 	beq.w	803e <Port_Ipw_RefreshPortDirection+0x1b2>
            {
                /* Point to the Port Pin MSCR register address*/
                PinPad = pConfigPtr->pUsedPadConfig[u16PinIndex].Pin;
    7edc:	9b01      	ldr	r3, [sp, #4]
    7ede:	68d9      	ldr	r1, [r3, #12]
    7ee0:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7ee4:	4613      	mov	r3, r2
    7ee6:	009b      	lsls	r3, r3, #2
    7ee8:	4413      	add	r3, r2
    7eea:	009b      	lsls	r3, r3, #2
    7eec:	440b      	add	r3, r1
    7eee:	881b      	ldrh	r3, [r3, #0]
    7ef0:	f8ad 300a 	strh.w	r3, [sp, #10]

                /* Configures Port Pin as Output */
                if (PORT_PIN_OUT == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir)
    7ef4:	9b01      	ldr	r3, [sp, #4]
    7ef6:	68d9      	ldr	r1, [r3, #12]
    7ef8:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7efc:	4613      	mov	r3, r2
    7efe:	009b      	lsls	r3, r3, #2
    7f00:	4413      	add	r3, r2
    7f02:	009b      	lsls	r3, r3, #2
    7f04:	440b      	add	r3, r1
    7f06:	68db      	ldr	r3, [r3, #12]
    7f08:	2b02      	cmp	r3, #2
    7f0a:	d11d      	bne.n	7f48 <Port_Ipw_RefreshPortDirection+0xbc>
                {
                    /* Configure the pin direction as output in the PDDR register of GPIO IP */
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19();
    7f0c:	f00e fa0a 	bl	16324 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PDDR |= ((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    7f10:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7f14:	095b      	lsrs	r3, r3, #5
    7f16:	b29b      	uxth	r3, r3
    7f18:	461a      	mov	r2, r3
    7f1a:	4b51      	ldr	r3, [pc, #324]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    7f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7f20:	6959      	ldr	r1, [r3, #20]
    7f22:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7f26:	f003 031f 	and.w	r3, r3, #31
    7f2a:	2201      	movs	r2, #1
    7f2c:	409a      	lsls	r2, r3
    7f2e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7f32:	095b      	lsrs	r3, r3, #5
    7f34:	b29b      	uxth	r3, r3
    7f36:	4618      	mov	r0, r3
    7f38:	4b49      	ldr	r3, [pc, #292]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    7f3a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7f3e:	430a      	orrs	r2, r1
    7f40:	615a      	str	r2, [r3, #20]
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19();
    7f42:	f00e fa1b 	bl	1637c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>
    7f46:	e07a      	b.n	803e <Port_Ipw_RefreshPortDirection+0x1b2>
                }
                /* Configures Port Pin as Input or High-Z*/
                else if ((PORT_PIN_IN == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir) || (PORT_PIN_HIGH_Z == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir))
    7f48:	9b01      	ldr	r3, [sp, #4]
    7f4a:	68d9      	ldr	r1, [r3, #12]
    7f4c:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7f50:	4613      	mov	r3, r2
    7f52:	009b      	lsls	r3, r3, #2
    7f54:	4413      	add	r3, r2
    7f56:	009b      	lsls	r3, r3, #2
    7f58:	440b      	add	r3, r1
    7f5a:	68db      	ldr	r3, [r3, #12]
    7f5c:	2b01      	cmp	r3, #1
    7f5e:	d00b      	beq.n	7f78 <Port_Ipw_RefreshPortDirection+0xec>
    7f60:	9b01      	ldr	r3, [sp, #4]
    7f62:	68d9      	ldr	r1, [r3, #12]
    7f64:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7f68:	4613      	mov	r3, r2
    7f6a:	009b      	lsls	r3, r3, #2
    7f6c:	4413      	add	r3, r2
    7f6e:	009b      	lsls	r3, r3, #2
    7f70:	440b      	add	r3, r1
    7f72:	68db      	ldr	r3, [r3, #12]
    7f74:	2b03      	cmp	r3, #3
    7f76:	d162      	bne.n	803e <Port_Ipw_RefreshPortDirection+0x1b2>
                {
                    /* Configure the pin direction as input in the PDDR register of GPIO IP */
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19();
    7f78:	f00e f9d4 	bl	16324 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PDDR &= ~((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    7f7c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7f80:	095b      	lsrs	r3, r3, #5
    7f82:	b29b      	uxth	r3, r3
    7f84:	461a      	mov	r2, r3
    7f86:	4b36      	ldr	r3, [pc, #216]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    7f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7f8c:	6959      	ldr	r1, [r3, #20]
    7f8e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7f92:	f003 031f 	and.w	r3, r3, #31
    7f96:	2201      	movs	r2, #1
    7f98:	fa02 f303 	lsl.w	r3, r2, r3
    7f9c:	43da      	mvns	r2, r3
    7f9e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7fa2:	095b      	lsrs	r3, r3, #5
    7fa4:	b29b      	uxth	r3, r3
    7fa6:	4618      	mov	r0, r3
    7fa8:	4b2d      	ldr	r3, [pc, #180]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    7faa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7fae:	400a      	ands	r2, r1
    7fb0:	615a      	str	r2, [r3, #20]
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19();
    7fb2:	f00e f9e3 	bl	1637c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20();
    7fb6:	f00e fa07 	bl	163c8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PIDR &= ~((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    7fba:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7fbe:	095b      	lsrs	r3, r3, #5
    7fc0:	b29b      	uxth	r3, r3
    7fc2:	461a      	mov	r2, r3
    7fc4:	4b26      	ldr	r3, [pc, #152]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    7fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7fca:	6999      	ldr	r1, [r3, #24]
    7fcc:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7fd0:	f003 031f 	and.w	r3, r3, #31
    7fd4:	2201      	movs	r2, #1
    7fd6:	fa02 f303 	lsl.w	r3, r2, r3
    7fda:	43da      	mvns	r2, r3
    7fdc:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7fe0:	095b      	lsrs	r3, r3, #5
    7fe2:	b29b      	uxth	r3, r3
    7fe4:	4618      	mov	r0, r3
    7fe6:	4b1e      	ldr	r3, [pc, #120]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    7fe8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    7fec:	400a      	ands	r2, r1
    7fee:	619a      	str	r2, [r3, #24]

                    /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
                    if (PORT_PIN_HIGH_Z == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir)
    7ff0:	9b01      	ldr	r3, [sp, #4]
    7ff2:	68d9      	ldr	r1, [r3, #12]
    7ff4:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7ff8:	4613      	mov	r3, r2
    7ffa:	009b      	lsls	r3, r3, #2
    7ffc:	4413      	add	r3, r2
    7ffe:	009b      	lsls	r3, r3, #2
    8000:	440b      	add	r3, r1
    8002:	68db      	ldr	r3, [r3, #12]
    8004:	2b03      	cmp	r3, #3
    8006:	d118      	bne.n	803a <Port_Ipw_RefreshPortDirection+0x1ae>
                    {
                        (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PIDR |= ((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    8008:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    800c:	095b      	lsrs	r3, r3, #5
    800e:	b29b      	uxth	r3, r3
    8010:	461a      	mov	r2, r3
    8012:	4b13      	ldr	r3, [pc, #76]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    8014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8018:	6999      	ldr	r1, [r3, #24]
    801a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    801e:	f003 031f 	and.w	r3, r3, #31
    8022:	2201      	movs	r2, #1
    8024:	409a      	lsls	r2, r3
    8026:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    802a:	095b      	lsrs	r3, r3, #5
    802c:	b29b      	uxth	r3, r3
    802e:	4618      	mov	r0, r3
    8030:	4b0b      	ldr	r3, [pc, #44]	; (8060 <Port_Ipw_RefreshPortDirection+0x1d4>)
    8032:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    8036:	430a      	orrs	r2, r1
    8038:	619a      	str	r2, [r3, #24]
                    }
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20();
    803a:	f00e f9f1 	bl	16420 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20>
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumPins; u16PinIndex++)
    803e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    8042:	3301      	adds	r3, #1
    8044:	f8ad 300e 	strh.w	r3, [sp, #14]
    8048:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    804c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8050:	429a      	cmp	r2, r3
    8052:	f4ff af26 	bcc.w	7ea2 <Port_Ipw_RefreshPortDirection+0x16>
                    /* Do nothing. Else branch present in order to avoid MISRA's violations */
                }
            }
        }
    }
}
    8056:	bf00      	nop
    8058:	bf00      	nop
    805a:	b005      	add	sp, #20
    805c:	f85d fb04 	ldr.w	pc, [sp], #4
    8060:	00019b34 	.word	0x00019b34

00008064 <Dio_ValidateChannelLevel>:
 */
static inline Std_ReturnType Dio_ValidateChannelLevel
(
    Dio_LevelType Level
)
{
    8064:	b500      	push	{lr}
    8066:	b085      	sub	sp, #20
    8068:	4603      	mov	r3, r0
    806a:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType Valid = (Std_ReturnType)E_NOT_OK;
    806e:	2301      	movs	r3, #1
    8070:	f88d 300f 	strb.w	r3, [sp, #15]

    if (((Dio_LevelType)STD_HIGH == Level) || ((Dio_LevelType)STD_LOW == Level))
    8074:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8078:	2b01      	cmp	r3, #1
    807a:	d003      	beq.n	8084 <Dio_ValidateChannelLevel+0x20>
    807c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8080:	2b00      	cmp	r3, #0
    8082:	d103      	bne.n	808c <Dio_ValidateChannelLevel+0x28>
    {
        Valid = (Std_ReturnType)E_OK;
    8084:	2300      	movs	r3, #0
    8086:	f88d 300f 	strb.w	r3, [sp, #15]
    808a:	e005      	b.n	8098 <Dio_ValidateChannelLevel+0x34>
    }
    else
    {
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, DIO_WRITECHANNEL_ID, DIO_E_PARAM_LEVEL);
    808c:	2321      	movs	r3, #33	; 0x21
    808e:	2201      	movs	r2, #1
    8090:	2100      	movs	r1, #0
    8092:	2078      	movs	r0, #120	; 0x78
    8094:	f010 fcaa 	bl	189ec <Det_ReportError>
    }

    return Valid;
    8098:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    809c:	4618      	mov	r0, r3
    809e:	b005      	add	sp, #20
    80a0:	f85d fb04 	ldr.w	pc, [sp], #4

000080a4 <Dio_ValidateChannelForWrite>:
static inline Std_ReturnType Dio_ValidateChannelForWrite
(
    Dio_ChannelType ChannelId,
    uint8 u8ServiceId
)
{
    80a4:	b500      	push	{lr}
    80a6:	b085      	sub	sp, #20
    80a8:	4603      	mov	r3, r0
    80aa:	460a      	mov	r2, r1
    80ac:	f8ad 3006 	strh.w	r3, [sp, #6]
    80b0:	4613      	mov	r3, r2
    80b2:	f88d 3005 	strb.w	r3, [sp, #5]
    Std_ReturnType Valid = (Std_ReturnType)E_NOT_OK;
    80b6:	2301      	movs	r3, #1
    80b8:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 CoreId = (uint8)Dio_GetCoreID();
    80bc:	2300      	movs	r3, #0
    80be:	f88d 300e 	strb.w	r3, [sp, #14]
    Dio_ChannelType maxChannelId = (Dio_ChannelType)DIO_NUM_CHANNELS_U16;
    80c2:	2390      	movs	r3, #144	; 0x90
    80c4:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (SIUL2_DIO_IP_MAX_MSCR_REGISTERS <= ChannelId)
    {
        maxChannelId = (Dio_ChannelType)(SIUL2_DIO_IP_MAX_MSCR_REGISTERS + SIUL2_DIO_IP_MAX_SIUL2_AE_CHANNELS);
    }
#endif /* SIUL2_DIO_IP_HAS_SIUL2_AE_INSTANCE */
    if ((((Dio_ChannelType)(ChannelId) <= (Dio_ChannelType)maxChannelId)) &&
    80c8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    80cc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    80d0:	429a      	cmp	r2, r3
    80d2:	d831      	bhi.n	8138 <Dio_ValidateChannelForWrite+0x94>
        ((Dio_PortLevelType)0 != (Dio_aAvailablePinsForWrite[(DIO_IPW_PORTID_EXTRACT(ChannelId))] &
    80d4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    80d8:	095b      	lsrs	r3, r3, #5
    80da:	b29b      	uxth	r3, r3
    80dc:	461a      	mov	r2, r3
    80de:	4b1d      	ldr	r3, [pc, #116]	; (8154 <Dio_ValidateChannelForWrite+0xb0>)
    80e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                                                    (DIO_IPW_CHECK_CHANNEL_VALIDITY((uint16)ChannelId))
    80e4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    80e8:	f003 031f 	and.w	r3, r3, #31
        ((Dio_PortLevelType)0 != (Dio_aAvailablePinsForWrite[(DIO_IPW_PORTID_EXTRACT(ChannelId))] &
    80ec:	fa22 f303 	lsr.w	r3, r2, r3
    80f0:	f003 0301 	and.w	r3, r3, #1
    if ((((Dio_ChannelType)(ChannelId) <= (Dio_ChannelType)maxChannelId)) &&
    80f4:	2b00      	cmp	r3, #0
    80f6:	d01f      	beq.n	8138 <Dio_ValidateChannelForWrite+0x94>
        else
        {
            u32ChannelToPartitionMap = Dio_ConfigPC.pau32Dio_ChannelToPartitionMap[ChannelId];
        }
#else
        u32ChannelToPartitionMap = Dio_ConfigPC.pau32Dio_ChannelToPartitionMap[ChannelId];
    80f8:	4b17      	ldr	r3, [pc, #92]	; (8158 <Dio_ValidateChannelForWrite+0xb4>)
    80fa:	689a      	ldr	r2, [r3, #8]
    80fc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8100:	009b      	lsls	r3, r3, #2
    8102:	4413      	add	r3, r2
    8104:	681b      	ldr	r3, [r3, #0]
    8106:	9302      	str	r3, [sp, #8]
#endif /* SIUL2_DIO_IP_HAS_SIUL2_AE_INSTANCE */
        if ((uint32)1 == ((u32ChannelToPartitionMap & ((uint32)1 << CoreId)) >> CoreId))
    8108:	f89d 300e 	ldrb.w	r3, [sp, #14]
    810c:	2201      	movs	r2, #1
    810e:	409a      	lsls	r2, r3
    8110:	9b02      	ldr	r3, [sp, #8]
    8112:	401a      	ands	r2, r3
    8114:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8118:	fa22 f303 	lsr.w	r3, r2, r3
    811c:	2b01      	cmp	r3, #1
    811e:	d103      	bne.n	8128 <Dio_ValidateChannelForWrite+0x84>
        {
            Valid = (Std_ReturnType)E_OK;
    8120:	2300      	movs	r3, #0
    8122:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((uint32)1 == ((u32ChannelToPartitionMap & ((uint32)1 << CoreId)) >> CoreId))
    8126:	e00e      	b.n	8146 <Dio_ValidateChannelForWrite+0xa2>
        }
        else
        {
            (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_CONFIG);
    8128:	f89d 2005 	ldrb.w	r2, [sp, #5]
    812c:	23f0      	movs	r3, #240	; 0xf0
    812e:	2100      	movs	r1, #0
    8130:	2078      	movs	r0, #120	; 0x78
    8132:	f010 fc5b 	bl	189ec <Det_ReportError>
        if ((uint32)1 == ((u32ChannelToPartitionMap & ((uint32)1 << CoreId)) >> CoreId))
    8136:	e006      	b.n	8146 <Dio_ValidateChannelForWrite+0xa2>
        }
    }
    else
    {
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_INVALID_CHANNEL_ID);
    8138:	f89d 2005 	ldrb.w	r2, [sp, #5]
    813c:	230a      	movs	r3, #10
    813e:	2100      	movs	r1, #0
    8140:	2078      	movs	r0, #120	; 0x78
    8142:	f010 fc53 	bl	189ec <Det_ReportError>
    }

    return Valid;
    8146:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    814a:	4618      	mov	r0, r3
    814c:	b005      	add	sp, #20
    814e:	f85d fb04 	ldr.w	pc, [sp], #4
    8152:	bf00      	nop
    8154:	0001a3b0 	.word	0x0001a3b0
    8158:	0001a3d8 	.word	0x0001a3d8

0000815c <Dio_ValidateChannelForRead>:
static inline Std_ReturnType Dio_ValidateChannelForRead
(
    Dio_ChannelType ChannelId,
    uint8 u8ServiceId
)
{
    815c:	b500      	push	{lr}
    815e:	b085      	sub	sp, #20
    8160:	4603      	mov	r3, r0
    8162:	460a      	mov	r2, r1
    8164:	f8ad 3006 	strh.w	r3, [sp, #6]
    8168:	4613      	mov	r3, r2
    816a:	f88d 3005 	strb.w	r3, [sp, #5]
    Std_ReturnType Valid  = (Std_ReturnType)E_NOT_OK;
    816e:	2301      	movs	r3, #1
    8170:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 CoreId = (uint8)Dio_GetCoreID();
    8174:	2300      	movs	r3, #0
    8176:	f88d 300e 	strb.w	r3, [sp, #14]
    Dio_ChannelType maxChannelId = (Dio_ChannelType)DIO_NUM_CHANNELS_U16;
    817a:	2390      	movs	r3, #144	; 0x90
    817c:	f8ad 300c 	strh.w	r3, [sp, #12]
        maxChannelId = (Dio_ChannelType)(SIUL2_DIO_IP_MAX_MSCR_REGISTERS + SIUL2_DIO_IP_MAX_SIUL2_AE_CHANNELS);
    }
#endif /* SIUL2_DIO_IP_HAS_SIUL2_AE_INSTANCE */

    /* Check if that channel ID is available for read */
    if ((((Dio_ChannelType)(ChannelId) <= (Dio_ChannelType)maxChannelId)) &&
    8180:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    8184:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8188:	429a      	cmp	r2, r3
    818a:	d831      	bhi.n	81f0 <Dio_ValidateChannelForRead+0x94>
        ((Dio_PortLevelType)0 != (Dio_aAvailablePinsForRead[(DIO_IPW_PORTID_EXTRACT(ChannelId))] &
    818c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8190:	095b      	lsrs	r3, r3, #5
    8192:	b29b      	uxth	r3, r3
    8194:	461a      	mov	r2, r3
    8196:	4b1d      	ldr	r3, [pc, #116]	; (820c <Dio_ValidateChannelForRead+0xb0>)
    8198:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                                  (DIO_IPW_CHECK_CHANNEL_VALIDITY((uint16)ChannelId))
    819c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    81a0:	f003 031f 	and.w	r3, r3, #31
        ((Dio_PortLevelType)0 != (Dio_aAvailablePinsForRead[(DIO_IPW_PORTID_EXTRACT(ChannelId))] &
    81a4:	fa22 f303 	lsr.w	r3, r2, r3
    81a8:	f003 0301 	and.w	r3, r3, #1
    if ((((Dio_ChannelType)(ChannelId) <= (Dio_ChannelType)maxChannelId)) &&
    81ac:	2b00      	cmp	r3, #0
    81ae:	d01f      	beq.n	81f0 <Dio_ValidateChannelForRead+0x94>
        else
        {
            u32ChannelToPartitionMap = Dio_ConfigPC.pau32Dio_ChannelToPartitionMap[ChannelId];
        }
#else
        u32ChannelToPartitionMap = Dio_ConfigPC.pau32Dio_ChannelToPartitionMap[ChannelId];
    81b0:	4b17      	ldr	r3, [pc, #92]	; (8210 <Dio_ValidateChannelForRead+0xb4>)
    81b2:	689a      	ldr	r2, [r3, #8]
    81b4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    81b8:	009b      	lsls	r3, r3, #2
    81ba:	4413      	add	r3, r2
    81bc:	681b      	ldr	r3, [r3, #0]
    81be:	9302      	str	r3, [sp, #8]
#endif /* SIUL2_DIO_IP_HAS_SIUL2_AE_INSTANCE */
        /* Check if port was assigned to the current coreID */
        if ((uint32)1 == ((u32ChannelToPartitionMap & ((uint32)1 << CoreId)) >> CoreId))
    81c0:	f89d 300e 	ldrb.w	r3, [sp, #14]
    81c4:	2201      	movs	r2, #1
    81c6:	409a      	lsls	r2, r3
    81c8:	9b02      	ldr	r3, [sp, #8]
    81ca:	401a      	ands	r2, r3
    81cc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    81d0:	fa22 f303 	lsr.w	r3, r2, r3
    81d4:	2b01      	cmp	r3, #1
    81d6:	d103      	bne.n	81e0 <Dio_ValidateChannelForRead+0x84>
        {
            Valid = (Std_ReturnType)E_OK;
    81d8:	2300      	movs	r3, #0
    81da:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((uint32)1 == ((u32ChannelToPartitionMap & ((uint32)1 << CoreId)) >> CoreId))
    81de:	e00e      	b.n	81fe <Dio_ValidateChannelForRead+0xa2>
        }
        else
        {
            /* Raise Det error when invalid serviceID */
            (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_CONFIG);
    81e0:	f89d 2005 	ldrb.w	r2, [sp, #5]
    81e4:	23f0      	movs	r3, #240	; 0xf0
    81e6:	2100      	movs	r1, #0
    81e8:	2078      	movs	r0, #120	; 0x78
    81ea:	f010 fbff 	bl	189ec <Det_ReportError>
        if ((uint32)1 == ((u32ChannelToPartitionMap & ((uint32)1 << CoreId)) >> CoreId))
    81ee:	e006      	b.n	81fe <Dio_ValidateChannelForRead+0xa2>
        }
    }
    else
    {
        /* Raise Det error when invalid channel ID */
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_INVALID_CHANNEL_ID);
    81f0:	f89d 2005 	ldrb.w	r2, [sp, #5]
    81f4:	230a      	movs	r3, #10
    81f6:	2100      	movs	r1, #0
    81f8:	2078      	movs	r0, #120	; 0x78
    81fa:	f010 fbf7 	bl	189ec <Det_ReportError>
    }

    return Valid;
    81fe:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8202:	4618      	mov	r0, r3
    8204:	b005      	add	sp, #20
    8206:	f85d fb04 	ldr.w	pc, [sp], #4
    820a:	bf00      	nop
    820c:	0001a3c4 	.word	0x0001a3c4
    8210:	0001a3d8 	.word	0x0001a3d8

00008214 <Dio_ValidatePortForWrite>:
static inline Std_ReturnType Dio_ValidatePortForWrite
(
    Dio_PortType PortId,
    uint8 u8ServiceId
)
{
    8214:	b500      	push	{lr}
    8216:	b085      	sub	sp, #20
    8218:	4603      	mov	r3, r0
    821a:	460a      	mov	r2, r1
    821c:	f88d 3007 	strb.w	r3, [sp, #7]
    8220:	4613      	mov	r3, r2
    8222:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType Valid  = (Std_ReturnType)E_NOT_OK;
    8226:	2301      	movs	r3, #1
    8228:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 CoreId = (uint8)Dio_GetCoreID();
    822c:	2300      	movs	r3, #0
    822e:	f88d 300e 	strb.w	r3, [sp, #14]

    if (((uint8)(PortId) < DIO_NUM_PORTS_U16) &&
    8232:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8236:	2b04      	cmp	r3, #4
    8238:	d825      	bhi.n	8286 <Dio_ValidatePortForWrite+0x72>
        (Dio_aAvailablePinsForWrite[(uint8)(PortId)] != DIO_NO_AVAILABLE_CHANNELS_U16)
    823a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    823e:	4a18      	ldr	r2, [pc, #96]	; (82a0 <Dio_ValidatePortForWrite+0x8c>)
    8240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    if (((uint8)(PortId) < DIO_NUM_PORTS_U16) &&
    8244:	2b00      	cmp	r3, #0
    8246:	d01e      	beq.n	8286 <Dio_ValidatePortForWrite+0x72>
       )
    {
        if ((uint32)1 == ((Dio_ConfigPC.pau32Dio_PortToPartitionMap[PortId] & ((uint32)1 << CoreId)) >> CoreId))
    8248:	4b16      	ldr	r3, [pc, #88]	; (82a4 <Dio_ValidatePortForWrite+0x90>)
    824a:	68da      	ldr	r2, [r3, #12]
    824c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8250:	009b      	lsls	r3, r3, #2
    8252:	4413      	add	r3, r2
    8254:	681a      	ldr	r2, [r3, #0]
    8256:	f89d 300e 	ldrb.w	r3, [sp, #14]
    825a:	2101      	movs	r1, #1
    825c:	fa01 f303 	lsl.w	r3, r1, r3
    8260:	401a      	ands	r2, r3
    8262:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8266:	fa22 f303 	lsr.w	r3, r2, r3
    826a:	2b01      	cmp	r3, #1
    826c:	d103      	bne.n	8276 <Dio_ValidatePortForWrite+0x62>
        {
            Valid = ( Std_ReturnType)E_OK;
    826e:	2300      	movs	r3, #0
    8270:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((uint32)1 == ((Dio_ConfigPC.pau32Dio_PortToPartitionMap[PortId] & ((uint32)1 << CoreId)) >> CoreId))
    8274:	e00e      	b.n	8294 <Dio_ValidatePortForWrite+0x80>
        }
        else
        {
            (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_CONFIG);
    8276:	f89d 2006 	ldrb.w	r2, [sp, #6]
    827a:	23f0      	movs	r3, #240	; 0xf0
    827c:	2100      	movs	r1, #0
    827e:	2078      	movs	r0, #120	; 0x78
    8280:	f010 fbb4 	bl	189ec <Det_ReportError>
        if ((uint32)1 == ((Dio_ConfigPC.pau32Dio_PortToPartitionMap[PortId] & ((uint32)1 << CoreId)) >> CoreId))
    8284:	e006      	b.n	8294 <Dio_ValidatePortForWrite+0x80>
        }
    }
    else
    {
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_INVALID_PORT_ID);
    8286:	f89d 2006 	ldrb.w	r2, [sp, #6]
    828a:	2314      	movs	r3, #20
    828c:	2100      	movs	r1, #0
    828e:	2078      	movs	r0, #120	; 0x78
    8290:	f010 fbac 	bl	189ec <Det_ReportError>
    }

    return Valid;
    8294:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8298:	4618      	mov	r0, r3
    829a:	b005      	add	sp, #20
    829c:	f85d fb04 	ldr.w	pc, [sp], #4
    82a0:	0001a3b0 	.word	0x0001a3b0
    82a4:	0001a3d8 	.word	0x0001a3d8

000082a8 <Dio_ValidatePortForRead>:
static inline Std_ReturnType Dio_ValidatePortForRead
(
    Dio_PortType PortId,
    uint8 u8ServiceId
)
{
    82a8:	b500      	push	{lr}
    82aa:	b085      	sub	sp, #20
    82ac:	4603      	mov	r3, r0
    82ae:	460a      	mov	r2, r1
    82b0:	f88d 3007 	strb.w	r3, [sp, #7]
    82b4:	4613      	mov	r3, r2
    82b6:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType Valid  = (Std_ReturnType)E_NOT_OK;
    82ba:	2301      	movs	r3, #1
    82bc:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 CoreId = (uint8)Dio_GetCoreID();
    82c0:	2300      	movs	r3, #0
    82c2:	f88d 300e 	strb.w	r3, [sp, #14]

    /* Check input parameters are available for read */
    if (((uint8)(PortId) < DIO_NUM_PORTS_U16) &&
    82c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    82ca:	2b04      	cmp	r3, #4
    82cc:	d825      	bhi.n	831a <Dio_ValidatePortForRead+0x72>
        (Dio_aAvailablePinsForRead[(uint8)(PortId)] != DIO_NO_AVAILABLE_CHANNELS_U16)
    82ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
    82d2:	4a18      	ldr	r2, [pc, #96]	; (8334 <Dio_ValidatePortForRead+0x8c>)
    82d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    if (((uint8)(PortId) < DIO_NUM_PORTS_U16) &&
    82d8:	2b00      	cmp	r3, #0
    82da:	d01e      	beq.n	831a <Dio_ValidatePortForRead+0x72>
       )
    {
        /* Check if Port was assigned to the current coreID */
        if ((uint32)1 == ((Dio_ConfigPC.pau32Dio_PortToPartitionMap[PortId] & ((uint32)1 << CoreId)) >> CoreId))
    82dc:	4b16      	ldr	r3, [pc, #88]	; (8338 <Dio_ValidatePortForRead+0x90>)
    82de:	68da      	ldr	r2, [r3, #12]
    82e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    82e4:	009b      	lsls	r3, r3, #2
    82e6:	4413      	add	r3, r2
    82e8:	681a      	ldr	r2, [r3, #0]
    82ea:	f89d 300e 	ldrb.w	r3, [sp, #14]
    82ee:	2101      	movs	r1, #1
    82f0:	fa01 f303 	lsl.w	r3, r1, r3
    82f4:	401a      	ands	r2, r3
    82f6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    82fa:	fa22 f303 	lsr.w	r3, r2, r3
    82fe:	2b01      	cmp	r3, #1
    8300:	d103      	bne.n	830a <Dio_ValidatePortForRead+0x62>
        {
            Valid = ( Std_ReturnType)E_OK;
    8302:	2300      	movs	r3, #0
    8304:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((uint32)1 == ((Dio_ConfigPC.pau32Dio_PortToPartitionMap[PortId] & ((uint32)1 << CoreId)) >> CoreId))
    8308:	e00e      	b.n	8328 <Dio_ValidatePortForRead+0x80>
        }
        else
        {
            /* Raise Det error when invalid serviceID */
            (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_CONFIG);
    830a:	f89d 2006 	ldrb.w	r2, [sp, #6]
    830e:	23f0      	movs	r3, #240	; 0xf0
    8310:	2100      	movs	r1, #0
    8312:	2078      	movs	r0, #120	; 0x78
    8314:	f010 fb6a 	bl	189ec <Det_ReportError>
        if ((uint32)1 == ((Dio_ConfigPC.pau32Dio_PortToPartitionMap[PortId] & ((uint32)1 << CoreId)) >> CoreId))
    8318:	e006      	b.n	8328 <Dio_ValidatePortForRead+0x80>
        }
    }
    else
    {
        /* Raise Det error when invalid port ID */
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_INVALID_PORT_ID);
    831a:	f89d 2006 	ldrb.w	r2, [sp, #6]
    831e:	2314      	movs	r3, #20
    8320:	2100      	movs	r1, #0
    8322:	2078      	movs	r0, #120	; 0x78
    8324:	f010 fb62 	bl	189ec <Det_ReportError>
    }

    return Valid;
    8328:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    832c:	4618      	mov	r0, r3
    832e:	b005      	add	sp, #20
    8330:	f85d fb04 	ldr.w	pc, [sp], #4
    8334:	0001a3c4 	.word	0x0001a3c4
    8338:	0001a3d8 	.word	0x0001a3d8

0000833c <Dio_ValidateChannelGroupForWrite>:
static inline Std_ReturnType Dio_ValidateChannelGroupForWrite
(
    const Dio_ChannelGroupType * pChannelGroup,
    uint8                u8ServiceId
)
{
    833c:	b500      	push	{lr}
    833e:	b085      	sub	sp, #20
    8340:	9001      	str	r0, [sp, #4]
    8342:	460b      	mov	r3, r1
    8344:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType Valid = (Std_ReturnType)E_NOT_OK;
    8348:	2301      	movs	r3, #1
    834a:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 u8ChannelGroup = pChannelGroup->port;
    834e:	9b01      	ldr	r3, [sp, #4]
    8350:	781b      	ldrb	r3, [r3, #0]
    8352:	f88d 300e 	strb.w	r3, [sp, #14]

    /* Compiler_Warning: Pointer to channel group is converted to unsigned long in order for it to
                          be compared with the boundaries of the channel group list. */
    if ((((pointerSizeType)(pChannelGroup)) >= ((pointerSizeType)Dio_ConfigPC.pChannelGroupList))                                  &&  \
    8356:	4b19      	ldr	r3, [pc, #100]	; (83bc <Dio_ValidateChannelGroupForWrite+0x80>)
    8358:	685b      	ldr	r3, [r3, #4]
    835a:	461a      	mov	r2, r3
    835c:	9b01      	ldr	r3, [sp, #4]
    835e:	429a      	cmp	r2, r3
    8360:	d81f      	bhi.n	83a2 <Dio_ValidateChannelGroupForWrite+0x66>
        (((pointerSizeType)(pChannelGroup)) <= (pointerSizeType)(&Dio_ConfigPC.pChannelGroupList[Dio_ConfigPC.u8NumChannelGroups - 1U])) &&  \
    8362:	4b16      	ldr	r3, [pc, #88]	; (83bc <Dio_ValidateChannelGroupForWrite+0x80>)
    8364:	685a      	ldr	r2, [r3, #4]
    8366:	4b15      	ldr	r3, [pc, #84]	; (83bc <Dio_ValidateChannelGroupForWrite+0x80>)
    8368:	781b      	ldrb	r3, [r3, #0]
    836a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    836e:	3b01      	subs	r3, #1
    8370:	00db      	lsls	r3, r3, #3
    8372:	4413      	add	r3, r2
    8374:	461a      	mov	r2, r3
    8376:	9b01      	ldr	r3, [sp, #4]
    if ((((pointerSizeType)(pChannelGroup)) >= ((pointerSizeType)Dio_ConfigPC.pChannelGroupList))                                  &&  \
    8378:	429a      	cmp	r2, r3
    837a:	d312      	bcc.n	83a2 <Dio_ValidateChannelGroupForWrite+0x66>
        (((pointerSizeType)(pChannelGroup)) <= (pointerSizeType)(&Dio_ConfigPC.pChannelGroupList[Dio_ConfigPC.u8NumChannelGroups - 1U])) &&  \
    837c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8380:	2b04      	cmp	r3, #4
    8382:	d80e      	bhi.n	83a2 <Dio_ValidateChannelGroupForWrite+0x66>
        (u8ChannelGroup < DIO_NUM_PORTS_U16)                                                       &&  \
        (Dio_aAvailablePinsForWrite[u8ChannelGroup] != DIO_NO_AVAILABLE_CHANNELS_U16)              &&  \
    8384:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8388:	4a0d      	ldr	r2, [pc, #52]	; (83c0 <Dio_ValidateChannelGroupForWrite+0x84>)
    838a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        (u8ChannelGroup < DIO_NUM_PORTS_U16)                                                       &&  \
    838e:	2b00      	cmp	r3, #0
    8390:	d007      	beq.n	83a2 <Dio_ValidateChannelGroupForWrite+0x66>
        ((uint8)(pChannelGroup->u8offset) <= DIO_MAX_VALID_OFFSET_U8)
    8392:	9b01      	ldr	r3, [sp, #4]
    8394:	785b      	ldrb	r3, [r3, #1]
        (Dio_aAvailablePinsForWrite[u8ChannelGroup] != DIO_NO_AVAILABLE_CHANNELS_U16)              &&  \
    8396:	2b1f      	cmp	r3, #31
    8398:	d803      	bhi.n	83a2 <Dio_ValidateChannelGroupForWrite+0x66>
       )
    {
        Valid = (Std_ReturnType)E_OK;
    839a:	2300      	movs	r3, #0
    839c:	f88d 300f 	strb.w	r3, [sp, #15]
    83a0:	e006      	b.n	83b0 <Dio_ValidateChannelGroupForWrite+0x74>
    }
    else
    {
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_INVALID_GROUP_ID);
    83a2:	f89d 2003 	ldrb.w	r2, [sp, #3]
    83a6:	231f      	movs	r3, #31
    83a8:	2100      	movs	r1, #0
    83aa:	2078      	movs	r0, #120	; 0x78
    83ac:	f010 fb1e 	bl	189ec <Det_ReportError>
    }

    return Valid;
    83b0:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    83b4:	4618      	mov	r0, r3
    83b6:	b005      	add	sp, #20
    83b8:	f85d fb04 	ldr.w	pc, [sp], #4
    83bc:	0001a3d8 	.word	0x0001a3d8
    83c0:	0001a3b0 	.word	0x0001a3b0

000083c4 <Dio_ValidateChannelGroupForRead>:
static inline Std_ReturnType Dio_ValidateChannelGroupForRead
(
    const Dio_ChannelGroupType * pChannelGroup,
    uint8                 u8ServiceId
)
{
    83c4:	b500      	push	{lr}
    83c6:	b085      	sub	sp, #20
    83c8:	9001      	str	r0, [sp, #4]
    83ca:	460b      	mov	r3, r1
    83cc:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType Valid = (Std_ReturnType)E_NOT_OK;
    83d0:	2301      	movs	r3, #1
    83d2:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 u8ChannelGroup = pChannelGroup->port;
    83d6:	9b01      	ldr	r3, [sp, #4]
    83d8:	781b      	ldrb	r3, [r3, #0]
    83da:	f88d 300e 	strb.w	r3, [sp, #14]

    /* Compiler_Warning: Pointer to channel group is converted to unsigned long in order for it to
                          be compared with the boundaries of the channel group list. */
    if ((((pointerSizeType)(pChannelGroup)) >= ((pointerSizeType)Dio_ConfigPC.pChannelGroupList))                                  &&  \
    83de:	4b19      	ldr	r3, [pc, #100]	; (8444 <Dio_ValidateChannelGroupForRead+0x80>)
    83e0:	685b      	ldr	r3, [r3, #4]
    83e2:	461a      	mov	r2, r3
    83e4:	9b01      	ldr	r3, [sp, #4]
    83e6:	429a      	cmp	r2, r3
    83e8:	d81f      	bhi.n	842a <Dio_ValidateChannelGroupForRead+0x66>
        (((pointerSizeType)(pChannelGroup)) <= (pointerSizeType)(&Dio_ConfigPC.pChannelGroupList[Dio_ConfigPC.u8NumChannelGroups - 1U])) &&  \
    83ea:	4b16      	ldr	r3, [pc, #88]	; (8444 <Dio_ValidateChannelGroupForRead+0x80>)
    83ec:	685a      	ldr	r2, [r3, #4]
    83ee:	4b15      	ldr	r3, [pc, #84]	; (8444 <Dio_ValidateChannelGroupForRead+0x80>)
    83f0:	781b      	ldrb	r3, [r3, #0]
    83f2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    83f6:	3b01      	subs	r3, #1
    83f8:	00db      	lsls	r3, r3, #3
    83fa:	4413      	add	r3, r2
    83fc:	461a      	mov	r2, r3
    83fe:	9b01      	ldr	r3, [sp, #4]
    if ((((pointerSizeType)(pChannelGroup)) >= ((pointerSizeType)Dio_ConfigPC.pChannelGroupList))                                  &&  \
    8400:	429a      	cmp	r2, r3
    8402:	d312      	bcc.n	842a <Dio_ValidateChannelGroupForRead+0x66>
        (((pointerSizeType)(pChannelGroup)) <= (pointerSizeType)(&Dio_ConfigPC.pChannelGroupList[Dio_ConfigPC.u8NumChannelGroups - 1U])) &&  \
    8404:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8408:	2b04      	cmp	r3, #4
    840a:	d80e      	bhi.n	842a <Dio_ValidateChannelGroupForRead+0x66>
        (u8ChannelGroup < DIO_NUM_PORTS_U16)                                                       &&  \
        (Dio_aAvailablePinsForRead[u8ChannelGroup] != DIO_NO_AVAILABLE_CHANNELS_U16)               &&  \
    840c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8410:	4a0d      	ldr	r2, [pc, #52]	; (8448 <Dio_ValidateChannelGroupForRead+0x84>)
    8412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        (u8ChannelGroup < DIO_NUM_PORTS_U16)                                                       &&  \
    8416:	2b00      	cmp	r3, #0
    8418:	d007      	beq.n	842a <Dio_ValidateChannelGroupForRead+0x66>
        ((uint8)(pChannelGroup->u8offset) <= DIO_MAX_VALID_OFFSET_U8)
    841a:	9b01      	ldr	r3, [sp, #4]
    841c:	785b      	ldrb	r3, [r3, #1]
        (Dio_aAvailablePinsForRead[u8ChannelGroup] != DIO_NO_AVAILABLE_CHANNELS_U16)               &&  \
    841e:	2b1f      	cmp	r3, #31
    8420:	d803      	bhi.n	842a <Dio_ValidateChannelGroupForRead+0x66>
       )
    {
        Valid = (Std_ReturnType)E_OK;
    8422:	2300      	movs	r3, #0
    8424:	f88d 300f 	strb.w	r3, [sp, #15]
    8428:	e006      	b.n	8438 <Dio_ValidateChannelGroupForRead+0x74>
    }
    else
    {
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, u8ServiceId, DIO_E_PARAM_INVALID_GROUP_ID);
    842a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    842e:	231f      	movs	r3, #31
    8430:	2100      	movs	r1, #0
    8432:	2078      	movs	r0, #120	; 0x78
    8434:	f010 fada 	bl	189ec <Det_ReportError>
    }

    return Valid;
    8438:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    843c:	4618      	mov	r0, r3
    843e:	b005      	add	sp, #20
    8440:	f85d fb04 	ldr.w	pc, [sp], #4
    8444:	0001a3d8 	.word	0x0001a3d8
    8448:	0001a3c4 	.word	0x0001a3c4

0000844c <Dio_GetVersionInfo>:
*/
void Dio_GetVersionInfo
(
    Std_VersionInfoType * VersionInfo
)
{
    844c:	b500      	push	{lr}
    844e:	b083      	sub	sp, #12
    8450:	9001      	str	r0, [sp, #4]
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    if (NULL_PTR == VersionInfo)
    8452:	9b01      	ldr	r3, [sp, #4]
    8454:	2b00      	cmp	r3, #0
    8456:	d106      	bne.n	8466 <Dio_GetVersionInfo+0x1a>
    {
        (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, DIO_GETVERSIONINFO_ID, DIO_E_PARAM_POINTER);
    8458:	2320      	movs	r3, #32
    845a:	2212      	movs	r2, #18
    845c:	2100      	movs	r1, #0
    845e:	2078      	movs	r0, #120	; 0x78
    8460:	f010 fac4 	bl	189ec <Det_ReportError>
        VersionInfo->moduleID         = (uint16)DIO_MODULE_ID;
        VersionInfo->sw_major_version = (uint8)DIO_SW_MAJOR_VERSION;
        VersionInfo->sw_minor_version = (uint8)DIO_SW_MINOR_VERSION;
        VersionInfo->sw_patch_version = (uint8)DIO_SW_PATCH_VERSION;
    }
}
    8464:	e00e      	b.n	8484 <Dio_GetVersionInfo+0x38>
        VersionInfo->vendorID         = (uint16)DIO_VENDOR_ID;
    8466:	9b01      	ldr	r3, [sp, #4]
    8468:	222b      	movs	r2, #43	; 0x2b
    846a:	801a      	strh	r2, [r3, #0]
        VersionInfo->moduleID         = (uint16)DIO_MODULE_ID;
    846c:	9b01      	ldr	r3, [sp, #4]
    846e:	2278      	movs	r2, #120	; 0x78
    8470:	805a      	strh	r2, [r3, #2]
        VersionInfo->sw_major_version = (uint8)DIO_SW_MAJOR_VERSION;
    8472:	9b01      	ldr	r3, [sp, #4]
    8474:	2202      	movs	r2, #2
    8476:	711a      	strb	r2, [r3, #4]
        VersionInfo->sw_minor_version = (uint8)DIO_SW_MINOR_VERSION;
    8478:	9b01      	ldr	r3, [sp, #4]
    847a:	2200      	movs	r2, #0
    847c:	715a      	strb	r2, [r3, #5]
        VersionInfo->sw_patch_version = (uint8)DIO_SW_PATCH_VERSION;
    847e:	9b01      	ldr	r3, [sp, #4]
    8480:	2200      	movs	r2, #0
    8482:	719a      	strb	r2, [r3, #6]
}
    8484:	bf00      	nop
    8486:	b003      	add	sp, #12
    8488:	f85d fb04 	ldr.w	pc, [sp], #4

0000848c <Dio_ReadChannel>:
*/
Dio_LevelType Dio_ReadChannel
(
    Dio_ChannelType ChannelId
)
{
    848c:	b500      	push	{lr}
    848e:	b085      	sub	sp, #20
    8490:	4603      	mov	r3, r0
    8492:	f8ad 3006 	strh.w	r3, [sp, #6]
    Dio_LevelType ChannelLevel = (Dio_LevelType)STD_LOW;
    8496:	2300      	movs	r3, #0
    8498:	f88d 300f 	strb.w	r3, [sp, #15]

#if (STD_ON == DIO_DEV_ERROR_DETECT)
    Std_ReturnType Valid = Dio_ValidateChannelForRead(ChannelId, DIO_READCHANNEL_ID);
    849c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    84a0:	2100      	movs	r1, #0
    84a2:	4618      	mov	r0, r3
    84a4:	f7ff fe5a 	bl	815c <Dio_ValidateChannelForRead>
    84a8:	4603      	mov	r3, r0
    84aa:	f88d 300e 	strb.w	r3, [sp, #14]

    if ((Std_ReturnType)E_OK == Valid)
    84ae:	f89d 300e 	ldrb.w	r3, [sp, #14]
    84b2:	2b00      	cmp	r3, #0
    84b4:	d107      	bne.n	84c6 <Dio_ReadChannel+0x3a>
    {
#endif
        ChannelLevel = Dio_Ipw_ReadChannel(ChannelId);
    84b6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    84ba:	4618      	mov	r0, r3
    84bc:	f000 f8c6 	bl	864c <Dio_Ipw_ReadChannel>
    84c0:	4603      	mov	r3, r0
    84c2:	f88d 300f 	strb.w	r3, [sp, #15]
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    }
#endif

    return ChannelLevel;
    84c6:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    84ca:	4618      	mov	r0, r3
    84cc:	b005      	add	sp, #20
    84ce:	f85d fb04 	ldr.w	pc, [sp], #4

000084d2 <Dio_WriteChannel>:
void Dio_WriteChannel
(
    Dio_ChannelType ChannelId,
    Dio_LevelType Level
)
{
    84d2:	b500      	push	{lr}
    84d4:	b085      	sub	sp, #20
    84d6:	4603      	mov	r3, r0
    84d8:	460a      	mov	r2, r1
    84da:	f8ad 3006 	strh.w	r3, [sp, #6]
    84de:	4613      	mov	r3, r2
    84e0:	f88d 3005 	strb.w	r3, [sp, #5]
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    Std_ReturnType Valid = Dio_ValidateChannelForWrite(ChannelId, DIO_WRITECHANNEL_ID);
    84e4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    84e8:	2101      	movs	r1, #1
    84ea:	4618      	mov	r0, r3
    84ec:	f7ff fdda 	bl	80a4 <Dio_ValidateChannelForWrite>
    84f0:	4603      	mov	r3, r0
    84f2:	f88d 300f 	strb.w	r3, [sp, #15]

    if ((Std_ReturnType) E_OK == Valid)
    84f6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    84fa:	2b00      	cmp	r3, #0
    84fc:	d113      	bne.n	8526 <Dio_WriteChannel+0x54>
    {
        Valid = Dio_ValidateChannelLevel(Level);
    84fe:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8502:	4618      	mov	r0, r3
    8504:	f7ff fdae 	bl	8064 <Dio_ValidateChannelLevel>
    8508:	4603      	mov	r3, r0
    850a:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((Std_ReturnType) E_OK == Valid)
    850e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8512:	2b00      	cmp	r3, #0
    8514:	d107      	bne.n	8526 <Dio_WriteChannel+0x54>
        {
#endif
            Dio_Ipw_WriteChannel(ChannelId, Level);
    8516:	f89d 2005 	ldrb.w	r2, [sp, #5]
    851a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    851e:	4611      	mov	r1, r2
    8520:	4618      	mov	r0, r3
    8522:	f000 f8b9 	bl	8698 <Dio_Ipw_WriteChannel>
#if (STD_ON == DIO_DEV_ERROR_DETECT)
        }
    }
#endif

}
    8526:	bf00      	nop
    8528:	b005      	add	sp, #20
    852a:	f85d fb04 	ldr.w	pc, [sp], #4

0000852e <Dio_FlipChannel>:
*/
Dio_LevelType Dio_FlipChannel
(
    Dio_ChannelType ChannelId
)
{
    852e:	b500      	push	{lr}
    8530:	b085      	sub	sp, #20
    8532:	4603      	mov	r3, r0
    8534:	f8ad 3006 	strh.w	r3, [sp, #6]
    Dio_LevelType ChannelLevel = (Dio_LevelType)STD_LOW;
    8538:	2300      	movs	r3, #0
    853a:	f88d 300f 	strb.w	r3, [sp, #15]

#if (STD_ON == DIO_DEV_ERROR_DETECT)
    Std_ReturnType Valid = Dio_ValidateChannelForWrite(ChannelId, DIO_FLIPCHANNEL_ID);
    853e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8542:	2111      	movs	r1, #17
    8544:	4618      	mov	r0, r3
    8546:	f7ff fdad 	bl	80a4 <Dio_ValidateChannelForWrite>
    854a:	4603      	mov	r3, r0
    854c:	f88d 300e 	strb.w	r3, [sp, #14]

    if ((Std_ReturnType)E_OK == Valid)
    8550:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8554:	2b00      	cmp	r3, #0
    8556:	d107      	bne.n	8568 <Dio_FlipChannel+0x3a>
    {
#endif
        ChannelLevel = Dio_Ipw_FlipChannel(ChannelId);
    8558:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    855c:	4618      	mov	r0, r3
    855e:	f000 f8c1 	bl	86e4 <Dio_Ipw_FlipChannel>
    8562:	4603      	mov	r3, r0
    8564:	f88d 300f 	strb.w	r3, [sp, #15]
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    }
#endif

   return ChannelLevel;
    8568:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    856c:	4618      	mov	r0, r3
    856e:	b005      	add	sp, #20
    8570:	f85d fb04 	ldr.w	pc, [sp], #4

00008574 <Dio_ReadPort>:
*/
Dio_PortLevelType Dio_ReadPort
(
    Dio_PortType PortId
)
{
    8574:	b500      	push	{lr}
    8576:	b085      	sub	sp, #20
    8578:	4603      	mov	r3, r0
    857a:	f88d 3007 	strb.w	r3, [sp, #7]
    Dio_PortLevelType PortLevel = (Dio_PortLevelType)STD_LOW;
    857e:	2300      	movs	r3, #0
    8580:	9303      	str	r3, [sp, #12]

#if (STD_ON == DIO_DEV_ERROR_DETECT)
    Std_ReturnType Valid = Dio_ValidatePortForRead(PortId, DIO_READPORT_ID);
    8582:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8586:	2102      	movs	r1, #2
    8588:	4618      	mov	r0, r3
    858a:	f7ff fe8d 	bl	82a8 <Dio_ValidatePortForRead>
    858e:	4603      	mov	r3, r0
    8590:	f88d 300b 	strb.w	r3, [sp, #11]

    if ((Std_ReturnType) E_OK == Valid)
    8594:	f89d 300b 	ldrb.w	r3, [sp, #11]
    8598:	2b00      	cmp	r3, #0
    859a:	d105      	bne.n	85a8 <Dio_ReadPort+0x34>
    {
#endif
        PortLevel = Dio_Ipw_ReadPort(PortId);
    859c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    85a0:	4618      	mov	r0, r3
    85a2:	f000 f8d5 	bl	8750 <Dio_Ipw_ReadPort>
    85a6:	9003      	str	r0, [sp, #12]
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    }
#endif

    return PortLevel;
    85a8:	9b03      	ldr	r3, [sp, #12]
}
    85aa:	4618      	mov	r0, r3
    85ac:	b005      	add	sp, #20
    85ae:	f85d fb04 	ldr.w	pc, [sp], #4

000085b2 <Dio_WritePort>:
void Dio_WritePort
(
    Dio_PortType PortId,
    Dio_PortLevelType Level
)
{
    85b2:	b500      	push	{lr}
    85b4:	b085      	sub	sp, #20
    85b6:	4603      	mov	r3, r0
    85b8:	9100      	str	r1, [sp, #0]
    85ba:	f88d 3007 	strb.w	r3, [sp, #7]
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    Std_ReturnType Valid = Dio_ValidatePortForWrite(PortId, DIO_WRITEPORT_ID);
    85be:	f89d 3007 	ldrb.w	r3, [sp, #7]
    85c2:	2103      	movs	r1, #3
    85c4:	4618      	mov	r0, r3
    85c6:	f7ff fe25 	bl	8214 <Dio_ValidatePortForWrite>
    85ca:	4603      	mov	r3, r0
    85cc:	f88d 300f 	strb.w	r3, [sp, #15]

    if ((Std_ReturnType)E_OK == Valid)
    85d0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    85d4:	2b00      	cmp	r3, #0
    85d6:	d105      	bne.n	85e4 <Dio_WritePort+0x32>
    {
#endif
        Dio_Ipw_WritePort(PortId, Level);
    85d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    85dc:	9900      	ldr	r1, [sp, #0]
    85de:	4618      	mov	r0, r3
    85e0:	f000 f8ce 	bl	8780 <Dio_Ipw_WritePort>
#if (STD_ON == DIO_DEV_ERROR_DETECT)
    }
#endif
}
    85e4:	bf00      	nop
    85e6:	b005      	add	sp, #20
    85e8:	f85d fb04 	ldr.w	pc, [sp], #4

000085ec <Dio_ReadChannelGroup>:
*/
Dio_PortLevelType Dio_ReadChannelGroup
(
    const Dio_ChannelGroupType * ChannelGroupIdPtr
)
{
    85ec:	b500      	push	{lr}
    85ee:	b085      	sub	sp, #20
    85f0:	9001      	str	r0, [sp, #4]
    Dio_PortLevelType PortLevel = (Dio_PortLevelType)STD_LOW;
    85f2:	2300      	movs	r3, #0
    85f4:	9303      	str	r3, [sp, #12]
    Std_ReturnType Valid;

#ifdef DIO_CHANNEL_GROUPS_AVAILABLE
    CoreId = (uint8)Dio_GetCoreID();
#endif /* DIO_CHANNEL_GROUPS_AVAILABLE */
    Valid = Dio_ValidateChannelGroupForRead(ChannelGroupIdPtr, DIO_READCHANNELGROUP_ID);
    85f6:	2104      	movs	r1, #4
    85f8:	9801      	ldr	r0, [sp, #4]
    85fa:	f7ff fee3 	bl	83c4 <Dio_ValidateChannelGroupForRead>
    85fe:	4603      	mov	r3, r0
    8600:	f88d 300b 	strb.w	r3, [sp, #11]

    if ((Std_ReturnType)E_OK == Valid)
    8604:	f89d 300b 	ldrb.w	r3, [sp, #11]
    8608:	2b00      	cmp	r3, #0
    860a:	d103      	bne.n	8614 <Dio_ReadChannelGroup+0x28>
        }
        if ((uint8)1 == GroupAlocated)
        {
#endif /* DIO_CHANNEL_GROUPS_AVAILABLE */
#endif /* DIO_DEV_ERROR_DETECT */
            PortLevel = Dio_Ipw_ReadChannelGroup(ChannelGroupIdPtr);
    860c:	9801      	ldr	r0, [sp, #4]
    860e:	f000 f8cf 	bl	87b0 <Dio_Ipw_ReadChannelGroup>
    8612:	9003      	str	r0, [sp, #12]
        }
#endif /* DIO_CHANNEL_GROUPS_AVAILABLE */
    }
#endif /* DIO_DEV_ERROR_DETECT */

    return PortLevel;
    8614:	9b03      	ldr	r3, [sp, #12]
}
    8616:	4618      	mov	r0, r3
    8618:	b005      	add	sp, #20
    861a:	f85d fb04 	ldr.w	pc, [sp], #4

0000861e <Dio_WriteChannelGroup>:
void Dio_WriteChannelGroup
(
    const Dio_ChannelGroupType * ChannelGroupIdPtr,
    Dio_PortLevelType Level
)
{
    861e:	b500      	push	{lr}
    8620:	b085      	sub	sp, #20
    8622:	9001      	str	r0, [sp, #4]
    8624:	9100      	str	r1, [sp, #0]

#ifdef DIO_CHANNEL_GROUPS_AVAILABLE
    CoreId = (uint8)Dio_GetCoreID();
#endif /* DIO_CHANNEL_GROUPS_AVAILABLE */

    Valid = Dio_ValidateChannelGroupForWrite(ChannelGroupIdPtr, DIO_WRITECHANNELGROUP_ID);
    8626:	2105      	movs	r1, #5
    8628:	9801      	ldr	r0, [sp, #4]
    862a:	f7ff fe87 	bl	833c <Dio_ValidateChannelGroupForWrite>
    862e:	4603      	mov	r3, r0
    8630:	f88d 300f 	strb.w	r3, [sp, #15]

    if ((Std_ReturnType)E_OK == Valid)
    8634:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8638:	2b00      	cmp	r3, #0
    863a:	d103      	bne.n	8644 <Dio_WriteChannelGroup+0x26>
        }
        if ((uint8)1 == GroupAlocated)
        {
#endif /* DIO_CHANNEL_GROUPS_AVAILABLE */
#endif /* DIO_DEV_ERROR_DETECT */
            Dio_Ipw_WriteChannelGroup(ChannelGroupIdPtr, Level);
    863c:	9900      	ldr	r1, [sp, #0]
    863e:	9801      	ldr	r0, [sp, #4]
    8640:	f000 f8d6 	bl	87f0 <Dio_Ipw_WriteChannelGroup>
            (void)Det_ReportError((uint16)DIO_MODULE_ID, DIO_INSTANCE_ID, DIO_WRITECHANNELGROUP_ID, DIO_E_PARAM_CONFIG);
        }
#endif /* DIO_CHANNEL_GROUPS_AVAILABLE */
    }
#endif /* DIO_DEV_ERROR_DETECT */
}
    8644:	bf00      	nop
    8646:	b005      	add	sp, #20
    8648:	f85d fb04 	ldr.w	pc, [sp], #4

0000864c <Dio_Ipw_ReadChannel>:
*/
Dio_LevelType Dio_Ipw_ReadChannel
(
    Dio_ChannelType ChannelId
)
{
    864c:	b500      	push	{lr}
    864e:	b087      	sub	sp, #28
    8650:	4603      	mov	r3, r0
    8652:	f8ad 3006 	strh.w	r3, [sp, #6]
    Dio_LevelType ChannelLevel = (Dio_LevelType) STD_LOW;
    8656:	2300      	movs	r3, #0
    8658:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32 u32GpioInstance;
    uint32 u32PinIndex;

    u32GpioInstance = GPIO_DIO_IP_PORT_U32(ChannelId);
    865c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8660:	095b      	lsrs	r3, r3, #5
    8662:	b29b      	uxth	r3, r3
    8664:	9304      	str	r3, [sp, #16]
    u32PinIndex = GPIO_DIO_IP_CHANNEL_U32(ChannelId);
    8666:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    866a:	f003 031f 	and.w	r3, r3, #31
    866e:	9303      	str	r3, [sp, #12]
    const GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[u32GpioInstance];
    8670:	4a08      	ldr	r2, [pc, #32]	; (8694 <Dio_Ipw_ReadChannel+0x48>)
    8672:	9b04      	ldr	r3, [sp, #16]
    8674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8678:	9302      	str	r3, [sp, #8]

    ChannelLevel = Gpio_Dio_Ip_ReadPin(GpioBase, u32PinIndex);
    867a:	9903      	ldr	r1, [sp, #12]
    867c:	9802      	ldr	r0, [sp, #8]
    867e:	f000 f940 	bl	8902 <Gpio_Dio_Ip_ReadPin>
    8682:	4603      	mov	r3, r0
    8684:	f88d 3017 	strb.w	r3, [sp, #23]
    return ChannelLevel;
    8688:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    868c:	4618      	mov	r0, r3
    868e:	b007      	add	sp, #28
    8690:	f85d fb04 	ldr.w	pc, [sp], #4
    8694:	1fff8b28 	.word	0x1fff8b28

00008698 <Dio_Ipw_WriteChannel>:
void Dio_Ipw_WriteChannel
(
    Dio_ChannelType ChannelId,
    Dio_LevelType Level
)
{
    8698:	b500      	push	{lr}
    869a:	b087      	sub	sp, #28
    869c:	4603      	mov	r3, r0
    869e:	460a      	mov	r2, r1
    86a0:	f8ad 3006 	strh.w	r3, [sp, #6]
    86a4:	4613      	mov	r3, r2
    86a6:	f88d 3005 	strb.w	r3, [sp, #5]
    uint32 u32GpioInstance;
    uint32 u32PinIndex;

    u32GpioInstance = GPIO_DIO_IP_PORT_U32(ChannelId);
    86aa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    86ae:	095b      	lsrs	r3, r3, #5
    86b0:	b29b      	uxth	r3, r3
    86b2:	9305      	str	r3, [sp, #20]
    u32PinIndex = GPIO_DIO_IP_CHANNEL_U32(ChannelId);
    86b4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    86b8:	f003 031f 	and.w	r3, r3, #31
    86bc:	9304      	str	r3, [sp, #16]
    GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[u32GpioInstance];
    86be:	4a08      	ldr	r2, [pc, #32]	; (86e0 <Dio_Ipw_WriteChannel+0x48>)
    86c0:	9b05      	ldr	r3, [sp, #20]
    86c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    86c6:	9303      	str	r3, [sp, #12]

    Gpio_Dio_Ip_WritePin(GpioBase, u32PinIndex, Level);
    86c8:	f89d 3005 	ldrb.w	r3, [sp, #5]
    86cc:	461a      	mov	r2, r3
    86ce:	9904      	ldr	r1, [sp, #16]
    86d0:	9803      	ldr	r0, [sp, #12]
    86d2:	f000 f8b7 	bl	8844 <Gpio_Dio_Ip_WritePin>
}
    86d6:	bf00      	nop
    86d8:	b007      	add	sp, #28
    86da:	f85d fb04 	ldr.w	pc, [sp], #4
    86de:	bf00      	nop
    86e0:	1fff8b28 	.word	0x1fff8b28

000086e4 <Dio_Ipw_FlipChannel>:
*/
Dio_LevelType Dio_Ipw_FlipChannel
(
    Dio_ChannelType ChannelId
)
{
    86e4:	b500      	push	{lr}
    86e6:	b089      	sub	sp, #36	; 0x24
    86e8:	4603      	mov	r3, r0
    86ea:	f8ad 3006 	strh.w	r3, [sp, #6]
    Dio_LevelType ChannelLevel = (Dio_LevelType)STD_LOW;
    86ee:	2300      	movs	r3, #0
    86f0:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 u32GpioInstance;
    uint32 u32PinIndex;
    uint32 u32PortOutPutLevel;
    u32GpioInstance = GPIO_DIO_IP_PORT_U32(ChannelId);
    86f4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    86f8:	095b      	lsrs	r3, r3, #5
    86fa:	b29b      	uxth	r3, r3
    86fc:	9306      	str	r3, [sp, #24]
    u32PinIndex = GPIO_DIO_IP_CHANNEL_U32(ChannelId);
    86fe:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8702:	f003 031f 	and.w	r3, r3, #31
    8706:	9305      	str	r3, [sp, #20]
    GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[u32GpioInstance];
    8708:	4a10      	ldr	r2, [pc, #64]	; (874c <Dio_Ipw_FlipChannel+0x68>)
    870a:	9b06      	ldr	r3, [sp, #24]
    870c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8710:	9304      	str	r3, [sp, #16]

    Gpio_Dio_Ip_TogglePins(GpioBase, ((uint32)1U << u32PinIndex));
    8712:	2201      	movs	r2, #1
    8714:	9b05      	ldr	r3, [sp, #20]
    8716:	fa02 f303 	lsl.w	r3, r2, r3
    871a:	4619      	mov	r1, r3
    871c:	9804      	ldr	r0, [sp, #16]
    871e:	f000 f8dc 	bl	88da <Gpio_Dio_Ip_TogglePins>

    u32PortOutPutLevel = Gpio_Dio_Ip_GetPinsOutput(GpioBase);
    8722:	9804      	ldr	r0, [sp, #16]
    8724:	f000 f8bc 	bl	88a0 <Gpio_Dio_Ip_GetPinsOutput>
    8728:	9003      	str	r0, [sp, #12]
    ChannelLevel = (Dio_LevelType)((u32PortOutPutLevel & ((uint32)1U << u32PinIndex)) >> u32PinIndex);
    872a:	2201      	movs	r2, #1
    872c:	9b05      	ldr	r3, [sp, #20]
    872e:	409a      	lsls	r2, r3
    8730:	9b03      	ldr	r3, [sp, #12]
    8732:	401a      	ands	r2, r3
    8734:	9b05      	ldr	r3, [sp, #20]
    8736:	fa22 f303 	lsr.w	r3, r2, r3
    873a:	f88d 301f 	strb.w	r3, [sp, #31]

    return ChannelLevel;
    873e:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    8742:	4618      	mov	r0, r3
    8744:	b009      	add	sp, #36	; 0x24
    8746:	f85d fb04 	ldr.w	pc, [sp], #4
    874a:	bf00      	nop
    874c:	1fff8b28 	.word	0x1fff8b28

00008750 <Dio_Ipw_ReadPort>:
*/
Dio_PortLevelType Dio_Ipw_ReadPort
(
    Dio_PortType PortId
)
{
    8750:	b500      	push	{lr}
    8752:	b085      	sub	sp, #20
    8754:	4603      	mov	r3, r0
    8756:	f88d 3007 	strb.w	r3, [sp, #7]
    Dio_PortLevelType PortLevel = (Dio_PortLevelType)STD_LOW;
    875a:	2300      	movs	r3, #0
    875c:	9303      	str	r3, [sp, #12]
    const GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[PortId];
    875e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8762:	4a06      	ldr	r2, [pc, #24]	; (877c <Dio_Ipw_ReadPort+0x2c>)
    8764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8768:	9302      	str	r3, [sp, #8]

    PortLevel = (Dio_PortLevelType)(Gpio_Dio_Ip_ReadPins(GpioBase));
    876a:	9802      	ldr	r0, [sp, #8]
    876c:	f000 f8be 	bl	88ec <Gpio_Dio_Ip_ReadPins>
    8770:	9003      	str	r0, [sp, #12]
#endif
#if (STD_ON == DIO_REVERSEPORTBITS)
    PortLevel = (Dio_PortLevelType)(Dio_Ipw_ReverseBits(PortLevel));
#endif

    return PortLevel;
    8772:	9b03      	ldr	r3, [sp, #12]
}
    8774:	4618      	mov	r0, r3
    8776:	b005      	add	sp, #20
    8778:	f85d fb04 	ldr.w	pc, [sp], #4
    877c:	1fff8b28 	.word	0x1fff8b28

00008780 <Dio_Ipw_WritePort>:
void Dio_Ipw_WritePort
(
    Dio_PortType PortId,
    Dio_PortLevelType Level
)
{
    8780:	b500      	push	{lr}
    8782:	b085      	sub	sp, #20
    8784:	4603      	mov	r3, r0
    8786:	9100      	str	r1, [sp, #0]
    8788:	f88d 3007 	strb.w	r3, [sp, #7]
    Dio_PortLevelType CrtLevel = Level;
    878c:	9b00      	ldr	r3, [sp, #0]
    878e:	9303      	str	r3, [sp, #12]
    GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[PortId];
    8790:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8794:	4a05      	ldr	r2, [pc, #20]	; (87ac <Dio_Ipw_WritePort+0x2c>)
    8796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    879a:	9302      	str	r3, [sp, #8]

#if (STD_ON == DIO_REVERSEPORTBITS)
    CrtLevel = (Dio_PortLevelType)(Dio_Ipw_ReverseBits(CrtLevel));
#endif /* STD_ON == DIO_REVERSEPORTBITS */
    Gpio_Dio_Ip_WritePins(GpioBase, CrtLevel);
    879c:	9903      	ldr	r1, [sp, #12]
    879e:	9802      	ldr	r0, [sp, #8]
    87a0:	f000 f875 	bl	888e <Gpio_Dio_Ip_WritePins>
}
    87a4:	bf00      	nop
    87a6:	b005      	add	sp, #20
    87a8:	f85d fb04 	ldr.w	pc, [sp], #4
    87ac:	1fff8b28 	.word	0x1fff8b28

000087b0 <Dio_Ipw_ReadChannelGroup>:
*/
Dio_PortLevelType Dio_Ipw_ReadChannelGroup
(
    const Dio_ChannelGroupType * pChannelGroupIdPtr
)
{
    87b0:	b500      	push	{lr}
    87b2:	b087      	sub	sp, #28
    87b4:	9001      	str	r0, [sp, #4]
    Dio_PortLevelType PortLevel = (Dio_PortLevelType)STD_LOW;
    87b6:	2300      	movs	r3, #0
    87b8:	9305      	str	r3, [sp, #20]
    Dio_PortLevelType pinsValue;
    const GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[pChannelGroupIdPtr->port];
    87ba:	9b01      	ldr	r3, [sp, #4]
    87bc:	781b      	ldrb	r3, [r3, #0]
    87be:	461a      	mov	r2, r3
    87c0:	4b0a      	ldr	r3, [pc, #40]	; (87ec <Dio_Ipw_ReadChannelGroup+0x3c>)
    87c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    87c6:	9304      	str	r3, [sp, #16]

    pinsValue = (Dio_PortLevelType)(Gpio_Dio_Ip_ReadPins(GpioBase));
    87c8:	9804      	ldr	r0, [sp, #16]
    87ca:	f000 f88f 	bl	88ec <Gpio_Dio_Ip_ReadPins>
    87ce:	9003      	str	r0, [sp, #12]

#if (STD_ON == DIO_REVERSEPORTBITS)
    PortLevel = (Dio_PortLevelType)((pinsValue & (pChannelGroupIdPtr->mask)) << (pChannelGroupIdPtr->u8offset));
    PortLevel = (Dio_PortLevelType)(Dio_Ipw_ReverseBits(PortLevel));
#else
    PortLevel = (Dio_PortLevelType)((pinsValue & (pChannelGroupIdPtr->mask)) >> (pChannelGroupIdPtr->u8offset));
    87d0:	9b01      	ldr	r3, [sp, #4]
    87d2:	685a      	ldr	r2, [r3, #4]
    87d4:	9b03      	ldr	r3, [sp, #12]
    87d6:	4013      	ands	r3, r2
    87d8:	9a01      	ldr	r2, [sp, #4]
    87da:	7852      	ldrb	r2, [r2, #1]
    87dc:	40d3      	lsrs	r3, r2
    87de:	9305      	str	r3, [sp, #20]
#endif

    return PortLevel;
    87e0:	9b05      	ldr	r3, [sp, #20]
}
    87e2:	4618      	mov	r0, r3
    87e4:	b007      	add	sp, #28
    87e6:	f85d fb04 	ldr.w	pc, [sp], #4
    87ea:	bf00      	nop
    87ec:	1fff8b28 	.word	0x1fff8b28

000087f0 <Dio_Ipw_WriteChannelGroup>:
void Dio_Ipw_WriteChannelGroup
(
    const Dio_ChannelGroupType * pChannelGroupIdPtr,
    Dio_PortLevelType                 Level
)
{
    87f0:	b500      	push	{lr}
    87f2:	b087      	sub	sp, #28
    87f4:	9001      	str	r0, [sp, #4]
    87f6:	9100      	str	r1, [sp, #0]
    Dio_PortLevelType ValueSet;
    Dio_PortLevelType ValueClear;

    GPIO_Type * GpioBase = (GPIO_Type *)GpioBaseAdresses[pChannelGroupIdPtr->port];
    87f8:	9b01      	ldr	r3, [sp, #4]
    87fa:	781b      	ldrb	r3, [r3, #0]
    87fc:	461a      	mov	r2, r3
    87fe:	4b10      	ldr	r3, [pc, #64]	; (8840 <Dio_Ipw_WriteChannelGroup+0x50>)
    8800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8804:	9305      	str	r3, [sp, #20]

#if (STD_ON == DIO_REVERSEPORTBITS)
    ValueSet = (((Dio_PortLevelType)(Dio_Ipw_ReverseBits(Level)) >> (pChannelGroupIdPtr->u8offset)) & (((Dio_PortLevelType)(pChannelGroupIdPtr->mask) )));
#else
    ValueSet = (((Dio_PortLevelType)(Level) << (pChannelGroupIdPtr->u8offset)) & (((Dio_PortLevelType)(pChannelGroupIdPtr->mask) )));
    8806:	9b01      	ldr	r3, [sp, #4]
    8808:	785b      	ldrb	r3, [r3, #1]
    880a:	461a      	mov	r2, r3
    880c:	9b00      	ldr	r3, [sp, #0]
    880e:	fa03 f202 	lsl.w	r2, r3, r2
    8812:	9b01      	ldr	r3, [sp, #4]
    8814:	685b      	ldr	r3, [r3, #4]
    8816:	4013      	ands	r3, r2
    8818:	9304      	str	r3, [sp, #16]
#endif

    Gpio_Dio_Ip_SetPins(GpioBase, ValueSet);
    881a:	9904      	ldr	r1, [sp, #16]
    881c:	9805      	ldr	r0, [sp, #20]
    881e:	f000 f84a 	bl	88b6 <Gpio_Dio_Ip_SetPins>
    ValueClear = (~ValueSet) & pChannelGroupIdPtr->mask;
    8822:	9b04      	ldr	r3, [sp, #16]
    8824:	43da      	mvns	r2, r3
    8826:	9b01      	ldr	r3, [sp, #4]
    8828:	685b      	ldr	r3, [r3, #4]
    882a:	4013      	ands	r3, r2
    882c:	9303      	str	r3, [sp, #12]
    Gpio_Dio_Ip_ClearPins(GpioBase, ValueClear);
    882e:	9903      	ldr	r1, [sp, #12]
    8830:	9805      	ldr	r0, [sp, #20]
    8832:	f000 f849 	bl	88c8 <Gpio_Dio_Ip_ClearPins>

}
    8836:	bf00      	nop
    8838:	b007      	add	sp, #28
    883a:	f85d fb04 	ldr.w	pc, [sp], #4
    883e:	bf00      	nop
    8840:	1fff8b28 	.word	0x1fff8b28

00008844 <Gpio_Dio_Ip_WritePin>:
(
    GPIO_Type * const base,
    Gpio_Dio_Ip_PinsChannelType pin,
    Gpio_Dio_Ip_PinsLevelType value
)
{
    8844:	b500      	push	{lr}
    8846:	b087      	sub	sp, #28
    8848:	9003      	str	r0, [sp, #12]
    884a:	9102      	str	r1, [sp, #8]
    884c:	4613      	mov	r3, r2
    884e:	f88d 3007 	strb.w	r3, [sp, #7]
    /* Enter critical region */
    SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00();
    8852:	f00c fdb7 	bl	153c4 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00>
    Gpio_Dio_Ip_PinsChannelType pinsValues = (Gpio_Dio_Ip_PinsChannelType)base->PDOR;
    8856:	9b03      	ldr	r3, [sp, #12]
    8858:	681b      	ldr	r3, [r3, #0]
    885a:	9305      	str	r3, [sp, #20]
    pinsValues &= (Gpio_Dio_Ip_PinsChannelType)(~((Gpio_Dio_Ip_PinsChannelType)1U << pin));
    885c:	2201      	movs	r2, #1
    885e:	9b02      	ldr	r3, [sp, #8]
    8860:	fa02 f303 	lsl.w	r3, r2, r3
    8864:	43db      	mvns	r3, r3
    8866:	9a05      	ldr	r2, [sp, #20]
    8868:	4013      	ands	r3, r2
    886a:	9305      	str	r3, [sp, #20]
    pinsValues |= (Gpio_Dio_Ip_PinsChannelType)((Gpio_Dio_Ip_PinsChannelType)value << pin);
    886c:	f89d 2007 	ldrb.w	r2, [sp, #7]
    8870:	9b02      	ldr	r3, [sp, #8]
    8872:	fa02 f303 	lsl.w	r3, r2, r3
    8876:	9a05      	ldr	r2, [sp, #20]
    8878:	4313      	orrs	r3, r2
    887a:	9305      	str	r3, [sp, #20]
    base->PDOR = GPIO_PDOR_PDO(pinsValues);
    887c:	9b03      	ldr	r3, [sp, #12]
    887e:	9a05      	ldr	r2, [sp, #20]
    8880:	601a      	str	r2, [r3, #0]
    /* Exit critical region */
    SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00();
    8882:	f00c fdcb 	bl	1541c <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00>
}
    8886:	bf00      	nop
    8888:	b007      	add	sp, #28
    888a:	f85d fb04 	ldr.w	pc, [sp], #4

0000888e <Gpio_Dio_Ip_WritePins>:
void Gpio_Dio_Ip_WritePins
(
    GPIO_Type * const base,
    Gpio_Dio_Ip_PinsChannelType pins
)
{
    888e:	b082      	sub	sp, #8
    8890:	9001      	str	r0, [sp, #4]
    8892:	9100      	str	r1, [sp, #0]
    base->PDOR = GPIO_PDOR_PDO(pins);
    8894:	9b01      	ldr	r3, [sp, #4]
    8896:	9a00      	ldr	r2, [sp, #0]
    8898:	601a      	str	r2, [r3, #0]
}
    889a:	bf00      	nop
    889c:	b002      	add	sp, #8
    889e:	4770      	bx	lr

000088a0 <Gpio_Dio_Ip_GetPinsOutput>:
 * that are configured as output will have meaningful values.
 *
 * @implements    Gpio_Dio_Ip_GetPinsOutput_Activity
 */
Gpio_Dio_Ip_PinsChannelType Gpio_Dio_Ip_GetPinsOutput(const GPIO_Type * const base)
{
    88a0:	b084      	sub	sp, #16
    88a2:	9001      	str	r0, [sp, #4]
    Gpio_Dio_Ip_PinsChannelType returnValue = 0U;
    88a4:	2300      	movs	r3, #0
    88a6:	9303      	str	r3, [sp, #12]
    returnValue = (Gpio_Dio_Ip_PinsChannelType)(base->PDOR);
    88a8:	9b01      	ldr	r3, [sp, #4]
    88aa:	681b      	ldr	r3, [r3, #0]
    88ac:	9303      	str	r3, [sp, #12]
    return returnValue;
    88ae:	9b03      	ldr	r3, [sp, #12]
}
    88b0:	4618      	mov	r0, r3
    88b2:	b004      	add	sp, #16
    88b4:	4770      	bx	lr

000088b6 <Gpio_Dio_Ip_SetPins>:
void Gpio_Dio_Ip_SetPins
(
    GPIO_Type * const base,
    Gpio_Dio_Ip_PinsChannelType pins
)
{
    88b6:	b082      	sub	sp, #8
    88b8:	9001      	str	r0, [sp, #4]
    88ba:	9100      	str	r1, [sp, #0]
    base->PSOR = GPIO_PSOR_PTSO(pins);
    88bc:	9b01      	ldr	r3, [sp, #4]
    88be:	9a00      	ldr	r2, [sp, #0]
    88c0:	605a      	str	r2, [r3, #4]
}
    88c2:	bf00      	nop
    88c4:	b002      	add	sp, #8
    88c6:	4770      	bx	lr

000088c8 <Gpio_Dio_Ip_ClearPins>:
void Gpio_Dio_Ip_ClearPins
(
    GPIO_Type * const base,
    Gpio_Dio_Ip_PinsChannelType pins
)
{
    88c8:	b082      	sub	sp, #8
    88ca:	9001      	str	r0, [sp, #4]
    88cc:	9100      	str	r1, [sp, #0]
    base->PCOR = GPIO_PCOR_PTCO(pins);
    88ce:	9b01      	ldr	r3, [sp, #4]
    88d0:	9a00      	ldr	r2, [sp, #0]
    88d2:	609a      	str	r2, [r3, #8]
}
    88d4:	bf00      	nop
    88d6:	b002      	add	sp, #8
    88d8:	4770      	bx	lr

000088da <Gpio_Dio_Ip_TogglePins>:
void Gpio_Dio_Ip_TogglePins
(
    GPIO_Type * const base,
    Gpio_Dio_Ip_PinsChannelType pins
)
{
    88da:	b082      	sub	sp, #8
    88dc:	9001      	str	r0, [sp, #4]
    88de:	9100      	str	r1, [sp, #0]
    base->PTOR = GPIO_PTOR_PTTO(pins);
    88e0:	9b01      	ldr	r3, [sp, #4]
    88e2:	9a00      	ldr	r2, [sp, #0]
    88e4:	60da      	str	r2, [r3, #12]
}
    88e6:	bf00      	nop
    88e8:	b002      	add	sp, #8
    88ea:	4770      	bx	lr

000088ec <Gpio_Dio_Ip_ReadPins>:
 * configured as input will have meaningful values.
 *
 * @implements    Gpio_Dio_Ip_ReadPins_Activity
 */
Gpio_Dio_Ip_PinsChannelType Gpio_Dio_Ip_ReadPins(const GPIO_Type * const base)
{
    88ec:	b084      	sub	sp, #16
    88ee:	9001      	str	r0, [sp, #4]
    Gpio_Dio_Ip_PinsChannelType returnValue = 0U;
    88f0:	2300      	movs	r3, #0
    88f2:	9303      	str	r3, [sp, #12]
    returnValue = (Gpio_Dio_Ip_PinsChannelType)(base->PDIR);
    88f4:	9b01      	ldr	r3, [sp, #4]
    88f6:	691b      	ldr	r3, [r3, #16]
    88f8:	9303      	str	r3, [sp, #12]
    return returnValue;
    88fa:	9b03      	ldr	r3, [sp, #12]
}
    88fc:	4618      	mov	r0, r3
    88fe:	b004      	add	sp, #16
    8900:	4770      	bx	lr

00008902 <Gpio_Dio_Ip_ReadPin>:
 * configured as input will have meaningful value.
 *
 * @implements    Gpio_Dio_Ip_ReadPin_Activity
 */
Gpio_Dio_Ip_PinsLevelType Gpio_Dio_Ip_ReadPin(const GPIO_Type * const base, Gpio_Dio_Ip_PinsChannelType pin)
{
    8902:	b084      	sub	sp, #16
    8904:	9001      	str	r0, [sp, #4]
    8906:	9100      	str	r1, [sp, #0]
    Gpio_Dio_Ip_PinsLevelType returnValue = 0U;
    8908:	2300      	movs	r3, #0
    890a:	f88d 300f 	strb.w	r3, [sp, #15]
    returnValue  = (Gpio_Dio_Ip_PinsLevelType)(((base->PDIR)&((uint32)1<<pin))>>(pin));
    890e:	9b01      	ldr	r3, [sp, #4]
    8910:	691a      	ldr	r2, [r3, #16]
    8912:	2101      	movs	r1, #1
    8914:	9b00      	ldr	r3, [sp, #0]
    8916:	fa01 f303 	lsl.w	r3, r1, r3
    891a:	401a      	ands	r2, r3
    891c:	9b00      	ldr	r3, [sp, #0]
    891e:	fa22 f303 	lsr.w	r3, r2, r3
    8922:	f88d 300f 	strb.w	r3, [sp, #15]

    return returnValue;
    8926:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    892a:	4618      	mov	r0, r3
    892c:	b004      	add	sp, #16
    892e:	4770      	bx	lr

00008930 <Adc_ReportDetError>:
* @return     void
* SWS_Adc_00377
*/
static inline void Adc_ReportDetError(uint8 ServiceId,
                                      uint8 ErrorId)
{
    8930:	b500      	push	{lr}
    8932:	b083      	sub	sp, #12
    8934:	4603      	mov	r3, r0
    8936:	460a      	mov	r2, r1
    8938:	f88d 3007 	strb.w	r3, [sp, #7]
    893c:	4613      	mov	r3, r2
    893e:	f88d 3006 	strb.w	r3, [sp, #6]
    (void)Det_ReportError((uint16)ADC_MODULE_ID, (uint8)0U, ServiceId, ErrorId);
    8942:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8946:	f89d 2007 	ldrb.w	r2, [sp, #7]
    894a:	2100      	movs	r1, #0
    894c:	207b      	movs	r0, #123	; 0x7b
    894e:	f010 f84d 	bl	189ec <Det_ReportError>
}
    8952:	bf00      	nop
    8954:	b003      	add	sp, #12
    8956:	f85d fb04 	ldr.w	pc, [sp], #4

0000895a <Adc_ReportDetRuntimeError>:
* @return     void
* SWS_Adc_00530
*/
static inline void Adc_ReportDetRuntimeError(uint8 ServiceId,
                                             uint8 ErrorId)
{
    895a:	b500      	push	{lr}
    895c:	b083      	sub	sp, #12
    895e:	4603      	mov	r3, r0
    8960:	460a      	mov	r2, r1
    8962:	f88d 3007 	strb.w	r3, [sp, #7]
    8966:	4613      	mov	r3, r2
    8968:	f88d 3006 	strb.w	r3, [sp, #6]
    (void)Det_ReportRuntimeError((uint16)ADC_MODULE_ID, (uint8)0U, ServiceId, ErrorId);
    896c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8970:	f89d 2007 	ldrb.w	r2, [sp, #7]
    8974:	2100      	movs	r1, #0
    8976:	207b      	movs	r0, #123	; 0x7b
    8978:	f010 f89c 	bl	18ab4 <Det_ReportRuntimeError>
}
    897c:	bf00      	nop
    897e:	b003      	add	sp, #12
    8980:	f85d fb04 	ldr.w	pc, [sp], #4

00008984 <Adc_ReportValidationError>:
* @return     void
*/
static void Adc_ReportValidationError(Adc_ValidationResultType * Result,
                                      uint8 ServiceId,
                                      uint8 ErrorId)
{
    8984:	b500      	push	{lr}
    8986:	b083      	sub	sp, #12
    8988:	9001      	str	r0, [sp, #4]
    898a:	460b      	mov	r3, r1
    898c:	f88d 3003 	strb.w	r3, [sp, #3]
    8990:	4613      	mov	r3, r2
    8992:	f88d 3002 	strb.w	r3, [sp, #2]
    Result->EndValidations = TRUE;
    8996:	9b01      	ldr	r3, [sp, #4]
    8998:	2201      	movs	r2, #1
    899a:	701a      	strb	r2, [r3, #0]
    Result->ValidParams = (Std_ReturnType)E_NOT_OK;
    899c:	9b01      	ldr	r3, [sp, #4]
    899e:	2201      	movs	r2, #1
    89a0:	705a      	strb	r2, [r3, #1]

    Adc_ReportDetError(ServiceId, ErrorId);
    89a2:	f89d 2002 	ldrb.w	r2, [sp, #2]
    89a6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    89aa:	4611      	mov	r1, r2
    89ac:	4618      	mov	r0, r3
    89ae:	f7ff ffbf 	bl	8930 <Adc_ReportDetError>
}
    89b2:	bf00      	nop
    89b4:	b003      	add	sp, #12
    89b6:	f85d fb04 	ldr.w	pc, [sp], #4

000089ba <Adc_ValidateGloballCall>:
* @implements  Adc_ValidateGlobalCall_Activity
*
*/
static inline Std_ReturnType Adc_ValidateGloballCall(uint8 ServiceId,
                                                     uint8 CoreId)
{
    89ba:	b500      	push	{lr}
    89bc:	b085      	sub	sp, #20
    89be:	4603      	mov	r3, r0
    89c0:	460a      	mov	r2, r1
    89c2:	f88d 3007 	strb.w	r3, [sp, #7]
    89c6:	4613      	mov	r3, r2
    89c8:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    89cc:	2301      	movs	r3, #1
    89ce:	f88d 300f 	strb.w	r3, [sp, #15]

    if (ADC_STATE_UNINIT == Adc_aeGlobalState[CoreId])
    89d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    89d6:	4a14      	ldr	r2, [pc, #80]	; (8a28 <Adc_ValidateGloballCall+0x6e>)
    89d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    89dc:	2b00      	cmp	r3, #0
    89de:	d10e      	bne.n	89fe <Adc_ValidateGloballCall+0x44>
    {
        if (ADC_INIT_ID == ServiceId)
    89e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    89e4:	2b00      	cmp	r3, #0
    89e6:	d103      	bne.n	89f0 <Adc_ValidateGloballCall+0x36>
        {
            ValidState = (Std_ReturnType)E_OK;
    89e8:	2300      	movs	r3, #0
    89ea:	f88d 300f 	strb.w	r3, [sp, #15]
    89ee:	e014      	b.n	8a1a <Adc_ValidateGloballCall+0x60>
        }
        else
        {
            /* SWS_Adc_00154 */
            Adc_ReportDetError(ServiceId, (uint8)ADC_E_UNINIT);
    89f0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    89f4:	210a      	movs	r1, #10
    89f6:	4618      	mov	r0, r3
    89f8:	f7ff ff9a 	bl	8930 <Adc_ReportDetError>
    89fc:	e00d      	b.n	8a1a <Adc_ValidateGloballCall+0x60>
        }
    }
    else
    {
        if (ADC_INIT_ID == ServiceId)
    89fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8a02:	2b00      	cmp	r3, #0
    8a04:	d106      	bne.n	8a14 <Adc_ValidateGloballCall+0x5a>
        {
            /* Error: ADC already initialized */
            /* SWS_Adc_00107 */
            Adc_ReportDetError(ServiceId, (uint8)ADC_E_ALREADY_INITIALIZED);
    8a06:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8a0a:	210d      	movs	r1, #13
    8a0c:	4618      	mov	r0, r3
    8a0e:	f7ff ff8f 	bl	8930 <Adc_ReportDetError>
    8a12:	e002      	b.n	8a1a <Adc_ValidateGloballCall+0x60>
        }
        else
        {
            ValidState = (Std_ReturnType)E_OK;
    8a14:	2300      	movs	r3, #0
    8a16:	f88d 300f 	strb.w	r3, [sp, #15]
        }
    }

    return ValidState;
    8a1a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8a1e:	4618      	mov	r0, r3
    8a20:	b005      	add	sp, #20
    8a22:	f85d fb04 	ldr.w	pc, [sp], #4
    8a26:	bf00      	nop
    8a28:	1fff8d44 	.word	0x1fff8d44

00008a2c <Adc_ValidatePtrInit>:
*
* @note       Non Reentrant function.
*
*/
static inline Std_ReturnType Adc_ValidatePtrInit(const Adc_ConfigType * ConfigPtr)
{
    8a2c:	b500      	push	{lr}
    8a2e:	b085      	sub	sp, #20
    8a30:	9001      	str	r0, [sp, #4]
    Std_ReturnType ValidPtr = (Std_ReturnType)E_OK;
    8a32:	2300      	movs	r3, #0
    8a34:	f88d 300f 	strb.w	r3, [sp, #15]
#if (ADC_PRECOMPILE_SUPPORT == STD_ON)
    /* ADC344 */
    if (NULL_PTR != ConfigPtr)
#else
    /* ADC343 */
    if (NULL_PTR == ConfigPtr)
    8a38:	9b01      	ldr	r3, [sp, #4]
    8a3a:	2b00      	cmp	r3, #0
    8a3c:	d106      	bne.n	8a4c <Adc_ValidatePtrInit+0x20>
#endif /* (ADC_PRECOMPILE_SUPPORT == STD_ON) */
    {
        ValidPtr = (Std_ReturnType)E_NOT_OK;
    8a3e:	2301      	movs	r3, #1
    8a40:	f88d 300f 	strb.w	r3, [sp, #15]
        Adc_ReportDetError((uint8)ADC_INIT_ID, (uint8) ADC_E_PARAM_POINTER);
    8a44:	2114      	movs	r1, #20
    8a46:	2000      	movs	r0, #0
    8a48:	f7ff ff72 	bl	8930 <Adc_ReportDetError>
    }
    return ValidPtr;
    8a4c:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8a50:	4618      	mov	r0, r3
    8a52:	b005      	add	sp, #20
    8a54:	f85d fb04 	ldr.w	pc, [sp], #4

00008a58 <Adc_ValidatePtr>:
* @note       ...
* ADC_VALUEREADGROUP_ID
*/
static inline Std_ReturnType Adc_ValidatePtr(uint8 ServiceId,
                                             const void * PtrVal)
{
    8a58:	b500      	push	{lr}
    8a5a:	b085      	sub	sp, #20
    8a5c:	4603      	mov	r3, r0
    8a5e:	9100      	str	r1, [sp, #0]
    8a60:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType ValidPtr = (Std_ReturnType)E_OK;
    8a64:	2300      	movs	r3, #0
    8a66:	f88d 300f 	strb.w	r3, [sp, #15]

    /* SWS_Adc_00458, SWS_Adc_00457, CPR_RTD_00264.adc */
    if (NULL_PTR == PtrVal)
    8a6a:	9b00      	ldr	r3, [sp, #0]
    8a6c:	2b00      	cmp	r3, #0
    8a6e:	d108      	bne.n	8a82 <Adc_ValidatePtr+0x2a>
    {
        ValidPtr = (Std_ReturnType)E_NOT_OK;
    8a70:	2301      	movs	r3, #1
    8a72:	f88d 300f 	strb.w	r3, [sp, #15]
        Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_POINTER);
    8a76:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8a7a:	2114      	movs	r1, #20
    8a7c:	4618      	mov	r0, r3
    8a7e:	f7ff ff57 	bl	8930 <Adc_ReportDetError>
    }

    return ValidPtr;
    8a82:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8a86:	4618      	mov	r0, r3
    8a88:	b005      	add	sp, #20
    8a8a:	f85d fb04 	ldr.w	pc, [sp], #4

00008a8e <Adc_ValidateBufferUninit>:

#if ((ADC_ENABLE_START_STOP_GROUP_API == STD_ON) || (ADC_HW_TRIGGER_API == STD_ON))
static inline void Adc_ValidateBufferUninit(Adc_ValidationResultType * ReturnValue,
                                            uint8 ServiceId,
                                            Adc_GroupType Group)
{
    8a8e:	b500      	push	{lr}
    8a90:	b083      	sub	sp, #12
    8a92:	9001      	str	r0, [sp, #4]
    8a94:	460b      	mov	r3, r1
    8a96:	f88d 3003 	strb.w	r3, [sp, #3]
    8a9a:	4613      	mov	r3, r2
    8a9c:	f8ad 3000 	strh.w	r3, [sp]
    switch (ServiceId)
    8aa0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8aa4:	2b02      	cmp	r3, #2
    8aa6:	d113      	bne.n	8ad0 <Adc_ValidateBufferUninit+0x42>
#if (ADC_HW_TRIGGER_API == STD_ON)
        /* fall-through */
        case ADC_ENABLEHARDWARETRIGGER_ID:
#endif /* ADC_HW_TRIGGER_API == STD_ON */
        {
            if (NULL_PTR == Adc_axGroupStatus[Group].ResultsBufferPtr)
    8aa8:	f8bd 2000 	ldrh.w	r2, [sp]
    8aac:	490c      	ldr	r1, [pc, #48]	; (8ae0 <Adc_ValidateBufferUninit+0x52>)
    8aae:	4613      	mov	r3, r2
    8ab0:	009b      	lsls	r3, r3, #2
    8ab2:	4413      	add	r3, r2
    8ab4:	009b      	lsls	r3, r3, #2
    8ab6:	440b      	add	r3, r1
    8ab8:	330c      	adds	r3, #12
    8aba:	681b      	ldr	r3, [r3, #0]
    8abc:	2b00      	cmp	r3, #0
    8abe:	d109      	bne.n	8ad4 <Adc_ValidateBufferUninit+0x46>
            {
                /* SWS_Adc_00425, SWS_Adc_00424 */
                Adc_ReportValidationError(ReturnValue, ServiceId, (uint8)ADC_E_BUFFER_UNINIT);
    8ac0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8ac4:	2219      	movs	r2, #25
    8ac6:	4619      	mov	r1, r3
    8ac8:	9801      	ldr	r0, [sp, #4]
    8aca:	f7ff ff5b 	bl	8984 <Adc_ReportValidationError>
            }
            break;
    8ace:	e001      	b.n	8ad4 <Adc_ValidateBufferUninit+0x46>
        }
        default:
        {
            ; /* no-op */
            break;
    8ad0:	bf00      	nop
    8ad2:	e000      	b.n	8ad6 <Adc_ValidateBufferUninit+0x48>
            break;
    8ad4:	bf00      	nop
        }
    }
}
    8ad6:	bf00      	nop
    8ad8:	b003      	add	sp, #12
    8ada:	f85d fb04 	ldr.w	pc, [sp], #4
    8ade:	bf00      	nop
    8ae0:	1fff8d48 	.word	0x1fff8d48

00008ae4 <Adc_ValidateTriggerSrc>:
    )
static inline void Adc_ValidateTriggerSrc(Adc_ValidationResultType * ReturnValue,
                                          uint8 ServiceId,
                                          Adc_GroupType Group,
                                          uint8 CoreId)
{
    8ae4:	b500      	push	{lr}
    8ae6:	b085      	sub	sp, #20
    8ae8:	9001      	str	r0, [sp, #4]
    8aea:	4608      	mov	r0, r1
    8aec:	4611      	mov	r1, r2
    8aee:	461a      	mov	r2, r3
    8af0:	4603      	mov	r3, r0
    8af2:	f88d 3003 	strb.w	r3, [sp, #3]
    8af6:	460b      	mov	r3, r1
    8af8:	f8ad 3000 	strh.w	r3, [sp]
    8afc:	4613      	mov	r3, r2
    8afe:	f88d 3002 	strb.w	r3, [sp, #2]
    /* Get the mapping index of group in the current partition */
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    8b02:	f89d 3002 	ldrb.w	r3, [sp, #2]
    8b06:	4a17      	ldr	r2, [pc, #92]	; (8b64 <Adc_ValidateTriggerSrc+0x80>)
    8b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8b0c:	68da      	ldr	r2, [r3, #12]
    8b0e:	f8bd 3000 	ldrh.w	r3, [sp]
    8b12:	005b      	lsls	r3, r3, #1
    8b14:	4413      	add	r3, r2
    8b16:	881b      	ldrh	r3, [r3, #0]
    8b18:	f8ad 300e 	strh.w	r3, [sp, #14]

    switch (ServiceId)
    8b1c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8b20:	3b02      	subs	r3, #2
    8b22:	2b01      	cmp	r3, #1
    8b24:	d816      	bhi.n	8b54 <Adc_ValidateTriggerSrc+0x70>
#if (ADC_ENABLE_CH_DISABLE_CH_NONAUTO_API == STD_ON)
        case ADC_ENABLE_CHANNEL_ID:
        case ADC_DISABLE_CHANNEL_ID:
#endif /* ADC_ENABLE_CH_DISABLE_CH_NONAUTO_API == STD_ON */
        {
            if (ADC_TRIGG_SRC_SW != Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    8b26:	f89d 3002 	ldrb.w	r3, [sp, #2]
    8b2a:	4a0e      	ldr	r2, [pc, #56]	; (8b64 <Adc_ValidateTriggerSrc+0x80>)
    8b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8b30:	685a      	ldr	r2, [r3, #4]
    8b32:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    8b36:	2134      	movs	r1, #52	; 0x34
    8b38:	fb01 f303 	mul.w	r3, r1, r3
    8b3c:	4413      	add	r3, r2
    8b3e:	695b      	ldr	r3, [r3, #20]
    8b40:	2b00      	cmp	r3, #0
    8b42:	d009      	beq.n	8b58 <Adc_ValidateTriggerSrc+0x74>
            {
                /* SWS_Adc_00164, SWS_Adc_00133 */
                Adc_ReportValidationError(ReturnValue, ServiceId, (uint8)ADC_E_WRONG_TRIGG_SRC);
    8b44:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8b48:	2217      	movs	r2, #23
    8b4a:	4619      	mov	r1, r3
    8b4c:	9801      	ldr	r0, [sp, #4]
    8b4e:	f7ff ff19 	bl	8984 <Adc_ReportValidationError>
            }
            break;
    8b52:	e001      	b.n	8b58 <Adc_ValidateTriggerSrc+0x74>
        }
#endif /* ADC_HW_TRIGGER_API == STD_ON */
        default:
        {
            ; /* no-op */
            break;
    8b54:	bf00      	nop
    8b56:	e000      	b.n	8b5a <Adc_ValidateTriggerSrc+0x76>
            break;
    8b58:	bf00      	nop
        }
    }
}
    8b5a:	bf00      	nop
    8b5c:	b005      	add	sp, #20
    8b5e:	f85d fb04 	ldr.w	pc, [sp], #4
    8b62:	bf00      	nop
    8b64:	1fff8d40 	.word	0x1fff8d40

00008b68 <Adc_ValidateQueueNotFull>:
#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
static inline void Adc_ValidateQueueNotFull(Adc_ValidationResultType * ReturnValue,
                                            uint8 ServiceId,
                                            Adc_GroupType Group,
                                            uint8 CoreId)
{
    8b68:	b500      	push	{lr}
    8b6a:	b085      	sub	sp, #20
    8b6c:	9001      	str	r0, [sp, #4]
    8b6e:	4608      	mov	r0, r1
    8b70:	4611      	mov	r1, r2
    8b72:	461a      	mov	r2, r3
    8b74:	4603      	mov	r3, r0
    8b76:	f88d 3003 	strb.w	r3, [sp, #3]
    8b7a:	460b      	mov	r3, r1
    8b7c:	f8ad 3000 	strh.w	r3, [sp]
    8b80:	4613      	mov	r3, r2
    8b82:	f88d 3002 	strb.w	r3, [sp, #2]
    Adc_GroupType GroupIndex;
    Adc_HwUnitType LogicalHwUnitId = 0U;
    8b86:	2300      	movs	r3, #0
    8b88:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Get the mapping index of group in the current partition */
    GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    8b8c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    8b90:	4a21      	ldr	r2, [pc, #132]	; (8c18 <Adc_ValidateQueueNotFull+0xb0>)
    8b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8b96:	68da      	ldr	r2, [r3, #12]
    8b98:	f8bd 3000 	ldrh.w	r3, [sp]
    8b9c:	005b      	lsls	r3, r3, #1
    8b9e:	4413      	add	r3, r2
    8ba0:	881b      	ldrh	r3, [r3, #0]
    8ba2:	f8ad 300c 	strh.w	r3, [sp, #12]
    LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[(GroupIndex)].AdcLogicalUnitId;
    8ba6:	f89d 3002 	ldrb.w	r3, [sp, #2]
    8baa:	4a1b      	ldr	r2, [pc, #108]	; (8c18 <Adc_ValidateQueueNotFull+0xb0>)
    8bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8bb0:	685a      	ldr	r2, [r3, #4]
    8bb2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8bb6:	2134      	movs	r1, #52	; 0x34
    8bb8:	fb01 f303 	mul.w	r3, r1, r3
    8bbc:	4413      	add	r3, r2
    8bbe:	789b      	ldrb	r3, [r3, #2]
    8bc0:	f88d 300f 	strb.w	r3, [sp, #15]

    switch (ServiceId)
    8bc4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8bc8:	2b02      	cmp	r3, #2
    8bca:	d11e      	bne.n	8c0a <Adc_ValidateQueueNotFull+0xa2>
    {
        case ADC_STARTGROUPCONVERSION_ID:
        {
            if (ADC_CONV_TYPE_NORMAL == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Type)
    8bcc:	f89d 3002 	ldrb.w	r3, [sp, #2]
    8bd0:	4a11      	ldr	r2, [pc, #68]	; (8c18 <Adc_ValidateQueueNotFull+0xb0>)
    8bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8bd6:	685a      	ldr	r2, [r3, #4]
    8bd8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8bdc:	2134      	movs	r1, #52	; 0x34
    8bde:	fb01 f303 	mul.w	r3, r1, r3
    8be2:	4413      	add	r3, r2
    8be4:	68db      	ldr	r3, [r3, #12]
    8be6:	2b00      	cmp	r3, #0
    8be8:	d111      	bne.n	8c0e <Adc_ValidateQueueNotFull+0xa6>
            {
                if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex >= ADC_QUEUE_MAX_DEPTH_MAX)
    8bea:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8bee:	4a0b      	ldr	r2, [pc, #44]	; (8c1c <Adc_ValidateQueueNotFull+0xb4>)
    8bf0:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    8bf4:	b29b      	uxth	r3, r3
    8bf6:	2b01      	cmp	r3, #1
    8bf8:	d909      	bls.n	8c0e <Adc_ValidateQueueNotFull+0xa6>
                {
                    Adc_ReportValidationError(ReturnValue, ServiceId, (uint8)ADC_E_QUEUE_FULL);
    8bfa:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8bfe:	2220      	movs	r2, #32
    8c00:	4619      	mov	r1, r3
    8c02:	9801      	ldr	r0, [sp, #4]
    8c04:	f7ff febe 	bl	8984 <Adc_ReportValidationError>
                }
            }
            break;
    8c08:	e001      	b.n	8c0e <Adc_ValidateQueueNotFull+0xa6>
        }

        default:
        {
            ; /* no-op */
            break;
    8c0a:	bf00      	nop
    8c0c:	e000      	b.n	8c10 <Adc_ValidateQueueNotFull+0xa8>
            break;
    8c0e:	bf00      	nop
        }
    }
}
    8c10:	bf00      	nop
    8c12:	b005      	add	sp, #20
    8c14:	f85d fb04 	ldr.w	pc, [sp], #4
    8c18:	1fff8d40 	.word	0x1fff8d40
    8c1c:	1fff8d70 	.word	0x1fff8d70

00008c20 <Adc_ValidateExtraParams>:
    )
static inline Std_ReturnType Adc_ValidateExtraParams(uint8 ServiceId,
                                                     uint32 ErrorIdList,
                                                     Adc_GroupType Group,
                                                     uint8 CoreId)
{
    8c20:	b500      	push	{lr}
    8c22:	b085      	sub	sp, #20
    8c24:	9100      	str	r1, [sp, #0]
    8c26:	4611      	mov	r1, r2
    8c28:	461a      	mov	r2, r3
    8c2a:	4603      	mov	r3, r0
    8c2c:	f88d 3007 	strb.w	r3, [sp, #7]
    8c30:	460b      	mov	r3, r1
    8c32:	f8ad 3004 	strh.w	r3, [sp, #4]
    8c36:	4613      	mov	r3, r2
    8c38:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_ValidationResultType ValidationStatus;

    ValidationStatus.EndValidations = FALSE;
    8c3c:	2300      	movs	r3, #0
    8c3e:	f88d 300c 	strb.w	r3, [sp, #12]
    ValidationStatus.ValidParams = (Std_ReturnType)E_OK;
    8c42:	2300      	movs	r3, #0
    8c44:	f88d 300d 	strb.w	r3, [sp, #13]

#if ((ADC_ENABLE_START_STOP_GROUP_API == STD_ON) || (ADC_HW_TRIGGER_API == STD_ON))
    if ((0U != (ErrorIdList&ADC_E_BUFFER_UNINIT_LIST)) && (FALSE == ValidationStatus.EndValidations))
    8c48:	9b00      	ldr	r3, [sp, #0]
    8c4a:	f003 0301 	and.w	r3, r3, #1
    8c4e:	2b00      	cmp	r3, #0
    8c50:	d00e      	beq.n	8c70 <Adc_ValidateExtraParams+0x50>
    8c52:	f89d 300c 	ldrb.w	r3, [sp, #12]
    8c56:	f083 0301 	eor.w	r3, r3, #1
    8c5a:	b2db      	uxtb	r3, r3
    8c5c:	2b00      	cmp	r3, #0
    8c5e:	d007      	beq.n	8c70 <Adc_ValidateExtraParams+0x50>
    {
        Adc_ValidateBufferUninit(&ValidationStatus, ServiceId, Group);
    8c60:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    8c64:	f89d 1007 	ldrb.w	r1, [sp, #7]
    8c68:	ab03      	add	r3, sp, #12
    8c6a:	4618      	mov	r0, r3
    8c6c:	f7ff ff0f 	bl	8a8e <Adc_ValidateBufferUninit>
    }
#endif
    if ((0U != (ErrorIdList&ADC_E_WRONG_TRIGG_SRC_LIST)) && (FALSE == ValidationStatus.EndValidations))
    8c70:	9b00      	ldr	r3, [sp, #0]
    8c72:	f003 0302 	and.w	r3, r3, #2
    8c76:	2b00      	cmp	r3, #0
    8c78:	d00f      	beq.n	8c9a <Adc_ValidateExtraParams+0x7a>
    8c7a:	f89d 300c 	ldrb.w	r3, [sp, #12]
    8c7e:	f083 0301 	eor.w	r3, r3, #1
    8c82:	b2db      	uxtb	r3, r3
    8c84:	2b00      	cmp	r3, #0
    8c86:	d008      	beq.n	8c9a <Adc_ValidateExtraParams+0x7a>
    {
       Adc_ValidateTriggerSrc(&ValidationStatus, ServiceId, Group, CoreId);
    8c88:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8c8c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    8c90:	f89d 1007 	ldrb.w	r1, [sp, #7]
    8c94:	a803      	add	r0, sp, #12
    8c96:	f7ff ff25 	bl	8ae4 <Adc_ValidateTriggerSrc>
    }
#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
    if ((0U != (ErrorIdList&ADC_E_QUEUE_FULL_LIST)) && (FALSE == ValidationStatus.EndValidations))
    8c9a:	9b00      	ldr	r3, [sp, #0]
    8c9c:	f003 0304 	and.w	r3, r3, #4
    8ca0:	2b00      	cmp	r3, #0
    8ca2:	d00f      	beq.n	8cc4 <Adc_ValidateExtraParams+0xa4>
    8ca4:	f89d 300c 	ldrb.w	r3, [sp, #12]
    8ca8:	f083 0301 	eor.w	r3, r3, #1
    8cac:	b2db      	uxtb	r3, r3
    8cae:	2b00      	cmp	r3, #0
    8cb0:	d008      	beq.n	8cc4 <Adc_ValidateExtraParams+0xa4>
    {
        Adc_ValidateQueueNotFull(&ValidationStatus, ServiceId, Group, CoreId);
    8cb2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8cb6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    8cba:	f89d 1007 	ldrb.w	r1, [sp, #7]
    8cbe:	a803      	add	r0, sp, #12
    8cc0:	f7ff ff52 	bl	8b68 <Adc_ValidateQueueNotFull>
    {
        Adc_ValidateEnableDisbleGroupList(&ValidationStatus, ServiceId, Group, CoreId);
    }
#endif /* ADC_ENABLE_CH_DISABLE_CH_NONAUTO_API == STD_ON */

    return ValidationStatus.ValidParams;
    8cc4:	f89d 300d 	ldrb.w	r3, [sp, #13]
}
    8cc8:	4618      	mov	r0, r3
    8cca:	b005      	add	sp, #20
    8ccc:	f85d fb04 	ldr.w	pc, [sp], #4

00008cd0 <Adc_EndValidateGloballCall>:
* @return void
*/
static inline void Adc_EndValidateGloballCall(Std_ReturnType ValidCall,
                                              uint8 ServiceId,
                                              uint8 CoreId)
{
    8cd0:	b082      	sub	sp, #8
    8cd2:	4603      	mov	r3, r0
    8cd4:	f88d 3007 	strb.w	r3, [sp, #7]
    8cd8:	460b      	mov	r3, r1
    8cda:	f88d 3006 	strb.w	r3, [sp, #6]
    8cde:	4613      	mov	r3, r2
    8ce0:	f88d 3005 	strb.w	r3, [sp, #5]
    if ((Std_ReturnType)E_OK == ValidCall)
    8ce4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8ce8:	2b00      	cmp	r3, #0
    8cea:	d110      	bne.n	8d0e <Adc_EndValidateGloballCall+0x3e>
    {
        if (ADC_DEINIT_ID == ServiceId)
    8cec:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8cf0:	2b01      	cmp	r3, #1
    8cf2:	d106      	bne.n	8d02 <Adc_EndValidateGloballCall+0x32>
        {
            Adc_aeGlobalState[CoreId] = ADC_STATE_UNINIT;
    8cf4:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8cf8:	4a06      	ldr	r2, [pc, #24]	; (8d14 <Adc_EndValidateGloballCall+0x44>)
    8cfa:	2100      	movs	r1, #0
    8cfc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        else
        {
            Adc_aeGlobalState[CoreId] = ADC_STATE_IDLE;
        }
    }
}
    8d00:	e005      	b.n	8d0e <Adc_EndValidateGloballCall+0x3e>
            Adc_aeGlobalState[CoreId] = ADC_STATE_IDLE;
    8d02:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8d06:	4a03      	ldr	r2, [pc, #12]	; (8d14 <Adc_EndValidateGloballCall+0x44>)
    8d08:	2102      	movs	r1, #2
    8d0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
    8d0e:	bf00      	nop
    8d10:	b002      	add	sp, #8
    8d12:	4770      	bx	lr
    8d14:	1fff8d44 	.word	0x1fff8d44

00008d18 <Adc_ValidateNotBusyNoQueue>:
* @retval     E_OK:           The call means that unit is not busy
* @retval     E_NOT_OK:       The call means that unit is busy
*/
static inline Std_ReturnType Adc_ValidateNotBusyNoQueue(Adc_HwUnitType Unit,
                                                        uint8 ServiceId)
{
    8d18:	b500      	push	{lr}
    8d1a:	b085      	sub	sp, #20
    8d1c:	4603      	mov	r3, r0
    8d1e:	460a      	mov	r2, r1
    8d20:	f88d 3007 	strb.w	r3, [sp, #7]
    8d24:	4613      	mov	r3, r2
    8d26:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType ErrorFound = (Std_ReturnType)E_OK;
    8d2a:	2300      	movs	r3, #0
    8d2c:	f88d 300f 	strb.w	r3, [sp, #15]
#if (ADC_HW_TRIGGER_API == STD_ON)
    Adc_GroupType OngoingHwGroupId;
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
    const Adc_QueueIndexType NoGroupsInSwNormalQueue = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    8d30:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8d34:	4a0b      	ldr	r2, [pc, #44]	; (8d64 <Adc_ValidateNotBusyNoQueue+0x4c>)
    8d36:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    8d3a:	f8ad 300c 	strh.w	r3, [sp, #12]
#if (ADC_HW_TRIGGER_API == STD_ON)
    OngoingHwGroupId = Adc_axUnitStatus[Unit].OngoingHwGroup;
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
    /* CPR_RTD_00035.adc, CPR_RTD_00325.adc, CPR_RTD_00326.adc, CPR_RTD_00327.adc */
    /* Check for ongoing conversions */
    if ((NoGroupsInSwNormalQueue > (Adc_QueueIndexType)0U)
    8d3e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8d42:	2b00      	cmp	r3, #0
    8d44:	d008      	beq.n	8d58 <Adc_ValidateNotBusyNoQueue+0x40>
        || (OngoingHwGroupId != ADC_INVALID_HW_GROUP_ID)
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
       )
    {
        /* SWS_Adc_00321, SWS_Adc_00346, SWS_Adc_00426 */
        Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_BUSY);
    8d46:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8d4a:	210b      	movs	r1, #11
    8d4c:	4618      	mov	r0, r3
    8d4e:	f7ff fe04 	bl	895a <Adc_ReportDetRuntimeError>
        ErrorFound = (Std_ReturnType)E_NOT_OK;
    8d52:	2301      	movs	r3, #1
    8d54:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    return ErrorFound;
    8d58:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8d5c:	4618      	mov	r0, r3
    8d5e:	b005      	add	sp, #20
    8d60:	f85d fb04 	ldr.w	pc, [sp], #4
    8d64:	1fff8d70 	.word	0x1fff8d70

00008d68 <Adc_ValidateNotBusyNoPrio>:
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateNotBusyNoPrio(Adc_GroupType Group,
                                                       boolean Implicitly,
                                                       uint8 CoreId)
{
    8d68:	b500      	push	{lr}
    8d6a:	b085      	sub	sp, #20
    8d6c:	4603      	mov	r3, r0
    8d6e:	f8ad 3006 	strh.w	r3, [sp, #6]
    8d72:	460b      	mov	r3, r1
    8d74:	f88d 3005 	strb.w	r3, [sp, #5]
    8d78:	4613      	mov	r3, r2
    8d7a:	f88d 3004 	strb.w	r3, [sp, #4]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    8d7e:	2301      	movs	r3, #1
    8d80:	f88d 300f 	strb.w	r3, [sp, #15]
    ValidState =  Adc_ValidateNotBusyNoQueue(LogicalHwUnitId, ADC_STARTGROUPCONVERSION_ID);

    (void)Implicitly;
    (void)Group;
#else /* ADC_ENABLE_QUEUING == STD_ON */
    Conversion = Adc_axGroupStatus[Group].Conversion;
    8d84:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    8d88:	4917      	ldr	r1, [pc, #92]	; (8de8 <Adc_ValidateNotBusyNoPrio+0x80>)
    8d8a:	4613      	mov	r3, r2
    8d8c:	009b      	lsls	r3, r3, #2
    8d8e:	4413      	add	r3, r2
    8d90:	009b      	lsls	r3, r3, #2
    8d92:	440b      	add	r3, r1
    8d94:	681b      	ldr	r3, [r3, #0]
    8d96:	9302      	str	r3, [sp, #8]
    /* SWS_Adc_00351 */
    if ((FALSE == Implicitly) && (ADC_IDLE != Conversion))
    8d98:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8d9c:	f083 0301 	eor.w	r3, r3, #1
    8da0:	b2db      	uxtb	r3, r3
    8da2:	2b00      	cmp	r3, #0
    8da4:	d007      	beq.n	8db6 <Adc_ValidateNotBusyNoPrio+0x4e>
    8da6:	9b02      	ldr	r3, [sp, #8]
    8da8:	2b00      	cmp	r3, #0
    8daa:	d004      	beq.n	8db6 <Adc_ValidateNotBusyNoPrio+0x4e>
    {
        Adc_ReportDetRuntimeError((uint8)ADC_STARTGROUPCONVERSION_ID, (uint8)ADC_E_BUSY);
    8dac:	210b      	movs	r1, #11
    8dae:	2002      	movs	r0, #2
    8db0:	f7ff fdd3 	bl	895a <Adc_ReportDetRuntimeError>
    8db4:	e011      	b.n	8dda <Adc_ValidateNotBusyNoPrio+0x72>
    }
    /* SWS_Adc_00428 */
    else if ((TRUE == Implicitly) && (ADC_IDLE != Conversion) && \
    8db6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8dba:	2b00      	cmp	r3, #0
    8dbc:	d00a      	beq.n	8dd4 <Adc_ValidateNotBusyNoPrio+0x6c>
    8dbe:	9b02      	ldr	r3, [sp, #8]
    8dc0:	2b00      	cmp	r3, #0
    8dc2:	d007      	beq.n	8dd4 <Adc_ValidateNotBusyNoPrio+0x6c>
    8dc4:	9b02      	ldr	r3, [sp, #8]
    8dc6:	2b03      	cmp	r3, #3
    8dc8:	d004      	beq.n	8dd4 <Adc_ValidateNotBusyNoPrio+0x6c>
             (ADC_STREAM_COMPLETED != Conversion) \
            )
    {
        Adc_ReportDetRuntimeError((uint8)ADC_STARTGROUPCONVERSION_ID, (uint8)ADC_E_BUSY);
    8dca:	210b      	movs	r1, #11
    8dcc:	2002      	movs	r0, #2
    8dce:	f7ff fdc4 	bl	895a <Adc_ReportDetRuntimeError>
    8dd2:	e002      	b.n	8dda <Adc_ValidateNotBusyNoPrio+0x72>
    }
    else
    {
        ValidState = (Std_ReturnType)E_OK;
    8dd4:	2300      	movs	r3, #0
    8dd6:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    (void)CoreId;
#endif /* ADC_ENABLE_QUEUING */

    return ValidState;
    8dda:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8dde:	4618      	mov	r0, r3
    8de0:	b005      	add	sp, #20
    8de2:	f85d fb04 	ldr.w	pc, [sp], #4
    8de6:	bf00      	nop
    8de8:	1fff8d48 	.word	0x1fff8d48

00008dec <Adc_ValidateCheckGroupNotConversion>:
* @retval       E_OK:           The call means that at least one group is not busy
* @retval       E_NOT_OK:       The call means that at least one group is busy
*/
static inline Std_ReturnType Adc_ValidateCheckGroupNotConversion(uint8 ServiceId,
                                                                 uint8 CoreId)
{
    8dec:	b500      	push	{lr}
    8dee:	b087      	sub	sp, #28
    8df0:	4603      	mov	r3, r0
    8df2:	460a      	mov	r2, r1
    8df4:	f88d 3007 	strb.w	r3, [sp, #7]
    8df8:	4613      	mov	r3, r2
    8dfa:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_StatusType Conversion;
    Adc_GroupType GroupIter;
    Adc_GroupType GroupId;
    Std_ReturnType ErrorFound = (Std_ReturnType)E_OK;
    8dfe:	2300      	movs	r3, #0
    8e00:	f88d 3015 	strb.w	r3, [sp, #21]

    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    8e04:	2300      	movs	r3, #0
    8e06:	f8ad 3016 	strh.w	r3, [sp, #22]
    8e0a:	e02c      	b.n	8e66 <Adc_ValidateCheckGroupNotConversion+0x7a>
    {
        GroupId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIter].GroupId;
    8e0c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8e10:	4a1d      	ldr	r2, [pc, #116]	; (8e88 <Adc_ValidateCheckGroupNotConversion+0x9c>)
    8e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8e16:	685a      	ldr	r2, [r3, #4]
    8e18:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    8e1c:	2134      	movs	r1, #52	; 0x34
    8e1e:	fb01 f303 	mul.w	r3, r1, r3
    8e22:	4413      	add	r3, r2
    8e24:	881b      	ldrh	r3, [r3, #0]
    8e26:	f8ad 3012 	strh.w	r3, [sp, #18]
        Conversion = Adc_axGroupStatus[GroupId].Conversion;
    8e2a:	f8bd 2012 	ldrh.w	r2, [sp, #18]
    8e2e:	4917      	ldr	r1, [pc, #92]	; (8e8c <Adc_ValidateCheckGroupNotConversion+0xa0>)
    8e30:	4613      	mov	r3, r2
    8e32:	009b      	lsls	r3, r3, #2
    8e34:	4413      	add	r3, r2
    8e36:	009b      	lsls	r3, r3, #2
    8e38:	440b      	add	r3, r1
    8e3a:	681b      	ldr	r3, [r3, #0]
    8e3c:	9303      	str	r3, [sp, #12]
        /*  Check if ADC is still converting */
        /* SWS_Adc_00112 */
        if ((ADC_IDLE != Conversion) && (ADC_STREAM_COMPLETED != Conversion))
    8e3e:	9b03      	ldr	r3, [sp, #12]
    8e40:	2b00      	cmp	r3, #0
    8e42:	d00b      	beq.n	8e5c <Adc_ValidateCheckGroupNotConversion+0x70>
    8e44:	9b03      	ldr	r3, [sp, #12]
    8e46:	2b03      	cmp	r3, #3
    8e48:	d008      	beq.n	8e5c <Adc_ValidateCheckGroupNotConversion+0x70>
        {
            Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_BUSY);
    8e4a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8e4e:	210b      	movs	r1, #11
    8e50:	4618      	mov	r0, r3
    8e52:	f7ff fd82 	bl	895a <Adc_ReportDetRuntimeError>
            ErrorFound = (Std_ReturnType)E_NOT_OK;
    8e56:	2301      	movs	r3, #1
    8e58:	f88d 3015 	strb.w	r3, [sp, #21]
    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    8e5c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    8e60:	3301      	adds	r3, #1
    8e62:	f8ad 3016 	strh.w	r3, [sp, #22]
    8e66:	f89d 3006 	ldrb.w	r3, [sp, #6]
    8e6a:	4a07      	ldr	r2, [pc, #28]	; (8e88 <Adc_ValidateCheckGroupNotConversion+0x9c>)
    8e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8e70:	891b      	ldrh	r3, [r3, #8]
    8e72:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    8e76:	429a      	cmp	r2, r3
    8e78:	d3c8      	bcc.n	8e0c <Adc_ValidateCheckGroupNotConversion+0x20>
        }
    }
    return ErrorFound;
    8e7a:	f89d 3015 	ldrb.w	r3, [sp, #21]
}
    8e7e:	4618      	mov	r0, r3
    8e80:	b007      	add	sp, #28
    8e82:	f85d fb04 	ldr.w	pc, [sp], #4
    8e86:	bf00      	nop
    8e88:	1fff8d40 	.word	0x1fff8d40
    8e8c:	1fff8d48 	.word	0x1fff8d48

00008e90 <Adc_ValidateDeInitNotBusy>:
* @return     Std_ReturnType  Standard return type.
* @retval     E_OK:           The call is valid
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateDeInitNotBusy(uint8 CoreId)
{
    8e90:	b500      	push	{lr}
    8e92:	b085      	sub	sp, #20
    8e94:	4603      	mov	r3, r0
    8e96:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType ErrorFound = (Std_ReturnType)E_OK;
    8e9a:	2300      	movs	r3, #0
    8e9c:	f88d 300f 	strb.w	r3, [sp, #15]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    8ea0:	2301      	movs	r3, #1
    8ea2:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    8ea6:	2300      	movs	r3, #0
    8ea8:	f88d 300d 	strb.w	r3, [sp, #13]

    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    8eac:	2300      	movs	r3, #0
    8eae:	f88d 300d 	strb.w	r3, [sp, #13]
    8eb2:	e01d      	b.n	8ef0 <Adc_ValidateDeInitNotBusy+0x60>
    {
        if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    8eb4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8eb8:	4a1b      	ldr	r2, [pc, #108]	; (8f28 <Adc_ValidateDeInitNotBusy+0x98>)
    8eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8ebe:	681a      	ldr	r2, [r3, #0]
    8ec0:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8ec4:	4413      	add	r3, r2
    8ec6:	7f9b      	ldrb	r3, [r3, #30]
    8ec8:	2b01      	cmp	r3, #1
    8eca:	d10c      	bne.n	8ee6 <Adc_ValidateDeInitNotBusy+0x56>
        {
            ErrorFound = Adc_ValidateNotBusyNoQueue(LogicalHwUnitId, ADC_DEINIT_ID);
    8ecc:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8ed0:	2101      	movs	r1, #1
    8ed2:	4618      	mov	r0, r3
    8ed4:	f7ff ff20 	bl	8d18 <Adc_ValidateNotBusyNoQueue>
    8ed8:	4603      	mov	r3, r0
    8eda:	f88d 300f 	strb.w	r3, [sp, #15]
            if ((Std_ReturnType)E_NOT_OK == ErrorFound)
    8ede:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8ee2:	2b01      	cmp	r3, #1
    8ee4:	d009      	beq.n	8efa <Adc_ValidateDeInitNotBusy+0x6a>
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    8ee6:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8eea:	3301      	adds	r3, #1
    8eec:	f88d 300d 	strb.w	r3, [sp, #13]
    8ef0:	f89d 300d 	ldrb.w	r3, [sp, #13]
    8ef4:	2b01      	cmp	r3, #1
    8ef6:	d9dd      	bls.n	8eb4 <Adc_ValidateDeInitNotBusy+0x24>
    8ef8:	e000      	b.n	8efc <Adc_ValidateDeInitNotBusy+0x6c>
            {
                break;
    8efa:	bf00      	nop
            }
        }
    }
    if ((Std_ReturnType)E_OK == ErrorFound)
    8efc:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8f00:	2b00      	cmp	r3, #0
    8f02:	d10b      	bne.n	8f1c <Adc_ValidateDeInitNotBusy+0x8c>
    {
        if ((Std_ReturnType)E_OK == Adc_ValidateCheckGroupNotConversion(ADC_DEINIT_ID, CoreId))
    8f04:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8f08:	4619      	mov	r1, r3
    8f0a:	2001      	movs	r0, #1
    8f0c:	f7ff ff6e 	bl	8dec <Adc_ValidateCheckGroupNotConversion>
    8f10:	4603      	mov	r3, r0
    8f12:	2b00      	cmp	r3, #0
    8f14:	d102      	bne.n	8f1c <Adc_ValidateDeInitNotBusy+0x8c>
        {
            ValidState = (Std_ReturnType)E_OK;
    8f16:	2300      	movs	r3, #0
    8f18:	f88d 300e 	strb.w	r3, [sp, #14]
        }
    }

    return ValidState;
    8f1c:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    8f20:	4618      	mov	r0, r3
    8f22:	b005      	add	sp, #20
    8f24:	f85d fb04 	ldr.w	pc, [sp], #4
    8f28:	1fff8d40 	.word	0x1fff8d40

00008f2c <Adc_ValidateSetupBufferNotBusy>:
* @return     Std_ReturnType  Standard return type.
* @retval     E_OK:           The call is valid
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateSetupBufferNotBusy(Adc_GroupType Group)
{
    8f2c:	b500      	push	{lr}
    8f2e:	b085      	sub	sp, #20
    8f30:	4603      	mov	r3, r0
    8f32:	f8ad 3006 	strh.w	r3, [sp, #6]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    8f36:	2301      	movs	r3, #1
    8f38:	f88d 300f 	strb.w	r3, [sp, #15]

    if (ADC_IDLE != Adc_axGroupStatus[Group].Conversion)
    8f3c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    8f40:	490b      	ldr	r1, [pc, #44]	; (8f70 <Adc_ValidateSetupBufferNotBusy+0x44>)
    8f42:	4613      	mov	r3, r2
    8f44:	009b      	lsls	r3, r3, #2
    8f46:	4413      	add	r3, r2
    8f48:	009b      	lsls	r3, r3, #2
    8f4a:	440b      	add	r3, r1
    8f4c:	681b      	ldr	r3, [r3, #0]
    8f4e:	2b00      	cmp	r3, #0
    8f50:	d004      	beq.n	8f5c <Adc_ValidateSetupBufferNotBusy+0x30>
    {
        /* SWS_Adc_00433 */
        Adc_ReportDetRuntimeError(ADC_SETUPRESULTBUFFER_ID, (uint8)ADC_E_BUSY);
    8f52:	210b      	movs	r1, #11
    8f54:	200c      	movs	r0, #12
    8f56:	f7ff fd00 	bl	895a <Adc_ReportDetRuntimeError>
    8f5a:	e002      	b.n	8f62 <Adc_ValidateSetupBufferNotBusy+0x36>
    }
    else
    {
        ValidState = (Std_ReturnType)E_OK;
    8f5c:	2300      	movs	r3, #0
    8f5e:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    return ValidState;
    8f62:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    8f66:	4618      	mov	r0, r3
    8f68:	b005      	add	sp, #20
    8f6a:	f85d fb04 	ldr.w	pc, [sp], #4
    8f6e:	bf00      	nop
    8f70:	1fff8d48 	.word	0x1fff8d48

00008f74 <Adc_ValidateStateStartGroupConvNotBusy>:
* @retval     E_OK:           The call is valid
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateStateStartGroupConvNotBusy(Adc_GroupType Group,
                                                                    uint8 CoreId)
{
    8f74:	b500      	push	{lr}
    8f76:	b085      	sub	sp, #20
    8f78:	4603      	mov	r3, r0
    8f7a:	460a      	mov	r2, r1
    8f7c:	f8ad 3006 	strh.w	r3, [sp, #6]
    8f80:	4613      	mov	r3, r2
    8f82:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex;
    Std_ReturnType ValidState = (Std_ReturnType)E_OK;
    8f86:	2300      	movs	r3, #0
    8f88:	f88d 300f 	strb.w	r3, [sp, #15]
    boolean Implicitly = FALSE;
    8f8c:	2300      	movs	r3, #0
    8f8e:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_GroupType HwGroupId;
    Adc_GroupConvType TypeHwGroup;
#endif /* (STD_ON == ADC_HW_TRIGGER_API) */

    /* Get the mapping index of group in the current partition */
    GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    8f92:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8f96:	4a32      	ldr	r2, [pc, #200]	; (9060 <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    8f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8f9c:	68da      	ldr	r2, [r3, #12]
    8f9e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8fa2:	005b      	lsls	r3, r3, #1
    8fa4:	4413      	add	r3, r2
    8fa6:	881b      	ldrh	r3, [r3, #0]
    8fa8:	f8ad 300c 	strh.w	r3, [sp, #12]
    if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    8fac:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8fb0:	4a2b      	ldr	r2, [pc, #172]	; (9060 <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    8fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8fb6:	685a      	ldr	r2, [r3, #4]
    8fb8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8fbc:	2134      	movs	r1, #52	; 0x34
    8fbe:	fb01 f303 	mul.w	r3, r1, r3
    8fc2:	4413      	add	r3, r2
    8fc4:	689b      	ldr	r3, [r3, #8]
    8fc6:	2b00      	cmp	r3, #0
    8fc8:	d02c      	beq.n	9024 <Adc_ValidateStateStartGroupConvNotBusy+0xb0>
        ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    8fca:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8fce:	4a24      	ldr	r2, [pc, #144]	; (9060 <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    8fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8fd4:	685a      	ldr	r2, [r3, #4]
    8fd6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8fda:	2134      	movs	r1, #52	; 0x34
    8fdc:	fb01 f303 	mul.w	r3, r1, r3
    8fe0:	4413      	add	r3, r2
    8fe2:	689b      	ldr	r3, [r3, #8]
    if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    8fe4:	2b01      	cmp	r3, #1
    8fe6:	d120      	bne.n	902a <Adc_ValidateStateStartGroupConvNotBusy+0xb6>
        (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    8fe8:	f89d 3005 	ldrb.w	r3, [sp, #5]
    8fec:	4a1c      	ldr	r2, [pc, #112]	; (9060 <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    8fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8ff2:	685a      	ldr	r2, [r3, #4]
    8ff4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8ff8:	2134      	movs	r1, #52	; 0x34
    8ffa:	fb01 f303 	mul.w	r3, r1, r3
    8ffe:	4413      	add	r3, r2
    9000:	685b      	ldr	r3, [r3, #4]
        ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    9002:	2b01      	cmp	r3, #1
    9004:	d111      	bne.n	902a <Adc_ValidateStateStartGroupConvNotBusy+0xb6>
        (ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode)
    9006:	f89d 3005 	ldrb.w	r3, [sp, #5]
    900a:	4a15      	ldr	r2, [pc, #84]	; (9060 <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    900c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9010:	685a      	ldr	r2, [r3, #4]
    9012:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9016:	2134      	movs	r1, #52	; 0x34
    9018:	fb01 f303 	mul.w	r3, r1, r3
    901c:	4413      	add	r3, r2
    901e:	699b      	ldr	r3, [r3, #24]
        (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    9020:	2b00      	cmp	r3, #0
    9022:	d102      	bne.n	902a <Adc_ValidateStateStartGroupConvNotBusy+0xb6>
        )
       )
    {
        /* The current group can be implicitly stopped */
        Implicitly = TRUE;
    9024:	2301      	movs	r3, #1
    9026:	f88d 300e 	strb.w	r3, [sp, #14]
    {
        ValidState = (Std_ReturnType)E_NOT_OK;
    }
#endif /* (ADC_ENABLE_CTU_CONTROL_MODE_API == STD_ON) */

    if ((Std_ReturnType)E_NOT_OK == ValidState)
    902a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    902e:	2b01      	cmp	r3, #1
    9030:	d104      	bne.n	903c <Adc_ValidateStateStartGroupConvNotBusy+0xc8>
    {
        Adc_ReportDetRuntimeError(ADC_STARTGROUPCONVERSION_ID, (uint8)ADC_E_BUSY);
    9032:	210b      	movs	r1, #11
    9034:	2002      	movs	r0, #2
    9036:	f7ff fc90 	bl	895a <Adc_ReportDetRuntimeError>
    903a:	e00b      	b.n	9054 <Adc_ValidateStateStartGroupConvNotBusy+0xe0>
    }
    else
    {
#if (ADC_PRIORITY_IMPLEMENTATION == ADC_PRIORITY_NONE)
        ValidState = Adc_ValidateNotBusyNoPrio(Group, Implicitly, CoreId);
    903c:	f89d 2005 	ldrb.w	r2, [sp, #5]
    9040:	f89d 100e 	ldrb.w	r1, [sp, #14]
    9044:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9048:	4618      	mov	r0, r3
    904a:	f7ff fe8d 	bl	8d68 <Adc_ValidateNotBusyNoPrio>
    904e:	4603      	mov	r3, r0
    9050:	f88d 300f 	strb.w	r3, [sp, #15]
#else /* ADC_PRIORITY_IMPLEMENTATION != ADC_PRIORITY_NONE */
        ValidState = Adc_ValidateNotBusyWithPrio(Group, Implicitly, CoreId);
#endif  /* ADC_PRIORITY_IMPLEMENTATION != ADC_PRIORITY_NONE */
    }
    return ValidState;
    9054:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9058:	4618      	mov	r0, r3
    905a:	b005      	add	sp, #20
    905c:	f85d fb04 	ldr.w	pc, [sp], #4
    9060:	1fff8d40 	.word	0x1fff8d40

00009064 <Adc_ValidateStateNotIdle>:
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateStateNotIdle(uint8 ServiceId,
                                                      Adc_GroupType Group,
                                                      uint8 CoreId)
{
    9064:	b500      	push	{lr}
    9066:	b085      	sub	sp, #20
    9068:	4603      	mov	r3, r0
    906a:	f88d 3007 	strb.w	r3, [sp, #7]
    906e:	460b      	mov	r3, r1
    9070:	f8ad 3004 	strh.w	r3, [sp, #4]
    9074:	4613      	mov	r3, r2
    9076:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType ValidState = (Std_ReturnType)E_OK;
    907a:	2300      	movs	r3, #0
    907c:	f88d 300f 	strb.w	r3, [sp, #15]
    SwInjectedQueueIndex = Adc_axUnitStatus[LogicalHwUnitId].SwInjectedQueueIndex;
#else
    (void)CoreId;
#endif /* (ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON) */

    switch (ServiceId)
    9080:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9084:	2b0b      	cmp	r3, #11
    9086:	d03b      	beq.n	9100 <Adc_ValidateStateNotIdle+0x9c>
    9088:	2b0b      	cmp	r3, #11
    908a:	dc4e      	bgt.n	912a <Adc_ValidateStateNotIdle+0xc6>
    908c:	2b03      	cmp	r3, #3
    908e:	d022      	beq.n	90d6 <Adc_ValidateStateNotIdle+0x72>
    9090:	2b04      	cmp	r3, #4
    9092:	d14a      	bne.n	912a <Adc_ValidateStateNotIdle+0xc6>
    {
#if (ADC_READ_GROUP_API == STD_ON)
        case ADC_VALUEREADGROUP_ID:
        {
            if (ADC_IDLE == Adc_axGroupStatus[Group].Conversion)
    9094:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    9098:	492a      	ldr	r1, [pc, #168]	; (9144 <Adc_ValidateStateNotIdle+0xe0>)
    909a:	4613      	mov	r3, r2
    909c:	009b      	lsls	r3, r3, #2
    909e:	4413      	add	r3, r2
    90a0:	009b      	lsls	r3, r3, #2
    90a2:	440b      	add	r3, r1
    90a4:	681b      	ldr	r3, [r3, #0]
    90a6:	2b00      	cmp	r3, #0
    90a8:	d141      	bne.n	912e <Adc_ValidateStateNotIdle+0xca>
            {
                if (ADC_NOT_YET_CONVERTED == Adc_axGroupStatus[Group].AlreadyConverted)
    90aa:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    90ae:	4925      	ldr	r1, [pc, #148]	; (9144 <Adc_ValidateStateNotIdle+0xe0>)
    90b0:	4613      	mov	r3, r2
    90b2:	009b      	lsls	r3, r3, #2
    90b4:	4413      	add	r3, r2
    90b6:	009b      	lsls	r3, r3, #2
    90b8:	440b      	add	r3, r1
    90ba:	3304      	adds	r3, #4
    90bc:	681b      	ldr	r3, [r3, #0]
    90be:	2b00      	cmp	r3, #0
    90c0:	d135      	bne.n	912e <Adc_ValidateStateNotIdle+0xca>
                {
                    /* SWS_Adc_00388 */
                    Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_IDLE);
    90c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    90c6:	210c      	movs	r1, #12
    90c8:	4618      	mov	r0, r3
    90ca:	f7ff fc46 	bl	895a <Adc_ReportDetRuntimeError>
                    ValidState = (Std_ReturnType)E_NOT_OK;
    90ce:	2301      	movs	r3, #1
    90d0:	f88d 300f 	strb.w	r3, [sp, #15]
                }
            }
            break;
    90d4:	e02b      	b.n	912e <Adc_ValidateStateNotIdle+0xca>
        }
#endif /* ADC_READ_GROUP_API == STD_ON */
        case ADC_STOPGROUPCONVERSION_ID:
        {
            if (ADC_IDLE == Adc_axGroupStatus[Group].Conversion)
    90d6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    90da:	491a      	ldr	r1, [pc, #104]	; (9144 <Adc_ValidateStateNotIdle+0xe0>)
    90dc:	4613      	mov	r3, r2
    90de:	009b      	lsls	r3, r3, #2
    90e0:	4413      	add	r3, r2
    90e2:	009b      	lsls	r3, r3, #2
    90e4:	440b      	add	r3, r1
    90e6:	681b      	ldr	r3, [r3, #0]
    90e8:	2b00      	cmp	r3, #0
    90ea:	d122      	bne.n	9132 <Adc_ValidateStateNotIdle+0xce>
            {
                /* SWS_Adc_00241 */
                Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_IDLE);
    90ec:	f89d 3007 	ldrb.w	r3, [sp, #7]
    90f0:	210c      	movs	r1, #12
    90f2:	4618      	mov	r0, r3
    90f4:	f7ff fc31 	bl	895a <Adc_ReportDetRuntimeError>
                ValidState = (Std_ReturnType)E_NOT_OK;
    90f8:	2301      	movs	r3, #1
    90fa:	f88d 300f 	strb.w	r3, [sp, #15]
                    Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_BUSY);
                    ValidState = (Std_ReturnType)E_NOT_OK;
                }
#endif /* (ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON) */
            }
            break;
    90fe:	e018      	b.n	9132 <Adc_ValidateStateNotIdle+0xce>
            break;
        }
#endif /* ADC_HW_TRIGGER_API == STD_ON */
        case ADC_GETSTREAMLASTPOINTER_ID:
        {
             if (ADC_IDLE == Adc_axGroupStatus[Group].Conversion)
    9100:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    9104:	490f      	ldr	r1, [pc, #60]	; (9144 <Adc_ValidateStateNotIdle+0xe0>)
    9106:	4613      	mov	r3, r2
    9108:	009b      	lsls	r3, r3, #2
    910a:	4413      	add	r3, r2
    910c:	009b      	lsls	r3, r3, #2
    910e:	440b      	add	r3, r1
    9110:	681b      	ldr	r3, [r3, #0]
    9112:	2b00      	cmp	r3, #0
    9114:	d10f      	bne.n	9136 <Adc_ValidateStateNotIdle+0xd2>
             {
                 /* SWS_Adc_00215 */
                 Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_IDLE);
    9116:	f89d 3007 	ldrb.w	r3, [sp, #7]
    911a:	210c      	movs	r1, #12
    911c:	4618      	mov	r0, r3
    911e:	f7ff fc1c 	bl	895a <Adc_ReportDetRuntimeError>
                 ValidState = (Std_ReturnType)E_NOT_OK;
    9122:	2301      	movs	r3, #1
    9124:	f88d 300f 	strb.w	r3, [sp, #15]
             }
            break;
    9128:	e005      	b.n	9136 <Adc_ValidateStateNotIdle+0xd2>
        }
        default:
        {
            ; /* no-op */
            break;
    912a:	bf00      	nop
    912c:	e004      	b.n	9138 <Adc_ValidateStateNotIdle+0xd4>
            break;
    912e:	bf00      	nop
    9130:	e002      	b.n	9138 <Adc_ValidateStateNotIdle+0xd4>
            break;
    9132:	bf00      	nop
    9134:	e000      	b.n	9138 <Adc_ValidateStateNotIdle+0xd4>
            break;
    9136:	bf00      	nop
        }
    }

    return ValidState;
    9138:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    913c:	4618      	mov	r0, r3
    913e:	b005      	add	sp, #20
    9140:	f85d fb04 	ldr.w	pc, [sp], #4
    9144:	1fff8d48 	.word	0x1fff8d48

00009148 <Adc_ValidateCallAndGroup>:
* @implements     Adc_ValidateCallAndGroup_Activity
*/
static inline Std_ReturnType Adc_ValidateCallAndGroup(uint8 ServiceId,
                                                      Adc_GroupType Group,
                                                      uint8 CoreId)
{
    9148:	b500      	push	{lr}
    914a:	b085      	sub	sp, #20
    914c:	4603      	mov	r3, r0
    914e:	f88d 3007 	strb.w	r3, [sp, #7]
    9152:	460b      	mov	r3, r1
    9154:	f8ad 3004 	strh.w	r3, [sp, #4]
    9158:	4613      	mov	r3, r2
    915a:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType ValidCallAndGroup = (Std_ReturnType)E_NOT_OK;
    915e:	2301      	movs	r3, #1
    9160:	f88d 300f 	strb.w	r3, [sp, #15]
    Std_ReturnType ValidCoreId = (Std_ReturnType)E_NOT_OK;
    9164:	2301      	movs	r3, #1
    9166:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_GroupType GroupIndex = 0U;
    916a:	2300      	movs	r3, #0
    916c:	f8ad 300c 	strh.w	r3, [sp, #12]

    if (NULL_PTR == Adc_apxCfgPtr[CoreId])
    9170:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9174:	4a2e      	ldr	r2, [pc, #184]	; (9230 <Adc_ValidateCallAndGroup+0xe8>)
    9176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    917a:	2b00      	cmp	r3, #0
    917c:	d106      	bne.n	918c <Adc_ValidateCallAndGroup+0x44>
    {
        /* SWS_Adc_00300, SWS_Adc_00301, SWS_Adc_00302, SWS_Adc_00299, SWS_Adc_00298, SWS_Adc_00297, SWS_Adc_00296, SWS_Adc_00295, SWS_Adc_00294, SWS_Adc_00434 */
        Adc_ReportDetError(ServiceId, (uint8)ADC_E_UNINIT);
    917e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9182:	210a      	movs	r1, #10
    9184:	4618      	mov	r0, r3
    9186:	f7ff fbd3 	bl	8930 <Adc_ReportDetError>
    918a:	e04b      	b.n	9224 <Adc_ValidateCallAndGroup+0xdc>
        (void)GroupIndex;
        (void)ValidCoreId;
    }
    else
    {
        ValidCoreId = Adc_CheckCurrentCoreId(Adc_apxCfgPtr[CoreId], CoreId);
    918c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9190:	4a27      	ldr	r2, [pc, #156]	; (9230 <Adc_ValidateCallAndGroup+0xe8>)
    9192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9196:	f89d 2006 	ldrb.w	r2, [sp, #6]
    919a:	4611      	mov	r1, r2
    919c:	4618      	mov	r0, r3
    919e:	f000 f961 	bl	9464 <Adc_CheckCurrentCoreId>
    91a2:	4603      	mov	r3, r0
    91a4:	f88d 300e 	strb.w	r3, [sp, #14]
        if ((Std_ReturnType)E_OK == ValidCoreId)
    91a8:	f89d 300e 	ldrb.w	r3, [sp, #14]
    91ac:	2b00      	cmp	r3, #0
    91ae:	d133      	bne.n	9218 <Adc_ValidateCallAndGroup+0xd0>
        {
            if (Group >= ADC_MAX_GROUPS)
    91b0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    91b4:	2b01      	cmp	r3, #1
    91b6:	d906      	bls.n	91c6 <Adc_ValidateCallAndGroup+0x7e>
            {
                /* SWS_Adc_00218, SWS_Adc_00225, SWS_Adc_00131, SWS_Adc_00130, SWS_Adc_00129, SWS_Adc_00128, SWS_Adc_00152, SWS_Adc_00126, SWS_Adc_00125, SWS_Adc_00423 */
                Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_GROUP);
    91b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    91bc:	2115      	movs	r1, #21
    91be:	4618      	mov	r0, r3
    91c0:	f7ff fbb6 	bl	8930 <Adc_ReportDetError>
    91c4:	e02e      	b.n	9224 <Adc_ValidateCallAndGroup+0xdc>
                (void)GroupIndex;
            }
            else
            {
                /* Get the mapping index of group in the current partition */
                GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    91c6:	f89d 3006 	ldrb.w	r3, [sp, #6]
    91ca:	4a19      	ldr	r2, [pc, #100]	; (9230 <Adc_ValidateCallAndGroup+0xe8>)
    91cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    91d0:	68da      	ldr	r2, [r3, #12]
    91d2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    91d6:	005b      	lsls	r3, r3, #1
    91d8:	4413      	add	r3, r2
    91da:	881b      	ldrh	r3, [r3, #0]
    91dc:	f8ad 300c 	strh.w	r3, [sp, #12]
                if (Group != Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].GroupId)
    91e0:	f89d 3006 	ldrb.w	r3, [sp, #6]
    91e4:	4a12      	ldr	r2, [pc, #72]	; (9230 <Adc_ValidateCallAndGroup+0xe8>)
    91e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    91ea:	685a      	ldr	r2, [r3, #4]
    91ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    91f0:	2134      	movs	r1, #52	; 0x34
    91f2:	fb01 f303 	mul.w	r3, r1, r3
    91f6:	4413      	add	r3, r2
    91f8:	881b      	ldrh	r3, [r3, #0]
    91fa:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    91fe:	429a      	cmp	r2, r3
    9200:	d006      	beq.n	9210 <Adc_ValidateCallAndGroup+0xc8>
                {
                    /* Group doesn't belong to current core */
                    Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_CONFIG);
    9202:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9206:	210e      	movs	r1, #14
    9208:	4618      	mov	r0, r3
    920a:	f7ff fb91 	bl	8930 <Adc_ReportDetError>
    920e:	e009      	b.n	9224 <Adc_ValidateCallAndGroup+0xdc>
                }
                else
                {
                    ValidCallAndGroup = (Std_ReturnType)E_OK;
    9210:	2300      	movs	r3, #0
    9212:	f88d 300f 	strb.w	r3, [sp, #15]
    9216:	e005      	b.n	9224 <Adc_ValidateCallAndGroup+0xdc>
            }
        }
        else
        {
            /* CPR_RTD_00420.adc */
            Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_CONFIG);
    9218:	f89d 3007 	ldrb.w	r3, [sp, #7]
    921c:	210e      	movs	r1, #14
    921e:	4618      	mov	r0, r3
    9220:	f7ff fb86 	bl	8930 <Adc_ReportDetError>
        }
    }

    return ValidCallAndGroup;
    9224:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9228:	4618      	mov	r0, r3
    922a:	b005      	add	sp, #20
    922c:	f85d fb04 	ldr.w	pc, [sp], #4
    9230:	1fff8d40 	.word	0x1fff8d40

00009234 <Adc_ValidateCallAndUnit>:
* @implements     Adc_ValidateCallAndUnit_Activity
*/
static inline Std_ReturnType Adc_ValidateCallAndUnit(uint8 ServiceId,
                                                     Adc_HwUnitType Unit,
                                                     uint8 CoreId)
{
    9234:	b500      	push	{lr}
    9236:	b085      	sub	sp, #20
    9238:	4603      	mov	r3, r0
    923a:	f88d 3007 	strb.w	r3, [sp, #7]
    923e:	460b      	mov	r3, r1
    9240:	f88d 3006 	strb.w	r3, [sp, #6]
    9244:	4613      	mov	r3, r2
    9246:	f88d 3005 	strb.w	r3, [sp, #5]
    Std_ReturnType ValidCallAndUnit = (Std_ReturnType)E_NOT_OK;
    924a:	2301      	movs	r3, #1
    924c:	f88d 300f 	strb.w	r3, [sp, #15]
    Std_ReturnType ValidCoreId;

    if (NULL_PTR == Adc_apxCfgPtr[CoreId])
    9250:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9254:	4a25      	ldr	r2, [pc, #148]	; (92ec <Adc_ValidateCallAndUnit+0xb8>)
    9256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    925a:	2b00      	cmp	r3, #0
    925c:	d106      	bne.n	926c <Adc_ValidateCallAndUnit+0x38>
    {
        /* CPR_RTD_00272.adc, CPR_RTD_00273.adc */
        Adc_ReportDetError(ServiceId, (uint8)ADC_E_UNINIT);
    925e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9262:	210a      	movs	r1, #10
    9264:	4618      	mov	r0, r3
    9266:	f7ff fb63 	bl	8930 <Adc_ReportDetError>
    926a:	e039      	b.n	92e0 <Adc_ValidateCallAndUnit+0xac>
    }
    else if (Unit >= ADC_IPW_MAX_HW_UNITS_CFG)
    926c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9270:	2b01      	cmp	r3, #1
    9272:	d906      	bls.n	9282 <Adc_ValidateCallAndUnit+0x4e>
    {
        Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_UNIT);
    9274:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9278:	2126      	movs	r1, #38	; 0x26
    927a:	4618      	mov	r0, r3
    927c:	f7ff fb58 	bl	8930 <Adc_ReportDetError>
    9280:	e02e      	b.n	92e0 <Adc_ValidateCallAndUnit+0xac>
    }
    else
    {
        ValidCoreId = Adc_CheckCurrentCoreId(Adc_apxCfgPtr[CoreId], CoreId);
    9282:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9286:	4a19      	ldr	r2, [pc, #100]	; (92ec <Adc_ValidateCallAndUnit+0xb8>)
    9288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    928c:	f89d 2005 	ldrb.w	r2, [sp, #5]
    9290:	4611      	mov	r1, r2
    9292:	4618      	mov	r0, r3
    9294:	f000 f8e6 	bl	9464 <Adc_CheckCurrentCoreId>
    9298:	4603      	mov	r3, r0
    929a:	f88d 300e 	strb.w	r3, [sp, #14]
        if ((Std_ReturnType)E_OK == ValidCoreId)
    929e:	f89d 300e 	ldrb.w	r3, [sp, #14]
    92a2:	2b00      	cmp	r3, #0
    92a4:	d116      	bne.n	92d4 <Adc_ValidateCallAndUnit+0xa0>
        {
            if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[Unit] == (uint8)STD_ON) /* HW unit enabled on current partition */
    92a6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    92aa:	4a10      	ldr	r2, [pc, #64]	; (92ec <Adc_ValidateCallAndUnit+0xb8>)
    92ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    92b0:	681a      	ldr	r2, [r3, #0]
    92b2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    92b6:	4413      	add	r3, r2
    92b8:	7f9b      	ldrb	r3, [r3, #30]
    92ba:	2b01      	cmp	r3, #1
    92bc:	d103      	bne.n	92c6 <Adc_ValidateCallAndUnit+0x92>
            {
                ValidCallAndUnit = (Std_ReturnType)E_OK;
    92be:	2300      	movs	r3, #0
    92c0:	f88d 300f 	strb.w	r3, [sp, #15]
    92c4:	e00c      	b.n	92e0 <Adc_ValidateCallAndUnit+0xac>
            }
            else
            {
                Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_CONFIG);
    92c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    92ca:	210e      	movs	r1, #14
    92cc:	4618      	mov	r0, r3
    92ce:	f7ff fb2f 	bl	8930 <Adc_ReportDetError>
    92d2:	e005      	b.n	92e0 <Adc_ValidateCallAndUnit+0xac>
            }
        }
        else
        {
            /* CPR_RTD_00420.adc */
            Adc_ReportDetError(ServiceId, (uint8)ADC_E_PARAM_CONFIG);
    92d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    92d8:	210e      	movs	r1, #14
    92da:	4618      	mov	r0, r3
    92dc:	f7ff fb28 	bl	8930 <Adc_ReportDetError>
        }
    }

    return ValidCallAndUnit;
    92e0:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    92e4:	4618      	mov	r0, r3
    92e6:	b005      	add	sp, #20
    92e8:	f85d fb04 	ldr.w	pc, [sp], #4
    92ec:	1fff8d40 	.word	0x1fff8d40

000092f0 <Adc_InitGroupsStatus>:
* @return         void
*
* @pre            Driver must be initialized.
*/
static inline void Adc_InitGroupsStatus(uint8 CoreId)
{
    92f0:	b084      	sub	sp, #16
    92f2:	4603      	mov	r3, r0
    92f4:	f88d 3007 	strb.w	r3, [sp, #7]
    Adc_GroupType GroupCnt = 0U;
    92f8:	2300      	movs	r3, #0
    92fa:	f8ad 300e 	strh.w	r3, [sp, #14]
    Adc_GroupType GroupId = 0U;
    92fe:	2300      	movs	r3, #0
    9300:	f8ad 300c 	strh.w	r3, [sp, #12]

    /* Initialize Group Status structures to beginning values */
    for (GroupCnt = 0U; GroupCnt < Adc_apxCfgPtr[CoreId]->GroupCount; GroupCnt++)
    9304:	2300      	movs	r3, #0
    9306:	f8ad 300e 	strh.w	r3, [sp, #14]
    930a:	e049      	b.n	93a0 <Adc_InitGroupsStatus+0xb0>
    {
        GroupId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupCnt].GroupId;
    930c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9310:	4a2a      	ldr	r2, [pc, #168]	; (93bc <Adc_InitGroupsStatus+0xcc>)
    9312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9316:	685a      	ldr	r2, [r3, #4]
    9318:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    931c:	2134      	movs	r1, #52	; 0x34
    931e:	fb01 f303 	mul.w	r3, r1, r3
    9322:	4413      	add	r3, r2
    9324:	881b      	ldrh	r3, [r3, #0]
    9326:	f8ad 300c 	strh.w	r3, [sp, #12]
        /* SWS_Adc_00221, SWS_Adc_00307 */
        Adc_axGroupStatus[GroupId].Conversion = ADC_IDLE;
    932a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    932e:	4924      	ldr	r1, [pc, #144]	; (93c0 <Adc_InitGroupsStatus+0xd0>)
    9330:	4613      	mov	r3, r2
    9332:	009b      	lsls	r3, r3, #2
    9334:	4413      	add	r3, r2
    9336:	009b      	lsls	r3, r3, #2
    9338:	440b      	add	r3, r1
    933a:	2200      	movs	r2, #0
    933c:	601a      	str	r2, [r3, #0]
        /* this group was not converted yet */
        Adc_axGroupStatus[GroupId].AlreadyConverted = ADC_NOT_YET_CONVERTED;
    933e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    9342:	491f      	ldr	r1, [pc, #124]	; (93c0 <Adc_InitGroupsStatus+0xd0>)
    9344:	4613      	mov	r3, r2
    9346:	009b      	lsls	r3, r3, #2
    9348:	4413      	add	r3, r2
    934a:	009b      	lsls	r3, r3, #2
    934c:	440b      	add	r3, r1
    934e:	3304      	adds	r3, #4
    9350:	2200      	movs	r2, #0
    9352:	601a      	str	r2, [r3, #0]

        Adc_axGroupStatus[GroupId].ResultIndex = 0U;
    9354:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    9358:	4919      	ldr	r1, [pc, #100]	; (93c0 <Adc_InitGroupsStatus+0xd0>)
    935a:	4613      	mov	r3, r2
    935c:	009b      	lsls	r3, r3, #2
    935e:	4413      	add	r3, r2
    9360:	009b      	lsls	r3, r3, #2
    9362:	440b      	add	r3, r1
    9364:	3308      	adds	r3, #8
    9366:	2200      	movs	r2, #0
    9368:	801a      	strh	r2, [r3, #0]
        Adc_axGroupStatus[GroupId].ResultsBufferPtr = NULL_PTR;
    936a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    936e:	4914      	ldr	r1, [pc, #80]	; (93c0 <Adc_InitGroupsStatus+0xd0>)
    9370:	4613      	mov	r3, r2
    9372:	009b      	lsls	r3, r3, #2
    9374:	4413      	add	r3, r2
    9376:	009b      	lsls	r3, r3, #2
    9378:	440b      	add	r3, r1
    937a:	330c      	adds	r3, #12
    937c:	2200      	movs	r2, #0
    937e:	601a      	str	r2, [r3, #0]
#ifdef ADC_CURRENT_CHANNEL_USED
        Adc_axGroupStatus[GroupId].CurrentChannel = 0U;
    9380:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    9384:	490e      	ldr	r1, [pc, #56]	; (93c0 <Adc_InitGroupsStatus+0xd0>)
    9386:	4613      	mov	r3, r2
    9388:	009b      	lsls	r3, r3, #2
    938a:	4413      	add	r3, r2
    938c:	009b      	lsls	r3, r3, #2
    938e:	440b      	add	r3, r1
    9390:	3310      	adds	r3, #16
    9392:	2200      	movs	r2, #0
    9394:	701a      	strb	r2, [r3, #0]
    for (GroupCnt = 0U; GroupCnt < Adc_apxCfgPtr[CoreId]->GroupCount; GroupCnt++)
    9396:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    939a:	3301      	adds	r3, #1
    939c:	f8ad 300e 	strh.w	r3, [sp, #14]
    93a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    93a4:	4a05      	ldr	r2, [pc, #20]	; (93bc <Adc_InitGroupsStatus+0xcc>)
    93a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    93aa:	891b      	ldrh	r3, [r3, #8]
    93ac:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    93b0:	429a      	cmp	r2, r3
    93b2:	d3ab      	bcc.n	930c <Adc_InitGroupsStatus+0x1c>
        Adc_axRuntimeGroupChannel[GroupId].RuntimeChanMask = 0xFFFFFFFFUL;
#endif /* (ADC_IPW_PDB_AVAILABLE == STD_ON) */
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    }
}
    93b4:	bf00      	nop
    93b6:	bf00      	nop
    93b8:	b004      	add	sp, #16
    93ba:	4770      	bx	lr
    93bc:	1fff8d40 	.word	0x1fff8d40
    93c0:	1fff8d48 	.word	0x1fff8d48

000093c4 <Adc_InitUnitStatus>:
* @return         void
*
* @pre            Driver must be initialized.
*/
static inline void Adc_InitUnitStatus(uint8 CoreId)
{
    93c4:	b084      	sub	sp, #16
    93c6:	4603      	mov	r3, r0
    93c8:	f88d 3007 	strb.w	r3, [sp, #7]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    93cc:	2300      	movs	r3, #0
    93ce:	f88d 300f 	strb.w	r3, [sp, #15]
    Adc_QueueIndexType QueueIdx = 0U;
    93d2:	2300      	movs	r3, #0
    93d4:	f8ad 300c 	strh.w	r3, [sp, #12]

    /* Loop for all configured hardware units in current partition */
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    93d8:	2300      	movs	r3, #0
    93da:	f88d 300f 	strb.w	r3, [sp, #15]
    93de:	e035      	b.n	944c <Adc_InitUnitStatus+0x88>
    {
        if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    93e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    93e4:	4a1d      	ldr	r2, [pc, #116]	; (945c <Adc_InitUnitStatus+0x98>)
    93e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    93ea:	681a      	ldr	r2, [r3, #0]
    93ec:	f89d 300f 	ldrb.w	r3, [sp, #15]
    93f0:	4413      	add	r3, r2
    93f2:	7f9b      	ldrb	r3, [r3, #30]
    93f4:	2b01      	cmp	r3, #1
    93f6:	d124      	bne.n	9442 <Adc_InitUnitStatus+0x7e>
        {
            /* Filled slots in the queue */
            Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex = 0U;
    93f8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    93fc:	4a18      	ldr	r2, [pc, #96]	; (9460 <Adc_InitUnitStatus+0x9c>)
    93fe:	2100      	movs	r1, #0
    9400:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            /* Mark all the queue slots as "empty" */
            for (QueueIdx = 0U; QueueIdx < ADC_QUEUE_MAX_DEPTH_MAX; QueueIdx++)
    9404:	2300      	movs	r3, #0
    9406:	f8ad 300c 	strh.w	r3, [sp, #12]
    940a:	e00f      	b.n	942c <Adc_InitUnitStatus+0x68>
            {
                Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[QueueIdx] = 0U;
    940c:	f89d 200f 	ldrb.w	r2, [sp, #15]
    9410:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9414:	4912      	ldr	r1, [pc, #72]	; (9460 <Adc_InitUnitStatus+0x9c>)
    9416:	0092      	lsls	r2, r2, #2
    9418:	4413      	add	r3, r2
    941a:	005b      	lsls	r3, r3, #1
    941c:	440b      	add	r3, r1
    941e:	2200      	movs	r2, #0
    9420:	805a      	strh	r2, [r3, #2]
            for (QueueIdx = 0U; QueueIdx < ADC_QUEUE_MAX_DEPTH_MAX; QueueIdx++)
    9422:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9426:	3301      	adds	r3, #1
    9428:	f8ad 300c 	strh.w	r3, [sp, #12]
    942c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9430:	2b01      	cmp	r3, #1
    9432:	d9eb      	bls.n	940c <Adc_InitUnitStatus+0x48>
            /* If there is no ongoing HW group then HW trigger capability is disabled */
            Adc_axUnitStatus[LogicalHwUnitId].OngoingHwGroup = ADC_INVALID_HW_GROUP_ID;
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */

#if (ADC_IPW_PDB_AVAILABLE == STD_ON)
            Adc_axUnitStatus[LogicalHwUnitId].Sc1Used = 0U;
    9434:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9438:	4a09      	ldr	r2, [pc, #36]	; (9460 <Adc_InitUnitStatus+0x9c>)
    943a:	00db      	lsls	r3, r3, #3
    943c:	4413      	add	r3, r2
    943e:	2200      	movs	r2, #0
    9440:	719a      	strb	r2, [r3, #6]
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    9442:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9446:	3301      	adds	r3, #1
    9448:	f88d 300f 	strb.w	r3, [sp, #15]
    944c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9450:	2b01      	cmp	r3, #1
    9452:	d9c5      	bls.n	93e0 <Adc_InitUnitStatus+0x1c>
#if (ADC_DUAL_CLOCK_MODE == STD_ON)
#if (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF)
    Adc_aeClockMode[CoreId] = ADC_NORMAL;
#endif /* (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF) */
#endif /* (ADC_DUAL_CLOCK_MODE == STD_ON) */
}
    9454:	bf00      	nop
    9456:	bf00      	nop
    9458:	b004      	add	sp, #16
    945a:	4770      	bx	lr
    945c:	1fff8d40 	.word	0x1fff8d40
    9460:	1fff8d70 	.word	0x1fff8d70

00009464 <Adc_CheckCurrentCoreId>:
* @retval       E_OK:           CoreId is valid
* @retval       E_NOT_OK:       CoreId is not valid
*/
static inline Std_ReturnType Adc_CheckCurrentCoreId(const Adc_ConfigType * CfgPtr,
                                                    uint8 CoreId)
{
    9464:	b084      	sub	sp, #16
    9466:	9001      	str	r0, [sp, #4]
    9468:	460b      	mov	r3, r1
    946a:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 Index = 0U;
    946e:	2300      	movs	r3, #0
    9470:	f88d 300f 	strb.w	r3, [sp, #15]
    Std_ReturnType ValidCoreId = (Std_ReturnType)E_NOT_OK;
    9474:	2301      	movs	r3, #1
    9476:	f88d 300e 	strb.w	r3, [sp, #14]

    if (CoreId == CfgPtr->CoreId)
    947a:	9b01      	ldr	r3, [sp, #4]
    947c:	7c1b      	ldrb	r3, [r3, #16]
    947e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    9482:	429a      	cmp	r2, r3
    9484:	d11c      	bne.n	94c0 <Adc_CheckCurrentCoreId+0x5c>
    {
        for (Index = 0U; Index < CfgPtr->AssignedPartitionCount; Index++)
    9486:	2300      	movs	r3, #0
    9488:	f88d 300f 	strb.w	r3, [sp, #15]
    948c:	e012      	b.n	94b4 <Adc_CheckCurrentCoreId+0x50>
        {
            if (CoreId == CfgPtr->AssignmentPartitionPtr[Index])
    948e:	9b01      	ldr	r3, [sp, #4]
    9490:	695a      	ldr	r2, [r3, #20]
    9492:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9496:	4413      	add	r3, r2
    9498:	781b      	ldrb	r3, [r3, #0]
    949a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    949e:	429a      	cmp	r2, r3
    94a0:	d103      	bne.n	94aa <Adc_CheckCurrentCoreId+0x46>
            {
                ValidCoreId = (Std_ReturnType)E_OK;
    94a2:	2300      	movs	r3, #0
    94a4:	f88d 300e 	strb.w	r3, [sp, #14]
                break;
    94a8:	e00a      	b.n	94c0 <Adc_CheckCurrentCoreId+0x5c>
        for (Index = 0U; Index < CfgPtr->AssignedPartitionCount; Index++)
    94aa:	f89d 300f 	ldrb.w	r3, [sp, #15]
    94ae:	3301      	adds	r3, #1
    94b0:	f88d 300f 	strb.w	r3, [sp, #15]
    94b4:	9b01      	ldr	r3, [sp, #4]
    94b6:	7e1b      	ldrb	r3, [r3, #24]
    94b8:	f89d 200f 	ldrb.w	r2, [sp, #15]
    94bc:	429a      	cmp	r2, r3
    94be:	d3e6      	bcc.n	948e <Adc_CheckCurrentCoreId+0x2a>
            }
        }
    }

    return ValidCoreId;
    94c0:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    94c4:	4618      	mov	r0, r3
    94c6:	b004      	add	sp, #16
    94c8:	4770      	bx	lr

000094ca <Adc_UpdateStatusStartConversion>:
* SWS_Adc_00335
*/
static inline void Adc_UpdateStatusStartConversion(const Adc_GroupType Group,
                                                   const Adc_HwUnitType Unit,
                                                   uint8 CoreId)
{
    94ca:	b500      	push	{lr}
    94cc:	b085      	sub	sp, #20
    94ce:	4603      	mov	r3, r0
    94d0:	f8ad 3006 	strh.w	r3, [sp, #6]
    94d4:	460b      	mov	r3, r1
    94d6:	f88d 3005 	strb.w	r3, [sp, #5]
    94da:	4613      	mov	r3, r2
    94dc:	f88d 3004 	strb.w	r3, [sp, #4]
#if (ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON)
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
#endif /* ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON */
    /* First available slot in the Queue */
#if ((ADC_PRIORITY_IMPLEMENTATION != ADC_PRIORITY_NONE) || ((ADC_ENABLE_QUEUING == STD_ON) && (ADC_QUEUE_MAX_DEPTH_MAX != 1U)))
    Adc_QueueIndexType QueueIndex = 0U;
    94e0:	2300      	movs	r3, #0
    94e2:	f8ad 300e 	strh.w	r3, [sp, #14]
#endif
#if (ADC_ENABLE_QUEUING == STD_ON)
    Adc_QueueIndexType SwNormalQueueIndex;
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    94e6:	2300      	movs	r3, #0
    94e8:	f88d 300d 	strb.w	r3, [sp, #13]

    /* Mark the Group as BUSY when the Group goes to the Queue or gets started */
    /* SWS_Adc_00222 */
    Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    94ec:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    94f0:	493e      	ldr	r1, [pc, #248]	; (95ec <Adc_UpdateStatusStartConversion+0x122>)
    94f2:	4613      	mov	r3, r2
    94f4:	009b      	lsls	r3, r3, #2
    94f6:	4413      	add	r3, r2
    94f8:	009b      	lsls	r3, r3, #2
    94fa:	440b      	add	r3, r1
    94fc:	2201      	movs	r2, #1
    94fe:	601a      	str	r2, [r3, #0]
    /* SWS_Adc_00431 */
    Adc_axGroupStatus[Group].ResultIndex = 0U;
    9500:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9504:	4939      	ldr	r1, [pc, #228]	; (95ec <Adc_UpdateStatusStartConversion+0x122>)
    9506:	4613      	mov	r3, r2
    9508:	009b      	lsls	r3, r3, #2
    950a:	4413      	add	r3, r2
    950c:	009b      	lsls	r3, r3, #2
    950e:	440b      	add	r3, r1
    9510:	3308      	adds	r3, #8
    9512:	2200      	movs	r2, #0
    9514:	801a      	strh	r2, [r3, #0]
            }
        }
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
#else /* ADC_PRIORITY_IMPLEMENTATION == ADC_PRIORITY_NONE */
#if (ADC_ENABLE_QUEUING == STD_ON) && (ADC_QUEUE_MAX_DEPTH_MAX != 1U)
        SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01();
    9516:	f008 f843 	bl	115a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01>
        QueueIndex = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    951a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    951e:	4a34      	ldr	r2, [pc, #208]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    9520:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    9524:	f8ad 300e 	strh.w	r3, [sp, #14]
        if (QueueIndex > (Adc_QueueIndexType)0U)
    9528:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    952c:	2b00      	cmp	r3, #0
    952e:	d016      	beq.n	955e <Adc_UpdateStatusStartConversion+0x94>
        {
            /* Place the Group in the Queue */
            Adc_axUnitStatus[Unit].SwNormalQueue[QueueIndex] = Group;
    9530:	f89d 2005 	ldrb.w	r2, [sp, #5]
    9534:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9538:	492d      	ldr	r1, [pc, #180]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    953a:	0092      	lsls	r2, r2, #2
    953c:	4413      	add	r3, r2
    953e:	005b      	lsls	r3, r3, #1
    9540:	440b      	add	r3, r1
    9542:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9546:	805a      	strh	r2, [r3, #2]
            /* Increase the Queue Index */
            Adc_axUnitStatus[Unit].SwNormalQueueIndex++;
    9548:	f89d 3005 	ldrb.w	r3, [sp, #5]
    954c:	4a28      	ldr	r2, [pc, #160]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    954e:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
    9552:	b292      	uxth	r2, r2
    9554:	3201      	adds	r2, #1
    9556:	b291      	uxth	r1, r2
    9558:	4a25      	ldr	r2, [pc, #148]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    955a:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
        }
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
    955e:	f008 f84b 	bl	115f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>
#else /* ADC_ENABLE_QUEUING == STD_OFF*/
    /* In this case all the StartConversion should be rejected by DET */
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
#endif /* ADC_PRIORITY_IMPLEMENTATION == ADC_PRIORITY_NONE */

        SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01();
    9562:	f008 f81d 	bl	115a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01>
#if (ADC_ENABLE_QUEUING == STD_ON)
        SwNormalQueueIndex = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    9566:	f89d 3005 	ldrb.w	r3, [sp, #5]
    956a:	4a21      	ldr	r2, [pc, #132]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    956c:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    9570:	f8ad 300a 	strh.w	r3, [sp, #10]
        /* SWS_Adc_00338, SWS_Adc_00417 */
        if ((Adc_axUnitStatus[Unit].SwNormalQueue[0U] == Group) || (0U == SwNormalQueueIndex))
    9574:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9578:	4a1d      	ldr	r2, [pc, #116]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    957a:	00db      	lsls	r3, r3, #3
    957c:	4413      	add	r3, r2
    957e:	885b      	ldrh	r3, [r3, #2]
    9580:	b29b      	uxth	r3, r3
    9582:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9586:	429a      	cmp	r2, r3
    9588:	d003      	beq.n	9592 <Adc_UpdateStatusStartConversion+0xc8>
    958a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    958e:	2b00      	cmp	r3, #0
    9590:	d125      	bne.n	95de <Adc_UpdateStatusStartConversion+0x114>
        {
            /* No_priorities OR Queue_is_empty */
            /* Indicate a new group was added to the queue */
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
            if (0U == Adc_axUnitStatus[Unit].SwNormalQueueIndex)
    9592:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9596:	4a16      	ldr	r2, [pc, #88]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    9598:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    959c:	b29b      	uxth	r3, r3
    959e:	2b00      	cmp	r3, #0
    95a0:	d112      	bne.n	95c8 <Adc_UpdateStatusStartConversion+0xfe>
            {
                /* Place the Group in the Queue */
                Adc_axUnitStatus[Unit].SwNormalQueue[0U] = Group;
    95a2:	f89d 3005 	ldrb.w	r3, [sp, #5]
    95a6:	4a12      	ldr	r2, [pc, #72]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    95a8:	00db      	lsls	r3, r3, #3
    95aa:	4413      	add	r3, r2
    95ac:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    95b0:	805a      	strh	r2, [r3, #2]
                Adc_axUnitStatus[Unit].SwNormalQueueIndex++;
    95b2:	f89d 3005 	ldrb.w	r3, [sp, #5]
    95b6:	4a0e      	ldr	r2, [pc, #56]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    95b8:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
    95bc:	b292      	uxth	r2, r2
    95be:	3201      	adds	r2, #1
    95c0:	b291      	uxth	r1, r2
    95c2:	4a0b      	ldr	r2, [pc, #44]	; (95f0 <Adc_UpdateStatusStartConversion+0x126>)
    95c4:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            }
            /* exit critical region */
            SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
    95c8:	f008 f816 	bl	115f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>
            /* ADC will not be running - no ISR can occur now */
            Adc_Ipw_StartNormalConversion(Unit, CoreId);
    95cc:	f89d 2004 	ldrb.w	r2, [sp, #4]
    95d0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    95d4:	4611      	mov	r1, r2
    95d6:	4618      	mov	r0, r3
    95d8:	f002 fcda 	bl	bf90 <Adc_Ipw_StartNormalConversion>
    95dc:	e002      	b.n	95e4 <Adc_UpdateStatusStartConversion+0x11a>
#if (ADC_ENABLE_QUEUING == STD_ON)
        }
        else
        {
        /* exit critical region */
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
    95de:	f008 f80b 	bl	115f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>
        }
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    }
    (void)TimeOutStatus;
}
    95e2:	bf00      	nop
    95e4:	bf00      	nop
    95e6:	b005      	add	sp, #20
    95e8:	f85d fb04 	ldr.w	pc, [sp], #4
    95ec:	1fff8d48 	.word	0x1fff8d48
    95f0:	1fff8d70 	.word	0x1fff8d70

000095f4 <Adc_StopSwGroupConversion>:
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    Adc_GroupType Group,
    Adc_HwUnitType Unit,
    uint8 CoreId
)
{
    95f4:	b500      	push	{lr}
    95f6:	b085      	sub	sp, #20
    95f8:	9001      	str	r0, [sp, #4]
    95fa:	4608      	mov	r0, r1
    95fc:	4611      	mov	r1, r2
    95fe:	461a      	mov	r2, r3
    9600:	4603      	mov	r3, r0
    9602:	f8ad 3002 	strh.w	r3, [sp, #2]
    9606:	460b      	mov	r3, r1
    9608:	f88d 3001 	strb.w	r3, [sp, #1]
    960c:	4613      	mov	r3, r2
    960e:	f88d 3000 	strb.w	r3, [sp]
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    9612:	2300      	movs	r3, #0
    9614:	f88d 300f 	strb.w	r3, [sp, #15]
#endif /* ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON */
    {
#if (ADC_ENABLE_QUEUING == STD_ON)
        /* SWS_Adc_00437 */
        /* Find the Group in the Queue */
        *RemovedPos = Adc_axUnitStatus[Unit].SwNormalQueueIndex;  /* initialize with something invalid */
    9618:	f89d 3001 	ldrb.w	r3, [sp, #1]
    961c:	4a26      	ldr	r2, [pc, #152]	; (96b8 <Adc_StopSwGroupConversion+0xc4>)
    961e:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    9622:	b29a      	uxth	r2, r3
    9624:	9b01      	ldr	r3, [sp, #4]
    9626:	801a      	strh	r2, [r3, #0]
        NumOfSwNormalQueue = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    9628:	f89d 3001 	ldrb.w	r3, [sp, #1]
    962c:	4a22      	ldr	r2, [pc, #136]	; (96b8 <Adc_StopSwGroupConversion+0xc4>)
    962e:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    9632:	f8ad 300a 	strh.w	r3, [sp, #10]
        for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    9636:	2300      	movs	r3, #0
    9638:	f8ad 300c 	strh.w	r3, [sp, #12]
    963c:	e02f      	b.n	969e <Adc_StopSwGroupConversion+0xaa>
        {
            if (Group == Adc_axUnitStatus[Unit].SwNormalQueue[SwNormalQueueIndex])
    963e:	f89d 2001 	ldrb.w	r2, [sp, #1]
    9642:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9646:	491c      	ldr	r1, [pc, #112]	; (96b8 <Adc_StopSwGroupConversion+0xc4>)
    9648:	0092      	lsls	r2, r2, #2
    964a:	4413      	add	r3, r2
    964c:	005b      	lsls	r3, r3, #1
    964e:	440b      	add	r3, r1
    9650:	885b      	ldrh	r3, [r3, #2]
    9652:	b29b      	uxth	r3, r3
    9654:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    9658:	429a      	cmp	r2, r3
    965a:	d11b      	bne.n	9694 <Adc_StopSwGroupConversion+0xa0>
            {
                /* The group is found in the Queue */
                /* Store the position of the group to be removed */
                *RemovedPos = SwNormalQueueIndex;
    965c:	9b01      	ldr	r3, [sp, #4]
    965e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    9662:	801a      	strh	r2, [r3, #0]

                /* Stop the conversion of all channels belonging to this group */
                if ((Adc_QueueIndexType)0U == SwNormalQueueIndex) /* In this case the group might be under conversion */
    9664:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9668:	2b00      	cmp	r3, #0
    966a:	d10b      	bne.n	9684 <Adc_StopSwGroupConversion+0x90>
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
                {
                    /* SWS_Adc_00386 */
                    TimeOutStatus = Adc_Ipw_StopCurrentConversion(Unit, Group, CoreId);
    966c:	f89d 2000 	ldrb.w	r2, [sp]
    9670:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    9674:	f89d 3001 	ldrb.w	r3, [sp, #1]
    9678:	4618      	mov	r0, r3
    967a:	f002 fd33 	bl	c0e4 <Adc_Ipw_StopCurrentConversion>
    967e:	4603      	mov	r3, r0
    9680:	f88d 300f 	strb.w	r3, [sp, #15]
                }
#if (ADC_ENABLE_QUEUING == STD_ON)
                /* SWS_Adc_00438 */
                /* Remove group from Queue */
                Adc_Ipw_RemoveFromQueue(Unit, SwNormalQueueIndex);
    9684:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    9688:	f89d 3001 	ldrb.w	r3, [sp, #1]
    968c:	4611      	mov	r1, r2
    968e:	4618      	mov	r0, r3
    9690:	f001 fe70 	bl	b374 <Adc_Ipw_RemoveFromQueue>
        for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    9694:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9698:	3301      	adds	r3, #1
    969a:	f8ad 300c 	strh.w	r3, [sp, #12]
    969e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    96a2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    96a6:	429a      	cmp	r2, r3
    96a8:	d3c9      	bcc.n	963e <Adc_StopSwGroupConversion+0x4a>
        /* No element will be present in the queue */
        Adc_axUnitStatus[Unit].SwNormalQueueIndex = 0U;
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    }

    return TimeOutStatus;
    96aa:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    96ae:	4618      	mov	r0, r3
    96b0:	b005      	add	sp, #20
    96b2:	f85d fb04 	ldr.w	pc, [sp], #4
    96b6:	bf00      	nop
    96b8:	1fff8d70 	.word	0x1fff8d70

000096bc <Adc_UpdateStatusStopConversion>:
* SWS_Adc_00437
*/
static inline void Adc_UpdateStatusStopConversion(Adc_GroupType Group,
                                                  Adc_HwUnitType Unit,
                                                  uint8 CoreId)
{
    96bc:	b500      	push	{lr}
    96be:	b089      	sub	sp, #36	; 0x24
    96c0:	4603      	mov	r3, r0
    96c2:	f8ad 3006 	strh.w	r3, [sp, #6]
    96c6:	460b      	mov	r3, r1
    96c8:	f88d 3005 	strb.w	r3, [sp, #5]
    96cc:	4613      	mov	r3, r2
    96ce:	f88d 3004 	strb.w	r3, [sp, #4]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    96d2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    96d6:	4a4f      	ldr	r2, [pc, #316]	; (9814 <Adc_UpdateStatusStopConversion+0x158>)
    96d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    96dc:	68da      	ldr	r2, [r3, #12]
    96de:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    96e2:	005b      	lsls	r3, r3, #1
    96e4:	4413      	add	r3, r2
    96e6:	881b      	ldrh	r3, [r3, #0]
    96e8:	f8ad 301e 	strh.w	r3, [sp, #30]
#if (ADC_ENABLE_QUEUING == STD_ON)
    Adc_QueueIndexType RemovedPos = 0U;
    96ec:	2300      	movs	r3, #0
    96ee:	f8ad 300a 	strh.w	r3, [sp, #10]
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    96f2:	2300      	movs	r3, #0
    96f4:	f88d 301d 	strb.w	r3, [sp, #29]

#if (ADC_ENABLE_LIMIT_CHECK == STD_ON)
    Adc_axGroupStatus[Group].LimitCheckFailed = FALSE;
#endif /* ADC_ENABLE_LIMIT_CHECK == STD_ON */

    Mode = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode;
    96f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
    96fc:	4a45      	ldr	r2, [pc, #276]	; (9814 <Adc_UpdateStatusStopConversion+0x158>)
    96fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9702:	685a      	ldr	r2, [r3, #4]
    9704:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    9708:	2134      	movs	r1, #52	; 0x34
    970a:	fb01 f303 	mul.w	r3, r1, r3
    970e:	4413      	add	r3, r2
    9710:	689b      	ldr	r3, [r3, #8]
    9712:	9306      	str	r3, [sp, #24]
    AccessMode = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode;
    9714:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9718:	4a3e      	ldr	r2, [pc, #248]	; (9814 <Adc_UpdateStatusStopConversion+0x158>)
    971a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    971e:	685a      	ldr	r2, [r3, #4]
    9720:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    9724:	2134      	movs	r1, #52	; 0x34
    9726:	fb01 f303 	mul.w	r3, r1, r3
    972a:	4413      	add	r3, r2
    972c:	685b      	ldr	r3, [r3, #4]
    972e:	9305      	str	r3, [sp, #20]
    BufferMode = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode;
    9730:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9734:	4a37      	ldr	r2, [pc, #220]	; (9814 <Adc_UpdateStatusStopConversion+0x158>)
    9736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    973a:	685a      	ldr	r2, [r3, #4]
    973c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    9740:	2134      	movs	r1, #52	; 0x34
    9742:	fb01 f303 	mul.w	r3, r1, r3
    9746:	4413      	add	r3, r2
    9748:	699b      	ldr	r3, [r3, #24]
    974a:	9304      	str	r3, [sp, #16]
    Conversion = Adc_axGroupStatus[Group].Conversion;
    974c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9750:	4931      	ldr	r1, [pc, #196]	; (9818 <Adc_UpdateStatusStopConversion+0x15c>)
    9752:	4613      	mov	r3, r2
    9754:	009b      	lsls	r3, r3, #2
    9756:	4413      	add	r3, r2
    9758:	009b      	lsls	r3, r3, #2
    975a:	440b      	add	r3, r1
    975c:	681b      	ldr	r3, [r3, #0]
    975e:	9303      	str	r3, [sp, #12]

     /* FD reset number of samples completed */
     Adc_axGroupStatus[Group].ResultIndex = 0U;
    9760:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9764:	492c      	ldr	r1, [pc, #176]	; (9818 <Adc_UpdateStatusStopConversion+0x15c>)
    9766:	4613      	mov	r3, r2
    9768:	009b      	lsls	r3, r3, #2
    976a:	4413      	add	r3, r2
    976c:	009b      	lsls	r3, r3, #2
    976e:	440b      	add	r3, r1
    9770:	3308      	adds	r3, #8
    9772:	2200      	movs	r2, #0
    9774:	801a      	strh	r2, [r3, #0]
     Adc_axGroupStatus[Group].Notification = ADC_NOTIFICATION_DISABLED;
#endif /* (ADC_GRP_NOTIF_CAPABILITY == STD_ON) */
#if ((ADC_SETCHANNEL_API == STD_ON) && (ADC_IPW_PDB_AVAILABLE == STD_ON))
     Adc_axRuntimeGroupChannel[Group].RuntimeChanMask = 0xFFFFFFFFUL;
#endif /* ((ADC_SETCHANNEL_API == STD_ON) && (ADC_IPW_PDB_AVAILABLE == STD_ON)) */
    if (((ADC_CONV_MODE_ONESHOT == Mode) || \
    9776:	9b06      	ldr	r3, [sp, #24]
    9778:	2b00      	cmp	r3, #0
    977a:	d005      	beq.n	9788 <Adc_UpdateStatusStopConversion+0xcc>
    977c:	9b05      	ldr	r3, [sp, #20]
    977e:	2b01      	cmp	r3, #1
    9780:	d110      	bne.n	97a4 <Adc_UpdateStatusStopConversion+0xe8>
        ((ADC_ACCESS_MODE_STREAMING == AccessMode) && (ADC_STREAM_BUFFER_LINEAR == BufferMode)) \
    9782:	9b04      	ldr	r3, [sp, #16]
    9784:	2b00      	cmp	r3, #0
    9786:	d10d      	bne.n	97a4 <Adc_UpdateStatusStopConversion+0xe8>
       ) && (ADC_STREAM_COMPLETED == Conversion) \
    9788:	9b03      	ldr	r3, [sp, #12]
    978a:	2b03      	cmp	r3, #3
    978c:	d10a      	bne.n	97a4 <Adc_UpdateStatusStopConversion+0xe8>
      )
    {
        /* SWS_Adc_00221, SWS_Adc_00360 */
        /* group is stopped, change its status to IDLE  */
        Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    978e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9792:	4921      	ldr	r1, [pc, #132]	; (9818 <Adc_UpdateStatusStopConversion+0x15c>)
    9794:	4613      	mov	r3, r2
    9796:	009b      	lsls	r3, r3, #2
    9798:	4413      	add	r3, r2
    979a:	009b      	lsls	r3, r3, #2
    979c:	440b      	add	r3, r1
    979e:	2200      	movs	r2, #0
    97a0:	601a      	str	r2, [r3, #0]
        {
            /* Timeout is expired.*/
            Adc_ReportDetRuntimeError((uint8)ADC_STOPGROUPCONVERSION_ID, (uint8)ADC_E_TIMEOUT);
        }
    }
}
    97a2:	e032      	b.n	980a <Adc_UpdateStatusStopConversion+0x14e>
        TimeOutStatus = Adc_StopSwGroupConversion(&RemovedPos, Group, Unit, CoreId);
    97a4:	f89d 3004 	ldrb.w	r3, [sp, #4]
    97a8:	f89d 2005 	ldrb.w	r2, [sp, #5]
    97ac:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    97b0:	f10d 000a 	add.w	r0, sp, #10
    97b4:	f7ff ff1e 	bl	95f4 <Adc_StopSwGroupConversion>
    97b8:	4603      	mov	r3, r0
    97ba:	f88d 301d 	strb.w	r3, [sp, #29]
        Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    97be:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    97c2:	4915      	ldr	r1, [pc, #84]	; (9818 <Adc_UpdateStatusStopConversion+0x15c>)
    97c4:	4613      	mov	r3, r2
    97c6:	009b      	lsls	r3, r3, #2
    97c8:	4413      	add	r3, r2
    97ca:	009b      	lsls	r3, r3, #2
    97cc:	440b      	add	r3, r1
    97ce:	2200      	movs	r2, #0
    97d0:	601a      	str	r2, [r3, #0]
        if ((Adc_QueueIndexType)0U == RemovedPos)
    97d2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    97d6:	2b00      	cmp	r3, #0
    97d8:	d10f      	bne.n	97fa <Adc_UpdateStatusStopConversion+0x13e>
            if (Adc_axUnitStatus[Unit].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    97da:	f89d 3005 	ldrb.w	r3, [sp, #5]
    97de:	4a0f      	ldr	r2, [pc, #60]	; (981c <Adc_UpdateStatusStopConversion+0x160>)
    97e0:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    97e4:	b29b      	uxth	r3, r3
    97e6:	2b00      	cmp	r3, #0
    97e8:	d007      	beq.n	97fa <Adc_UpdateStatusStopConversion+0x13e>
                Adc_Ipw_StartNormalConversion(Unit, CoreId);
    97ea:	f89d 2004 	ldrb.w	r2, [sp, #4]
    97ee:	f89d 3005 	ldrb.w	r3, [sp, #5]
    97f2:	4611      	mov	r1, r2
    97f4:	4618      	mov	r0, r3
    97f6:	f002 fbcb 	bl	bf90 <Adc_Ipw_StartNormalConversion>
        if ((Std_ReturnType)E_NOT_OK == TimeOutStatus)
    97fa:	f89d 301d 	ldrb.w	r3, [sp, #29]
    97fe:	2b01      	cmp	r3, #1
    9800:	d103      	bne.n	980a <Adc_UpdateStatusStopConversion+0x14e>
            Adc_ReportDetRuntimeError((uint8)ADC_STOPGROUPCONVERSION_ID, (uint8)ADC_E_TIMEOUT);
    9802:	212b      	movs	r1, #43	; 0x2b
    9804:	2003      	movs	r0, #3
    9806:	f7ff f8a8 	bl	895a <Adc_ReportDetRuntimeError>
}
    980a:	bf00      	nop
    980c:	b009      	add	sp, #36	; 0x24
    980e:	f85d fb04 	ldr.w	pc, [sp], #4
    9812:	bf00      	nop
    9814:	1fff8d40 	.word	0x1fff8d40
    9818:	1fff8d48 	.word	0x1fff8d48
    981c:	1fff8d70 	.word	0x1fff8d70

00009820 <Adc_UpdateStatusReadGroup>:
*
*/
static inline void Adc_UpdateStatusReadGroup(const Adc_GroupType Group,
                                             const boolean Flag,
                                             uint8 CoreId)
{
    9820:	b500      	push	{lr}
    9822:	b085      	sub	sp, #20
    9824:	4603      	mov	r3, r0
    9826:	f8ad 3006 	strh.w	r3, [sp, #6]
    982a:	460b      	mov	r3, r1
    982c:	f88d 3005 	strb.w	r3, [sp, #5]
    9830:	4613      	mov	r3, r2
    9832:	f88d 3004 	strb.w	r3, [sp, #4]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    9836:	f89d 3004 	ldrb.w	r3, [sp, #4]
    983a:	4a18      	ldr	r2, [pc, #96]	; (989c <Adc_UpdateStatusReadGroup+0x7c>)
    983c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9840:	68da      	ldr	r2, [r3, #12]
    9842:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9846:	005b      	lsls	r3, r3, #1
    9848:	4413      	add	r3, r2
    984a:	881b      	ldrh	r3, [r3, #0]
    984c:	f8ad 300e 	strh.w	r3, [sp, #14]
    if ((uint8)STD_ON == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AdcWithoutInterrupt)
    9850:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9854:	4a11      	ldr	r2, [pc, #68]	; (989c <Adc_UpdateStatusReadGroup+0x7c>)
    9856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    985a:	685a      	ldr	r2, [r3, #4]
    985c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9860:	2134      	movs	r1, #52	; 0x34
    9862:	fb01 f303 	mul.w	r3, r1, r3
    9866:	4413      	add	r3, r2
    9868:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    986c:	2b01      	cmp	r3, #1
    986e:	d109      	bne.n	9884 <Adc_UpdateStatusReadGroup+0x64>
    {
        Adc_UpdateStatusReadGroupNoInt(Group, Flag, CoreId);
    9870:	f89d 2004 	ldrb.w	r2, [sp, #4]
    9874:	f89d 1005 	ldrb.w	r1, [sp, #5]
    9878:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    987c:	4618      	mov	r0, r3
    987e:	f000 f80f 	bl	98a0 <Adc_UpdateStatusReadGroupNoInt>
    }
    else
    {
        Adc_UpdateStatusReadGroupInt(Group, CoreId);
    }
}
    9882:	e007      	b.n	9894 <Adc_UpdateStatusReadGroup+0x74>
        Adc_UpdateStatusReadGroupInt(Group, CoreId);
    9884:	f89d 2004 	ldrb.w	r2, [sp, #4]
    9888:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    988c:	4611      	mov	r1, r2
    988e:	4618      	mov	r0, r3
    9890:	f000 f8e8 	bl	9a64 <Adc_UpdateStatusReadGroupInt>
}
    9894:	bf00      	nop
    9896:	b005      	add	sp, #20
    9898:	f85d fb04 	ldr.w	pc, [sp], #4
    989c:	1fff8d40 	.word	0x1fff8d40

000098a0 <Adc_UpdateStatusReadGroupNoInt>:

static inline void Adc_UpdateStatusReadGroupNoInt(const Adc_GroupType Group,
                                                  const boolean Flag,
                                                  uint8 CoreId)
{
    98a0:	b500      	push	{lr}
    98a2:	b085      	sub	sp, #20
    98a4:	4603      	mov	r3, r0
    98a6:	f8ad 3006 	strh.w	r3, [sp, #6]
    98aa:	460b      	mov	r3, r1
    98ac:	f88d 3005 	strb.w	r3, [sp, #5]
    98b0:	4613      	mov	r3, r2
    98b2:	f88d 3004 	strb.w	r3, [sp, #4]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    98b6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    98ba:	4a2c      	ldr	r2, [pc, #176]	; (996c <Adc_UpdateStatusReadGroupNoInt+0xcc>)
    98bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    98c0:	68da      	ldr	r2, [r3, #12]
    98c2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    98c6:	005b      	lsls	r3, r3, #1
    98c8:	4413      	add	r3, r2
    98ca:	881b      	ldrh	r3, [r3, #0]
    98cc:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* at least once the group was converted */
    Adc_axGroupStatus[Group].AlreadyConverted = ADC_ALREADY_CONVERTED;
    98d0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    98d4:	4926      	ldr	r1, [pc, #152]	; (9970 <Adc_UpdateStatusReadGroupNoInt+0xd0>)
    98d6:	4613      	mov	r3, r2
    98d8:	009b      	lsls	r3, r3, #2
    98da:	4413      	add	r3, r2
    98dc:	009b      	lsls	r3, r3, #2
    98de:	440b      	add	r3, r1
    98e0:	3304      	adds	r3, #4
    98e2:	2201      	movs	r2, #1
    98e4:	601a      	str	r2, [r3, #0]
    /* Update conversion status*/
    /* Conversion values are not in the configured range */
    if (TRUE == Flag)
    98e6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    98ea:	2b00      	cmp	r3, #0
    98ec:	d03a      	beq.n	9964 <Adc_UpdateStatusReadGroupNoInt+0xc4>
    {
        /* NOTE: Streaming groups are NOT allowed without interrupts in configuration */
        if (ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)
    98ee:	f89d 3004 	ldrb.w	r3, [sp, #4]
    98f2:	4a1e      	ldr	r2, [pc, #120]	; (996c <Adc_UpdateStatusReadGroupNoInt+0xcc>)
    98f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    98f8:	685a      	ldr	r2, [r3, #4]
    98fa:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    98fe:	2134      	movs	r1, #52	; 0x34
    9900:	fb01 f303 	mul.w	r3, r1, r3
    9904:	4413      	add	r3, r2
    9906:	689b      	ldr	r3, [r3, #8]
    9908:	2b01      	cmp	r3, #1
    990a:	d10a      	bne.n	9922 <Adc_UpdateStatusReadGroupNoInt+0x82>
        {
            Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    990c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9910:	4917      	ldr	r1, [pc, #92]	; (9970 <Adc_UpdateStatusReadGroupNoInt+0xd0>)
    9912:	4613      	mov	r3, r2
    9914:	009b      	lsls	r3, r3, #2
    9916:	4413      	add	r3, r2
    9918:	009b      	lsls	r3, r3, #2
    991a:	440b      	add	r3, r1
    991c:	2201      	movs	r2, #1
    991e:	601a      	str	r2, [r3, #0]
            /* SWS_Adc_00449, SWS_Adc_00450 */
            Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
        }
    }
    #endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
}
    9920:	e020      	b.n	9964 <Adc_UpdateStatusReadGroupNoInt+0xc4>
            if (ADC_TRIGG_SRC_SW == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    9922:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9926:	4a11      	ldr	r2, [pc, #68]	; (996c <Adc_UpdateStatusReadGroupNoInt+0xcc>)
    9928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    992c:	685a      	ldr	r2, [r3, #4]
    992e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9932:	2134      	movs	r1, #52	; 0x34
    9934:	fb01 f303 	mul.w	r3, r1, r3
    9938:	4413      	add	r3, r2
    993a:	695b      	ldr	r3, [r3, #20]
    993c:	2b00      	cmp	r3, #0
    993e:	d111      	bne.n	9964 <Adc_UpdateStatusReadGroupNoInt+0xc4>
                Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    9940:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9944:	490a      	ldr	r1, [pc, #40]	; (9970 <Adc_UpdateStatusReadGroupNoInt+0xd0>)
    9946:	4613      	mov	r3, r2
    9948:	009b      	lsls	r3, r3, #2
    994a:	4413      	add	r3, r2
    994c:	009b      	lsls	r3, r3, #2
    994e:	440b      	add	r3, r1
    9950:	2200      	movs	r2, #0
    9952:	601a      	str	r2, [r3, #0]
                Adc_UpdateSwQueueIndexNoInt(Group, CoreId);
    9954:	f89d 2004 	ldrb.w	r2, [sp, #4]
    9958:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    995c:	4611      	mov	r1, r2
    995e:	4618      	mov	r0, r3
    9960:	f000 f808 	bl	9974 <Adc_UpdateSwQueueIndexNoInt>
}
    9964:	bf00      	nop
    9966:	b005      	add	sp, #20
    9968:	f85d fb04 	ldr.w	pc, [sp], #4
    996c:	1fff8d40 	.word	0x1fff8d40
    9970:	1fff8d48 	.word	0x1fff8d48

00009974 <Adc_UpdateSwQueueIndexNoInt>:

static inline void Adc_UpdateSwQueueIndexNoInt(const Adc_GroupType Group,
                                               uint8 CoreId)
{
    9974:	b500      	push	{lr}
    9976:	b085      	sub	sp, #20
    9978:	4603      	mov	r3, r0
    997a:	460a      	mov	r2, r1
    997c:	f8ad 3006 	strh.w	r3, [sp, #6]
    9980:	4613      	mov	r3, r2
    9982:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    9986:	f89d 3005 	ldrb.w	r3, [sp, #5]
    998a:	4a34      	ldr	r2, [pc, #208]	; (9a5c <Adc_UpdateSwQueueIndexNoInt+0xe8>)
    998c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9990:	68da      	ldr	r2, [r3, #12]
    9992:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9996:	005b      	lsls	r3, r3, #1
    9998:	4413      	add	r3, r2
    999a:	881b      	ldrh	r3, [r3, #0]
    999c:	f8ad 300c 	strh.w	r3, [sp, #12]
    Adc_HwUnitType LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AdcLogicalUnitId;
    99a0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    99a4:	4a2d      	ldr	r2, [pc, #180]	; (9a5c <Adc_UpdateSwQueueIndexNoInt+0xe8>)
    99a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    99aa:	685a      	ldr	r2, [r3, #4]
    99ac:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    99b0:	2134      	movs	r1, #52	; 0x34
    99b2:	fb01 f303 	mul.w	r3, r1, r3
    99b6:	4413      	add	r3, r2
    99b8:	789b      	ldrb	r3, [r3, #2]
    99ba:	f88d 300b 	strb.w	r3, [sp, #11]
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03();
    }
    else /* SW NORMAL CONVERSION */
#endif /* ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON */
    {
        if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    99be:	f89d 300b 	ldrb.w	r3, [sp, #11]
    99c2:	4a27      	ldr	r2, [pc, #156]	; (9a60 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    99c4:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    99c8:	b29b      	uxth	r3, r3
    99ca:	2b00      	cmp	r3, #0
    99cc:	d041      	beq.n	9a52 <Adc_UpdateSwQueueIndexNoInt+0xde>
        {
#if (ADC_ENABLE_QUEUING == STD_ON)
            /* remove group without interrupts from queue  */
            NumOfSwNormalQueue = Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex;
    99ce:	f89d 300b 	ldrb.w	r3, [sp, #11]
    99d2:	4a23      	ldr	r2, [pc, #140]	; (9a60 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    99d4:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    99d8:	f8ad 3008 	strh.w	r3, [sp, #8]
            for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    99dc:	2300      	movs	r3, #0
    99de:	f8ad 300e 	strh.w	r3, [sp, #14]
    99e2:	e01c      	b.n	9a1e <Adc_UpdateSwQueueIndexNoInt+0xaa>
            {
                if (Group == Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[SwNormalQueueIndex])
    99e4:	f89d 200b 	ldrb.w	r2, [sp, #11]
    99e8:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    99ec:	491c      	ldr	r1, [pc, #112]	; (9a60 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    99ee:	0092      	lsls	r2, r2, #2
    99f0:	4413      	add	r3, r2
    99f2:	005b      	lsls	r3, r3, #1
    99f4:	440b      	add	r3, r1
    99f6:	885b      	ldrh	r3, [r3, #2]
    99f8:	b29b      	uxth	r3, r3
    99fa:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    99fe:	429a      	cmp	r2, r3
    9a00:	d108      	bne.n	9a14 <Adc_UpdateSwQueueIndexNoInt+0xa0>
                {
                    /* The group is found in the Queue */
                    Adc_Ipw_RemoveFromQueue(LogicalHwUnitId, SwNormalQueueIndex);
    9a02:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    9a06:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9a0a:	4611      	mov	r1, r2
    9a0c:	4618      	mov	r0, r3
    9a0e:	f001 fcb1 	bl	b374 <Adc_Ipw_RemoveFromQueue>
                    break;
    9a12:	e00a      	b.n	9a2a <Adc_UpdateSwQueueIndexNoInt+0xb6>
            for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    9a14:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9a18:	3301      	adds	r3, #1
    9a1a:	f8ad 300e 	strh.w	r3, [sp, #14]
    9a1e:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    9a22:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    9a26:	429a      	cmp	r2, r3
    9a28:	d3dc      	bcc.n	99e4 <Adc_UpdateSwQueueIndexNoInt+0x70>
                }
            }
#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
            /* Start / restore next conversion in the queue*/
            if (0U == SwNormalQueueIndex)
    9a2a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9a2e:	2b00      	cmp	r3, #0
    9a30:	d10f      	bne.n	9a52 <Adc_UpdateSwQueueIndexNoInt+0xde>
            {
                if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex > 0U)
    9a32:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9a36:	4a0a      	ldr	r2, [pc, #40]	; (9a60 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    9a38:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    9a3c:	b29b      	uxth	r3, r3
    9a3e:	2b00      	cmp	r3, #0
    9a40:	d007      	beq.n	9a52 <Adc_UpdateSwQueueIndexNoInt+0xde>
                {
                    Adc_Ipw_StartNormalConversion(LogicalHwUnitId, CoreId);
    9a42:	f89d 2005 	ldrb.w	r2, [sp, #5]
    9a46:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9a4a:	4611      	mov	r1, r2
    9a4c:	4618      	mov	r0, r3
    9a4e:	f002 fa9f 	bl	bf90 <Adc_Ipw_StartNormalConversion>
#else
            Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex--;
#endif
        }
    }
}
    9a52:	bf00      	nop
    9a54:	b005      	add	sp, #20
    9a56:	f85d fb04 	ldr.w	pc, [sp], #4
    9a5a:	bf00      	nop
    9a5c:	1fff8d40 	.word	0x1fff8d40
    9a60:	1fff8d70 	.word	0x1fff8d70

00009a64 <Adc_UpdateStatusReadGroupInt>:

static inline void Adc_UpdateStatusReadGroupInt(const Adc_GroupType Group,
                                                uint8 CoreId)
{
    9a64:	b084      	sub	sp, #16
    9a66:	4603      	mov	r3, r0
    9a68:	460a      	mov	r2, r1
    9a6a:	f8ad 3006 	strh.w	r3, [sp, #6]
    9a6e:	4613      	mov	r3, r2
    9a70:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    9a74:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9a78:	4a47      	ldr	r2, [pc, #284]	; (9b98 <Adc_UpdateStatusReadGroupInt+0x134>)
    9a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a7e:	68da      	ldr	r2, [r3, #12]
    9a80:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9a84:	005b      	lsls	r3, r3, #1
    9a86:	4413      	add	r3, r2
    9a88:	881b      	ldrh	r3, [r3, #0]
    9a8a:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* The following code has been added to respect the State Diagram of Streaming Access Mode */
    if (ADC_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    9a8e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9a92:	4942      	ldr	r1, [pc, #264]	; (9b9c <Adc_UpdateStatusReadGroupInt+0x138>)
    9a94:	4613      	mov	r3, r2
    9a96:	009b      	lsls	r3, r3, #2
    9a98:	4413      	add	r3, r2
    9a9a:	009b      	lsls	r3, r3, #2
    9a9c:	440b      	add	r3, r1
    9a9e:	681b      	ldr	r3, [r3, #0]
    9aa0:	2b02      	cmp	r3, #2
    9aa2:	d10a      	bne.n	9aba <Adc_UpdateStatusReadGroupInt+0x56>
    {
        /* SWS_Adc_00331 -- SWS_Adc_00222 */
        Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    9aa4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9aa8:	493c      	ldr	r1, [pc, #240]	; (9b9c <Adc_UpdateStatusReadGroupInt+0x138>)
    9aaa:	4613      	mov	r3, r2
    9aac:	009b      	lsls	r3, r3, #2
    9aae:	4413      	add	r3, r2
    9ab0:	009b      	lsls	r3, r3, #2
    9ab2:	440b      	add	r3, r1
    9ab4:	2201      	movs	r2, #1
    9ab6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        ; /* Empty else branch to avoid MISRA */
    }
}
    9ab8:	e06a      	b.n	9b90 <Adc_UpdateStatusReadGroupInt+0x12c>
    else if (ADC_STREAM_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    9aba:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9abe:	4937      	ldr	r1, [pc, #220]	; (9b9c <Adc_UpdateStatusReadGroupInt+0x138>)
    9ac0:	4613      	mov	r3, r2
    9ac2:	009b      	lsls	r3, r3, #2
    9ac4:	4413      	add	r3, r2
    9ac6:	009b      	lsls	r3, r3, #2
    9ac8:	440b      	add	r3, r1
    9aca:	681b      	ldr	r3, [r3, #0]
    9acc:	2b03      	cmp	r3, #3
    9ace:	d15f      	bne.n	9b90 <Adc_UpdateStatusReadGroupInt+0x12c>
        if (ADC_TRIGG_SRC_SW == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    9ad0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9ad4:	4a30      	ldr	r2, [pc, #192]	; (9b98 <Adc_UpdateStatusReadGroupInt+0x134>)
    9ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ada:	685a      	ldr	r2, [r3, #4]
    9adc:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9ae0:	2134      	movs	r1, #52	; 0x34
    9ae2:	fb01 f303 	mul.w	r3, r1, r3
    9ae6:	4413      	add	r3, r2
    9ae8:	695b      	ldr	r3, [r3, #20]
    9aea:	2b00      	cmp	r3, #0
    9aec:	d150      	bne.n	9b90 <Adc_UpdateStatusReadGroupInt+0x12c>
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)|| \
    9aee:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9af2:	4a29      	ldr	r2, [pc, #164]	; (9b98 <Adc_UpdateStatusReadGroupInt+0x134>)
    9af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9af8:	685a      	ldr	r2, [r3, #4]
    9afa:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9afe:	2134      	movs	r1, #52	; 0x34
    9b00:	fb01 f303 	mul.w	r3, r1, r3
    9b04:	4413      	add	r3, r2
    9b06:	689b      	ldr	r3, [r3, #8]
    9b08:	2b00      	cmp	r3, #0
    9b0a:	d02c      	beq.n	9b66 <Adc_UpdateStatusReadGroupInt+0x102>
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    9b0c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9b10:	4a21      	ldr	r2, [pc, #132]	; (9b98 <Adc_UpdateStatusReadGroupInt+0x134>)
    9b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9b16:	685a      	ldr	r2, [r3, #4]
    9b18:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9b1c:	2134      	movs	r1, #52	; 0x34
    9b1e:	fb01 f303 	mul.w	r3, r1, r3
    9b22:	4413      	add	r3, r2
    9b24:	689b      	ldr	r3, [r3, #8]
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)|| \
    9b26:	2b01      	cmp	r3, #1
    9b28:	d128      	bne.n	9b7c <Adc_UpdateStatusReadGroupInt+0x118>
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    9b2a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9b2e:	4a1a      	ldr	r2, [pc, #104]	; (9b98 <Adc_UpdateStatusReadGroupInt+0x134>)
    9b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9b34:	685a      	ldr	r2, [r3, #4]
    9b36:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9b3a:	2134      	movs	r1, #52	; 0x34
    9b3c:	fb01 f303 	mul.w	r3, r1, r3
    9b40:	4413      	add	r3, r2
    9b42:	685b      	ldr	r3, [r3, #4]
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    9b44:	2b01      	cmp	r3, #1
    9b46:	d119      	bne.n	9b7c <Adc_UpdateStatusReadGroupInt+0x118>
                (ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) \
    9b48:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9b4c:	4a12      	ldr	r2, [pc, #72]	; (9b98 <Adc_UpdateStatusReadGroupInt+0x134>)
    9b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9b52:	685a      	ldr	r2, [r3, #4]
    9b54:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9b58:	2134      	movs	r1, #52	; 0x34
    9b5a:	fb01 f303 	mul.w	r3, r1, r3
    9b5e:	4413      	add	r3, r2
    9b60:	699b      	ldr	r3, [r3, #24]
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    9b62:	2b00      	cmp	r3, #0
    9b64:	d10a      	bne.n	9b7c <Adc_UpdateStatusReadGroupInt+0x118>
                Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    9b66:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9b6a:	490c      	ldr	r1, [pc, #48]	; (9b9c <Adc_UpdateStatusReadGroupInt+0x138>)
    9b6c:	4613      	mov	r3, r2
    9b6e:	009b      	lsls	r3, r3, #2
    9b70:	4413      	add	r3, r2
    9b72:	009b      	lsls	r3, r3, #2
    9b74:	440b      	add	r3, r1
    9b76:	2200      	movs	r2, #0
    9b78:	601a      	str	r2, [r3, #0]
}
    9b7a:	e009      	b.n	9b90 <Adc_UpdateStatusReadGroupInt+0x12c>
                Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    9b7c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9b80:	4906      	ldr	r1, [pc, #24]	; (9b9c <Adc_UpdateStatusReadGroupInt+0x138>)
    9b82:	4613      	mov	r3, r2
    9b84:	009b      	lsls	r3, r3, #2
    9b86:	4413      	add	r3, r2
    9b88:	009b      	lsls	r3, r3, #2
    9b8a:	440b      	add	r3, r1
    9b8c:	2201      	movs	r2, #1
    9b8e:	601a      	str	r2, [r3, #0]
}
    9b90:	bf00      	nop
    9b92:	b004      	add	sp, #16
    9b94:	4770      	bx	lr
    9b96:	bf00      	nop
    9b98:	1fff8d40 	.word	0x1fff8d40
    9b9c:	1fff8d48 	.word	0x1fff8d48

00009ba0 <Adc_UpdateStatusAfterGetStream>:
* @return         void
*
*/
static inline void Adc_UpdateStatusAfterGetStream(Adc_GroupType Group,
                                                  uint8 CoreId)
{
    9ba0:	b084      	sub	sp, #16
    9ba2:	4603      	mov	r3, r0
    9ba4:	460a      	mov	r2, r1
    9ba6:	f8ad 3006 	strh.w	r3, [sp, #6]
    9baa:	4613      	mov	r3, r2
    9bac:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    9bb0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9bb4:	4a46      	ldr	r2, [pc, #280]	; (9cd0 <Adc_UpdateStatusAfterGetStream+0x130>)
    9bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9bba:	68da      	ldr	r2, [r3, #12]
    9bbc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9bc0:	005b      	lsls	r3, r3, #1
    9bc2:	4413      	add	r3, r2
    9bc4:	881b      	ldrh	r3, [r3, #0]
    9bc6:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* The following code has been added to respect the State Diagram of Streaming Access Mode */
    if (ADC_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    9bca:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9bce:	4941      	ldr	r1, [pc, #260]	; (9cd4 <Adc_UpdateStatusAfterGetStream+0x134>)
    9bd0:	4613      	mov	r3, r2
    9bd2:	009b      	lsls	r3, r3, #2
    9bd4:	4413      	add	r3, r2
    9bd6:	009b      	lsls	r3, r3, #2
    9bd8:	440b      	add	r3, r1
    9bda:	681b      	ldr	r3, [r3, #0]
    9bdc:	2b02      	cmp	r3, #2
    9bde:	d109      	bne.n	9bf4 <Adc_UpdateStatusAfterGetStream+0x54>
    {
        /* SWS_Adc_00328 -- SWS_Adc_00222 */
        Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    9be0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9be4:	493b      	ldr	r1, [pc, #236]	; (9cd4 <Adc_UpdateStatusAfterGetStream+0x134>)
    9be6:	4613      	mov	r3, r2
    9be8:	009b      	lsls	r3, r3, #2
    9bea:	4413      	add	r3, r2
    9bec:	009b      	lsls	r3, r3, #2
    9bee:	440b      	add	r3, r1
    9bf0:	2201      	movs	r2, #1
    9bf2:	601a      	str	r2, [r3, #0]
    }

    if (ADC_STREAM_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    9bf4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9bf8:	4936      	ldr	r1, [pc, #216]	; (9cd4 <Adc_UpdateStatusAfterGetStream+0x134>)
    9bfa:	4613      	mov	r3, r2
    9bfc:	009b      	lsls	r3, r3, #2
    9bfe:	4413      	add	r3, r2
    9c00:	009b      	lsls	r3, r3, #2
    9c02:	440b      	add	r3, r1
    9c04:	681b      	ldr	r3, [r3, #0]
    9c06:	2b03      	cmp	r3, #3
    9c08:	d15f      	bne.n	9cca <Adc_UpdateStatusAfterGetStream+0x12a>
    {
        /* Compliance with State Diagram */
        if (ADC_TRIGG_SRC_SW == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    9c0a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9c0e:	4a30      	ldr	r2, [pc, #192]	; (9cd0 <Adc_UpdateStatusAfterGetStream+0x130>)
    9c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c14:	685a      	ldr	r2, [r3, #4]
    9c16:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9c1a:	2134      	movs	r1, #52	; 0x34
    9c1c:	fb01 f303 	mul.w	r3, r1, r3
    9c20:	4413      	add	r3, r2
    9c22:	695b      	ldr	r3, [r3, #20]
    9c24:	2b00      	cmp	r3, #0
    9c26:	d150      	bne.n	9cca <Adc_UpdateStatusAfterGetStream+0x12a>
        {
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    9c28:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9c2c:	4a28      	ldr	r2, [pc, #160]	; (9cd0 <Adc_UpdateStatusAfterGetStream+0x130>)
    9c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c32:	685a      	ldr	r2, [r3, #4]
    9c34:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9c38:	2134      	movs	r1, #52	; 0x34
    9c3a:	fb01 f303 	mul.w	r3, r1, r3
    9c3e:	4413      	add	r3, r2
    9c40:	689b      	ldr	r3, [r3, #8]
    9c42:	2b00      	cmp	r3, #0
    9c44:	d02c      	beq.n	9ca0 <Adc_UpdateStatusAfterGetStream+0x100>
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    9c46:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9c4a:	4a21      	ldr	r2, [pc, #132]	; (9cd0 <Adc_UpdateStatusAfterGetStream+0x130>)
    9c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c50:	685a      	ldr	r2, [r3, #4]
    9c52:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9c56:	2134      	movs	r1, #52	; 0x34
    9c58:	fb01 f303 	mul.w	r3, r1, r3
    9c5c:	4413      	add	r3, r2
    9c5e:	689b      	ldr	r3, [r3, #8]
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    9c60:	2b01      	cmp	r3, #1
    9c62:	d128      	bne.n	9cb6 <Adc_UpdateStatusAfterGetStream+0x116>
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    9c64:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9c68:	4a19      	ldr	r2, [pc, #100]	; (9cd0 <Adc_UpdateStatusAfterGetStream+0x130>)
    9c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c6e:	685a      	ldr	r2, [r3, #4]
    9c70:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9c74:	2134      	movs	r1, #52	; 0x34
    9c76:	fb01 f303 	mul.w	r3, r1, r3
    9c7a:	4413      	add	r3, r2
    9c7c:	685b      	ldr	r3, [r3, #4]
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    9c7e:	2b01      	cmp	r3, #1
    9c80:	d119      	bne.n	9cb6 <Adc_UpdateStatusAfterGetStream+0x116>
                (ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) \
    9c82:	f89d 3005 	ldrb.w	r3, [sp, #5]
    9c86:	4a12      	ldr	r2, [pc, #72]	; (9cd0 <Adc_UpdateStatusAfterGetStream+0x130>)
    9c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c8c:	685a      	ldr	r2, [r3, #4]
    9c8e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9c92:	2134      	movs	r1, #52	; 0x34
    9c94:	fb01 f303 	mul.w	r3, r1, r3
    9c98:	4413      	add	r3, r2
    9c9a:	699b      	ldr	r3, [r3, #24]
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    9c9c:	2b00      	cmp	r3, #0
    9c9e:	d10a      	bne.n	9cb6 <Adc_UpdateStatusAfterGetStream+0x116>
               )
              )
            {
                /* SWS_Adc_00327 -- SWS_Adc_00221 */
                Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    9ca0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9ca4:	490b      	ldr	r1, [pc, #44]	; (9cd4 <Adc_UpdateStatusAfterGetStream+0x134>)
    9ca6:	4613      	mov	r3, r2
    9ca8:	009b      	lsls	r3, r3, #2
    9caa:	4413      	add	r3, r2
    9cac:	009b      	lsls	r3, r3, #2
    9cae:	440b      	add	r3, r1
    9cb0:	2200      	movs	r2, #0
    9cb2:	601a      	str	r2, [r3, #0]
                Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
            }
        }
#endif /* (STD_ON == ADC_HW_TRIGGER_API) */
    }
}
    9cb4:	e009      	b.n	9cca <Adc_UpdateStatusAfterGetStream+0x12a>
                Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    9cb6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9cba:	4906      	ldr	r1, [pc, #24]	; (9cd4 <Adc_UpdateStatusAfterGetStream+0x134>)
    9cbc:	4613      	mov	r3, r2
    9cbe:	009b      	lsls	r3, r3, #2
    9cc0:	4413      	add	r3, r2
    9cc2:	009b      	lsls	r3, r3, #2
    9cc4:	440b      	add	r3, r1
    9cc6:	2201      	movs	r2, #1
    9cc8:	601a      	str	r2, [r3, #0]
}
    9cca:	bf00      	nop
    9ccc:	b004      	add	sp, #16
    9cce:	4770      	bx	lr
    9cd0:	1fff8d40 	.word	0x1fff8d40
    9cd4:	1fff8d48 	.word	0x1fff8d48

00009cd8 <Adc_Init>:
                                       GLOBAL FUNCTIONS
==================================================================================================*/
/* SWS_Adc_00365, SWS_Adc_00246, SWS_Adc_00056 */
/** @implements      Adc_Init_Activity */
void Adc_Init(const Adc_ConfigType * ConfigPtr)
{
    9cd8:	b500      	push	{lr}
    9cda:	b085      	sub	sp, #20
    9cdc:	9001      	str	r0, [sp, #4]
    Std_ReturnType TimeOutStatus;
#if (ADC_DEV_ERROR_DETECT == STD_ON) && ((ADC_VALIDATE_GLOBAL_CALL == STD_ON) || (ADC_VALIDATE_PARAMS == STD_ON))
    Std_ReturnType ValidStatus;
#endif

    CoreId = Adc_GetCoreID();
    9cde:	f002 fb43 	bl	c368 <Adc_GetCoreID>
    9ce2:	4603      	mov	r3, r0
    9ce4:	f88d 300b 	strb.w	r3, [sp, #11]
    CoreIdTemp = CoreId; /* Used to avoid MISRA */
    9ce8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9cec:	f88d 300e 	strb.w	r3, [sp, #14]
#if (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_GLOBAL_CALL == STD_ON)
        ValidStatus = Adc_ValidateGloballCall(ADC_INIT_ID, CoreId);
    9cf0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9cf4:	b2db      	uxtb	r3, r3
    9cf6:	4619      	mov	r1, r3
    9cf8:	2000      	movs	r0, #0
    9cfa:	f7fe fe5e 	bl	89ba <Adc_ValidateGloballCall>
    9cfe:	4603      	mov	r3, r0
    9d00:	f88d 300f 	strb.w	r3, [sp, #15]
        if ((Std_ReturnType)E_OK == ValidStatus)
    9d04:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9d08:	2b00      	cmp	r3, #0
    9d0a:	d14c      	bne.n	9da6 <Adc_Init+0xce>
        {
#endif /* (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_GLOBAL_CALL == STD_ON) */

#if (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_PARAMS == STD_ON)
            ValidStatus = Adc_ValidatePtrInit(ConfigPtr);
    9d0c:	9801      	ldr	r0, [sp, #4]
    9d0e:	f7fe fe8d 	bl	8a2c <Adc_ValidatePtrInit>
    9d12:	4603      	mov	r3, r0
    9d14:	f88d 300f 	strb.w	r3, [sp, #15]
            if ((Std_ReturnType)E_OK == ValidStatus)
    9d18:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9d1c:	2b00      	cmp	r3, #0
    9d1e:	d142      	bne.n	9da6 <Adc_Init+0xce>
            {
#endif /* (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_PARAMS == STD_ON) */
#if (ADC_PRECOMPILE_SUPPORT == STD_ON)
                ValidCoreId = Adc_CheckCurrentCoreId(Adc_ConfigVariantPredefined[CoreId], CoreIdTemp);
#else
                ValidCoreId = Adc_CheckCurrentCoreId(ConfigPtr, CoreId);
    9d20:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9d24:	b2db      	uxtb	r3, r3
    9d26:	4619      	mov	r1, r3
    9d28:	9801      	ldr	r0, [sp, #4]
    9d2a:	f7ff fb9b 	bl	9464 <Adc_CheckCurrentCoreId>
    9d2e:	4603      	mov	r3, r0
    9d30:	f88d 300d 	strb.w	r3, [sp, #13]
#endif /* (ADC_PRECOMPILE_SUPPORT == STD_ON) */
                if ((Std_ReturnType)E_OK == ValidCoreId)
    9d34:	f89d 300d 	ldrb.w	r3, [sp, #13]
    9d38:	2b00      	cmp	r3, #0
    9d3a:	d12d      	bne.n	9d98 <Adc_Init+0xc0>
                    /* ADC342 */
                    const Adc_ConfigType * predefined = Adc_ConfigVariantPredefined[CoreId];
                    Adc_apxCfgPtr[CoreId] = predefined;
#else
                    /* SWS_Adc_00054 */
                    Adc_apxCfgPtr[CoreId] = ConfigPtr;
    9d3c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9d40:	b2db      	uxtb	r3, r3
    9d42:	4619      	mov	r1, r3
    9d44:	4a20      	ldr	r2, [pc, #128]	; (9dc8 <Adc_Init+0xf0>)
    9d46:	9b01      	ldr	r3, [sp, #4]
    9d48:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif /* (ADC_PRECOMPILE_SUPPORT == STD_ON) */
                    /* Initialize the unit status for all units */
                    Adc_InitUnitStatus(CoreId);
    9d4c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9d50:	b2db      	uxtb	r3, r3
    9d52:	4618      	mov	r0, r3
    9d54:	f7ff fb36 	bl	93c4 <Adc_InitUnitStatus>
                    /* Initialize the group status for all groups */
                    Adc_InitGroupsStatus(CoreId);
    9d58:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9d5c:	b2db      	uxtb	r3, r3
    9d5e:	4618      	mov	r0, r3
    9d60:	f7ff fac6 	bl	92f0 <Adc_InitGroupsStatus>
                    /* Call the low level function to initialize driver */
                    TimeOutStatus = Adc_Ipw_Init(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr, CoreIdTemp);
    9d64:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9d68:	b2db      	uxtb	r3, r3
    9d6a:	461a      	mov	r2, r3
    9d6c:	4b16      	ldr	r3, [pc, #88]	; (9dc8 <Adc_Init+0xf0>)
    9d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9d72:	681b      	ldr	r3, [r3, #0]
    9d74:	f89d 200e 	ldrb.w	r2, [sp, #14]
    9d78:	4611      	mov	r1, r2
    9d7a:	4618      	mov	r0, r3
    9d7c:	f002 f848 	bl	be10 <Adc_Ipw_Init>
    9d80:	4603      	mov	r3, r0
    9d82:	f88d 300c 	strb.w	r3, [sp, #12]

                    if ((Std_ReturnType)E_NOT_OK == TimeOutStatus)
    9d86:	f89d 300c 	ldrb.w	r3, [sp, #12]
    9d8a:	2b01      	cmp	r3, #1
    9d8c:	d10b      	bne.n	9da6 <Adc_Init+0xce>
                    {
                        /* Timeout is expired.*/
                        Adc_ReportDetRuntimeError((uint8)ADC_INIT_ID, (uint8)ADC_E_TIMEOUT);
    9d8e:	212b      	movs	r1, #43	; 0x2b
    9d90:	2000      	movs	r0, #0
    9d92:	f7fe fde2 	bl	895a <Adc_ReportDetRuntimeError>
    9d96:	e006      	b.n	9da6 <Adc_Init+0xce>
#endif /* ((ADC_ENABLE_TEMPSENSE_API == STD_ON) && (ADC_POWER_ON_TEMPSENSE == STD_ON)) */
                }
#if (ADC_DEV_ERROR_DETECT == STD_ON)
                else
                {
                    ValidStatus = (Std_ReturnType)E_NOT_OK;
    9d98:	2301      	movs	r3, #1
    9d9a:	f88d 300f 	strb.w	r3, [sp, #15]
                    /* CPR_RTD_00420.adc */
                    Adc_ReportDetError((uint8)ADC_INIT_ID, (uint8)ADC_E_PARAM_CONFIG);
    9d9e:	210e      	movs	r1, #14
    9da0:	2000      	movs	r0, #0
    9da2:	f7fe fdc5 	bl	8930 <Adc_ReportDetError>
            }
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

#if (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_GLOBAL_CALL == STD_ON)
        }
        if ((Std_ReturnType)E_OK == ValidStatus)
    9da6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9daa:	2b00      	cmp	r3, #0
    9dac:	d108      	bne.n	9dc0 <Adc_Init+0xe8>
        {
            Adc_EndValidateGloballCall(ValidStatus, ADC_INIT_ID, CoreId);
    9dae:	f89d 300b 	ldrb.w	r3, [sp, #11]
    9db2:	b2da      	uxtb	r2, r3
    9db4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9db8:	2100      	movs	r1, #0
    9dba:	4618      	mov	r0, r3
    9dbc:	f7fe ff88 	bl	8cd0 <Adc_EndValidateGloballCall>
        }
#endif /* (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    9dc0:	bf00      	nop
    9dc2:	b005      	add	sp, #20
    9dc4:	f85d fb04 	ldr.w	pc, [sp], #4
    9dc8:	1fff8d40 	.word	0x1fff8d40

00009dcc <Adc_SetupResultBuffer>:

/* SWS_Adc_00419 */
/** @implements      Adc_SetupResultBuffer_Activity */
Std_ReturnType Adc_SetupResultBuffer(Adc_GroupType Group,
                                     Adc_ValueGroupType * const DataBufferPtr)
{
    9dcc:	b500      	push	{lr}
    9dce:	b085      	sub	sp, #20
    9dd0:	4603      	mov	r3, r0
    9dd2:	9100      	str	r1, [sp, #0]
    9dd4:	f8ad 3006 	strh.w	r3, [sp, #6]
    Std_ReturnType TempReturn = (Std_ReturnType)E_NOT_OK;
    9dd8:	2301      	movs	r3, #1
    9dda:	f88d 300f 	strb.w	r3, [sp, #15]
    Adc_GroupType GroupIndex;
    const Adc_GroupConfigurationType * GroupPtr = NULL_PTR;
#endif /* ADC_DMA_SUPPORTED */
#if ((ADC_VALIDATE_CALL_AND_GROUP == STD_ON) || (defined(ADC_DMA_SUPPORTED)))
    volatile uint8 CoreId;
    CoreId = Adc_GetCoreID();
    9dde:	f002 fac3 	bl	c368 <Adc_GetCoreID>
    9de2:	4603      	mov	r3, r0
    9de4:	f88d 300e 	strb.w	r3, [sp, #14]
#endif /* ((ADC_VALIDATE_CALL_AND_GROUP == STD_ON) || (defined(ADC_DMA_SUPPORTED))) */
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_SETUPRESULTBUFFER_ID, Group, CoreId))
    9de8:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9dec:	b2da      	uxtb	r2, r3
    9dee:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9df2:	4619      	mov	r1, r3
    9df4:	200c      	movs	r0, #12
    9df6:	f7ff f9a7 	bl	9148 <Adc_ValidateCallAndGroup>
    9dfa:	4603      	mov	r3, r0
    9dfc:	2b00      	cmp	r3, #0
    9dfe:	d11c      	bne.n	9e3a <Adc_SetupResultBuffer+0x6e>
           to avoid false detection of CWE AUDIT.SPECULATIVE_EXECUTION_DATA_LEAK */
        GroupPtr = &Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex];
#endif /* ADC_DMA_SUPPORTED */

#if (ADC_VALIDATE_PARAMS == STD_ON)
        if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_SETUPRESULTBUFFER_ID, DataBufferPtr))
    9e00:	9900      	ldr	r1, [sp, #0]
    9e02:	200c      	movs	r0, #12
    9e04:	f7fe fe28 	bl	8a58 <Adc_ValidatePtr>
    9e08:	4603      	mov	r3, r0
    9e0a:	2b00      	cmp	r3, #0
    9e0c:	d115      	bne.n	9e3a <Adc_SetupResultBuffer+0x6e>
        {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
            if ((Std_ReturnType)E_OK == Adc_ValidateSetupBufferNotBusy(Group))
    9e0e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9e12:	4618      	mov	r0, r3
    9e14:	f7ff f88a 	bl	8f2c <Adc_ValidateSetupBufferNotBusy>
    9e18:	4603      	mov	r3, r0
    9e1a:	2b00      	cmp	r3, #0
    9e1c:	d10d      	bne.n	9e3a <Adc_SetupResultBuffer+0x6e>
            {
                /* SWS_Adc_00420 */
                Adc_axGroupStatus[Group].ResultsBufferPtr = DataBufferPtr;
    9e1e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9e22:	4909      	ldr	r1, [pc, #36]	; (9e48 <Adc_SetupResultBuffer+0x7c>)
    9e24:	4613      	mov	r3, r2
    9e26:	009b      	lsls	r3, r3, #2
    9e28:	4413      	add	r3, r2
    9e2a:	009b      	lsls	r3, r3, #2
    9e2c:	440b      	add	r3, r1
    9e2e:	330c      	adds	r3, #12
    9e30:	9a00      	ldr	r2, [sp, #0]
    9e32:	601a      	str	r2, [r3, #0]
                    /* Need to reset last buffer to invalid value before starting conversion. Because since External Dma Channel is used,
                    last buffer will be used to check by Adc_ReadGroup to make sure the results of all channel was available. */
                    DataBufferPtr[(GroupPtr->AssignedChannelCount - (Adc_ChannelIndexType)1U)] = ADC_IPW_INVALID_DATA_RESULT_DMA;
                }
#endif /* ADC_DMA_SUPPORTED */
                TempReturn = (Std_ReturnType)E_OK;
    9e34:	2300      	movs	r3, #0
    9e36:	f88d 300f 	strb.w	r3, [sp, #15]

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return TempReturn;
    9e3a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9e3e:	4618      	mov	r0, r3
    9e40:	b005      	add	sp, #20
    9e42:	f85d fb04 	ldr.w	pc, [sp], #4
    9e46:	bf00      	nop
    9e48:	1fff8d48 	.word	0x1fff8d48

00009e4c <Adc_DeInit>:

#if (ADC_DEINIT_API == STD_ON)
/* SWS_Adc_00366, SWS_Adc_00111, SWS_Adc_00110 */
/** @implements      Adc_DeInit_Activity */
void Adc_DeInit(void)
{
    9e4c:	b500      	push	{lr}
    9e4e:	b083      	sub	sp, #12
    volatile uint8 CoreId;
#if (ADC_IPW_PDB_AVAILABLE == STD_ON)
    Adc_HwUnitType LogicalHwUnitId = 0U;
    9e50:	2300      	movs	r3, #0
    9e52:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 CoreIdTemp;
    Std_ReturnType TempReturn;

    Std_ReturnType ValidStatus;

    CoreId = Adc_GetCoreID();
    9e56:	f002 fa87 	bl	c368 <Adc_GetCoreID>
    9e5a:	4603      	mov	r3, r0
    9e5c:	f88d 3002 	strb.w	r3, [sp, #2]
    CoreIdTemp = CoreId; /* Used to avoid MISRA */
    9e60:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9e64:	f88d 3005 	strb.w	r3, [sp, #5]
#if (ADC_VALIDATE_GLOBAL_CALL == STD_ON)
    ValidStatus = Adc_ValidateGloballCall(ADC_DEINIT_ID, CoreId);
    9e68:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9e6c:	b2db      	uxtb	r3, r3
    9e6e:	4619      	mov	r1, r3
    9e70:	2001      	movs	r0, #1
    9e72:	f7fe fda2 	bl	89ba <Adc_ValidateGloballCall>
    9e76:	4603      	mov	r3, r0
    9e78:	f88d 3006 	strb.w	r3, [sp, #6]
    if ((Std_ReturnType)E_OK == ValidStatus)
    9e7c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9e80:	2b00      	cmp	r3, #0
    9e82:	d160      	bne.n	9f46 <Adc_DeInit+0xfa>
    {
#endif /* ADC_VALIDATE_GLOBAL_CALL == STD_ON */
        ValidCoreId = Adc_CheckCurrentCoreId(Adc_apxCfgPtr[CoreId], CoreIdTemp);
    9e84:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9e88:	b2db      	uxtb	r3, r3
    9e8a:	461a      	mov	r2, r3
    9e8c:	4b34      	ldr	r3, [pc, #208]	; (9f60 <Adc_DeInit+0x114>)
    9e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9e92:	f89d 2005 	ldrb.w	r2, [sp, #5]
    9e96:	4611      	mov	r1, r2
    9e98:	4618      	mov	r0, r3
    9e9a:	f7ff fae3 	bl	9464 <Adc_CheckCurrentCoreId>
    9e9e:	4603      	mov	r3, r0
    9ea0:	f88d 3004 	strb.w	r3, [sp, #4]
        if ((Std_ReturnType)E_OK == ValidCoreId)
    9ea4:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9ea8:	2b00      	cmp	r3, #0
    9eaa:	d148      	bne.n	9f3e <Adc_DeInit+0xf2>
        {
            ValidStatus = Adc_ValidateDeInitNotBusy(CoreId);
    9eac:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9eb0:	b2db      	uxtb	r3, r3
    9eb2:	4618      	mov	r0, r3
    9eb4:	f7fe ffec 	bl	8e90 <Adc_ValidateDeInitNotBusy>
    9eb8:	4603      	mov	r3, r0
    9eba:	f88d 3006 	strb.w	r3, [sp, #6]
            if ((Std_ReturnType)E_OK == ValidStatus)
    9ebe:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9ec2:	2b00      	cmp	r3, #0
    9ec4:	d13f      	bne.n	9f46 <Adc_DeInit+0xfa>
            {

                TempReturn = Adc_Ipw_DeInit(CoreId);
    9ec6:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9eca:	b2db      	uxtb	r3, r3
    9ecc:	4618      	mov	r0, r3
    9ece:	f001 ffe4 	bl	be9a <Adc_Ipw_DeInit>
    9ed2:	4603      	mov	r3, r0
    9ed4:	f88d 3003 	strb.w	r3, [sp, #3]
                if ((Std_ReturnType)E_NOT_OK == TempReturn)
    9ed8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    9edc:	2b01      	cmp	r3, #1
    9ede:	d103      	bne.n	9ee8 <Adc_DeInit+0x9c>
                {
                    Adc_ReportDetRuntimeError((uint8)ADC_DEINIT_ID, (uint8)ADC_E_TIMEOUT);
    9ee0:	212b      	movs	r1, #43	; 0x2b
    9ee2:	2001      	movs	r0, #1
    9ee4:	f7fe fd39 	bl	895a <Adc_ReportDetRuntimeError>
                }
#if (ADC_IPW_PDB_AVAILABLE == STD_ON)
                for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    9ee8:	2300      	movs	r3, #0
    9eea:	f88d 3007 	strb.w	r3, [sp, #7]
    9eee:	e019      	b.n	9f24 <Adc_DeInit+0xd8>
                {
                    if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    9ef0:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9ef4:	b2db      	uxtb	r3, r3
    9ef6:	461a      	mov	r2, r3
    9ef8:	4b19      	ldr	r3, [pc, #100]	; (9f60 <Adc_DeInit+0x114>)
    9efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9efe:	681a      	ldr	r2, [r3, #0]
    9f00:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9f04:	4413      	add	r3, r2
    9f06:	7f9b      	ldrb	r3, [r3, #30]
    9f08:	2b01      	cmp	r3, #1
    9f0a:	d106      	bne.n	9f1a <Adc_DeInit+0xce>
                    {
                        Adc_axUnitStatus[LogicalHwUnitId].Sc1Used = 0U;
    9f0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9f10:	4a14      	ldr	r2, [pc, #80]	; (9f64 <Adc_DeInit+0x118>)
    9f12:	00db      	lsls	r3, r3, #3
    9f14:	4413      	add	r3, r2
    9f16:	2200      	movs	r2, #0
    9f18:	719a      	strb	r2, [r3, #6]
                for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    9f1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9f1e:	3301      	adds	r3, #1
    9f20:	f88d 3007 	strb.w	r3, [sp, #7]
    9f24:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9f28:	2b01      	cmp	r3, #1
    9f2a:	d9e1      	bls.n	9ef0 <Adc_DeInit+0xa4>
                    }
                }
#endif /* (ADC_IPW_PDB_AVAILABLE == STD_ON) */
                /* Undefined the global pointer to the configuration */
                Adc_apxCfgPtr[CoreId] = NULL_PTR;
    9f2c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9f30:	b2db      	uxtb	r3, r3
    9f32:	4619      	mov	r1, r3
    9f34:	4b0a      	ldr	r3, [pc, #40]	; (9f60 <Adc_DeInit+0x114>)
    9f36:	2200      	movs	r2, #0
    9f38:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    9f3c:	e003      	b.n	9f46 <Adc_DeInit+0xfa>
        }
#if (ADC_VALIDATE_GLOBAL_CALL == STD_ON)
        else
        {
            /* CPR_RTD_00420.adc */
            Adc_ReportDetError(ADC_DEINIT_ID, (uint8)ADC_E_PARAM_CONFIG);
    9f3e:	210e      	movs	r1, #14
    9f40:	2001      	movs	r0, #1
    9f42:	f7fe fcf5 	bl	8930 <Adc_ReportDetError>
        }
    }
    Adc_EndValidateGloballCall(ValidStatus, ADC_DEINIT_ID, CoreId);
    9f46:	f89d 3002 	ldrb.w	r3, [sp, #2]
    9f4a:	b2da      	uxtb	r2, r3
    9f4c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9f50:	2101      	movs	r1, #1
    9f52:	4618      	mov	r0, r3
    9f54:	f7fe febc 	bl	8cd0 <Adc_EndValidateGloballCall>
#endif /* ADC_VALIDATE_GLOBAL_CALL == STD_ON */
}
    9f58:	bf00      	nop
    9f5a:	b003      	add	sp, #12
    9f5c:	f85d fb04 	ldr.w	pc, [sp], #4
    9f60:	1fff8d40 	.word	0x1fff8d40
    9f64:	1fff8d70 	.word	0x1fff8d70

00009f68 <Adc_StartGroupConversion>:

#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
/* SWS_Adc_00367, SWS_Adc_00356, SWS_Adc_00156, SWS_Adc_00061, SWS_Adc_00413 */
/** @implements      Adc_StartGroupConversion_Activity */
void Adc_StartGroupConversion(Adc_GroupType Group)
{
    9f68:	b500      	push	{lr}
    9f6a:	b085      	sub	sp, #20
    9f6c:	4603      	mov	r3, r0
    9f6e:	f8ad 3006 	strh.w	r3, [sp, #6]
    volatile uint8 CoreId;
    Adc_GroupType GroupIndex = 0U;
    9f72:	2300      	movs	r3, #0
    9f74:	f8ad 300e 	strh.w	r3, [sp, #14]
    /* ADC Hardware unit on which the requested group will run */
    Adc_HwUnitType LogicalHwUnitId = 0U;
    9f78:	2300      	movs	r3, #0
    9f7a:	f88d 300d 	strb.w	r3, [sp, #13]

    CoreId = Adc_GetCoreID();
    9f7e:	f002 f9f3 	bl	c368 <Adc_GetCoreID>
    9f82:	4603      	mov	r3, r0
    9f84:	f88d 300c 	strb.w	r3, [sp, #12]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_STARTGROUPCONVERSION_ID, Group, CoreId))
    9f88:	f89d 300c 	ldrb.w	r3, [sp, #12]
    9f8c:	b2da      	uxtb	r2, r3
    9f8e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9f92:	4619      	mov	r1, r3
    9f94:	2002      	movs	r0, #2
    9f96:	f7ff f8d7 	bl	9148 <Adc_ValidateCallAndGroup>
    9f9a:	4603      	mov	r3, r0
    9f9c:	2b00      	cmp	r3, #0
    9f9e:	d141      	bne.n	a024 <Adc_StartGroupConversion+0xbc>
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
        /* Get the mapping index of group in the current partition */
        GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    9fa0:	f89d 300c 	ldrb.w	r3, [sp, #12]
    9fa4:	b2db      	uxtb	r3, r3
    9fa6:	461a      	mov	r2, r3
    9fa8:	4b20      	ldr	r3, [pc, #128]	; (a02c <Adc_StartGroupConversion+0xc4>)
    9faa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9fae:	68da      	ldr	r2, [r3, #12]
    9fb0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9fb4:	005b      	lsls	r3, r3, #1
    9fb6:	4413      	add	r3, r2
    9fb8:	881b      	ldrh	r3, [r3, #0]
    9fba:	f8ad 300e 	strh.w	r3, [sp, #14]

        if ((Std_ReturnType)E_OK == Adc_ValidateStateStartGroupConvNotBusy(Group, CoreId))
    9fbe:	f89d 300c 	ldrb.w	r3, [sp, #12]
    9fc2:	b2da      	uxtb	r2, r3
    9fc4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    9fc8:	4611      	mov	r1, r2
    9fca:	4618      	mov	r0, r3
    9fcc:	f7fe ffd2 	bl	8f74 <Adc_ValidateStateStartGroupConvNotBusy>
    9fd0:	4603      	mov	r3, r0
    9fd2:	2b00      	cmp	r3, #0
    9fd4:	d126      	bne.n	a024 <Adc_StartGroupConversion+0xbc>
        {
#if (ADC_VALIDATE_PARAMS == STD_ON)
            if ((Std_ReturnType)E_OK == Adc_ValidateExtraParams(ADC_STARTGROUPCONVERSION_ID,
    9fd6:	f89d 300c 	ldrb.w	r3, [sp, #12]
    9fda:	b2db      	uxtb	r3, r3
    9fdc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9fe0:	2107      	movs	r1, #7
    9fe2:	2002      	movs	r0, #2
    9fe4:	f7fe fe1c 	bl	8c20 <Adc_ValidateExtraParams>
    9fe8:	4603      	mov	r3, r0
    9fea:	2b00      	cmp	r3, #0
    9fec:	d11a      	bne.n	a024 <Adc_StartGroupConversion+0xbc>
               )
            {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

                /* Get the unit to which the group belongs to */
                LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[(GroupIndex)].AdcLogicalUnitId;
    9fee:	f89d 300c 	ldrb.w	r3, [sp, #12]
    9ff2:	b2db      	uxtb	r3, r3
    9ff4:	461a      	mov	r2, r3
    9ff6:	4b0d      	ldr	r3, [pc, #52]	; (a02c <Adc_StartGroupConversion+0xc4>)
    9ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9ffc:	685a      	ldr	r2, [r3, #4]
    9ffe:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a002:	2134      	movs	r1, #52	; 0x34
    a004:	fb01 f303 	mul.w	r3, r1, r3
    a008:	4413      	add	r3, r2
    a00a:	789b      	ldrb	r3, [r3, #2]
    a00c:	f88d 300d 	strb.w	r3, [sp, #13]
                /* Update queue */
                Adc_UpdateStatusStartConversion(Group, LogicalHwUnitId, CoreId);
    a010:	f89d 300c 	ldrb.w	r3, [sp, #12]
    a014:	b2da      	uxtb	r2, r3
    a016:	f89d 100d 	ldrb.w	r1, [sp, #13]
    a01a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a01e:	4618      	mov	r0, r3
    a020:	f7ff fa53 	bl	94ca <Adc_UpdateStatusStartConversion>
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
        }
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
}
    a024:	bf00      	nop
    a026:	b005      	add	sp, #20
    a028:	f85d fb04 	ldr.w	pc, [sp], #4
    a02c:	1fff8d40 	.word	0x1fff8d40

0000a030 <Adc_StopGroupConversion>:

/* SWS_Adc_00368, SWS_Adc_00356, SWS_Adc_00413 */
/** @implements      Adc_StopGroupConversion_Activity */
void Adc_StopGroupConversion(Adc_GroupType Group)
{
    a030:	b500      	push	{lr}
    a032:	b085      	sub	sp, #20
    a034:	4603      	mov	r3, r0
    a036:	f8ad 3006 	strh.w	r3, [sp, #6]
    /* ADC Logical Unit Id on which the requested group will run */
    Adc_HwUnitType LogicalHwUnitId = 0U;
    a03a:	2300      	movs	r3, #0
    a03c:	f88d 300f 	strb.w	r3, [sp, #15]
    volatile uint8 CoreId;
    Adc_GroupType GroupIndex = 0U;
    a040:	2300      	movs	r3, #0
    a042:	f8ad 300c 	strh.w	r3, [sp, #12]

    CoreId = Adc_GetCoreID();
    a046:	f002 f98f 	bl	c368 <Adc_GetCoreID>
    a04a:	4603      	mov	r3, r0
    a04c:	f88d 300b 	strb.w	r3, [sp, #11]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_STOPGROUPCONVERSION_ID, Group, CoreId))
    a050:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a054:	b2da      	uxtb	r2, r3
    a056:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a05a:	4619      	mov	r1, r3
    a05c:	2003      	movs	r0, #3
    a05e:	f7ff f873 	bl	9148 <Adc_ValidateCallAndGroup>
    a062:	4603      	mov	r3, r0
    a064:	2b00      	cmp	r3, #0
    a066:	d141      	bne.n	a0ec <Adc_StopGroupConversion+0xbc>
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

        if ((Std_ReturnType)E_OK == Adc_ValidateStateNotIdle(ADC_STOPGROUPCONVERSION_ID, Group, CoreId))
    a068:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a06c:	b2da      	uxtb	r2, r3
    a06e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a072:	4619      	mov	r1, r3
    a074:	2003      	movs	r0, #3
    a076:	f7fe fff5 	bl	9064 <Adc_ValidateStateNotIdle>
    a07a:	4603      	mov	r3, r0
    a07c:	2b00      	cmp	r3, #0
    a07e:	d135      	bne.n	a0ec <Adc_StopGroupConversion+0xbc>
        {
#if (ADC_VALIDATE_PARAMS == STD_ON)
            if ((Std_ReturnType)E_OK == Adc_ValidateExtraParams(ADC_STOPGROUPCONVERSION_ID,
    a080:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a084:	b2db      	uxtb	r3, r3
    a086:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a08a:	2102      	movs	r1, #2
    a08c:	2003      	movs	r0, #3
    a08e:	f7fe fdc7 	bl	8c20 <Adc_ValidateExtraParams>
    a092:	4603      	mov	r3, r0
    a094:	2b00      	cmp	r3, #0
    a096:	d129      	bne.n	a0ec <Adc_StopGroupConversion+0xbc>
                                                                CoreId
                                                               )
               )
            {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
                GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a098:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a09c:	b2db      	uxtb	r3, r3
    a09e:	461a      	mov	r2, r3
    a0a0:	4b14      	ldr	r3, [pc, #80]	; (a0f4 <Adc_StopGroupConversion+0xc4>)
    a0a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a0a6:	68da      	ldr	r2, [r3, #12]
    a0a8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a0ac:	005b      	lsls	r3, r3, #1
    a0ae:	4413      	add	r3, r2
    a0b0:	881b      	ldrh	r3, [r3, #0]
    a0b2:	f8ad 300c 	strh.w	r3, [sp, #12]
                /* Get the unit to which the group belongs to */
                LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[(GroupIndex)].AdcLogicalUnitId;
    a0b6:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a0ba:	b2db      	uxtb	r3, r3
    a0bc:	461a      	mov	r2, r3
    a0be:	4b0d      	ldr	r3, [pc, #52]	; (a0f4 <Adc_StopGroupConversion+0xc4>)
    a0c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a0c4:	685a      	ldr	r2, [r3, #4]
    a0c6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    a0ca:	2134      	movs	r1, #52	; 0x34
    a0cc:	fb01 f303 	mul.w	r3, r1, r3
    a0d0:	4413      	add	r3, r2
    a0d2:	789b      	ldrb	r3, [r3, #2]
    a0d4:	f88d 300f 	strb.w	r3, [sp, #15]
                Adc_UpdateStatusStopConversion(Group, LogicalHwUnitId, CoreId);
    a0d8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a0dc:	b2da      	uxtb	r2, r3
    a0de:	f89d 100f 	ldrb.w	r1, [sp, #15]
    a0e2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a0e6:	4618      	mov	r0, r3
    a0e8:	f7ff fae8 	bl	96bc <Adc_UpdateStatusStopConversion>
        }

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
}
    a0ec:	bf00      	nop
    a0ee:	b005      	add	sp, #20
    a0f0:	f85d fb04 	ldr.w	pc, [sp], #4
    a0f4:	1fff8d40 	.word	0x1fff8d40

0000a0f8 <Adc_ReadGroup>:
#if (ADC_READ_GROUP_API == STD_ON)
/* SWS_Adc_00369, SWS_Adc_00383, SWS_Adc_00503 */
/** @implements      Adc_ReadGroup_Activity */
Std_ReturnType Adc_ReadGroup(Adc_GroupType Group,
                             Adc_ValueGroupType * DataBufferPtr)
{
    a0f8:	b500      	push	{lr}
    a0fa:	b085      	sub	sp, #20
    a0fc:	4603      	mov	r3, r0
    a0fe:	9100      	str	r1, [sp, #0]
    a100:	f8ad 3006 	strh.w	r3, [sp, #6]
    volatile uint8 CoreId;
    /* Return Value */
    Std_ReturnType GroupRet = (Std_ReturnType)E_NOT_OK;
    a104:	2301      	movs	r3, #1
    a106:	f88d 300f 	strb.w	r3, [sp, #15]
    boolean Flag = TRUE;
    a10a:	2301      	movs	r3, #1
    a10c:	f88d 300d 	strb.w	r3, [sp, #13]

    CoreId = Adc_GetCoreID();
    a110:	f002 f92a 	bl	c368 <Adc_GetCoreID>
    a114:	4603      	mov	r3, r0
    a116:	f88d 300e 	strb.w	r3, [sp, #14]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_VALUEREADGROUP_ID, Group, CoreId))
    a11a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a11e:	b2da      	uxtb	r2, r3
    a120:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a124:	4619      	mov	r1, r3
    a126:	2004      	movs	r0, #4
    a128:	f7ff f80e 	bl	9148 <Adc_ValidateCallAndGroup>
    a12c:	4603      	mov	r3, r0
    a12e:	2b00      	cmp	r3, #0
    a130:	d134      	bne.n	a19c <Adc_ReadGroup+0xa4>
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

#if (ADC_VALIDATE_PARAMS == STD_ON)
        if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_VALUEREADGROUP_ID, DataBufferPtr))
    a132:	9900      	ldr	r1, [sp, #0]
    a134:	2004      	movs	r0, #4
    a136:	f7fe fc8f 	bl	8a58 <Adc_ValidatePtr>
    a13a:	4603      	mov	r3, r0
    a13c:	2b00      	cmp	r3, #0
    a13e:	d12d      	bne.n	a19c <Adc_ReadGroup+0xa4>
        {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

            if ((Std_ReturnType)E_OK == Adc_ValidateStateNotIdle(ADC_VALUEREADGROUP_ID, Group, CoreId))
    a140:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a144:	b2da      	uxtb	r2, r3
    a146:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a14a:	4619      	mov	r1, r3
    a14c:	2004      	movs	r0, #4
    a14e:	f7fe ff89 	bl	9064 <Adc_ValidateStateNotIdle>
    a152:	4603      	mov	r3, r0
    a154:	2b00      	cmp	r3, #0
    a156:	d121      	bne.n	a19c <Adc_ReadGroup+0xa4>
            {
                /* SWS_Adc_00447 */
                GroupRet = Adc_Ipw_ReadGroup(Group, DataBufferPtr, &Flag, CoreId);
    a158:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a15c:	b2db      	uxtb	r3, r3
    a15e:	f10d 020d 	add.w	r2, sp, #13
    a162:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    a166:	9900      	ldr	r1, [sp, #0]
    a168:	f002 f857 	bl	c21a <Adc_Ipw_ReadGroup>
    a16c:	4603      	mov	r3, r0
    a16e:	f88d 300f 	strb.w	r3, [sp, #15]
                /*if the conversion is finished or if the limit checking was failed for the group without interrupts*/
                if (((Std_ReturnType)E_OK == GroupRet) || (FALSE == Flag))
    a172:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a176:	2b00      	cmp	r3, #0
    a178:	d006      	beq.n	a188 <Adc_ReadGroup+0x90>
    a17a:	f89d 300d 	ldrb.w	r3, [sp, #13]
    a17e:	f083 0301 	eor.w	r3, r3, #1
    a182:	b2db      	uxtb	r3, r3
    a184:	2b00      	cmp	r3, #0
    a186:	d009      	beq.n	a19c <Adc_ReadGroup+0xa4>
                {
                    Adc_UpdateStatusReadGroup(Group, Flag, CoreId);
    a188:	f89d 100d 	ldrb.w	r1, [sp, #13]
    a18c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a190:	b2da      	uxtb	r2, r3
    a192:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a196:	4618      	mov	r0, r3
    a198:	f7ff fb42 	bl	9820 <Adc_UpdateStatusReadGroup>

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return GroupRet;
    a19c:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    a1a0:	4618      	mov	r0, r3
    a1a2:	b005      	add	sp, #20
    a1a4:	f85d fb04 	ldr.w	pc, [sp], #4

0000a1a8 <Adc_GetGroupStatus>:
#endif /* (ADC_GRP_NOTIF_CAPABILITY == STD_ON) */

/* SWS_Adc_00374, SWS_Adc_00140, SWS_Adc_00503, SWS_Adc_00413 */
/** @implements      Adc_GetGroupStatus_Activity */
Adc_StatusType Adc_GetGroupStatus(Adc_GroupType Group)
{
    a1a8:	b500      	push	{lr}
    a1aa:	b085      	sub	sp, #20
    a1ac:	4603      	mov	r3, r0
    a1ae:	f8ad 3006 	strh.w	r3, [sp, #6]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    volatile uint8 CoreId;
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
    Adc_StatusType TempReturn = ADC_IDLE;
    a1b2:	2300      	movs	r3, #0
    a1b4:	9303      	str	r3, [sp, #12]

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    CoreId = Adc_GetCoreID();
    a1b6:	f002 f8d7 	bl	c368 <Adc_GetCoreID>
    a1ba:	4603      	mov	r3, r0
    a1bc:	f88d 300b 	strb.w	r3, [sp, #11]
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_GETGROUPSTATUS_ID, Group, CoreId))
    a1c0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a1c4:	b2da      	uxtb	r2, r3
    a1c6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a1ca:	4619      	mov	r1, r3
    a1cc:	2009      	movs	r0, #9
    a1ce:	f7fe ffbb 	bl	9148 <Adc_ValidateCallAndGroup>
    a1d2:	4603      	mov	r3, r0
    a1d4:	2b00      	cmp	r3, #0
    a1d6:	d109      	bne.n	a1ec <Adc_GetGroupStatus+0x44>
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
        /* SWS_Adc_00220 */
        TempReturn = Adc_axGroupStatus[Group].Conversion;
    a1d8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a1dc:	4906      	ldr	r1, [pc, #24]	; (a1f8 <Adc_GetGroupStatus+0x50>)
    a1de:	4613      	mov	r3, r2
    a1e0:	009b      	lsls	r3, r3, #2
    a1e2:	4413      	add	r3, r2
    a1e4:	009b      	lsls	r3, r3, #2
    a1e6:	440b      	add	r3, r1
    a1e8:	681b      	ldr	r3, [r3, #0]
    a1ea:	9303      	str	r3, [sp, #12]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return(TempReturn);
    a1ec:	9b03      	ldr	r3, [sp, #12]
}
    a1ee:	4618      	mov	r0, r3
    a1f0:	b005      	add	sp, #20
    a1f2:	f85d fb04 	ldr.w	pc, [sp], #4
    a1f6:	bf00      	nop
    a1f8:	1fff8d48 	.word	0x1fff8d48

0000a1fc <Adc_GetStreamLastPointer>:

/* SWS_Adc_00375, SWS_Adc_00382 */
/** @implements      Adc_GetStreamLastPointer_Activity */
Adc_StreamNumSampleType Adc_GetStreamLastPointer(Adc_GroupType Group,
                                                 Adc_ValueGroupType ** PtrToSamplePtr)
{
    a1fc:	b500      	push	{lr}
    a1fe:	b085      	sub	sp, #20
    a200:	4603      	mov	r3, r0
    a202:	9100      	str	r1, [sp, #0]
    a204:	f8ad 3006 	strh.w	r3, [sp, #6]
    volatile uint8 CoreId = Adc_GetCoreID();
    a208:	f002 f8ae 	bl	c368 <Adc_GetCoreID>
    a20c:	4603      	mov	r3, r0
    a20e:	f88d 3008 	strb.w	r3, [sp, #8]
    Adc_GroupType GroupIndex = 0U;
    a212:	2300      	movs	r3, #0
    a214:	f8ad 300a 	strh.w	r3, [sp, #10]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    const Adc_GroupConfigurationType * GroupPtr;
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
    /* Number of samples to return */
    Adc_StreamNumSampleType NumberOfResults = 0U;
    a218:	2300      	movs	r3, #0
    a21a:	f8ad 300e 	strh.w	r3, [sp, #14]
    Adc_StreamNumSampleType ResultIndex = 0U;
    a21e:	2300      	movs	r3, #0
    a220:	f8ad 300c 	strh.w	r3, [sp, #12]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    Adc_ChannelIndexType ChannelCount;
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    Std_ReturnType ValidStatus = Adc_ValidateCallAndGroup(ADC_GETSTREAMLASTPOINTER_ID, Group, CoreId);
    a224:	f89d 3008 	ldrb.w	r3, [sp, #8]
    a228:	b2da      	uxtb	r2, r3
    a22a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a22e:	4619      	mov	r1, r3
    a230:	200b      	movs	r0, #11
    a232:	f7fe ff89 	bl	9148 <Adc_ValidateCallAndGroup>
    a236:	4603      	mov	r3, r0
    a238:	f88d 3009 	strb.w	r3, [sp, #9]
    if (ValidStatus == (Std_ReturnType)E_OK)
    a23c:	f89d 3009 	ldrb.w	r3, [sp, #9]
    a240:	2b00      	cmp	r3, #0
    a242:	f040 809f 	bne.w	a384 <Adc_GetStreamLastPointer+0x188>
        /* Get channel count from configuration */
        ChannelCount = GroupPtr->AssignedChannelCount;
#endif
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */

        if ((Std_ReturnType)E_OK == Adc_ValidateStateNotIdle(ADC_GETSTREAMLASTPOINTER_ID, Group, CoreId))
    a246:	f89d 3008 	ldrb.w	r3, [sp, #8]
    a24a:	b2da      	uxtb	r2, r3
    a24c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a250:	4619      	mov	r1, r3
    a252:	200b      	movs	r0, #11
    a254:	f7fe ff06 	bl	9064 <Adc_ValidateStateNotIdle>
    a258:	4603      	mov	r3, r0
    a25a:	2b00      	cmp	r3, #0
    a25c:	f040 808e 	bne.w	a37c <Adc_GetStreamLastPointer+0x180>
        {
            *PtrToSamplePtr = NULL_PTR;
    a260:	9b00      	ldr	r3, [sp, #0]
    a262:	2200      	movs	r2, #0
    a264:	601a      	str	r2, [r3, #0]

            if ((ADC_IDLE != Adc_axGroupStatus[Group].Conversion) && \
    a266:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a26a:	494b      	ldr	r1, [pc, #300]	; (a398 <Adc_GetStreamLastPointer+0x19c>)
    a26c:	4613      	mov	r3, r2
    a26e:	009b      	lsls	r3, r3, #2
    a270:	4413      	add	r3, r2
    a272:	009b      	lsls	r3, r3, #2
    a274:	440b      	add	r3, r1
    a276:	681b      	ldr	r3, [r3, #0]
    a278:	2b00      	cmp	r3, #0
    a27a:	f000 8086 	beq.w	a38a <Adc_GetStreamLastPointer+0x18e>
                (ADC_BUSY != Adc_axGroupStatus[Group].Conversion)) /* SWS_Adc_00216 */
    a27e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a282:	4945      	ldr	r1, [pc, #276]	; (a398 <Adc_GetStreamLastPointer+0x19c>)
    a284:	4613      	mov	r3, r2
    a286:	009b      	lsls	r3, r3, #2
    a288:	4413      	add	r3, r2
    a28a:	009b      	lsls	r3, r3, #2
    a28c:	440b      	add	r3, r1
    a28e:	681b      	ldr	r3, [r3, #0]
            if ((ADC_IDLE != Adc_axGroupStatus[Group].Conversion) && \
    a290:	2b01      	cmp	r3, #1
    a292:	d07a      	beq.n	a38a <Adc_GetStreamLastPointer+0x18e>
            {
                GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a294:	f89d 3008 	ldrb.w	r3, [sp, #8]
    a298:	b2db      	uxtb	r3, r3
    a29a:	461a      	mov	r2, r3
    a29c:	4b3f      	ldr	r3, [pc, #252]	; (a39c <Adc_GetStreamLastPointer+0x1a0>)
    a29e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a2a2:	68da      	ldr	r2, [r3, #12]
    a2a4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a2a8:	005b      	lsls	r3, r3, #1
    a2aa:	4413      	add	r3, r2
    a2ac:	881b      	ldrh	r3, [r3, #0]
    a2ae:	f8ad 300a 	strh.w	r3, [sp, #10]
                if ((Adc_StreamNumSampleType)0U == Adc_axGroupStatus[Group].ResultIndex)
    a2b2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a2b6:	4938      	ldr	r1, [pc, #224]	; (a398 <Adc_GetStreamLastPointer+0x19c>)
    a2b8:	4613      	mov	r3, r2
    a2ba:	009b      	lsls	r3, r3, #2
    a2bc:	4413      	add	r3, r2
    a2be:	009b      	lsls	r3, r3, #2
    a2c0:	440b      	add	r3, r1
    a2c2:	3308      	adds	r3, #8
    a2c4:	881b      	ldrh	r3, [r3, #0]
    a2c6:	b29b      	uxth	r3, r3
    a2c8:	2b00      	cmp	r3, #0
    a2ca:	d123      	bne.n	a314 <Adc_GetStreamLastPointer+0x118>
                {
                    ResultIndex = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].NumSamples - (Adc_StreamNumSampleType)1U;
    a2cc:	f89d 3008 	ldrb.w	r3, [sp, #8]
    a2d0:	b2db      	uxtb	r3, r3
    a2d2:	461a      	mov	r2, r3
    a2d4:	4b31      	ldr	r3, [pc, #196]	; (a39c <Adc_GetStreamLastPointer+0x1a0>)
    a2d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a2da:	685a      	ldr	r2, [r3, #4]
    a2dc:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    a2e0:	2134      	movs	r1, #52	; 0x34
    a2e2:	fb01 f303 	mul.w	r3, r1, r3
    a2e6:	4413      	add	r3, r2
    a2e8:	8b9b      	ldrh	r3, [r3, #28]
    a2ea:	3b01      	subs	r3, #1
    a2ec:	f8ad 300c 	strh.w	r3, [sp, #12]
                    /* SWS_Adc_00387 */
                    NumberOfResults = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].NumSamples;
    a2f0:	f89d 3008 	ldrb.w	r3, [sp, #8]
    a2f4:	b2db      	uxtb	r3, r3
    a2f6:	461a      	mov	r2, r3
    a2f8:	4b28      	ldr	r3, [pc, #160]	; (a39c <Adc_GetStreamLastPointer+0x1a0>)
    a2fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a2fe:	685a      	ldr	r2, [r3, #4]
    a300:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    a304:	2134      	movs	r1, #52	; 0x34
    a306:	fb01 f303 	mul.w	r3, r1, r3
    a30a:	4413      	add	r3, r2
    a30c:	8b9b      	ldrh	r3, [r3, #28]
    a30e:	f8ad 300e 	strh.w	r3, [sp, #14]
    a312:	e019      	b.n	a348 <Adc_GetStreamLastPointer+0x14c>
                }
                else
                {
                    ResultIndex = Adc_axGroupStatus[Group].ResultIndex - (Adc_StreamNumSampleType)1U;
    a314:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a318:	491f      	ldr	r1, [pc, #124]	; (a398 <Adc_GetStreamLastPointer+0x19c>)
    a31a:	4613      	mov	r3, r2
    a31c:	009b      	lsls	r3, r3, #2
    a31e:	4413      	add	r3, r2
    a320:	009b      	lsls	r3, r3, #2
    a322:	440b      	add	r3, r1
    a324:	3308      	adds	r3, #8
    a326:	881b      	ldrh	r3, [r3, #0]
    a328:	b29b      	uxth	r3, r3
    a32a:	3b01      	subs	r3, #1
    a32c:	f8ad 300c 	strh.w	r3, [sp, #12]
                    /* SWS_Adc_00387 */
                    NumberOfResults = Adc_axGroupStatus[Group].ResultIndex;
    a330:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a334:	4918      	ldr	r1, [pc, #96]	; (a398 <Adc_GetStreamLastPointer+0x19c>)
    a336:	4613      	mov	r3, r2
    a338:	009b      	lsls	r3, r3, #2
    a33a:	4413      	add	r3, r2
    a33c:	009b      	lsls	r3, r3, #2
    a33e:	440b      	add	r3, r1
    a340:	3308      	adds	r3, #8
    a342:	881b      	ldrh	r3, [r3, #0]
    a344:	f8ad 300e 	strh.w	r3, [sp, #14]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
                /* SWS_Adc_00214 -- SWS_Adc_00418 -- ADC382 */
                if (FALSE == GroupPtr->StreamResultGroupMultiSets)
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
                {
                    *PtrToSamplePtr = (Adc_ValueGroupType *)(&(Adc_axGroupStatus[Group].ResultsBufferPtr[ResultIndex]));
    a348:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a34c:	4912      	ldr	r1, [pc, #72]	; (a398 <Adc_GetStreamLastPointer+0x19c>)
    a34e:	4613      	mov	r3, r2
    a350:	009b      	lsls	r3, r3, #2
    a352:	4413      	add	r3, r2
    a354:	009b      	lsls	r3, r3, #2
    a356:	440b      	add	r3, r1
    a358:	330c      	adds	r3, #12
    a35a:	681a      	ldr	r2, [r3, #0]
    a35c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    a360:	005b      	lsls	r3, r3, #1
    a362:	441a      	add	r2, r3
    a364:	9b00      	ldr	r3, [sp, #0]
    a366:	601a      	str	r2, [r3, #0]
                else
                {
                    *PtrToSamplePtr = (Adc_ValueGroupType *)(&(Adc_axGroupStatus[Group].ResultsBufferPtr[ResultIndex * ChannelCount]));
                }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
                Adc_UpdateStatusAfterGetStream(Group, CoreId);
    a368:	f89d 3008 	ldrb.w	r3, [sp, #8]
    a36c:	b2da      	uxtb	r2, r3
    a36e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    a372:	4611      	mov	r1, r2
    a374:	4618      	mov	r0, r3
    a376:	f7ff fc13 	bl	9ba0 <Adc_UpdateStatusAfterGetStream>
    a37a:	e006      	b.n	a38a <Adc_GetStreamLastPointer+0x18e>
            }
        }
        else
        {
            *PtrToSamplePtr = NULL_PTR;
    a37c:	9b00      	ldr	r3, [sp, #0]
    a37e:	2200      	movs	r2, #0
    a380:	601a      	str	r2, [r3, #0]
    a382:	e002      	b.n	a38a <Adc_GetStreamLastPointer+0x18e>
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
    else
    {
        /* SWS_Adc_00302, SWS_Adc_00218 */
        *PtrToSamplePtr = NULL_PTR;
    a384:	9b00      	ldr	r3, [sp, #0]
    a386:	2200      	movs	r2, #0
    a388:	601a      	str	r2, [r3, #0]
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return NumberOfResults;
    a38a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    a38e:	4618      	mov	r0, r3
    a390:	b005      	add	sp, #20
    a392:	f85d fb04 	ldr.w	pc, [sp], #4
    a396:	bf00      	nop
    a398:	1fff8d48 	.word	0x1fff8d48
    a39c:	1fff8d40 	.word	0x1fff8d40

0000a3a0 <Adc_GetVersionInfo>:

#if (ADC_VERSION_INFO_API == STD_ON)
/* SWS_Adc_00376 */
/** @implements      Adc_GetVersionInfo_Activity */
void Adc_GetVersionInfo(Std_VersionInfoType * versioninfo)
{
    a3a0:	b500      	push	{lr}
    a3a2:	b083      	sub	sp, #12
    a3a4:	9001      	str	r0, [sp, #4]
#if (ADC_VALIDATE_PARAMS == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_GETVERSIONINFO_ID, versioninfo))
    a3a6:	9901      	ldr	r1, [sp, #4]
    a3a8:	200a      	movs	r0, #10
    a3aa:	f7fe fb55 	bl	8a58 <Adc_ValidatePtr>
    a3ae:	4603      	mov	r3, r0
    a3b0:	2b00      	cmp	r3, #0
    a3b2:	d10e      	bne.n	a3d2 <Adc_GetVersionInfo+0x32>
    {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

        (versioninfo)->vendorID = (uint16)ADC_VENDOR_ID;
    a3b4:	9b01      	ldr	r3, [sp, #4]
    a3b6:	222b      	movs	r2, #43	; 0x2b
    a3b8:	801a      	strh	r2, [r3, #0]
        (versioninfo)->moduleID = (uint16)ADC_MODULE_ID;
    a3ba:	9b01      	ldr	r3, [sp, #4]
    a3bc:	227b      	movs	r2, #123	; 0x7b
    a3be:	805a      	strh	r2, [r3, #2]
        (versioninfo)->sw_major_version = (uint8)ADC_SW_MAJOR_VERSION;
    a3c0:	9b01      	ldr	r3, [sp, #4]
    a3c2:	2202      	movs	r2, #2
    a3c4:	711a      	strb	r2, [r3, #4]
        (versioninfo)->sw_minor_version = (uint8)ADC_SW_MINOR_VERSION;
    a3c6:	9b01      	ldr	r3, [sp, #4]
    a3c8:	2200      	movs	r2, #0
    a3ca:	715a      	strb	r2, [r3, #5]
        (versioninfo)->sw_patch_version = (uint8)ADC_SW_PATCH_VERSION;
    a3cc:	9b01      	ldr	r3, [sp, #4]
    a3ce:	2200      	movs	r2, #0
    a3d0:	719a      	strb	r2, [r3, #6]

#if (ADC_VALIDATE_PARAMS == STD_ON)
    }
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
}
    a3d2:	bf00      	nop
    a3d4:	b003      	add	sp, #12
    a3d6:	f85d fb04 	ldr.w	pc, [sp], #4

0000a3da <Adc_Calibrate>:
#if (ADC_CALIBRATION == STD_ON)
/* CPR_RTD_00014.adc, CPR_RTD_00029.adc */
/** @implements      Adc_Calibrate_Activity */
void Adc_Calibrate(Adc_HwUnitType Unit,
                   Adc_CalibrationStatusType * pStatus)
{
    a3da:	b500      	push	{lr}
    a3dc:	b085      	sub	sp, #20
    a3de:	4603      	mov	r3, r0
    a3e0:	9100      	str	r1, [sp, #0]
    a3e2:	f88d 3007 	strb.w	r3, [sp, #7]
    volatile uint8 CoreId;
    boolean IsCalibrateCalled = FALSE;
    a3e6:	2300      	movs	r3, #0
    a3e8:	f88d 300f 	strb.w	r3, [sp, #15]

    CoreId = Adc_GetCoreID();
    a3ec:	f001 ffbc 	bl	c368 <Adc_GetCoreID>
    a3f0:	4603      	mov	r3, r0
    a3f2:	f88d 300e 	strb.w	r3, [sp, #14]
#if (ADC_VALIDATE_CALL_AND_UNIT == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndUnit(ADC_CALIBRATE_ID, Unit, CoreId))
    a3f6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a3fa:	b2da      	uxtb	r2, r3
    a3fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a400:	4619      	mov	r1, r3
    a402:	2029      	movs	r0, #41	; 0x29
    a404:	f7fe ff16 	bl	9234 <Adc_ValidateCallAndUnit>
    a408:	4603      	mov	r3, r0
    a40a:	2b00      	cmp	r3, #0
    a40c:	d134      	bne.n	a478 <Adc_Calibrate+0x9e>
    {
#endif /* ADC_VALIDATE_CALL_AND_UNIT == STD_ON */

#if (ADC_VALIDATE_PARAMS == STD_ON)
        if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_CALIBRATE_ID, pStatus))
    a40e:	9900      	ldr	r1, [sp, #0]
    a410:	2029      	movs	r0, #41	; 0x29
    a412:	f7fe fb21 	bl	8a58 <Adc_ValidatePtr>
    a416:	4603      	mov	r3, r0
    a418:	2b00      	cmp	r3, #0
    a41a:	d12d      	bne.n	a478 <Adc_Calibrate+0x9e>
        {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
            /* Reset status before executing the calibration */
            pStatus->AdcUnitSelfTestStatus = E_NOT_OK;
    a41c:	9b00      	ldr	r3, [sp, #0]
    a41e:	2201      	movs	r2, #1
    a420:	701a      	strb	r2, [r3, #0]
            if ((Std_ReturnType)E_OK == Adc_ValidateNotBusyNoQueue(Unit, ADC_CALIBRATE_ID))
    a422:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a426:	2129      	movs	r1, #41	; 0x29
    a428:	4618      	mov	r0, r3
    a42a:	f7fe fc75 	bl	8d18 <Adc_ValidateNotBusyNoQueue>
    a42e:	4603      	mov	r3, r0
    a430:	2b00      	cmp	r3, #0
    a432:	d115      	bne.n	a460 <Adc_Calibrate+0x86>
            {
                if ((Std_ReturnType)E_OK == Adc_ValidateCheckGroupNotConversion(ADC_CALIBRATE_ID, CoreId))
    a434:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a438:	b2db      	uxtb	r3, r3
    a43a:	4619      	mov	r1, r3
    a43c:	2029      	movs	r0, #41	; 0x29
    a43e:	f7fe fcd5 	bl	8dec <Adc_ValidateCheckGroupNotConversion>
    a442:	4603      	mov	r3, r0
    a444:	2b00      	cmp	r3, #0
    a446:	d10b      	bne.n	a460 <Adc_Calibrate+0x86>
                {
                    Adc_Ipw_Calibrate(Unit, pStatus, CoreId);
    a448:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a44c:	b2da      	uxtb	r2, r3
    a44e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a452:	9900      	ldr	r1, [sp, #0]
    a454:	4618      	mov	r0, r3
    a456:	f001 ff5d 	bl	c314 <Adc_Ipw_Calibrate>
                    IsCalibrateCalled = TRUE;
    a45a:	2301      	movs	r3, #1
    a45c:	f88d 300f 	strb.w	r3, [sp, #15]
                }
            }
            if (TRUE == IsCalibrateCalled)
    a460:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a464:	2b00      	cmp	r3, #0
    a466:	d007      	beq.n	a478 <Adc_Calibrate+0x9e>
            {
                if ((Std_ReturnType)E_NOT_OK == pStatus->AdcUnitSelfTestStatus)
    a468:	9b00      	ldr	r3, [sp, #0]
    a46a:	781b      	ldrb	r3, [r3, #0]
    a46c:	2b01      	cmp	r3, #1
    a46e:	d103      	bne.n	a478 <Adc_Calibrate+0x9e>
                {
                    Adc_ReportDetRuntimeError((uint8)ADC_CALIBRATE_ID, (uint8)ADC_E_TIMEOUT);
    a470:	212b      	movs	r1, #43	; 0x2b
    a472:	2029      	movs	r0, #41	; 0x29
    a474:	f7fe fa71 	bl	895a <Adc_ReportDetRuntimeError>
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

#if (ADC_VALIDATE_CALL_AND_UNIT == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_UNIT == STD_ON */
}
    a478:	bf00      	nop
    a47a:	b005      	add	sp, #20
    a47c:	f85d fb04 	ldr.w	pc, [sp], #4

0000a480 <Adc_HwAcc_SetSC2Reg>:
#include "Adc_MemMap.h"

static inline void Adc_HwAcc_SetSC2Reg(ADC_Type * const Base,
                                       const uint32 ClearMask,
                                       const uint32 Value)
{
    a480:	b086      	sub	sp, #24
    a482:	9003      	str	r0, [sp, #12]
    a484:	9102      	str	r1, [sp, #8]
    a486:	9201      	str	r2, [sp, #4]
    /* Clear and set SC2 register based on ClearMask and Value */
    uint32 Sc2Reg = Base->SC2;
    a488:	9b03      	ldr	r3, [sp, #12]
    a48a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    a48e:	9305      	str	r3, [sp, #20]
    Sc2Reg &= ~(ClearMask);
    a490:	9b02      	ldr	r3, [sp, #8]
    a492:	43db      	mvns	r3, r3
    a494:	9a05      	ldr	r2, [sp, #20]
    a496:	4013      	ands	r3, r2
    a498:	9305      	str	r3, [sp, #20]
    Sc2Reg |= Value;
    a49a:	9a05      	ldr	r2, [sp, #20]
    a49c:	9b01      	ldr	r3, [sp, #4]
    a49e:	4313      	orrs	r3, r2
    a4a0:	9305      	str	r3, [sp, #20]
    Base->SC2 = Sc2Reg;
    a4a2:	9b03      	ldr	r3, [sp, #12]
    a4a4:	9a05      	ldr	r2, [sp, #20]
    a4a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
    a4aa:	bf00      	nop
    a4ac:	b006      	add	sp, #24
    a4ae:	4770      	bx	lr

0000a4b0 <Adc_HwAcc_SetClock>:

static inline void Adc_HwAcc_SetClock(ADC_Type * const Base,
                                      const Adc_Ip_ClockSelType ClockDivide,
                                      const Adc_Ip_ClkSourceType InputClock)
{
    a4b0:	b086      	sub	sp, #24
    a4b2:	9003      	str	r0, [sp, #12]
    a4b4:	9102      	str	r1, [sp, #8]
    a4b6:	9201      	str	r2, [sp, #4]
    /* Update ClockDivide and InputClock values found in CFG1 register */
    uint32 Cfg1Reg = Base->CFG1;
    a4b8:	9b03      	ldr	r3, [sp, #12]
    a4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    a4bc:	9305      	str	r3, [sp, #20]
    Cfg1Reg &= ~(ADC_CFG1_ADIV_MASK | ADC_CFG1_ADICLK_MASK);
    a4be:	9b05      	ldr	r3, [sp, #20]
    a4c0:	f023 0363 	bic.w	r3, r3, #99	; 0x63
    a4c4:	9305      	str	r3, [sp, #20]
    Cfg1Reg |= ADC_CFG1_ADIV(ClockDivide);
    a4c6:	9b02      	ldr	r3, [sp, #8]
    a4c8:	015b      	lsls	r3, r3, #5
    a4ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
    a4ce:	9a05      	ldr	r2, [sp, #20]
    a4d0:	4313      	orrs	r3, r2
    a4d2:	9305      	str	r3, [sp, #20]
    Cfg1Reg |= ADC_CFG1_ADICLK(InputClock);
    a4d4:	9b01      	ldr	r3, [sp, #4]
    a4d6:	f003 0303 	and.w	r3, r3, #3
    a4da:	9a05      	ldr	r2, [sp, #20]
    a4dc:	4313      	orrs	r3, r2
    a4de:	9305      	str	r3, [sp, #20]
    Base->CFG1 = Cfg1Reg;
    a4e0:	9b03      	ldr	r3, [sp, #12]
    a4e2:	9a05      	ldr	r2, [sp, #20]
    a4e4:	641a      	str	r2, [r3, #64]	; 0x40
}
    a4e6:	bf00      	nop
    a4e8:	b006      	add	sp, #24
    a4ea:	4770      	bx	lr

0000a4ec <Adc_HwAcc_GetClockDivide>:

static inline Adc_Ip_ClockSelType Adc_HwAcc_GetClockDivide(const uint32 Reg)
{
    a4ec:	b084      	sub	sp, #16
    a4ee:	9001      	str	r0, [sp, #4]
    /*
     * Retrieve ClockDivide value found in CFG1 register
     * Note: Reg should be the value of CFG1 register
     */
    Adc_Ip_ClockSelType ReturnValue = ADC_IP_CLK_FULL_BUS;
    a4f0:	2300      	movs	r3, #0
    a4f2:	9303      	str	r3, [sp, #12]
    switch ((Reg & ADC_CFG1_ADIV_MASK) >> ADC_CFG1_ADIV_SHIFT)
    a4f4:	9b01      	ldr	r3, [sp, #4]
    a4f6:	095b      	lsrs	r3, r3, #5
    a4f8:	f003 0303 	and.w	r3, r3, #3
    a4fc:	2b03      	cmp	r3, #3
    a4fe:	d00c      	beq.n	a51a <Adc_HwAcc_GetClockDivide+0x2e>
    a500:	2b03      	cmp	r3, #3
    a502:	d80d      	bhi.n	a520 <Adc_HwAcc_GetClockDivide+0x34>
    a504:	2b01      	cmp	r3, #1
    a506:	d002      	beq.n	a50e <Adc_HwAcc_GetClockDivide+0x22>
    a508:	2b02      	cmp	r3, #2
    a50a:	d003      	beq.n	a514 <Adc_HwAcc_GetClockDivide+0x28>
        case 3u:
            ReturnValue = ADC_IP_CLK_EIGHTH_BUS;
            break;
        default:
            ; /* no-op */
            break;
    a50c:	e008      	b.n	a520 <Adc_HwAcc_GetClockDivide+0x34>
            ReturnValue = ADC_IP_CLK_HALF_BUS;
    a50e:	2301      	movs	r3, #1
    a510:	9303      	str	r3, [sp, #12]
            break;
    a512:	e006      	b.n	a522 <Adc_HwAcc_GetClockDivide+0x36>
            ReturnValue = ADC_IP_CLK_QUARTER_BUS;
    a514:	2302      	movs	r3, #2
    a516:	9303      	str	r3, [sp, #12]
            break;
    a518:	e003      	b.n	a522 <Adc_HwAcc_GetClockDivide+0x36>
            ReturnValue = ADC_IP_CLK_EIGHTH_BUS;
    a51a:	2303      	movs	r3, #3
    a51c:	9303      	str	r3, [sp, #12]
            break;
    a51e:	e000      	b.n	a522 <Adc_HwAcc_GetClockDivide+0x36>
            break;
    a520:	bf00      	nop
    }
    return ReturnValue;
    a522:	9b03      	ldr	r3, [sp, #12]
}
    a524:	4618      	mov	r0, r3
    a526:	b004      	add	sp, #16
    a528:	4770      	bx	lr

0000a52a <Adc_HwAcc_GetInputClock>:

static inline Adc_Ip_ClkSourceType Adc_HwAcc_GetInputClock(const uint32 Reg)
{
    a52a:	b084      	sub	sp, #16
    a52c:	9001      	str	r0, [sp, #4]
    /*
     * Retrieve InputClock value found in CFG1 register
     * Note: Reg should be the value of CFG1 register
     */
    Adc_Ip_ClkSourceType ReturnValue = ADC_IP_CLK_ALT_1;
    a52e:	2300      	movs	r3, #0
    a530:	9303      	str	r3, [sp, #12]
    switch ((Reg & ADC_CFG1_ADICLK_MASK) >> ADC_CFG1_ADICLK_SHIFT)
    a532:	9b01      	ldr	r3, [sp, #4]
    a534:	f003 0303 	and.w	r3, r3, #3
    a538:	2b03      	cmp	r3, #3
    a53a:	d00c      	beq.n	a556 <Adc_HwAcc_GetInputClock+0x2c>
    a53c:	2b03      	cmp	r3, #3
    a53e:	d80d      	bhi.n	a55c <Adc_HwAcc_GetInputClock+0x32>
    a540:	2b01      	cmp	r3, #1
    a542:	d002      	beq.n	a54a <Adc_HwAcc_GetInputClock+0x20>
    a544:	2b02      	cmp	r3, #2
    a546:	d003      	beq.n	a550 <Adc_HwAcc_GetInputClock+0x26>
        case 3u:
            ReturnValue = ADC_IP_CLK_ALT_4;
            break;
        default:
            ; /* no-op */
            break;
    a548:	e008      	b.n	a55c <Adc_HwAcc_GetInputClock+0x32>
            ReturnValue = ADC_IP_CLK_ALT_2;
    a54a:	2301      	movs	r3, #1
    a54c:	9303      	str	r3, [sp, #12]
            break;
    a54e:	e006      	b.n	a55e <Adc_HwAcc_GetInputClock+0x34>
            ReturnValue = ADC_IP_CLK_ALT_3;
    a550:	2302      	movs	r3, #2
    a552:	9303      	str	r3, [sp, #12]
            break;
    a554:	e003      	b.n	a55e <Adc_HwAcc_GetInputClock+0x34>
            ReturnValue = ADC_IP_CLK_ALT_4;
    a556:	2303      	movs	r3, #3
    a558:	9303      	str	r3, [sp, #12]
            break;
    a55a:	e000      	b.n	a55e <Adc_HwAcc_GetInputClock+0x34>
            break;
    a55c:	bf00      	nop
    }
    return ReturnValue;
    a55e:	9b03      	ldr	r3, [sp, #12]
}
    a560:	4618      	mov	r0, r3
    a562:	b004      	add	sp, #16
    a564:	4770      	bx	lr

0000a566 <Adc_HwAcc_SetSampleTime>:

static inline void Adc_HwAcc_SetSampleTime(ADC_Type * const Base,
                                           const uint8 SampleTime)
{
    a566:	b084      	sub	sp, #16
    a568:	9001      	str	r0, [sp, #4]
    a56a:	460b      	mov	r3, r1
    a56c:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Clip sample time to minimum value */
    uint8 ClippedSampleTime = (uint8)((SampleTime > 0U) ? SampleTime : 1U);
    a570:	f89d 3003 	ldrb.w	r3, [sp, #3]
    a574:	2b00      	cmp	r3, #0
    a576:	d002      	beq.n	a57e <Adc_HwAcc_SetSampleTime+0x18>
    a578:	f89d 3003 	ldrb.w	r3, [sp, #3]
    a57c:	e000      	b.n	a580 <Adc_HwAcc_SetSampleTime+0x1a>
    a57e:	2301      	movs	r3, #1
    a580:	f88d 300f 	strb.w	r3, [sp, #15]
    /* Update SampleTime values found in SC3 register */
    uint32 Cfg2Reg = Base->CFG2;
    a584:	9b01      	ldr	r3, [sp, #4]
    a586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    a588:	9302      	str	r3, [sp, #8]
    Cfg2Reg &= ~(ADC_CFG2_SMPLTS_MASK);
    a58a:	9b02      	ldr	r3, [sp, #8]
    a58c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    a590:	9302      	str	r3, [sp, #8]
    Cfg2Reg |= ADC_CFG2_SMPLTS(ClippedSampleTime);
    a592:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a596:	9a02      	ldr	r2, [sp, #8]
    a598:	4313      	orrs	r3, r2
    a59a:	9302      	str	r3, [sp, #8]
    Base->CFG2 = Cfg2Reg;
    a59c:	9b01      	ldr	r3, [sp, #4]
    a59e:	9a02      	ldr	r2, [sp, #8]
    a5a0:	645a      	str	r2, [r3, #68]	; 0x44
}
    a5a2:	bf00      	nop
    a5a4:	b004      	add	sp, #16
    a5a6:	4770      	bx	lr

0000a5a8 <Adc_HwAcc_SetAveraging>:

static inline void Adc_HwAcc_SetAveraging(ADC_Type * const Base,
                                          const boolean AvgEn,
                                          const Adc_Ip_AvgSelectType AvgSel)
{
    a5a8:	b086      	sub	sp, #24
    a5aa:	9003      	str	r0, [sp, #12]
    a5ac:	460b      	mov	r3, r1
    a5ae:	9201      	str	r2, [sp, #4]
    a5b0:	f88d 300b 	strb.w	r3, [sp, #11]
    /* Update AvgEn and AvgSel values found in SC3 register */
    uint32 Sc3Reg = Base->SC3;
    a5b4:	9b03      	ldr	r3, [sp, #12]
    a5b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    a5ba:	9305      	str	r3, [sp, #20]
    Sc3Reg &= ~(ADC_SC3_AVGE_MASK | ADC_SC3_AVGS_MASK);
    a5bc:	9b05      	ldr	r3, [sp, #20]
    a5be:	f023 0307 	bic.w	r3, r3, #7
    a5c2:	9305      	str	r3, [sp, #20]
    Sc3Reg |= ADC_SC3_AVGE(AvgEn ? 1u : 0u);
    a5c4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a5c8:	2b00      	cmp	r3, #0
    a5ca:	d001      	beq.n	a5d0 <Adc_HwAcc_SetAveraging+0x28>
    a5cc:	2304      	movs	r3, #4
    a5ce:	e000      	b.n	a5d2 <Adc_HwAcc_SetAveraging+0x2a>
    a5d0:	2300      	movs	r3, #0
    a5d2:	9a05      	ldr	r2, [sp, #20]
    a5d4:	4313      	orrs	r3, r2
    a5d6:	9305      	str	r3, [sp, #20]
    Sc3Reg |= ADC_SC3_AVGS(AvgSel);
    a5d8:	9b01      	ldr	r3, [sp, #4]
    a5da:	f003 0303 	and.w	r3, r3, #3
    a5de:	9a05      	ldr	r2, [sp, #20]
    a5e0:	4313      	orrs	r3, r2
    a5e2:	9305      	str	r3, [sp, #20]
    Base->SC3 = Sc3Reg;
    a5e4:	9b03      	ldr	r3, [sp, #12]
    a5e6:	9a05      	ldr	r2, [sp, #20]
    a5e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    a5ec:	bf00      	nop
    a5ee:	b006      	add	sp, #24
    a5f0:	4770      	bx	lr

0000a5f2 <Adc_HwAcc_GetAverageSelect>:

static inline Adc_Ip_AvgSelectType Adc_HwAcc_GetAverageSelect(const uint32 Reg)
{
    a5f2:	b084      	sub	sp, #16
    a5f4:	9001      	str	r0, [sp, #4]
    /*
     * Retrieve AvgSelect value found in SC3 register
     * Note: Reg should be the value of SC3 register
     */
    Adc_Ip_AvgSelectType ReturnValue = ADC_IP_AVG_4_CONV;
    a5f6:	2300      	movs	r3, #0
    a5f8:	9303      	str	r3, [sp, #12]
    switch ((Reg & ADC_SC3_AVGS_MASK) >> ADC_SC3_AVGS_SHIFT)
    a5fa:	9b01      	ldr	r3, [sp, #4]
    a5fc:	f003 0303 	and.w	r3, r3, #3
    a600:	2b03      	cmp	r3, #3
    a602:	d00c      	beq.n	a61e <Adc_HwAcc_GetAverageSelect+0x2c>
    a604:	2b03      	cmp	r3, #3
    a606:	d80d      	bhi.n	a624 <Adc_HwAcc_GetAverageSelect+0x32>
    a608:	2b01      	cmp	r3, #1
    a60a:	d002      	beq.n	a612 <Adc_HwAcc_GetAverageSelect+0x20>
    a60c:	2b02      	cmp	r3, #2
    a60e:	d003      	beq.n	a618 <Adc_HwAcc_GetAverageSelect+0x26>
        case 3u:
            ReturnValue = ADC_IP_AVG_32_CONV;
            break;
        default:
            ; /* no-op */
            break;
    a610:	e008      	b.n	a624 <Adc_HwAcc_GetAverageSelect+0x32>
            ReturnValue = ADC_IP_AVG_8_CONV;
    a612:	2301      	movs	r3, #1
    a614:	9303      	str	r3, [sp, #12]
            break;
    a616:	e006      	b.n	a626 <Adc_HwAcc_GetAverageSelect+0x34>
            ReturnValue = ADC_IP_AVG_16_CONV;
    a618:	2302      	movs	r3, #2
    a61a:	9303      	str	r3, [sp, #12]
            break;
    a61c:	e003      	b.n	a626 <Adc_HwAcc_GetAverageSelect+0x34>
            ReturnValue = ADC_IP_AVG_32_CONV;
    a61e:	2303      	movs	r3, #3
    a620:	9303      	str	r3, [sp, #12]
            break;
    a622:	e000      	b.n	a626 <Adc_HwAcc_GetAverageSelect+0x34>
            break;
    a624:	bf00      	nop
    }
    return ReturnValue;
    a626:	9b03      	ldr	r3, [sp, #12]
}
    a628:	4618      	mov	r0, r3
    a62a:	b004      	add	sp, #16
    a62c:	4770      	bx	lr

0000a62e <Adc_HwAcc_SetTriggerMode>:

static inline void Adc_HwAcc_SetTriggerMode(ADC_Type * const Base,
                                            const Adc_Ip_TrigType TriggerMode)
{
    a62e:	b084      	sub	sp, #16
    a630:	9001      	str	r0, [sp, #4]
    a632:	9100      	str	r1, [sp, #0]
    /* Update TriggerMode value found in SC2 register */
    uint32 Sc2Reg = Base->SC2;
    a634:	9b01      	ldr	r3, [sp, #4]
    a636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    a63a:	9303      	str	r3, [sp, #12]
    Sc2Reg &= ~(ADC_SC2_ADTRG_MASK);
    a63c:	9b03      	ldr	r3, [sp, #12]
    a63e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    a642:	9303      	str	r3, [sp, #12]
    Sc2Reg |= ADC_SC2_ADTRG(TriggerMode);
    a644:	9b00      	ldr	r3, [sp, #0]
    a646:	019b      	lsls	r3, r3, #6
    a648:	f003 0340 	and.w	r3, r3, #64	; 0x40
    a64c:	9a03      	ldr	r2, [sp, #12]
    a64e:	4313      	orrs	r3, r2
    a650:	9303      	str	r3, [sp, #12]
    Base->SC2 = Sc2Reg;
    a652:	9b01      	ldr	r3, [sp, #4]
    a654:	9a03      	ldr	r2, [sp, #12]
    a656:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
    a65a:	bf00      	nop
    a65c:	b004      	add	sp, #16
    a65e:	4770      	bx	lr

0000a660 <Adc_HwAcc_GetTriggerMode>:

static inline Adc_Ip_TrigType Adc_HwAcc_GetTriggerMode(const uint32 Reg)
{
    a660:	b084      	sub	sp, #16
    a662:	9001      	str	r0, [sp, #4]
    /* Retrieve TriggerMode value found in SC2 register */
    Adc_Ip_TrigType ReturnValue = ADC_IP_TRIGGER_SOFTWARE;
    a664:	2300      	movs	r3, #0
    a666:	9303      	str	r3, [sp, #12]
    if (((Reg & ADC_SC2_ADTRG_MASK) >> ADC_SC2_ADTRG_SHIFT) == 1u)
    a668:	9b01      	ldr	r3, [sp, #4]
    a66a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    a66e:	2b00      	cmp	r3, #0
    a670:	d001      	beq.n	a676 <Adc_HwAcc_GetTriggerMode+0x16>
    {
        ReturnValue = ADC_IP_TRIGGER_HARDWARE;
    a672:	2301      	movs	r3, #1
    a674:	9303      	str	r3, [sp, #12]
    }
    return ReturnValue;
    a676:	9b03      	ldr	r3, [sp, #12]
}
    a678:	4618      	mov	r0, r3
    a67a:	b004      	add	sp, #16
    a67c:	4770      	bx	lr

0000a67e <Adc_HwAcc_SetChannel>:

static inline void Adc_HwAcc_SetChannel(ADC_Type * const Base,
                                        const uint8 ChnIdx,
                                        const Adc_Ip_InputChannelType InputChannel,
                                        const boolean InterruptEnable)
{
    a67e:	b086      	sub	sp, #24
    a680:	9003      	str	r0, [sp, #12]
    a682:	9201      	str	r2, [sp, #4]
    a684:	461a      	mov	r2, r3
    a686:	460b      	mov	r3, r1
    a688:	f88d 300b 	strb.w	r3, [sp, #11]
    a68c:	4613      	mov	r3, r2
    a68e:	f88d 300a 	strb.w	r3, [sp, #10]
    /* Configure channel by writing all SC1n register fields */
    uint32 Sc1Reg = SC1(Base, ChnIdx);
    a692:	f89d 200b 	ldrb.w	r2, [sp, #11]
    a696:	9b03      	ldr	r3, [sp, #12]
    a698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a69c:	9305      	str	r3, [sp, #20]
    Sc1Reg &= ~(ADC_SC1_ADCH_MASK | ADC_SC1_AIEN_MASK);
    a69e:	9b05      	ldr	r3, [sp, #20]
    a6a0:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
    a6a4:	9305      	str	r3, [sp, #20]
    Sc1Reg |= ADC_SC1_ADCH(InputChannel);
    a6a6:	9b01      	ldr	r3, [sp, #4]
    a6a8:	f003 031f 	and.w	r3, r3, #31
    a6ac:	9a05      	ldr	r2, [sp, #20]
    a6ae:	4313      	orrs	r3, r2
    a6b0:	9305      	str	r3, [sp, #20]
    Sc1Reg |= ADC_SC1_AIEN(InterruptEnable ? 1u : 0u);
    a6b2:	f89d 300a 	ldrb.w	r3, [sp, #10]
    a6b6:	2b00      	cmp	r3, #0
    a6b8:	d001      	beq.n	a6be <Adc_HwAcc_SetChannel+0x40>
    a6ba:	2340      	movs	r3, #64	; 0x40
    a6bc:	e000      	b.n	a6c0 <Adc_HwAcc_SetChannel+0x42>
    a6be:	2300      	movs	r3, #0
    a6c0:	9a05      	ldr	r2, [sp, #20]
    a6c2:	4313      	orrs	r3, r2
    a6c4:	9305      	str	r3, [sp, #20]
    SC1(Base, ChnIdx) = Sc1Reg;
    a6c6:	f89d 200b 	ldrb.w	r2, [sp, #11]
    a6ca:	9b03      	ldr	r3, [sp, #12]
    a6cc:	9905      	ldr	r1, [sp, #20]
    a6ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    a6d2:	bf00      	nop
    a6d4:	b006      	add	sp, #24
    a6d6:	4770      	bx	lr

0000a6d8 <Adc_HwAcc_SetUserGainAndOffset>:

static inline void Adc_HwAcc_SetUserGainAndOffset(ADC_Type * const Base,
                                                  const uint16 UsrGain,
                                                  const uint16 UsrOffset)
{
    a6d8:	b082      	sub	sp, #8
    a6da:	9001      	str	r0, [sp, #4]
    a6dc:	460b      	mov	r3, r1
    a6de:	f8ad 3002 	strh.w	r3, [sp, #2]
    a6e2:	4613      	mov	r3, r2
    a6e4:	f8ad 3000 	strh.w	r3, [sp]
     * 2. RegVal <- Sum & 0xF800U
     * 3. if RegVal != 0x0000U then RegVal <- 0xFFFFU
     * 4. Base->G <- RegVal
     */

    Base->USR_OFS = ADC_USR_OFS_USR_OFS(UsrOffset);
    a6e8:	f8bd 3000 	ldrh.w	r3, [sp]
    a6ec:	b2da      	uxtb	r2, r3
    a6ee:	9b01      	ldr	r3, [sp, #4]
    a6f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    Base->UG = ADC_UG_UG(UsrGain);
    a6f4:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    a6f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
    a6fc:	9b01      	ldr	r3, [sp, #4]
    a6fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
    a702:	bf00      	nop
    a704:	b002      	add	sp, #8
    a706:	4770      	bx	lr

0000a708 <Adc_HwAcc_GetAIEN>:

#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
static inline boolean Adc_HwAcc_GetAIEN(const uint32 Reg)
{
    a708:	b082      	sub	sp, #8
    a70a:	9001      	str	r0, [sp, #4]
    /* Retrive AIEN flag from given SC1 register */
    return (((Reg & ADC_SC1_AIEN_MASK) >> ADC_SC1_AIEN_SHIFT) != 0u) ? TRUE : FALSE;
    a70c:	9b01      	ldr	r3, [sp, #4]
    a70e:	099b      	lsrs	r3, r3, #6
    a710:	f003 0301 	and.w	r3, r3, #1
    a714:	2b00      	cmp	r3, #0
    a716:	bf14      	ite	ne
    a718:	2301      	movne	r3, #1
    a71a:	2300      	moveq	r3, #0
    a71c:	b2db      	uxtb	r3, r3
}
    a71e:	4618      	mov	r0, r3
    a720:	b002      	add	sp, #8
    a722:	4770      	bx	lr

0000a724 <Adc_HwAcc_GetCOCO>:
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */

static inline boolean Adc_HwAcc_GetCOCO(const uint32 Reg)
{
    a724:	b082      	sub	sp, #8
    a726:	9001      	str	r0, [sp, #4]
    /* Retrive COCO flag from given SC1 register */
    return (((Reg & ADC_SC1_COCO_MASK) >> ADC_SC1_COCO_SHIFT) != 0u) ? TRUE : FALSE;
    a728:	9b01      	ldr	r3, [sp, #4]
    a72a:	09db      	lsrs	r3, r3, #7
    a72c:	f003 0301 	and.w	r3, r3, #1
    a730:	2b00      	cmp	r3, #0
    a732:	bf14      	ite	ne
    a734:	2301      	movne	r3, #1
    a736:	2300      	moveq	r3, #0
    a738:	b2db      	uxtb	r3, r3
}
    a73a:	4618      	mov	r0, r3
    a73c:	b002      	add	sp, #8
    a73e:	4770      	bx	lr

0000a740 <Adc_HwAcc_GetData>:

static inline uint16 Adc_HwAcc_GetData(const ADC_Type * const Base,
                                       const uint8 ChnIdx)
{
    a740:	b084      	sub	sp, #16
    a742:	9001      	str	r0, [sp, #4]
    a744:	460b      	mov	r3, r1
    a746:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Retrieve the conversion result of a given channel */
    uint16 Result = (uint16) R(Base, ChnIdx);
    a74a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    a74e:	9b01      	ldr	r3, [sp, #4]
    a750:	3212      	adds	r2, #18
    a752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a756:	f8ad 300e 	strh.w	r3, [sp, #14]
    Result = (uint16) ((Result & ADC_R_D_MASK) >> ADC_R_D_SHIFT);
    a75a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a75e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    a762:	f8ad 300e 	strh.w	r3, [sp, #14]
    return Result;
    a766:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    a76a:	4618      	mov	r0, r3
    a76c:	b004      	add	sp, #16
    a76e:	4770      	bx	lr

0000a770 <ADC_DoCalibration_SetParams>:
*
* END**************************************************************************/
static inline void ADC_DoCalibration_SetParams(ADC_Type * const Base,
                                               const Adc_Ip_ClockConfigType * const Config,
                                               const Adc_Ip_TrigType TriggerMode)
{
    a770:	b500      	push	{lr}
    a772:	b085      	sub	sp, #20
    a774:	9003      	str	r0, [sp, #12]
    a776:	9102      	str	r1, [sp, #8]
    a778:	9201      	str	r2, [sp, #4]
    /* Configure averaging */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29();
    a77a:	f008 f809 	bl	12790 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29>
    Adc_HwAcc_SetAveraging(Base, Config->AvgEn, Config->AvgSel);
    a77e:	9b02      	ldr	r3, [sp, #8]
    a780:	7a59      	ldrb	r1, [r3, #9]
    a782:	9b02      	ldr	r3, [sp, #8]
    a784:	68db      	ldr	r3, [r3, #12]
    a786:	461a      	mov	r2, r3
    a788:	9803      	ldr	r0, [sp, #12]
    a78a:	f7ff ff0d 	bl	a5a8 <Adc_HwAcc_SetAveraging>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29();
    a78e:	f008 f82b 	bl	127e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29>

    /* Configure trigger mode */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24();
    a792:	f007 fe63 	bl	1245c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24>
    Adc_HwAcc_SetTriggerMode(Base, TriggerMode);
    a796:	9901      	ldr	r1, [sp, #4]
    a798:	9803      	ldr	r0, [sp, #12]
    a79a:	f7ff ff48 	bl	a62e <Adc_HwAcc_SetTriggerMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24();
    a79e:	f007 fe89 	bl	124b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24>

    /* Configure sample time */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15();
    a7a2:	f007 fb79 	bl	11e98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15>
    Adc_HwAcc_SetSampleTime(Base, Config->SampleTime);
    a7a6:	9b02      	ldr	r3, [sp, #8]
    a7a8:	7a1b      	ldrb	r3, [r3, #8]
    a7aa:	4619      	mov	r1, r3
    a7ac:	9803      	ldr	r0, [sp, #12]
    a7ae:	f7ff feda 	bl	a566 <Adc_HwAcc_SetSampleTime>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15();
    a7b2:	f007 fb9d 	bl	11ef0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15>

    /* Configure input clock */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13();
    a7b6:	f007 facb 	bl	11d50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13>
    Adc_HwAcc_SetClock(Base, Config->ClockDivide, Config->InputClock);
    a7ba:	9b02      	ldr	r3, [sp, #8]
    a7bc:	6819      	ldr	r1, [r3, #0]
    a7be:	9b02      	ldr	r3, [sp, #8]
    a7c0:	685b      	ldr	r3, [r3, #4]
    a7c2:	461a      	mov	r2, r3
    a7c4:	9803      	ldr	r0, [sp, #12]
    a7c6:	f7ff fe73 	bl	a4b0 <Adc_HwAcc_SetClock>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13();
    a7ca:	f007 faed 	bl	11da8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13>
}
    a7ce:	bf00      	nop
    a7d0:	b005      	add	sp, #20
    a7d2:	f85d fb04 	ldr.w	pc, [sp], #4

0000a7d6 <Adc_Ip_Init>:
*
* @implements     Adc_Ip_Init_Activity
* END**************************************************************************/
void Adc_Ip_Init(const uint32 Instance,
                 const Adc_Ip_ConfigType * const Config)
{
    a7d6:	b500      	push	{lr}
    a7d8:	b087      	sub	sp, #28
    a7da:	9001      	str	r0, [sp, #4]
    a7dc:	9100      	str	r1, [sp, #0]
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Config != NULL_PTR);
    DevAssert(Config->NumChannels <= ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    a7de:	4a67      	ldr	r2, [pc, #412]	; (a97c <Adc_Ip_Init+0x1a6>)
    a7e0:	9b01      	ldr	r3, [sp, #4]
    a7e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a7e6:	9302      	str	r3, [sp, #8]
    uint32 SC2Reg = 0u;
    a7e8:	2300      	movs	r3, #0
    a7ea:	9305      	str	r3, [sp, #20]
    uint32 SC2ClearMask = 0u;
    a7ec:	2300      	movs	r3, #0
    a7ee:	9304      	str	r3, [sp, #16]
    uint8 Index;

    Adc_HwAcc_SetClock(Base, Config->ClockDivide, Config->InputClock);
    a7f0:	9b00      	ldr	r3, [sp, #0]
    a7f2:	6819      	ldr	r1, [r3, #0]
    a7f4:	9b00      	ldr	r3, [sp, #0]
    a7f6:	689b      	ldr	r3, [r3, #8]
    a7f8:	461a      	mov	r2, r3
    a7fa:	9802      	ldr	r0, [sp, #8]
    a7fc:	f7ff fe58 	bl	a4b0 <Adc_HwAcc_SetClock>
    Adc_HwAcc_SetSampleTime(Base, Config->SampleTime);
    a800:	9b00      	ldr	r3, [sp, #0]
    a802:	7b1b      	ldrb	r3, [r3, #12]
    a804:	4619      	mov	r1, r3
    a806:	9802      	ldr	r0, [sp, #8]
    a808:	f7ff fead 	bl	a566 <Adc_HwAcc_SetSampleTime>
    Adc_HwAcc_SetAveraging(Base, Config->AvgEn, Config->AvgSel);
    a80c:	9b00      	ldr	r3, [sp, #0]
    a80e:	7b59      	ldrb	r1, [r3, #13]
    a810:	9b00      	ldr	r3, [sp, #0]
    a812:	691b      	ldr	r3, [r3, #16]
    a814:	461a      	mov	r2, r3
    a816:	9802      	ldr	r0, [sp, #8]
    a818:	f7ff fec6 	bl	a5a8 <Adc_HwAcc_SetAveraging>

    Adc_Ip_SetResolution(Instance, Config->Resolution);
    a81c:	9b00      	ldr	r3, [sp, #0]
    a81e:	695b      	ldr	r3, [r3, #20]
    a820:	4619      	mov	r1, r3
    a822:	9801      	ldr	r0, [sp, #4]
    a824:	f000 f9ea 	bl	abfc <Adc_Ip_SetResolution>
        ADC_SetSupplyMonitoringEnable(Config->SupplyMonitoringEnable);
    }
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */

    /* Configure trigger mode */
    SC2ClearMask |= ADC_SC2_ADTRG_MASK;
    a828:	9b04      	ldr	r3, [sp, #16]
    a82a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a82e:	9304      	str	r3, [sp, #16]
    SC2Reg |= ADC_SC2_ADTRG(Config->TriggerMode);
    a830:	9b00      	ldr	r3, [sp, #0]
    a832:	699b      	ldr	r3, [r3, #24]
    a834:	019b      	lsls	r3, r3, #6
    a836:	f003 0340 	and.w	r3, r3, #64	; 0x40
    a83a:	9a05      	ldr	r2, [sp, #20]
    a83c:	4313      	orrs	r3, r2
    a83e:	9305      	str	r3, [sp, #20]

    /* Configure DMA enable */
    if (Config->DmaEnable)
    a840:	9b00      	ldr	r3, [sp, #0]
    a842:	7f1b      	ldrb	r3, [r3, #28]
    a844:	2b00      	cmp	r3, #0
    a846:	d004      	beq.n	a852 <Adc_Ip_Init+0x7c>
    {
        SC2Reg |= ADC_SC2_DMAEN_MASK;
    a848:	9b05      	ldr	r3, [sp, #20]
    a84a:	f043 0304 	orr.w	r3, r3, #4
    a84e:	9305      	str	r3, [sp, #20]
    a850:	e003      	b.n	a85a <Adc_Ip_Init+0x84>
    }
    else
    {
        SC2ClearMask |= ADC_SC2_DMAEN_MASK;
    a852:	9b04      	ldr	r3, [sp, #16]
    a854:	f043 0304 	orr.w	r3, r3, #4
    a858:	9304      	str	r3, [sp, #16]
    }

    /* Configure voltage reference selector */
    SC2ClearMask |= ADC_SC2_REFSEL_MASK;
    a85a:	9b04      	ldr	r3, [sp, #16]
    a85c:	f043 0303 	orr.w	r3, r3, #3
    a860:	9304      	str	r3, [sp, #16]
    SC2Reg |= ADC_SC2_REFSEL(Config->VoltageRef);
    a862:	9b00      	ldr	r3, [sp, #0]
    a864:	6a1b      	ldr	r3, [r3, #32]
    a866:	f003 0303 	and.w	r3, r3, #3
    a86a:	9a05      	ldr	r2, [sp, #20]
    a86c:	4313      	orrs	r3, r2
    a86e:	9305      	str	r3, [sp, #20]

    /* Configure compare enables and values */
    SC2ClearMask |= ADC_SC2_ACFE_MASK | ADC_SC2_ACFGT_MASK | ADC_SC2_ACREN_MASK;
    a870:	9b04      	ldr	r3, [sp, #16]
    a872:	f043 0338 	orr.w	r3, r3, #56	; 0x38
    a876:	9304      	str	r3, [sp, #16]
    SC2Reg |= ADC_SC2_ACFE(Config->CompareEnable ? 1u : 0u);
    a878:	9b00      	ldr	r3, [sp, #0]
    a87a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    a87e:	2b00      	cmp	r3, #0
    a880:	d001      	beq.n	a886 <Adc_Ip_Init+0xb0>
    a882:	2320      	movs	r3, #32
    a884:	e000      	b.n	a888 <Adc_Ip_Init+0xb2>
    a886:	2300      	movs	r3, #0
    a888:	9a05      	ldr	r2, [sp, #20]
    a88a:	4313      	orrs	r3, r2
    a88c:	9305      	str	r3, [sp, #20]
    SC2Reg |= ADC_SC2_ACFGT(Config->CompareGreaterThanEnable ? 1u : 0u);
    a88e:	9b00      	ldr	r3, [sp, #0]
    a890:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    a894:	2b00      	cmp	r3, #0
    a896:	d001      	beq.n	a89c <Adc_Ip_Init+0xc6>
    a898:	2310      	movs	r3, #16
    a89a:	e000      	b.n	a89e <Adc_Ip_Init+0xc8>
    a89c:	2300      	movs	r3, #0
    a89e:	9a05      	ldr	r2, [sp, #20]
    a8a0:	4313      	orrs	r3, r2
    a8a2:	9305      	str	r3, [sp, #20]
    SC2Reg |= ADC_SC2_ACREN(Config->CompareRangeFuncEnable ? 1u : 0u);
    a8a4:	9b00      	ldr	r3, [sp, #0]
    a8a6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    a8aa:	2b00      	cmp	r3, #0
    a8ac:	d001      	beq.n	a8b2 <Adc_Ip_Init+0xdc>
    a8ae:	2308      	movs	r3, #8
    a8b0:	e000      	b.n	a8b4 <Adc_Ip_Init+0xde>
    a8b2:	2300      	movs	r3, #0
    a8b4:	9a05      	ldr	r2, [sp, #20]
    a8b6:	4313      	orrs	r3, r2
    a8b8:	9305      	str	r3, [sp, #20]
    Base->CV[0u] = ADC_CV_CV(Config->CompVal1);
    a8ba:	9b00      	ldr	r3, [sp, #0]
    a8bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    a8be:	461a      	mov	r2, r3
    a8c0:	9b02      	ldr	r3, [sp, #8]
    a8c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    Base->CV[1u] = ADC_CV_CV(Config->CompVal2);
    a8c6:	9b00      	ldr	r3, [sp, #0]
    a8c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    a8ca:	461a      	mov	r2, r3
    a8cc:	9b02      	ldr	r3, [sp, #8]
    a8ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    Adc_HwAcc_SetSC2Reg(Base, SC2ClearMask, SC2Reg);
    a8d2:	9a05      	ldr	r2, [sp, #20]
    a8d4:	9904      	ldr	r1, [sp, #16]
    a8d6:	9802      	ldr	r0, [sp, #8]
    a8d8:	f7ff fdd2 	bl	a480 <Adc_HwAcc_SetSC2Reg>

    Adc_HwAcc_SetUserGainAndOffset(Base, Config->UsrGain, Config->UsrOffset);
    a8dc:	9b00      	ldr	r3, [sp, #0]
    a8de:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
    a8e0:	9b00      	ldr	r3, [sp, #0]
    a8e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    a8e4:	461a      	mov	r2, r3
    a8e6:	9802      	ldr	r0, [sp, #8]
    a8e8:	f7ff fef6 	bl	a6d8 <Adc_HwAcc_SetUserGainAndOffset>

    Adc_Ip_SetContinuousMode(Instance, Config->ContinuousConvEnable);
    a8ec:	9b00      	ldr	r3, [sp, #0]
    a8ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    a8f2:	4619      	mov	r1, r3
    a8f4:	9801      	ldr	r0, [sp, #4]
    a8f6:	f000 f955 	bl	aba4 <Adc_Ip_SetContinuousMode>

    if (Config->ChannelConfigs != NULL_PTR)
    a8fa:	9b00      	ldr	r3, [sp, #0]
    a8fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a8fe:	2b00      	cmp	r3, #0
    a900:	d01c      	beq.n	a93c <Adc_Ip_Init+0x166>
    {
        for (Index = 0u; Index < Config->NumChannels; Index++)
    a902:	2300      	movs	r3, #0
    a904:	f88d 300f 	strb.w	r3, [sp, #15]
    a908:	e011      	b.n	a92e <Adc_Ip_Init+0x158>
        {
            Adc_Ip_ConfigChannel(Instance, &(Config->ChannelConfigs[Index]));
    a90a:	9b00      	ldr	r3, [sp, #0]
    a90c:	6b59      	ldr	r1, [r3, #52]	; 0x34
    a90e:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a912:	4613      	mov	r3, r2
    a914:	005b      	lsls	r3, r3, #1
    a916:	4413      	add	r3, r2
    a918:	009b      	lsls	r3, r3, #2
    a91a:	440b      	add	r3, r1
    a91c:	4619      	mov	r1, r3
    a91e:	9801      	ldr	r0, [sp, #4]
    a920:	f000 f9c2 	bl	aca8 <Adc_Ip_ConfigChannel>
        for (Index = 0u; Index < Config->NumChannels; Index++)
    a924:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a928:	3301      	adds	r3, #1
    a92a:	f88d 300f 	strb.w	r3, [sp, #15]
    a92e:	9b00      	ldr	r3, [sp, #0]
    a930:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    a934:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a938:	429a      	cmp	r2, r3
    a93a:	d3e6      	bcc.n	a90a <Adc_Ip_Init+0x134>
        }
    }

#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    Adc_Ip_axState[Instance].ConversionCompleteNotification = Config->ConversionCompleteNotification;
    a93c:	9b00      	ldr	r3, [sp, #0]
    a93e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    a940:	490f      	ldr	r1, [pc, #60]	; (a980 <Adc_Ip_Init+0x1aa>)
    a942:	9b01      	ldr	r3, [sp, #4]
    a944:	204c      	movs	r0, #76	; 0x4c
    a946:	fb00 f303 	mul.w	r3, r0, r3
    a94a:	440b      	add	r3, r1
    a94c:	3308      	adds	r3, #8
    a94e:	601a      	str	r2, [r3, #0]
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    Adc_Ip_axState[Instance].CalibrationClockDivide = Config->CalibrationClockDivide;
    a950:	9b00      	ldr	r3, [sp, #0]
    a952:	685a      	ldr	r2, [r3, #4]
    a954:	490a      	ldr	r1, [pc, #40]	; (a980 <Adc_Ip_Init+0x1aa>)
    a956:	9b01      	ldr	r3, [sp, #4]
    a958:	204c      	movs	r0, #76	; 0x4c
    a95a:	fb00 f303 	mul.w	r3, r0, r3
    a95e:	440b      	add	r3, r1
    a960:	3304      	adds	r3, #4
    a962:	601a      	str	r2, [r3, #0]
    Adc_Ip_axState[Instance].Init = TRUE;
    a964:	4a06      	ldr	r2, [pc, #24]	; (a980 <Adc_Ip_Init+0x1aa>)
    a966:	9b01      	ldr	r3, [sp, #4]
    a968:	214c      	movs	r1, #76	; 0x4c
    a96a:	fb01 f303 	mul.w	r3, r1, r3
    a96e:	4413      	add	r3, r2
    a970:	2201      	movs	r2, #1
    a972:	701a      	strb	r2, [r3, #0]
#if (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON)
    Adc_Ip_axState[Instance].PretriggerSel = Config->PretriggerSel;
#endif /* (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON) */
}
    a974:	bf00      	nop
    a976:	b007      	add	sp, #28
    a978:	f85d fb04 	ldr.w	pc, [sp], #4
    a97c:	00019b48 	.word	0x00019b48
    a980:	1fff8d80 	.word	0x1fff8d80

0000a984 <Adc_Ip_DeInit>:
* Description   : This function resets the ADC internal registers to default values.
*
* @implements     Adc_Ip_Deinit_Activity
* END**************************************************************************/
void Adc_Ip_DeInit(const uint32 Instance)
{
    a984:	b500      	push	{lr}
    a986:	b0c3      	sub	sp, #268	; 0x10c
    a988:	ab42      	add	r3, sp, #264	; 0x108
    a98a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    a98e:	6018      	str	r0, [r3, #0]

    Adc_Ip_ConfigType DefaultConfig;
    Adc_Ip_ChanConfigType ChannelConfigs[ADC_MAX_CHAN_COUNT];
    uint8 Index;

    DefaultConfig.ClockDivide = ADC_IP_CLK_FULL_BUS;
    a990:	2300      	movs	r3, #0
    a992:	9332      	str	r3, [sp, #200]	; 0xc8
    DefaultConfig.CalibrationClockDivide = ADC_IP_CLK_EIGHTH_BUS;
    a994:	2303      	movs	r3, #3
    a996:	9333      	str	r3, [sp, #204]	; 0xcc
    DefaultConfig.InputClock = ADC_IP_CLK_ALT_1;
    a998:	2300      	movs	r3, #0
    a99a:	9334      	str	r3, [sp, #208]	; 0xd0
    DefaultConfig.SampleTime = ADC_IP_DEFAULT_SAMPLE_TIME;
    a99c:	230c      	movs	r3, #12
    a99e:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
    DefaultConfig.AvgEn = FALSE;
    a9a2:	2300      	movs	r3, #0
    a9a4:	f88d 30d5 	strb.w	r3, [sp, #213]	; 0xd5
    DefaultConfig.AvgSel = ADC_IP_AVG_4_CONV;
    a9a8:	2300      	movs	r3, #0
    a9aa:	9336      	str	r3, [sp, #216]	; 0xd8
    DefaultConfig.Resolution = ADC_IP_RESOLUTION_8BIT;
    a9ac:	2300      	movs	r3, #0
    a9ae:	9337      	str	r3, [sp, #220]	; 0xdc
    DefaultConfig.TriggerMode = ADC_IP_TRIGGER_SOFTWARE;
    a9b0:	2300      	movs	r3, #0
    a9b2:	9338      	str	r3, [sp, #224]	; 0xe0
#if (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON)
    DefaultConfig.PretriggerSel = ADC_IP_PRETRIGGER_SEL_PDB;
    DefaultConfig.TriggerSel = ADC_IP_TRIGGER_SEL_PDB;
#endif /* (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON) */
    DefaultConfig.DmaEnable = FALSE;
    a9b4:	2300      	movs	r3, #0
    a9b6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
    DefaultConfig.VoltageRef = ADC_IP_VOLTAGEREF_VREF;
    a9ba:	2300      	movs	r3, #0
    a9bc:	933a      	str	r3, [sp, #232]	; 0xe8
    DefaultConfig.ContinuousConvEnable = FALSE;
    a9be:	2300      	movs	r3, #0
    a9c0:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
#if (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON)
    DefaultConfig.SupplyMonitoringEnable = FALSE;
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
    DefaultConfig.CompareEnable = FALSE;
    a9c4:	2300      	movs	r3, #0
    a9c6:	f88d 30ed 	strb.w	r3, [sp, #237]	; 0xed
    DefaultConfig.CompareGreaterThanEnable = FALSE;
    a9ca:	2300      	movs	r3, #0
    a9cc:	f88d 30ee 	strb.w	r3, [sp, #238]	; 0xee
    DefaultConfig.CompareRangeFuncEnable = FALSE;
    a9d0:	2300      	movs	r3, #0
    a9d2:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
    DefaultConfig.CompVal1 = 0u;
    a9d6:	2300      	movs	r3, #0
    a9d8:	f8ad 30f0 	strh.w	r3, [sp, #240]	; 0xf0
    DefaultConfig.CompVal2 = 0u;
    a9dc:	2300      	movs	r3, #0
    a9de:	f8ad 30f2 	strh.w	r3, [sp, #242]	; 0xf2
    DefaultConfig.UsrGain = ADC_IP_DEFAULT_USER_GAIN;
    a9e2:	2304      	movs	r3, #4
    a9e4:	f8ad 30f4 	strh.w	r3, [sp, #244]	; 0xf4
    DefaultConfig.UsrOffset = 0u;
    a9e8:	2300      	movs	r3, #0
    a9ea:	f8ad 30f6 	strh.w	r3, [sp, #246]	; 0xf6
    DefaultConfig.NumChannels = ADC_MAX_CHAN_COUNT;
    a9ee:	2310      	movs	r3, #16
    a9f0:	f88d 30f8 	strb.w	r3, [sp, #248]	; 0xf8
    for (Index = 0u; Index < ADC_MAX_CHAN_COUNT; Index++)
    a9f4:	2300      	movs	r3, #0
    a9f6:	f88d 3107 	strb.w	r3, [sp, #263]	; 0x107
    a9fa:	e02b      	b.n	aa54 <Adc_Ip_DeInit+0xd0>
    {
        ChannelConfigs[Index].ChnIdx = Index;
    a9fc:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    aa00:	ab42      	add	r3, sp, #264	; 0x108
    aa02:	f5a3 7180 	sub.w	r1, r3, #256	; 0x100
    aa06:	4613      	mov	r3, r2
    aa08:	005b      	lsls	r3, r3, #1
    aa0a:	4413      	add	r3, r2
    aa0c:	009b      	lsls	r3, r3, #2
    aa0e:	440b      	add	r3, r1
    aa10:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    aa14:	701a      	strb	r2, [r3, #0]
        ChannelConfigs[Index].Channel = ADC_IP_INPUTCHAN_DISABLED;
    aa16:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    aa1a:	ab42      	add	r3, sp, #264	; 0x108
    aa1c:	f5a3 7180 	sub.w	r1, r3, #256	; 0x100
    aa20:	4613      	mov	r3, r2
    aa22:	005b      	lsls	r3, r3, #1
    aa24:	4413      	add	r3, r2
    aa26:	009b      	lsls	r3, r3, #2
    aa28:	440b      	add	r3, r1
    aa2a:	3304      	adds	r3, #4
    aa2c:	221f      	movs	r2, #31
    aa2e:	601a      	str	r2, [r3, #0]
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
        ChannelConfigs[Index].InterruptEnable = FALSE;
    aa30:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    aa34:	ab42      	add	r3, sp, #264	; 0x108
    aa36:	f5a3 7180 	sub.w	r1, r3, #256	; 0x100
    aa3a:	4613      	mov	r3, r2
    aa3c:	005b      	lsls	r3, r3, #1
    aa3e:	4413      	add	r3, r2
    aa40:	009b      	lsls	r3, r3, #2
    aa42:	440b      	add	r3, r1
    aa44:	3308      	adds	r3, #8
    aa46:	2200      	movs	r2, #0
    aa48:	701a      	strb	r2, [r3, #0]
    for (Index = 0u; Index < ADC_MAX_CHAN_COUNT; Index++)
    aa4a:	f89d 3107 	ldrb.w	r3, [sp, #263]	; 0x107
    aa4e:	3301      	adds	r3, #1
    aa50:	f88d 3107 	strb.w	r3, [sp, #263]	; 0x107
    aa54:	f89d 3107 	ldrb.w	r3, [sp, #263]	; 0x107
    aa58:	2b0f      	cmp	r3, #15
    aa5a:	d9cf      	bls.n	a9fc <Adc_Ip_DeInit+0x78>
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    }
    DefaultConfig.ChannelConfigs = ChannelConfigs;
    aa5c:	ab02      	add	r3, sp, #8
    aa5e:	933f      	str	r3, [sp, #252]	; 0xfc
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    DefaultConfig.ConversionCompleteNotification = NULL_PTR;
    aa60:	2300      	movs	r3, #0
    aa62:	9340      	str	r3, [sp, #256]	; 0x100
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */

    Adc_Ip_Init(Instance, &DefaultConfig);
    aa64:	aa32      	add	r2, sp, #200	; 0xc8
    aa66:	ab42      	add	r3, sp, #264	; 0x108
    aa68:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    aa6c:	4611      	mov	r1, r2
    aa6e:	6818      	ldr	r0, [r3, #0]
    aa70:	f7ff feb1 	bl	a7d6 <Adc_Ip_Init>
    {
        ADC_ResetSupplyMonitoringChannel();
    }
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */

    Adc_Ip_axState[Instance].Init = FALSE;
    aa74:	4a07      	ldr	r2, [pc, #28]	; (aa94 <Adc_Ip_DeInit+0x110>)
    aa76:	ab42      	add	r3, sp, #264	; 0x108
    aa78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    aa7c:	681b      	ldr	r3, [r3, #0]
    aa7e:	214c      	movs	r1, #76	; 0x4c
    aa80:	fb01 f303 	mul.w	r3, r1, r3
    aa84:	4413      	add	r3, r2
    aa86:	2200      	movs	r2, #0
    aa88:	701a      	strb	r2, [r3, #0]
}
    aa8a:	bf00      	nop
    aa8c:	b043      	add	sp, #268	; 0x10c
    aa8e:	f85d fb04 	ldr.w	pc, [sp], #4
    aa92:	bf00      	nop
    aa94:	1fff8d80 	.word	0x1fff8d80

0000aa98 <Adc_Ip_SetAveraging>:
* @implements     Adc_Ip_SetAveraging_Activity
* END**************************************************************************/
void Adc_Ip_SetAveraging(const uint32 Instance,
                         const boolean AvgEn,
                         const Adc_Ip_AvgSelectType AvgSel)
{
    aa98:	b500      	push	{lr}
    aa9a:	b087      	sub	sp, #28
    aa9c:	9003      	str	r0, [sp, #12]
    aa9e:	460b      	mov	r3, r1
    aaa0:	9201      	str	r2, [sp, #4]
    aaa2:	f88d 300b 	strb.w	r3, [sp, #11]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    aaa6:	4a0a      	ldr	r2, [pc, #40]	; (aad0 <Adc_Ip_SetAveraging+0x38>)
    aaa8:	9b03      	ldr	r3, [sp, #12]
    aaaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aaae:	9305      	str	r3, [sp, #20]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27();
    aab0:	f007 fdca 	bl	12648 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27>
    Adc_HwAcc_SetAveraging(Base, AvgEn, AvgSel);
    aab4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    aab8:	9a01      	ldr	r2, [sp, #4]
    aaba:	4619      	mov	r1, r3
    aabc:	9805      	ldr	r0, [sp, #20]
    aabe:	f7ff fd73 	bl	a5a8 <Adc_HwAcc_SetAveraging>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27();
    aac2:	f007 fded 	bl	126a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27>
}
    aac6:	bf00      	nop
    aac8:	b007      	add	sp, #28
    aaca:	f85d fb04 	ldr.w	pc, [sp], #4
    aace:	bf00      	nop
    aad0:	00019b48 	.word	0x00019b48

0000aad4 <Adc_Ip_SetSampleTime>:
*
* @implements     Adc_Ip_SetSampleTime_Activity
* END**************************************************************************/
void Adc_Ip_SetSampleTime(const uint32 Instance,
                          const uint8 SampleTime)
{
    aad4:	b500      	push	{lr}
    aad6:	b085      	sub	sp, #20
    aad8:	9001      	str	r0, [sp, #4]
    aada:	460b      	mov	r3, r1
    aadc:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    aae0:	4a09      	ldr	r2, [pc, #36]	; (ab08 <Adc_Ip_SetSampleTime+0x34>)
    aae2:	9b01      	ldr	r3, [sp, #4]
    aae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aae8:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16();
    aaea:	f007 fa27 	bl	11f3c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16>
    Adc_HwAcc_SetSampleTime(Base, SampleTime);
    aaee:	f89d 3003 	ldrb.w	r3, [sp, #3]
    aaf2:	4619      	mov	r1, r3
    aaf4:	9803      	ldr	r0, [sp, #12]
    aaf6:	f7ff fd36 	bl	a566 <Adc_HwAcc_SetSampleTime>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16();
    aafa:	f007 fa4b 	bl	11f94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16>
}
    aafe:	bf00      	nop
    ab00:	b005      	add	sp, #20
    ab02:	f85d fb04 	ldr.w	pc, [sp], #4
    ab06:	bf00      	nop
    ab08:	00019b48 	.word	0x00019b48

0000ab0c <Adc_Ip_EnableDma>:
* Description   : This function enables DMA.
*
* @implements     Adc_Ip_EnableDma_Activity
* END**************************************************************************/
void Adc_Ip_EnableDma(const uint32 Instance)
{
    ab0c:	b500      	push	{lr}
    ab0e:	b085      	sub	sp, #20
    ab10:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ab12:	4a0a      	ldr	r2, [pc, #40]	; (ab3c <Adc_Ip_EnableDma+0x30>)
    ab14:	9b01      	ldr	r3, [sp, #4]
    ab16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ab1a:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26();
    ab1c:	f007 fd42 	bl	125a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26>
    Base->SC2 |= ADC_SC2_DMAEN_MASK;
    ab20:	9b03      	ldr	r3, [sp, #12]
    ab22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    ab26:	f043 0204 	orr.w	r2, r3, #4
    ab2a:	9b03      	ldr	r3, [sp, #12]
    ab2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26();
    ab30:	f007 fd64 	bl	125fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26>
}
    ab34:	bf00      	nop
    ab36:	b005      	add	sp, #20
    ab38:	f85d fb04 	ldr.w	pc, [sp], #4
    ab3c:	00019b48 	.word	0x00019b48

0000ab40 <Adc_Ip_DisableDma>:
* Description   : This function disables DMA.
*
* @implements     Adc_Ip_DisableDma_Activity
* END**************************************************************************/
void Adc_Ip_DisableDma(const uint32 Instance)
{
    ab40:	b500      	push	{lr}
    ab42:	b085      	sub	sp, #20
    ab44:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ab46:	4a0a      	ldr	r2, [pc, #40]	; (ab70 <Adc_Ip_DisableDma+0x30>)
    ab48:	9b01      	ldr	r3, [sp, #4]
    ab4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ab4e:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22();
    ab50:	f007 fbe0 	bl	12314 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22>
    Base->SC2 &= ~(ADC_SC2_DMAEN_MASK);
    ab54:	9b03      	ldr	r3, [sp, #12]
    ab56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    ab5a:	f023 0204 	bic.w	r2, r3, #4
    ab5e:	9b03      	ldr	r3, [sp, #12]
    ab60:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22();
    ab64:	f007 fc02 	bl	1236c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22>
}
    ab68:	bf00      	nop
    ab6a:	b005      	add	sp, #20
    ab6c:	f85d fb04 	ldr.w	pc, [sp], #4
    ab70:	00019b48 	.word	0x00019b48

0000ab74 <Adc_Ip_SetTriggerMode>:
*
* @implements     Adc_Ip_SetTriggerMode_Activity
* END**************************************************************************/
void Adc_Ip_SetTriggerMode(const uint32 Instance,
                           const Adc_Ip_TrigType TriggerMode)
{
    ab74:	b500      	push	{lr}
    ab76:	b085      	sub	sp, #20
    ab78:	9001      	str	r0, [sp, #4]
    ab7a:	9100      	str	r1, [sp, #0]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ab7c:	4a08      	ldr	r2, [pc, #32]	; (aba0 <Adc_Ip_SetTriggerMode+0x2c>)
    ab7e:	9b01      	ldr	r3, [sp, #4]
    ab80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ab84:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23();
    ab86:	f007 fc17 	bl	123b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23>
    Adc_HwAcc_SetTriggerMode(Base, TriggerMode);
    ab8a:	9900      	ldr	r1, [sp, #0]
    ab8c:	9803      	ldr	r0, [sp, #12]
    ab8e:	f7ff fd4e 	bl	a62e <Adc_HwAcc_SetTriggerMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23();
    ab92:	f007 fc3d 	bl	12410 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23>
}
    ab96:	bf00      	nop
    ab98:	b005      	add	sp, #20
    ab9a:	f85d fb04 	ldr.w	pc, [sp], #4
    ab9e:	bf00      	nop
    aba0:	00019b48 	.word	0x00019b48

0000aba4 <Adc_Ip_SetContinuousMode>:
*
* @implements     Adc_Ip_SetContinuousMode_Activity
* END**************************************************************************/
void Adc_Ip_SetContinuousMode(const uint32 Instance,
                              const boolean ContinuousModeEnable)
{
    aba4:	b500      	push	{lr}
    aba6:	b085      	sub	sp, #20
    aba8:	9001      	str	r0, [sp, #4]
    abaa:	460b      	mov	r3, r1
    abac:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    abb0:	4a11      	ldr	r2, [pc, #68]	; (abf8 <Adc_Ip_SetContinuousMode+0x54>)
    abb2:	9b01      	ldr	r3, [sp, #4]
    abb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    abb8:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30();
    abba:	f007 fe3b 	bl	12834 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30>
    uint32 Sc3Reg = Base->SC3;
    abbe:	9b03      	ldr	r3, [sp, #12]
    abc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    abc4:	9302      	str	r3, [sp, #8]
    Sc3Reg &= ~(ADC_SC3_ADCO_MASK);
    abc6:	9b02      	ldr	r3, [sp, #8]
    abc8:	f023 0308 	bic.w	r3, r3, #8
    abcc:	9302      	str	r3, [sp, #8]
    Sc3Reg |= ADC_SC3_ADCO(ContinuousModeEnable ? 1u : 0u);
    abce:	f89d 3003 	ldrb.w	r3, [sp, #3]
    abd2:	2b00      	cmp	r3, #0
    abd4:	d001      	beq.n	abda <Adc_Ip_SetContinuousMode+0x36>
    abd6:	2308      	movs	r3, #8
    abd8:	e000      	b.n	abdc <Adc_Ip_SetContinuousMode+0x38>
    abda:	2300      	movs	r3, #0
    abdc:	9a02      	ldr	r2, [sp, #8]
    abde:	4313      	orrs	r3, r2
    abe0:	9302      	str	r3, [sp, #8]
    Base->SC3 = Sc3Reg;
    abe2:	9b03      	ldr	r3, [sp, #12]
    abe4:	9a02      	ldr	r2, [sp, #8]
    abe6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30();
    abea:	f007 fe4f 	bl	1288c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30>
}
    abee:	bf00      	nop
    abf0:	b005      	add	sp, #20
    abf2:	f85d fb04 	ldr.w	pc, [sp], #4
    abf6:	bf00      	nop
    abf8:	00019b48 	.word	0x00019b48

0000abfc <Adc_Ip_SetResolution>:
*
* @implements     Adc_Ip_SetResolution_Activity
* END**************************************************************************/
void Adc_Ip_SetResolution(const uint32 Instance,
                          const Adc_Ip_ResolutionType Resolution)
{
    abfc:	b500      	push	{lr}
    abfe:	b085      	sub	sp, #20
    ac00:	9001      	str	r0, [sp, #4]
    ac02:	9100      	str	r1, [sp, #0]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ac04:	4a0e      	ldr	r2, [pc, #56]	; (ac40 <Adc_Ip_SetResolution+0x44>)
    ac06:	9b01      	ldr	r3, [sp, #4]
    ac08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ac0c:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10();
    ac0e:	f006 fe61 	bl	118d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10>
    uint32 Cfg1Reg = Base->CFG1;
    ac12:	9b03      	ldr	r3, [sp, #12]
    ac14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ac16:	9302      	str	r3, [sp, #8]
    Cfg1Reg &= ~(ADC_CFG1_MODE_MASK);
    ac18:	9b02      	ldr	r3, [sp, #8]
    ac1a:	f023 030c 	bic.w	r3, r3, #12
    ac1e:	9302      	str	r3, [sp, #8]
    Cfg1Reg |= ADC_CFG1_MODE(Resolution);
    ac20:	9b00      	ldr	r3, [sp, #0]
    ac22:	009b      	lsls	r3, r3, #2
    ac24:	f003 030c 	and.w	r3, r3, #12
    ac28:	9a02      	ldr	r2, [sp, #8]
    ac2a:	4313      	orrs	r3, r2
    ac2c:	9302      	str	r3, [sp, #8]
    Base->CFG1 = Cfg1Reg;
    ac2e:	9b03      	ldr	r3, [sp, #12]
    ac30:	9a02      	ldr	r2, [sp, #8]
    ac32:	641a      	str	r2, [r3, #64]	; 0x40
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10();
    ac34:	f006 fe7a 	bl	1192c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10>
}
    ac38:	bf00      	nop
    ac3a:	b005      	add	sp, #20
    ac3c:	f85d fb04 	ldr.w	pc, [sp], #4
    ac40:	00019b48 	.word	0x00019b48

0000ac44 <Adc_Ip_SetClockMode>:
*
* @implements     Adc_Ip_SetClockMode_Activity
* END**************************************************************************/
void Adc_Ip_SetClockMode(const uint32 Instance,
                         const Adc_Ip_ClockConfigType * const Config)
{
    ac44:	b500      	push	{lr}
    ac46:	b085      	sub	sp, #20
    ac48:	9001      	str	r0, [sp, #4]
    ac4a:	9100      	str	r1, [sp, #0]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Config != NULL_PTR);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ac4c:	4a15      	ldr	r2, [pc, #84]	; (aca4 <Adc_Ip_SetClockMode+0x60>)
    ac4e:	9b01      	ldr	r3, [sp, #4]
    ac50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ac54:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11();
    ac56:	f006 ffd7 	bl	11c08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11>
    Adc_HwAcc_SetClock(Base, Config->ClockDivide, Config->InputClock);
    ac5a:	9b00      	ldr	r3, [sp, #0]
    ac5c:	6819      	ldr	r1, [r3, #0]
    ac5e:	9b00      	ldr	r3, [sp, #0]
    ac60:	685b      	ldr	r3, [r3, #4]
    ac62:	461a      	mov	r2, r3
    ac64:	9803      	ldr	r0, [sp, #12]
    ac66:	f7ff fc23 	bl	a4b0 <Adc_HwAcc_SetClock>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11();
    ac6a:	f006 fff9 	bl	11c60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11>

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14();
    ac6e:	f007 f8c1 	bl	11df4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14>
    Adc_HwAcc_SetSampleTime(Base, Config->SampleTime);
    ac72:	9b00      	ldr	r3, [sp, #0]
    ac74:	7a1b      	ldrb	r3, [r3, #8]
    ac76:	4619      	mov	r1, r3
    ac78:	9803      	ldr	r0, [sp, #12]
    ac7a:	f7ff fc74 	bl	a566 <Adc_HwAcc_SetSampleTime>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14();
    ac7e:	f007 f8e5 	bl	11e4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14>

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28();
    ac82:	f007 fd33 	bl	126ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28>
    Adc_HwAcc_SetAveraging(Base, Config->AvgEn, Config->AvgSel);
    ac86:	9b00      	ldr	r3, [sp, #0]
    ac88:	7a59      	ldrb	r1, [r3, #9]
    ac8a:	9b00      	ldr	r3, [sp, #0]
    ac8c:	68db      	ldr	r3, [r3, #12]
    ac8e:	461a      	mov	r2, r3
    ac90:	9803      	ldr	r0, [sp, #12]
    ac92:	f7ff fc89 	bl	a5a8 <Adc_HwAcc_SetAveraging>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28();
    ac96:	f007 fd55 	bl	12744 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28>
}
    ac9a:	bf00      	nop
    ac9c:	b005      	add	sp, #20
    ac9e:	f85d fb04 	ldr.w	pc, [sp], #4
    aca2:	bf00      	nop
    aca4:	00019b48 	.word	0x00019b48

0000aca8 <Adc_Ip_ConfigChannel>:
*
* @implements     Adc_Ip_ConfigChannel_Activity
* END**************************************************************************/
void Adc_Ip_ConfigChannel(const uint32 Instance,
                          const Adc_Ip_ChanConfigType * const ChanConfig)
{
    aca8:	b510      	push	{r4, lr}
    acaa:	b084      	sub	sp, #16
    acac:	9001      	str	r0, [sp, #4]
    acae:	9100      	str	r1, [sp, #0]
#if (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON)
    DevAssert((Instance == 0u) || ((uint32)ChanConfig->Channel < (uint32)ADC_IP_INPUTCHAN_SUPPLY_VDD));
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    acb0:	4a13      	ldr	r2, [pc, #76]	; (ad00 <Adc_Ip_ConfigChannel+0x58>)
    acb2:	9b01      	ldr	r3, [sp, #4]
    acb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    acb8:	9303      	str	r3, [sp, #12]
        InputChanDemapped = ADC_IP_INPUTCHAN_INT0;
    }
    else
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
    {
        InputChanDemapped = ChanConfig->Channel;
    acba:	9b00      	ldr	r3, [sp, #0]
    acbc:	685b      	ldr	r3, [r3, #4]
    acbe:	9302      	str	r3, [sp, #8]
    }

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21();
    acc0:	f007 fad6 	bl	12270 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21>
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    Adc_HwAcc_SetChannel(Base, ChanConfig->ChnIdx, InputChanDemapped, ChanConfig->InterruptEnable);
    acc4:	9b00      	ldr	r3, [sp, #0]
    acc6:	7819      	ldrb	r1, [r3, #0]
    acc8:	9b00      	ldr	r3, [sp, #0]
    acca:	7a1b      	ldrb	r3, [r3, #8]
    accc:	9a02      	ldr	r2, [sp, #8]
    acce:	9803      	ldr	r0, [sp, #12]
    acd0:	f7ff fcd5 	bl	a67e <Adc_HwAcc_SetChannel>
#else
    Adc_HwAcc_SetChannel(Base, ChanConfig->ChnIdx, InputChanDemapped, FALSE);
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21();
    acd4:	f007 faf8 	bl	122c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21>

    /* Also update in state structure */
    Adc_Ip_axState[Instance].ChannelConfig[ChanConfig->ChnIdx] = ChanConfig->Channel;
    acd8:	9b00      	ldr	r3, [sp, #0]
    acda:	781b      	ldrb	r3, [r3, #0]
    acdc:	461c      	mov	r4, r3
    acde:	9b00      	ldr	r3, [sp, #0]
    ace0:	6859      	ldr	r1, [r3, #4]
    ace2:	4808      	ldr	r0, [pc, #32]	; (ad04 <Adc_Ip_ConfigChannel+0x5c>)
    ace4:	9a01      	ldr	r2, [sp, #4]
    ace6:	4613      	mov	r3, r2
    ace8:	00db      	lsls	r3, r3, #3
    acea:	4413      	add	r3, r2
    acec:	005b      	lsls	r3, r3, #1
    acee:	4413      	add	r3, r2
    acf0:	4423      	add	r3, r4
    acf2:	3302      	adds	r3, #2
    acf4:	009b      	lsls	r3, r3, #2
    acf6:	4403      	add	r3, r0
    acf8:	6059      	str	r1, [r3, #4]
}
    acfa:	bf00      	nop
    acfc:	b004      	add	sp, #16
    acfe:	bd10      	pop	{r4, pc}
    ad00:	00019b48 	.word	0x00019b48
    ad04:	1fff8d80 	.word	0x1fff8d80

0000ad08 <Adc_Ip_SetDisabledChannel>:
* @implements     Adc_Ip_SetDisabledChannel_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_SetDisabledChannel(const uint32 Instance,
                                            const uint8 ControlChanIdx,
                                            const boolean WithTimeout)
{
    ad08:	b500      	push	{lr}
    ad0a:	b089      	sub	sp, #36	; 0x24
    ad0c:	9001      	str	r0, [sp, #4]
    ad0e:	460b      	mov	r3, r1
    ad10:	f88d 3003 	strb.w	r3, [sp, #3]
    ad14:	4613      	mov	r3, r2
    ad16:	f88d 3002 	strb.w	r3, [sp, #2]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ad1a:	4a24      	ldr	r2, [pc, #144]	; (adac <Adc_Ip_SetDisabledChannel+0xa4>)
    ad1c:	9b01      	ldr	r3, [sp, #4]
    ad1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ad22:	9305      	str	r3, [sp, #20]
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    ad24:	2300      	movs	r3, #0
    ad26:	9307      	str	r3, [sp, #28]
    uint32 TimeoutTicks = OsIf_MicrosToTicks(ADC_IP_TIMEOUT_VAL, ADC_IP_TIMEOUT_TYPE);
    ad28:	2100      	movs	r1, #0
    ad2a:	4821      	ldr	r0, [pc, #132]	; (adb0 <Adc_Ip_SetDisabledChannel+0xa8>)
    ad2c:	f7f7 fea8 	bl	2a80 <OsIf_MicrosToTicks>
    ad30:	9004      	str	r0, [sp, #16]
    uint32 CurrentTicks = OsIf_GetCounter(ADC_IP_TIMEOUT_TYPE);
    ad32:	2000      	movs	r0, #0
    ad34:	f7f7 fe58 	bl	29e8 <OsIf_GetCounter>
    ad38:	4603      	mov	r3, r0
    ad3a:	9303      	str	r3, [sp, #12]
    uint32 ElapsedTicks = 0u;
    ad3c:	2300      	movs	r3, #0
    ad3e:	9306      	str	r3, [sp, #24]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17();
    ad40:	f007 f94e 	bl	11fe0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17>
    /* Set input channel select to disabled */
    SC1(Base, ControlChanIdx) |= ADC_SC1_ADCH_MASK;
    ad44:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ad48:	9b05      	ldr	r3, [sp, #20]
    ad4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    ad4e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ad52:	f043 011f 	orr.w	r1, r3, #31
    ad56:	9b05      	ldr	r3, [sp, #20]
    ad58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17();
    ad5c:	f007 f96c 	bl	12038 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17>

    if (WithTimeout == TRUE)
    ad60:	f89d 3002 	ldrb.w	r3, [sp, #2]
    ad64:	2b00      	cmp	r3, #0
    ad66:	d01c      	beq.n	ada2 <Adc_Ip_SetDisabledChannel+0x9a>
    {
        while (((SC1(Base, ControlChanIdx) & ADC_SC1_ADCH_MASK) != ADC_SC1_ADCH_MASK) && (ElapsedTicks < TimeoutTicks))
    ad68:	e008      	b.n	ad7c <Adc_Ip_SetDisabledChannel+0x74>
        {
            ElapsedTicks += OsIf_GetElapsed(&CurrentTicks, ADC_IP_TIMEOUT_TYPE);
    ad6a:	ab03      	add	r3, sp, #12
    ad6c:	2100      	movs	r1, #0
    ad6e:	4618      	mov	r0, r3
    ad70:	f7f7 fe53 	bl	2a1a <OsIf_GetElapsed>
    ad74:	4602      	mov	r2, r0
    ad76:	9b06      	ldr	r3, [sp, #24]
    ad78:	4413      	add	r3, r2
    ad7a:	9306      	str	r3, [sp, #24]
        while (((SC1(Base, ControlChanIdx) & ADC_SC1_ADCH_MASK) != ADC_SC1_ADCH_MASK) && (ElapsedTicks < TimeoutTicks))
    ad7c:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ad80:	9b05      	ldr	r3, [sp, #20]
    ad82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    ad86:	f003 031f 	and.w	r3, r3, #31
    ad8a:	2b1f      	cmp	r3, #31
    ad8c:	d003      	beq.n	ad96 <Adc_Ip_SetDisabledChannel+0x8e>
    ad8e:	9a06      	ldr	r2, [sp, #24]
    ad90:	9b04      	ldr	r3, [sp, #16]
    ad92:	429a      	cmp	r2, r3
    ad94:	d3e9      	bcc.n	ad6a <Adc_Ip_SetDisabledChannel+0x62>
        }
        if (ElapsedTicks >= TimeoutTicks)
    ad96:	9a06      	ldr	r2, [sp, #24]
    ad98:	9b04      	ldr	r3, [sp, #16]
    ad9a:	429a      	cmp	r2, r3
    ad9c:	d301      	bcc.n	ada2 <Adc_Ip_SetDisabledChannel+0x9a>
        {
            Status = ADC_IP_STATUS_TIMEOUT;
    ad9e:	2302      	movs	r3, #2
    ada0:	9307      	str	r3, [sp, #28]
        }
    }

    return Status;
    ada2:	9b07      	ldr	r3, [sp, #28]
}
    ada4:	4618      	mov	r0, r3
    ada6:	b009      	add	sp, #36	; 0x24
    ada8:	f85d fb04 	ldr.w	pc, [sp], #4
    adac:	00019b48 	.word	0x00019b48
    adb0:	000186a0 	.word	0x000186a0

0000adb4 <Adc_Ip_StartConversion>:
* @implements     Adc_Ip_StartConversion_Activity
* END**************************************************************************/
void Adc_Ip_StartConversion(const uint32 Instance,
                            Adc_Ip_InputChannelType InputChannel,
                            const boolean InterruptEnable)
{
    adb4:	b500      	push	{lr}
    adb6:	b087      	sub	sp, #28
    adb8:	9003      	str	r0, [sp, #12]
    adba:	9102      	str	r1, [sp, #8]
    adbc:	4613      	mov	r3, r2
    adbe:	f88d 3007 	strb.w	r3, [sp, #7]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    adc2:	4a0a      	ldr	r2, [pc, #40]	; (adec <Adc_Ip_StartConversion+0x38>)
    adc4:	9b03      	ldr	r3, [sp, #12]
    adc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    adca:	9305      	str	r3, [sp, #20]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18();
    adcc:	f007 f95a 	bl	12084 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18>
    /* Configure SC1A register */
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    Adc_HwAcc_SetChannel(Base, 0u, InputChannel, InterruptEnable);
    add0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    add4:	9a02      	ldr	r2, [sp, #8]
    add6:	2100      	movs	r1, #0
    add8:	9805      	ldr	r0, [sp, #20]
    adda:	f7ff fc50 	bl	a67e <Adc_HwAcc_SetChannel>
#else
    Adc_HwAcc_SetChannel(Base, 0u, InputChannel, FALSE);
    (void)InterruptEnable;
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18();
    adde:	f007 f97d 	bl	120dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18>
}
    ade2:	bf00      	nop
    ade4:	b007      	add	sp, #28
    ade6:	f85d fb04 	ldr.w	pc, [sp], #4
    adea:	bf00      	nop
    adec:	00019b48 	.word	0x00019b48

0000adf0 <Adc_Ip_GetConvActiveFlag>:
* Description   : Reads and return conversion active flag status.
*
* @implements     Adc_Ip_GetConvActiveFlag_Activity
* END**************************************************************************/
boolean Adc_Ip_GetConvActiveFlag(const uint32 Instance)
{
    adf0:	b084      	sub	sp, #16
    adf2:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    adf4:	4a0b      	ldr	r2, [pc, #44]	; (ae24 <Adc_Ip_GetConvActiveFlag+0x34>)
    adf6:	9b01      	ldr	r3, [sp, #4]
    adf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    adfc:	9303      	str	r3, [sp, #12]
    uint32 Sc2Reg = Base->SC2;
    adfe:	9b03      	ldr	r3, [sp, #12]
    ae00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    ae04:	9302      	str	r3, [sp, #8]

    Sc2Reg = (Sc2Reg & ADC_SC2_ADACT_MASK) >> ADC_SC2_ADACT_SHIFT;
    ae06:	9b02      	ldr	r3, [sp, #8]
    ae08:	09db      	lsrs	r3, r3, #7
    ae0a:	f003 0301 	and.w	r3, r3, #1
    ae0e:	9302      	str	r3, [sp, #8]

    return (Sc2Reg != 0u) ? TRUE : FALSE;
    ae10:	9b02      	ldr	r3, [sp, #8]
    ae12:	2b00      	cmp	r3, #0
    ae14:	bf14      	ite	ne
    ae16:	2301      	movne	r3, #1
    ae18:	2300      	moveq	r3, #0
    ae1a:	b2db      	uxtb	r3, r3
}
    ae1c:	4618      	mov	r0, r3
    ae1e:	b004      	add	sp, #16
    ae20:	4770      	bx	lr
    ae22:	bf00      	nop
    ae24:	00019b48 	.word	0x00019b48

0000ae28 <Adc_Ip_GetChanInterrupt>:
*
* @implements     Adc_Ip_GetChanInterrupt_Activity
* END**************************************************************************/
boolean Adc_Ip_GetChanInterrupt(const uint32 Instance,
                                const uint8 ControlChanIdx)
{
    ae28:	b500      	push	{lr}
    ae2a:	b085      	sub	sp, #20
    ae2c:	9001      	str	r0, [sp, #4]
    ae2e:	460b      	mov	r3, r1
    ae30:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const uint32 Sc1Reg = SC1(Adc_Ip_apxBase[Instance], ControlChanIdx);
    ae34:	4a08      	ldr	r2, [pc, #32]	; (ae58 <Adc_Ip_GetChanInterrupt+0x30>)
    ae36:	9b01      	ldr	r3, [sp, #4]
    ae38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae3c:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ae40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    ae44:	9303      	str	r3, [sp, #12]

    return Adc_HwAcc_GetAIEN(Sc1Reg);
    ae46:	9803      	ldr	r0, [sp, #12]
    ae48:	f7ff fc5e 	bl	a708 <Adc_HwAcc_GetAIEN>
    ae4c:	4603      	mov	r3, r0
}
    ae4e:	4618      	mov	r0, r3
    ae50:	b005      	add	sp, #20
    ae52:	f85d fb04 	ldr.w	pc, [sp], #4
    ae56:	bf00      	nop
    ae58:	00019b48 	.word	0x00019b48

0000ae5c <Adc_Ip_GetConvCompleteFlag>:
*
* @implements     Adc_Ip_GetConvCompleteFlag_Activity
* END**************************************************************************/
boolean Adc_Ip_GetConvCompleteFlag(const uint32 Instance,
                                   const uint8 ControlChanIdx)
{
    ae5c:	b500      	push	{lr}
    ae5e:	b085      	sub	sp, #20
    ae60:	9001      	str	r0, [sp, #4]
    ae62:	460b      	mov	r3, r1
    ae64:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const uint32 Sc1Reg = SC1(Adc_Ip_apxBase[Instance], ControlChanIdx);
    ae68:	4a08      	ldr	r2, [pc, #32]	; (ae8c <Adc_Ip_GetConvCompleteFlag+0x30>)
    ae6a:	9b01      	ldr	r3, [sp, #4]
    ae6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae70:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ae74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    ae78:	9303      	str	r3, [sp, #12]

    return Adc_HwAcc_GetCOCO(Sc1Reg);
    ae7a:	9803      	ldr	r0, [sp, #12]
    ae7c:	f7ff fc52 	bl	a724 <Adc_HwAcc_GetCOCO>
    ae80:	4603      	mov	r3, r0
}
    ae82:	4618      	mov	r0, r3
    ae84:	b005      	add	sp, #20
    ae86:	f85d fb04 	ldr.w	pc, [sp], #4
    ae8a:	bf00      	nop
    ae8c:	00019b48 	.word	0x00019b48

0000ae90 <Adc_Ip_GetConvData>:
*
* @implements     Adc_Ip_GetConvData_Activity
* END**************************************************************************/
uint16 Adc_Ip_GetConvData(const uint32 Instance,
                          const uint8 ControlChanIdx)
{
    ae90:	b500      	push	{lr}
    ae92:	b085      	sub	sp, #20
    ae94:	9001      	str	r0, [sp, #4]
    ae96:	460b      	mov	r3, r1
    ae98:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    ae9c:	4a07      	ldr	r2, [pc, #28]	; (aebc <Adc_Ip_GetConvData+0x2c>)
    ae9e:	9b01      	ldr	r3, [sp, #4]
    aea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aea4:	9303      	str	r3, [sp, #12]

    return Adc_HwAcc_GetData(Base, ControlChanIdx);
    aea6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    aeaa:	4619      	mov	r1, r3
    aeac:	9803      	ldr	r0, [sp, #12]
    aeae:	f7ff fc47 	bl	a740 <Adc_HwAcc_GetData>
    aeb2:	4603      	mov	r3, r0
}
    aeb4:	4618      	mov	r0, r3
    aeb6:	b005      	add	sp, #20
    aeb8:	f85d fb04 	ldr.w	pc, [sp], #4
    aebc:	00019b48 	.word	0x00019b48

0000aec0 <Adc_Ip_DoCalibration>:
* specified frequency (50Mhz) and greater than minimum specified frequency (20Mhz).
*
* @implements     Adc_Ip_DoCalibration_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_DoCalibration(const uint32 Instance)
{
    aec0:	b500      	push	{lr}
    aec2:	b093      	sub	sp, #76	; 0x4c
    aec4:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    aec6:	4a59      	ldr	r2, [pc, #356]	; (b02c <Adc_Ip_DoCalibration+0x16c>)
    aec8:	9b01      	ldr	r3, [sp, #4]
    aeca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aece:	930f      	str	r3, [sp, #60]	; 0x3c
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    aed0:	2300      	movs	r3, #0
    aed2:	9311      	str	r3, [sp, #68]	; 0x44
    Adc_Ip_TrigType TriggerMode;
    uint32 TimeoutTicks = OsIf_MicrosToTicks(ADC_IP_TIMEOUT_VAL, ADC_IP_TIMEOUT_TYPE);
    aed4:	2100      	movs	r1, #0
    aed6:	4856      	ldr	r0, [pc, #344]	; (b030 <Adc_Ip_DoCalibration+0x170>)
    aed8:	f7f7 fdd2 	bl	2a80 <OsIf_MicrosToTicks>
    aedc:	900e      	str	r0, [sp, #56]	; 0x38
    uint32 CurrentTicks = OsIf_GetCounter(ADC_IP_TIMEOUT_TYPE);
    aede:	2000      	movs	r0, #0
    aee0:	f7f7 fd82 	bl	29e8 <OsIf_GetCounter>
    aee4:	4603      	mov	r3, r0
    aee6:	930b      	str	r3, [sp, #44]	; 0x2c
    uint32 ElapsedTicks = 0u;
    aee8:	2300      	movs	r3, #0
    aeea:	9310      	str	r3, [sp, #64]	; 0x40
    uint32 Reg;
    Adc_Ip_ClockConfigType PreClockConfig;
    Adc_Ip_ClockConfigType CalClockConfig;

    /* Store settings before calibration */
    Reg = Base->SC3;
    aeec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    aeee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    aef2:	930d      	str	r3, [sp, #52]	; 0x34
    PreClockConfig.AvgEn = ((Reg & ADC_SC3_AVGE_MASK) != 0u) ? TRUE : FALSE;
    aef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    aef6:	089b      	lsrs	r3, r3, #2
    aef8:	f003 0301 	and.w	r3, r3, #1
    aefc:	2b00      	cmp	r3, #0
    aefe:	bf14      	ite	ne
    af00:	2301      	movne	r3, #1
    af02:	2300      	moveq	r3, #0
    af04:	b2db      	uxtb	r3, r3
    af06:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    PreClockConfig.AvgSel = Adc_HwAcc_GetAverageSelect(Reg);
    af0a:	980d      	ldr	r0, [sp, #52]	; 0x34
    af0c:	f7ff fb71 	bl	a5f2 <Adc_HwAcc_GetAverageSelect>
    af10:	4603      	mov	r3, r0
    af12:	930a      	str	r3, [sp, #40]	; 0x28

    Reg = Base->CFG2;
    af14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    af18:	930d      	str	r3, [sp, #52]	; 0x34
    PreClockConfig.SampleTime = (uint8) ((Reg & ADC_CFG2_SMPLTS_MASK) >> ADC_CFG2_SMPLTS_SHIFT);
    af1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    af1c:	b2db      	uxtb	r3, r3
    af1e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    TriggerMode = Adc_HwAcc_GetTriggerMode(Base->SC2);
    af22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    af28:	4618      	mov	r0, r3
    af2a:	f7ff fb99 	bl	a660 <Adc_HwAcc_GetTriggerMode>
    af2e:	900c      	str	r0, [sp, #48]	; 0x30

    Reg = Base->CFG1;
    af30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    af34:	930d      	str	r3, [sp, #52]	; 0x34
    PreClockConfig.ClockDivide = Adc_HwAcc_GetClockDivide(Reg);
    af36:	980d      	ldr	r0, [sp, #52]	; 0x34
    af38:	f7ff fad8 	bl	a4ec <Adc_HwAcc_GetClockDivide>
    af3c:	4603      	mov	r3, r0
    af3e:	9307      	str	r3, [sp, #28]
    PreClockConfig.InputClock = Adc_HwAcc_GetInputClock(Reg);
    af40:	980d      	ldr	r0, [sp, #52]	; 0x34
    af42:	f7ff faf2 	bl	a52a <Adc_HwAcc_GetInputClock>
    af46:	4603      	mov	r3, r0
    af48:	9308      	str	r3, [sp, #32]

    CalClockConfig.AvgEn = TRUE;
    af4a:	2301      	movs	r3, #1
    af4c:	f88d 3015 	strb.w	r3, [sp, #21]
    CalClockConfig.AvgSel = ADC_IP_AVG_32_CONV;
    af50:	2303      	movs	r3, #3
    af52:	9306      	str	r3, [sp, #24]
    CalClockConfig.SampleTime = ADC_IP_DEFAULT_SAMPLE_TIME;
    af54:	230c      	movs	r3, #12
    af56:	f88d 3014 	strb.w	r3, [sp, #20]
    CalClockConfig.ClockDivide = Adc_Ip_axState[Instance].CalibrationClockDivide;
    af5a:	4a36      	ldr	r2, [pc, #216]	; (b034 <Adc_Ip_DoCalibration+0x174>)
    af5c:	9b01      	ldr	r3, [sp, #4]
    af5e:	214c      	movs	r1, #76	; 0x4c
    af60:	fb01 f303 	mul.w	r3, r1, r3
    af64:	4413      	add	r3, r2
    af66:	3304      	adds	r3, #4
    af68:	681b      	ldr	r3, [r3, #0]
    af6a:	9303      	str	r3, [sp, #12]
    CalClockConfig.InputClock = PreClockConfig.InputClock;
    af6c:	9b08      	ldr	r3, [sp, #32]
    af6e:	9304      	str	r3, [sp, #16]

    /* Prepare required settings for calibration. */
    ADC_DoCalibration_SetParams(Base, &CalClockConfig, ADC_IP_TRIGGER_SOFTWARE);
    af70:	ab03      	add	r3, sp, #12
    af72:	2200      	movs	r2, #0
    af74:	4619      	mov	r1, r3
    af76:	980f      	ldr	r0, [sp, #60]	; 0x3c
    af78:	f7ff fbfa 	bl	a770 <ADC_DoCalibration_SetParams>

    Base->CLPS = 0u;
    af7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af7e:	2200      	movs	r2, #0
    af80:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    Base->CLP3 = 0u;
    af84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af86:	2200      	movs	r2, #0
    af88:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    Base->CLP2 = 0u;
    af8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af8e:	2200      	movs	r2, #0
    af90:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    Base->CLP1 = 0u;
    af94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af96:	2200      	movs	r2, #0
    af98:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    Base->CLP0 = 0u;
    af9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    af9e:	2200      	movs	r2, #0
    afa0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    Base->CLPX = 0u;
    afa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    afa6:	2200      	movs	r2, #0
    afa8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    Base->CLP9 = 0u;
    afac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    afae:	2200      	movs	r2, #0
    afb0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

    /* Start calibration by writing to the calibration field */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29();
    afb4:	f007 fbec 	bl	12790 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29>
    Reg = Base->SC3;
    afb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    afba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    afbe:	930d      	str	r3, [sp, #52]	; 0x34
    Reg &= ~(ADC_SC3_CAL_MASK);
    afc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    afc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    afc6:	930d      	str	r3, [sp, #52]	; 0x34
    Reg |= ADC_SC3_CAL(1u);
    afc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    afca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    afce:	930d      	str	r3, [sp, #52]	; 0x34
    Base->SC3 = Reg;
    afd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    afd2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    afd4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29();
    afd8:	f007 fc06 	bl	127e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29>

    /* Wait for the calibration to finish */
    while (((Base->SC3 & ADC_SC3_CAL_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    afdc:	e008      	b.n	aff0 <Adc_Ip_DoCalibration+0x130>
    {
        ElapsedTicks += OsIf_GetElapsed(&CurrentTicks, ADC_IP_TIMEOUT_TYPE);
    afde:	ab0b      	add	r3, sp, #44	; 0x2c
    afe0:	2100      	movs	r1, #0
    afe2:	4618      	mov	r0, r3
    afe4:	f7f7 fd19 	bl	2a1a <OsIf_GetElapsed>
    afe8:	4602      	mov	r2, r0
    afea:	9b10      	ldr	r3, [sp, #64]	; 0x40
    afec:	4413      	add	r3, r2
    afee:	9310      	str	r3, [sp, #64]	; 0x40
    while (((Base->SC3 & ADC_SC3_CAL_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    aff0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    aff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    aff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
    affa:	2b00      	cmp	r3, #0
    affc:	d003      	beq.n	b006 <Adc_Ip_DoCalibration+0x146>
    affe:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b000:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    b002:	429a      	cmp	r2, r3
    b004:	d3eb      	bcc.n	afde <Adc_Ip_DoCalibration+0x11e>
    }
    if (ElapsedTicks >= TimeoutTicks)
    b006:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b008:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    b00a:	429a      	cmp	r2, r3
    b00c:	d301      	bcc.n	b012 <Adc_Ip_DoCalibration+0x152>
    {
        Status = ADC_IP_STATUS_TIMEOUT;
    b00e:	2302      	movs	r3, #2
    b010:	9311      	str	r3, [sp, #68]	; 0x44
    }

    /* Revert settings as same as before calibration. */
    ADC_DoCalibration_SetParams(Base, &PreClockConfig, TriggerMode);
    b012:	ab07      	add	r3, sp, #28
    b014:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b016:	4619      	mov	r1, r3
    b018:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b01a:	f7ff fba9 	bl	a770 <ADC_DoCalibration_SetParams>

    /* Clear COCO flag */
    (void) R(Base, 0u);
    b01e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    b020:	6c9b      	ldr	r3, [r3, #72]	; 0x48

    return Status;
    b022:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
    b024:	4618      	mov	r0, r3
    b026:	b013      	add	sp, #76	; 0x4c
    b028:	f85d fb04 	ldr.w	pc, [sp], #4
    b02c:	00019b48 	.word	0x00019b48
    b030:	000186a0 	.word	0x000186a0
    b034:	1fff8d80 	.word	0x1fff8d80

0000b038 <Adc_Ip_ClearLatchedTriggers>:
* has been deactivated.
*
* @implements     Adc_Ip_ClearLatchedTriggers_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_ClearLatchedTriggers(const uint32 Instance)
{
    b038:	b500      	push	{lr}
    b03a:	b089      	sub	sp, #36	; 0x24
    b03c:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Instance != 0u);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    b03e:	4a1e      	ldr	r2, [pc, #120]	; (b0b8 <Adc_Ip_ClearLatchedTriggers+0x80>)
    b040:	9b01      	ldr	r3, [sp, #4]
    b042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b046:	9305      	str	r3, [sp, #20]
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    b048:	2300      	movs	r3, #0
    b04a:	9307      	str	r3, [sp, #28]
    uint32 TimeoutTicks = OsIf_MicrosToTicks(ADC_IP_TIMEOUT_VAL, ADC_IP_TIMEOUT_TYPE);
    b04c:	2100      	movs	r1, #0
    b04e:	481b      	ldr	r0, [pc, #108]	; (b0bc <Adc_Ip_ClearLatchedTriggers+0x84>)
    b050:	f7f7 fd16 	bl	2a80 <OsIf_MicrosToTicks>
    b054:	9004      	str	r0, [sp, #16]
    uint32 CurrentTicks = OsIf_GetCounter(ADC_IP_TIMEOUT_TYPE);
    b056:	2000      	movs	r0, #0
    b058:	f7f7 fcc6 	bl	29e8 <OsIf_GetCounter>
    b05c:	4603      	mov	r3, r0
    b05e:	9303      	str	r3, [sp, #12]
    uint32 ElapsedTicks = 0u;
    b060:	2300      	movs	r3, #0
    b062:	9306      	str	r3, [sp, #24]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12();
    b064:	f006 fe22 	bl	11cac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12>
    /* Write bit to clear latched triggers */
    Base->CFG1 |= ADC_CFG1_CLRLTRG(0x01u);
    b068:	9b05      	ldr	r3, [sp, #20]
    b06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    b06c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    b070:	9b05      	ldr	r3, [sp, #20]
    b072:	641a      	str	r2, [r3, #64]	; 0x40
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12();
    b074:	f006 fe46 	bl	11d04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12>

    /* Wait for latched triggers to be cleared */
    while (((Base->SC2 & ADC_SC2_TRGSTLAT_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    b078:	e008      	b.n	b08c <Adc_Ip_ClearLatchedTriggers+0x54>
    {
        ElapsedTicks += OsIf_GetElapsed(&CurrentTicks, ADC_IP_TIMEOUT_TYPE);
    b07a:	ab03      	add	r3, sp, #12
    b07c:	2100      	movs	r1, #0
    b07e:	4618      	mov	r0, r3
    b080:	f7f7 fccb 	bl	2a1a <OsIf_GetElapsed>
    b084:	4602      	mov	r2, r0
    b086:	9b06      	ldr	r3, [sp, #24]
    b088:	4413      	add	r3, r2
    b08a:	9306      	str	r3, [sp, #24]
    while (((Base->SC2 & ADC_SC2_TRGSTLAT_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    b08c:	9b05      	ldr	r3, [sp, #20]
    b08e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    b092:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    b096:	2b00      	cmp	r3, #0
    b098:	d003      	beq.n	b0a2 <Adc_Ip_ClearLatchedTriggers+0x6a>
    b09a:	9a06      	ldr	r2, [sp, #24]
    b09c:	9b04      	ldr	r3, [sp, #16]
    b09e:	429a      	cmp	r2, r3
    b0a0:	d3eb      	bcc.n	b07a <Adc_Ip_ClearLatchedTriggers+0x42>
    }
    if (ElapsedTicks >= TimeoutTicks)
    b0a2:	9a06      	ldr	r2, [sp, #24]
    b0a4:	9b04      	ldr	r3, [sp, #16]
    b0a6:	429a      	cmp	r2, r3
    b0a8:	d301      	bcc.n	b0ae <Adc_Ip_ClearLatchedTriggers+0x76>
    {
        Status = ADC_IP_STATUS_TIMEOUT;
    b0aa:	2302      	movs	r3, #2
    b0ac:	9307      	str	r3, [sp, #28]
    }

    return Status;
    b0ae:	9b07      	ldr	r3, [sp, #28]
}
    b0b0:	4618      	mov	r0, r3
    b0b2:	b009      	add	sp, #36	; 0x24
    b0b4:	f85d fb04 	ldr.w	pc, [sp], #4
    b0b8:	00019b48 	.word	0x00019b48
    b0bc:	000186a0 	.word	0x000186a0

0000b0c0 <Adc_Ip_EnableChannelNotification>:
*
* @implements     Adc_Ip_EnableChannelNotification_Activity
* END**************************************************************************/
void Adc_Ip_EnableChannelNotification(const uint32 Instance,
                                      const uint8 ControlChanIdx)
{
    b0c0:	b500      	push	{lr}
    b0c2:	b085      	sub	sp, #20
    b0c4:	9001      	str	r0, [sp, #4]
    b0c6:	460b      	mov	r3, r1
    b0c8:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    b0cc:	4a0c      	ldr	r2, [pc, #48]	; (b100 <Adc_Ip_EnableChannelNotification+0x40>)
    b0ce:	9b01      	ldr	r3, [sp, #4]
    b0d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b0d4:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19();
    b0d6:	f007 f827 	bl	12128 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19>
    SC1(Base, ControlChanIdx) |= ADC_SC1_AIEN_MASK;
    b0da:	f89d 2003 	ldrb.w	r2, [sp, #3]
    b0de:	9b03      	ldr	r3, [sp, #12]
    b0e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b0e4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    b0e8:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    b0ec:	9b03      	ldr	r3, [sp, #12]
    b0ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19();
    b0f2:	f007 f845 	bl	12180 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19>
}
    b0f6:	bf00      	nop
    b0f8:	b005      	add	sp, #20
    b0fa:	f85d fb04 	ldr.w	pc, [sp], #4
    b0fe:	bf00      	nop
    b100:	00019b48 	.word	0x00019b48

0000b104 <Adc_Ip_DisableChannelNotification>:
*
* @implements     Adc_Ip_DisableChannelNotification_Activity
* END**************************************************************************/
void Adc_Ip_DisableChannelNotification(const uint32 Instance,
                                       const uint8 ControlChanIdx)
{
    b104:	b500      	push	{lr}
    b106:	b085      	sub	sp, #20
    b108:	9001      	str	r0, [sp, #4]
    b10a:	460b      	mov	r3, r1
    b10c:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    b110:	4a0c      	ldr	r2, [pc, #48]	; (b144 <Adc_Ip_DisableChannelNotification+0x40>)
    b112:	9b01      	ldr	r3, [sp, #4]
    b114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b118:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20();
    b11a:	f007 f857 	bl	121cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20>
    SC1(Base, ControlChanIdx) &= ~(ADC_SC1_AIEN_MASK);
    b11e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    b122:	9b03      	ldr	r3, [sp, #12]
    b124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b128:	f89d 2003 	ldrb.w	r2, [sp, #3]
    b12c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
    b130:	9b03      	ldr	r3, [sp, #12]
    b132:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20();
    b136:	f007 f875 	bl	12224 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20>
}
    b13a:	bf00      	nop
    b13c:	b005      	add	sp, #20
    b13e:	f85d fb04 	ldr.w	pc, [sp], #4
    b142:	bf00      	nop
    b144:	00019b48 	.word	0x00019b48

0000b148 <Adc_Ip_ClearTrigErrReg>:
* Description   : This function clears all trigger error flags of the ADC instance.
*
* @implements     Adc_Ip_ClearTrigErrReg_Activity
* END**************************************************************************/
void Adc_Ip_ClearTrigErrReg(const uint32 Instance)
{
    b148:	b500      	push	{lr}
    b14a:	b085      	sub	sp, #20
    b14c:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Instance != 0u);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    b14e:	4a0a      	ldr	r2, [pc, #40]	; (b178 <Adc_Ip_ClearTrigErrReg+0x30>)
    b150:	9b01      	ldr	r3, [sp, #4]
    b152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b156:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25();
    b158:	f007 f9d2 	bl	12500 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25>
    Base->SC2 |= ADC_SC2_TRGSTERR_MASK;
    b15c:	9b03      	ldr	r3, [sp, #12]
    b15e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    b162:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
    b166:	9b03      	ldr	r3, [sp, #12]
    b168:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25();
    b16c:	f007 f9f4 	bl	12558 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25>
}
    b170:	bf00      	nop
    b172:	b005      	add	sp, #20
    b174:	f85d fb04 	ldr.w	pc, [sp], #4
    b178:	00019b48 	.word	0x00019b48

0000b17c <Adc_Ip_GetTrigErrReg>:
* Description   : This function returns all trigger error flags of the ADC instance.
*
* @implements     Adc_Ip_GetTrigErrReg_Activity
* END**************************************************************************/
uint32 Adc_Ip_GetTrigErrReg(const uint32 Instance)
{
    b17c:	b084      	sub	sp, #16
    b17e:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Instance != 0u);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    b180:	4a06      	ldr	r2, [pc, #24]	; (b19c <Adc_Ip_GetTrigErrReg+0x20>)
    b182:	9b01      	ldr	r3, [sp, #4]
    b184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b188:	9303      	str	r3, [sp, #12]

    return (Base->SC2 & ADC_SC2_TRGSTERR_MASK) >> ADC_SC2_TRGSTERR_SHIFT;
    b18a:	9b03      	ldr	r3, [sp, #12]
    b18c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    b190:	0e1b      	lsrs	r3, r3, #24
    b192:	f003 030f 	and.w	r3, r3, #15
}
    b196:	4618      	mov	r0, r3
    b198:	b004      	add	sp, #16
    b19a:	4770      	bx	lr
    b19c:	00019b48 	.word	0x00019b48

0000b1a0 <Adc_Ip_GetDataAddress>:
 *
 * @implements     Adc_Ip_GetDataAddress_Activity
 *END*************************************************************************/
uint32 Adc_Ip_GetDataAddress(const uint32 Instance,
                             const uint8 Index)
{
    b1a0:	b082      	sub	sp, #8
    b1a2:	9001      	str	r0, [sp, #4]
    b1a4:	460b      	mov	r3, r1
    b1a6:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */
    return (uint32)&(R(Adc_Ip_apxBase[Instance], Index));
    b1aa:	4a06      	ldr	r2, [pc, #24]	; (b1c4 <Adc_Ip_GetDataAddress+0x24>)
    b1ac:	9b01      	ldr	r3, [sp, #4]
    b1ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    b1b2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    b1b6:	3312      	adds	r3, #18
    b1b8:	009b      	lsls	r3, r3, #2
    b1ba:	4413      	add	r3, r2
}
    b1bc:	4618      	mov	r0, r3
    b1be:	b002      	add	sp, #8
    b1c0:	4770      	bx	lr
    b1c2:	bf00      	nop
    b1c4:	00019b48 	.word	0x00019b48

0000b1c8 <Adc_Ip_GetChanData>:
* @implements     Adc_Ip_GetChanData_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_GetChanData(const uint32 Instance,
                                     const Adc_Ip_InputChannelType Channel,
                                     uint16 * const Result)
{
    b1c8:	b088      	sub	sp, #32
    b1ca:	9003      	str	r0, [sp, #12]
    b1cc:	9102      	str	r1, [sp, #8]
    b1ce:	9201      	str	r2, [sp, #4]
#if (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON)
    DevAssert((Instance == 0u) || ((uint32)Channel < (uint32)ADC_IP_INPUTCHAN_SUPPLY_VDD));
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    b1d0:	4a25      	ldr	r2, [pc, #148]	; (b268 <Adc_Ip_GetChanData+0xa0>)
    b1d2:	9b03      	ldr	r3, [sp, #12]
    b1d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b1d8:	9305      	str	r3, [sp, #20]
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    b1da:	2300      	movs	r3, #0
    b1dc:	9307      	str	r3, [sp, #28]
    uint16 Temp = 0u;
    b1de:	2300      	movs	r3, #0
    b1e0:	f8ad 301a 	strh.w	r3, [sp, #26]
    uint8 ControlChanIdx;
    boolean Found = FALSE;
    b1e4:	2300      	movs	r3, #0
    b1e6:	f88d 3018 	strb.w	r3, [sp, #24]

    for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    b1ea:	2300      	movs	r3, #0
    b1ec:	f88d 3019 	strb.w	r3, [sp, #25]
    b1f0:	e019      	b.n	b226 <Adc_Ip_GetChanData+0x5e>
    {
        if (Adc_Ip_axState[Instance].ChannelConfig[ControlChanIdx] == Channel)
    b1f2:	f89d 1019 	ldrb.w	r1, [sp, #25]
    b1f6:	481d      	ldr	r0, [pc, #116]	; (b26c <Adc_Ip_GetChanData+0xa4>)
    b1f8:	9a03      	ldr	r2, [sp, #12]
    b1fa:	4613      	mov	r3, r2
    b1fc:	00db      	lsls	r3, r3, #3
    b1fe:	4413      	add	r3, r2
    b200:	005b      	lsls	r3, r3, #1
    b202:	4413      	add	r3, r2
    b204:	440b      	add	r3, r1
    b206:	3302      	adds	r3, #2
    b208:	009b      	lsls	r3, r3, #2
    b20a:	4403      	add	r3, r0
    b20c:	685b      	ldr	r3, [r3, #4]
    b20e:	9a02      	ldr	r2, [sp, #8]
    b210:	429a      	cmp	r2, r3
    b212:	d103      	bne.n	b21c <Adc_Ip_GetChanData+0x54>
        {
            Found = TRUE;
    b214:	2301      	movs	r3, #1
    b216:	f88d 3018 	strb.w	r3, [sp, #24]
            break;
    b21a:	e008      	b.n	b22e <Adc_Ip_GetChanData+0x66>
    for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    b21c:	f89d 3019 	ldrb.w	r3, [sp, #25]
    b220:	3301      	adds	r3, #1
    b222:	f88d 3019 	strb.w	r3, [sp, #25]
    b226:	f89d 3019 	ldrb.w	r3, [sp, #25]
    b22a:	2b0f      	cmp	r3, #15
    b22c:	d9e1      	bls.n	b1f2 <Adc_Ip_GetChanData+0x2a>
        }
    }

    if (Found == TRUE)
    b22e:	f89d 3018 	ldrb.w	r3, [sp, #24]
    b232:	2b00      	cmp	r3, #0
    b234:	d00e      	beq.n	b254 <Adc_Ip_GetChanData+0x8c>
    {
        Temp = (uint16) R(Base, ControlChanIdx);
    b236:	f89d 2019 	ldrb.w	r2, [sp, #25]
    b23a:	9b05      	ldr	r3, [sp, #20]
    b23c:	3212      	adds	r2, #18
    b23e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b242:	f8ad 301a 	strh.w	r3, [sp, #26]
        Temp = (uint16) ((Temp & ADC_R_D_MASK) >> ADC_R_D_SHIFT);
    b246:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    b24a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    b24e:	f8ad 301a 	strh.w	r3, [sp, #26]
    b252:	e001      	b.n	b258 <Adc_Ip_GetChanData+0x90>
    }
    else
    {
        Status = ADC_IP_STATUS_ERROR;
    b254:	2301      	movs	r3, #1
    b256:	9307      	str	r3, [sp, #28]
    }

    *Result = Temp;
    b258:	9b01      	ldr	r3, [sp, #4]
    b25a:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    b25e:	801a      	strh	r2, [r3, #0]

    return Status;
    b260:	9b07      	ldr	r3, [sp, #28]
}
    b262:	4618      	mov	r0, r3
    b264:	b008      	add	sp, #32
    b266:	4770      	bx	lr
    b268:	00019b48 	.word	0x00019b48
    b26c:	1fff8d80 	.word	0x1fff8d80

0000b270 <Adc_Ip_IRQHandler>:
 * Note          : It's required to read result data in user notification in order to clear the COCO flags and avoid ISR getting invoked repeatedly
 *
 * @implements     Adc_Ip_IRQHandler_Activity
 *END*************************************************************************/
void Adc_Ip_IRQHandler(const uint32 Instance)
{
    b270:	b500      	push	{lr}
    b272:	b085      	sub	sp, #20
    b274:	9001      	str	r0, [sp, #4]
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    uint8 ControlChanIdx;
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    uint32 Sc1Reg;
    boolean ChanIntFlag = FALSE;
    b276:	2300      	movs	r3, #0
    b278:	f88d 300e 	strb.w	r3, [sp, #14]
    boolean ChanCocoFlag = FALSE;
    b27c:	2300      	movs	r3, #0
    b27e:	f88d 300d 	strb.w	r3, [sp, #13]

    /* Check whether the respective driver is initialized */
    if (TRUE == Adc_Ip_axState[Instance].Init)
    b282:	4a32      	ldr	r2, [pc, #200]	; (b34c <Adc_Ip_IRQHandler+0xdc>)
    b284:	9b01      	ldr	r3, [sp, #4]
    b286:	214c      	movs	r1, #76	; 0x4c
    b288:	fb01 f303 	mul.w	r3, r1, r3
    b28c:	4413      	add	r3, r2
    b28e:	781b      	ldrb	r3, [r3, #0]
    b290:	2b00      	cmp	r3, #0
    b292:	d040      	beq.n	b316 <Adc_Ip_IRQHandler+0xa6>
    {
        /* Check if the callback is not NULL since all channels use the same one (to avoid checking inside the loop) */
        if (Adc_Ip_axState[Instance].ConversionCompleteNotification != NULL_PTR)
    b294:	4a2d      	ldr	r2, [pc, #180]	; (b34c <Adc_Ip_IRQHandler+0xdc>)
    b296:	9b01      	ldr	r3, [sp, #4]
    b298:	214c      	movs	r1, #76	; 0x4c
    b29a:	fb01 f303 	mul.w	r3, r1, r3
    b29e:	4413      	add	r3, r2
    b2a0:	3308      	adds	r3, #8
    b2a2:	681b      	ldr	r3, [r3, #0]
    b2a4:	2b00      	cmp	r3, #0
    b2a6:	d04d      	beq.n	b344 <Adc_Ip_IRQHandler+0xd4>
        {
            for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    b2a8:	2300      	movs	r3, #0
    b2aa:	f88d 300f 	strb.w	r3, [sp, #15]
    b2ae:	e02d      	b.n	b30c <Adc_Ip_IRQHandler+0x9c>
            {
                Sc1Reg = SC1(Adc_Ip_apxBase[Instance], ControlChanIdx);
    b2b0:	4a27      	ldr	r2, [pc, #156]	; (b350 <Adc_Ip_IRQHandler+0xe0>)
    b2b2:	9b01      	ldr	r3, [sp, #4]
    b2b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b2b8:	f89d 200f 	ldrb.w	r2, [sp, #15]
    b2bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b2c0:	9302      	str	r3, [sp, #8]
                ChanIntFlag = Adc_HwAcc_GetAIEN(Sc1Reg);
    b2c2:	9802      	ldr	r0, [sp, #8]
    b2c4:	f7ff fa20 	bl	a708 <Adc_HwAcc_GetAIEN>
    b2c8:	4603      	mov	r3, r0
    b2ca:	f88d 300e 	strb.w	r3, [sp, #14]
                ChanCocoFlag = Adc_HwAcc_GetCOCO(Sc1Reg);
    b2ce:	9802      	ldr	r0, [sp, #8]
    b2d0:	f7ff fa28 	bl	a724 <Adc_HwAcc_GetCOCO>
    b2d4:	4603      	mov	r3, r0
    b2d6:	f88d 300d 	strb.w	r3, [sp, #13]
                /* CPR_RTD_00664
                 * Check if the interrupt not spurious (the interrupt is enabled and equivalent conversion has finished)
                 * Ignore spurious ones (return immediately from ISR)
                 */
                if ((TRUE == ChanIntFlag) && (TRUE == ChanCocoFlag))
    b2da:	f89d 300e 	ldrb.w	r3, [sp, #14]
    b2de:	2b00      	cmp	r3, #0
    b2e0:	d00f      	beq.n	b302 <Adc_Ip_IRQHandler+0x92>
    b2e2:	f89d 300d 	ldrb.w	r3, [sp, #13]
    b2e6:	2b00      	cmp	r3, #0
    b2e8:	d00b      	beq.n	b302 <Adc_Ip_IRQHandler+0x92>
                {
                    /* Call the associated callback.
                     * The COCO flag will be cleared by reading the respective result data register in the callback
                     */
                    Adc_Ip_axState[Instance].ConversionCompleteNotification(ControlChanIdx);
    b2ea:	4a18      	ldr	r2, [pc, #96]	; (b34c <Adc_Ip_IRQHandler+0xdc>)
    b2ec:	9b01      	ldr	r3, [sp, #4]
    b2ee:	214c      	movs	r1, #76	; 0x4c
    b2f0:	fb01 f303 	mul.w	r3, r1, r3
    b2f4:	4413      	add	r3, r2
    b2f6:	3308      	adds	r3, #8
    b2f8:	681b      	ldr	r3, [r3, #0]
    b2fa:	f89d 200f 	ldrb.w	r2, [sp, #15]
    b2fe:	4610      	mov	r0, r2
    b300:	4798      	blx	r3
            for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    b302:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b306:	3301      	adds	r3, #1
    b308:	f88d 300f 	strb.w	r3, [sp, #15]
    b30c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b310:	2b0f      	cmp	r3, #15
    b312:	d9cd      	bls.n	b2b0 <Adc_Ip_IRQHandler+0x40>
        {
            /* Do a dummy read to clear the COCO flags */
            (void)Adc_HwAcc_GetData(Adc_Ip_apxBase[Instance], ControlChanIdx);
        }
    }
}
    b314:	e016      	b.n	b344 <Adc_Ip_IRQHandler+0xd4>
        for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    b316:	2300      	movs	r3, #0
    b318:	f88d 300f 	strb.w	r3, [sp, #15]
    b31c:	e00e      	b.n	b33c <Adc_Ip_IRQHandler+0xcc>
            (void)Adc_HwAcc_GetData(Adc_Ip_apxBase[Instance], ControlChanIdx);
    b31e:	4a0c      	ldr	r2, [pc, #48]	; (b350 <Adc_Ip_IRQHandler+0xe0>)
    b320:	9b01      	ldr	r3, [sp, #4]
    b322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b326:	f89d 200f 	ldrb.w	r2, [sp, #15]
    b32a:	4611      	mov	r1, r2
    b32c:	4618      	mov	r0, r3
    b32e:	f7ff fa07 	bl	a740 <Adc_HwAcc_GetData>
        for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    b332:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b336:	3301      	adds	r3, #1
    b338:	f88d 300f 	strb.w	r3, [sp, #15]
    b33c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b340:	2b0f      	cmp	r3, #15
    b342:	d9ec      	bls.n	b31e <Adc_Ip_IRQHandler+0xae>
}
    b344:	bf00      	nop
    b346:	b005      	add	sp, #20
    b348:	f85d fb04 	ldr.w	pc, [sp], #4
    b34c:	1fff8d80 	.word	0x1fff8d80
    b350:	00019b48 	.word	0x00019b48

0000b354 <Adc_0_Isr>:
==================================================================================================*/
#define ADC_START_SEC_CODE
#include "Adc_MemMap.h"

ISR(Adc_0_Isr)
{
    b354:	b508      	push	{r3, lr}
    /* Call IRQ handler with the correct instance */
    Adc_Ip_IRQHandler(0UL);
    b356:	2000      	movs	r0, #0
    b358:	f7ff ff8a 	bl	b270 <Adc_Ip_IRQHandler>

    EXIT_INTERRUPT();
    b35c:	f3bf 8f4f 	dsb	sy
}
    b360:	bf00      	nop
    b362:	bd08      	pop	{r3, pc}

0000b364 <Adc_1_Isr>:

#if (ADC_INSTANCE_COUNT > 1)
ISR(Adc_1_Isr)
{
    b364:	b508      	push	{r3, lr}
    /* Call IRQ handler with the correct instance */
    Adc_Ip_IRQHandler(1UL);
    b366:	2001      	movs	r0, #1
    b368:	f7ff ff82 	bl	b270 <Adc_Ip_IRQHandler>

    EXIT_INTERRUPT();
    b36c:	f3bf 8f4f 	dsb	sy
}
    b370:	bf00      	nop
    b372:	bd08      	pop	{r3, pc}

0000b374 <Adc_Ipw_RemoveFromQueue>:
*
* @pre This function must be called from a critical region. It is not protecting itself against interruptions.
*/
void Adc_Ipw_RemoveFromQueue(const Adc_HwUnitType Unit,
                             const Adc_QueueIndexType CurQueueIndex)
{
    b374:	b510      	push	{r4, lr}
    b376:	b084      	sub	sp, #16
    b378:	4603      	mov	r3, r0
    b37a:	460a      	mov	r2, r1
    b37c:	f88d 3007 	strb.w	r3, [sp, #7]
    b380:	4613      	mov	r3, r2
    b382:	f8ad 3004 	strh.w	r3, [sp, #4]
    Adc_QueueIndexType PositionIndex = 0U;
    b386:	2300      	movs	r3, #0
    b388:	f8ad 300e 	strh.w	r3, [sp, #14]
    Adc_QueueIndexType CurrentIndex = 0U;
    b38c:	2300      	movs	r3, #0
    b38e:	f8ad 300c 	strh.w	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00();
    b392:	f006 f8b3 	bl	114fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00>
    CurrentIndex = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    b396:	f89d 3007 	ldrb.w	r3, [sp, #7]
    b39a:	4a24      	ldr	r2, [pc, #144]	; (b42c <Adc_Ipw_RemoveFromQueue+0xb8>)
    b39c:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    b3a0:	f8ad 300c 	strh.w	r3, [sp, #12]
    if ((Adc_QueueIndexType)1U >= CurrentIndex)
    b3a4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    b3a8:	2b01      	cmp	r3, #1
    b3aa:	d806      	bhi.n	b3ba <Adc_Ipw_RemoveFromQueue+0x46>
    {
        /* Zero or one element present in the queue */
        Adc_axUnitStatus[Unit].SwNormalQueueIndex = 0U;
    b3ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
    b3b0:	4a1e      	ldr	r2, [pc, #120]	; (b42c <Adc_Ipw_RemoveFromQueue+0xb8>)
    b3b2:	2100      	movs	r1, #0
    b3b4:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
    b3b8:	e032      	b.n	b420 <Adc_Ipw_RemoveFromQueue+0xac>
    }
    else
    {
        /* More than one element in the queue */
        /* Move all elements after the one to remove (from CurQueueIndex position) one place to the left */
        for (PositionIndex = (CurQueueIndex + 1U); PositionIndex < CurrentIndex; PositionIndex++)
    b3ba:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    b3be:	3301      	adds	r3, #1
    b3c0:	f8ad 300e 	strh.w	r3, [sp, #14]
    b3c4:	e01b      	b.n	b3fe <Adc_Ipw_RemoveFromQueue+0x8a>
        {
            Adc_axUnitStatus[Unit].SwNormalQueue[PositionIndex - 1U] = (Adc_GroupType)Adc_axUnitStatus[Unit].SwNormalQueue[PositionIndex];
    b3c6:	f89d 0007 	ldrb.w	r0, [sp, #7]
    b3ca:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    b3ce:	f89d 1007 	ldrb.w	r1, [sp, #7]
    b3d2:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    b3d6:	3a01      	subs	r2, #1
    b3d8:	4c14      	ldr	r4, [pc, #80]	; (b42c <Adc_Ipw_RemoveFromQueue+0xb8>)
    b3da:	0080      	lsls	r0, r0, #2
    b3dc:	4403      	add	r3, r0
    b3de:	005b      	lsls	r3, r3, #1
    b3e0:	4423      	add	r3, r4
    b3e2:	885b      	ldrh	r3, [r3, #2]
    b3e4:	b29c      	uxth	r4, r3
    b3e6:	4811      	ldr	r0, [pc, #68]	; (b42c <Adc_Ipw_RemoveFromQueue+0xb8>)
    b3e8:	008b      	lsls	r3, r1, #2
    b3ea:	4413      	add	r3, r2
    b3ec:	005b      	lsls	r3, r3, #1
    b3ee:	4403      	add	r3, r0
    b3f0:	4622      	mov	r2, r4
    b3f2:	805a      	strh	r2, [r3, #2]
        for (PositionIndex = (CurQueueIndex + 1U); PositionIndex < CurrentIndex; PositionIndex++)
    b3f4:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    b3f8:	3301      	adds	r3, #1
    b3fa:	f8ad 300e 	strh.w	r3, [sp, #14]
    b3fe:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    b402:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    b406:	429a      	cmp	r2, r3
    b408:	d3dd      	bcc.n	b3c6 <Adc_Ipw_RemoveFromQueue+0x52>
        }
        Adc_axUnitStatus[Unit].SwNormalQueueIndex--;
    b40a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    b40e:	4a07      	ldr	r2, [pc, #28]	; (b42c <Adc_Ipw_RemoveFromQueue+0xb8>)
    b410:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
    b414:	b292      	uxth	r2, r2
    b416:	3a01      	subs	r2, #1
    b418:	b291      	uxth	r1, r2
    b41a:	4a04      	ldr	r2, [pc, #16]	; (b42c <Adc_Ipw_RemoveFromQueue+0xb8>)
    b41c:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
    }
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00();
    b420:	f006 f898 	bl	11554 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00>
}
    b424:	bf00      	nop
    b426:	b004      	add	sp, #16
    b428:	bd10      	pop	{r4, pc}
    b42a:	bf00      	nop
    b42c:	1fff8d70 	.word	0x1fff8d70

0000b430 <Adc_Ipw_ReadGroupConvData>:

static inline Std_ReturnType Adc_Ipw_ReadGroupConvData(const Adc_GroupConfigurationType * GroupPtr,
                                                       Adc_ValueGroupType * DataPtr,
                                                       boolean * Flag,
                                                       uint8 CoreId)
{
    b430:	b500      	push	{lr}
    b432:	b087      	sub	sp, #28
    b434:	9003      	str	r0, [sp, #12]
    b436:	9102      	str	r1, [sp, #8]
    b438:	9201      	str	r2, [sp, #4]
    b43a:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 Channel;
    Adc_ValueGroupType AdcResult;
    Std_ReturnType ReadGroupRet = (Std_ReturnType) E_OK;
    b43e:	2300      	movs	r3, #0
    b440:	f88d 3016 	strb.w	r3, [sp, #22]
    const Adc_HwUnitType LogicalHwUnitId = GroupPtr->AdcLogicalUnitId;
    b444:	9b03      	ldr	r3, [sp, #12]
    b446:	789b      	ldrb	r3, [r3, #2]
    b448:	f88d 3015 	strb.w	r3, [sp, #21]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    b44c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    b450:	4a29      	ldr	r2, [pc, #164]	; (b4f8 <Adc_Ipw_ReadGroupConvData+0xc8>)
    b452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b456:	681a      	ldr	r2, [r3, #0]
    b458:	f89d 3015 	ldrb.w	r3, [sp, #21]
    b45c:	4413      	add	r3, r2
    b45e:	7c1b      	ldrb	r3, [r3, #16]
    b460:	f88d 3014 	strb.w	r3, [sp, #20]
    const uint8 NumsBitShift = Adc_Ipw_CalculateNumsBitShift(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[LogicalHwUnitId]->Resolution);
    b464:	f89d 3003 	ldrb.w	r3, [sp, #3]
    b468:	4a23      	ldr	r2, [pc, #140]	; (b4f8 <Adc_Ipw_ReadGroupConvData+0xc8>)
    b46a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b46e:	681b      	ldr	r3, [r3, #0]
    b470:	f89d 2015 	ldrb.w	r2, [sp, #21]
    b474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b478:	695b      	ldr	r3, [r3, #20]
    b47a:	4618      	mov	r0, r3
    b47c:	f000 fbce 	bl	bc1c <Adc_Ipw_CalculateNumsBitShift>
    b480:	4603      	mov	r3, r0
    b482:	f88d 3013 	strb.w	r3, [sp, #19]
    boolean ResultInRange = TRUE;
#endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
#if (ADC_SETCHANNEL_API == STD_ON)
    const Adc_ChannelIndexType ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    const Adc_ChannelIndexType ChannelCount = GroupPtr->AssignedChannelCount;
    b486:	9b03      	ldr	r3, [sp, #12]
    b488:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    b48c:	f88d 3012 	strb.w	r3, [sp, #18]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    for (Channel = 0U; Channel < ChannelCount; Channel++)
    b490:	2300      	movs	r3, #0
    b492:	f88d 3017 	strb.w	r3, [sp, #23]
    b496:	e022      	b.n	b4de <Adc_Ipw_ReadGroupConvData+0xae>
            }
        }
        else
#endif /* ADC_DMA_SUPPORTED */
        {
            AdcResult = Adc_Ip_GetConvData(PhysicalHwUnitId, Channel);
    b498:	f89d 3014 	ldrb.w	r3, [sp, #20]
    b49c:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b4a0:	4611      	mov	r1, r2
    b4a2:	4618      	mov	r0, r3
    b4a4:	f7ff fcf4 	bl	ae90 <Adc_Ip_GetConvData>
    b4a8:	4603      	mov	r3, r0
    b4aa:	f8ad 3010 	strh.w	r3, [sp, #16]
            /* Assumption: the width of the register is less than 16 */
            AdcResult = AdcResult << (NumsBitShift);
    b4ae:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    b4b2:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b4b6:	fa02 f303 	lsl.w	r3, r2, r3
    b4ba:	f8ad 3010 	strh.w	r3, [sp, #16]
        }
#if (ADC_ENABLE_LIMIT_CHECK == STD_OFF)
        (*Flag) = TRUE;
    b4be:	9b01      	ldr	r3, [sp, #4]
    b4c0:	2201      	movs	r2, #1
    b4c2:	701a      	strb	r2, [r3, #0]
            }
        }
        if (TRUE == ResultInRange)
#endif /* ADC_ENABLE_LIMIT_CHECK == STD_OFF */
        {
            DataPtr[Channel] = AdcResult;
    b4c4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b4c8:	005b      	lsls	r3, r3, #1
    b4ca:	9a02      	ldr	r2, [sp, #8]
    b4cc:	4413      	add	r3, r2
    b4ce:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    b4d2:	801a      	strh	r2, [r3, #0]
    for (Channel = 0U; Channel < ChannelCount; Channel++)
    b4d4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b4d8:	3301      	adds	r3, #1
    b4da:	f88d 3017 	strb.w	r3, [sp, #23]
    b4de:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b4e2:	f89d 3012 	ldrb.w	r3, [sp, #18]
    b4e6:	429a      	cmp	r2, r3
    b4e8:	d3d6      	bcc.n	b498 <Adc_Ipw_ReadGroupConvData+0x68>
        }
    }
    return ReadGroupRet;
    b4ea:	f89d 3016 	ldrb.w	r3, [sp, #22]
}
    b4ee:	4618      	mov	r0, r3
    b4f0:	b007      	add	sp, #28
    b4f2:	f85d fb04 	ldr.w	pc, [sp], #4
    b4f6:	bf00      	nop
    b4f8:	1fff8d40 	.word	0x1fff8d40

0000b4fc <Adc_Ipw_ReadGroupNoInt>:
*/
static inline Std_ReturnType Adc_Ipw_ReadGroupNoInt(const Adc_GroupConfigurationType * GroupPtr,
                                                    Adc_ValueGroupType * DataPtr,
                                                    boolean * Flag,
                                                    uint8 CoreId)
{
    b4fc:	b500      	push	{lr}
    b4fe:	b087      	sub	sp, #28
    b500:	9003      	str	r0, [sp, #12]
    b502:	9102      	str	r1, [sp, #8]
    b504:	9201      	str	r2, [sp, #4]
    b506:	f88d 3003 	strb.w	r3, [sp, #3]
    Adc_ChannelIndexType ChannelCount;
    boolean ValidConversion = TRUE;
    b50a:	2301      	movs	r3, #1
    b50c:	f88d 3016 	strb.w	r3, [sp, #22]
    Std_ReturnType ReadGroupRet = (Std_ReturnType) E_OK;
    b510:	2300      	movs	r3, #0
    b512:	f88d 3017 	strb.w	r3, [sp, #23]
    const Adc_HwUnitType LogicalHwUnitId = GroupPtr->AdcLogicalUnitId;
    b516:	9b03      	ldr	r3, [sp, #12]
    b518:	789b      	ldrb	r3, [r3, #2]
    b51a:	f88d 3015 	strb.w	r3, [sp, #21]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    b51e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    b522:	4a19      	ldr	r2, [pc, #100]	; (b588 <Adc_Ipw_ReadGroupNoInt+0x8c>)
    b524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b528:	681a      	ldr	r2, [r3, #0]
    b52a:	f89d 3015 	ldrb.w	r3, [sp, #21]
    b52e:	4413      	add	r3, r2
    b530:	7c1b      	ldrb	r3, [r3, #16]
    b532:	f88d 3014 	strb.w	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) || defined(ADC_DMA_SUPPORTED) */

#if (ADC_SETCHANNEL_API == STD_ON)
    ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    ChannelCount = GroupPtr->AssignedChannelCount;
    b536:	9b03      	ldr	r3, [sp, #12]
    b538:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    b53c:	f88d 3013 	strb.w	r3, [sp, #19]
        }
    }
    else
#endif /* ADC_DMA_SUPPORTED */
    {
        ValidConversion = Adc_Ipw_CheckValidConversion(PhysicalHwUnitId, 0U, ChannelCount);
    b540:	f89d 2013 	ldrb.w	r2, [sp, #19]
    b544:	f89d 3014 	ldrb.w	r3, [sp, #20]
    b548:	2100      	movs	r1, #0
    b54a:	4618      	mov	r0, r3
    b54c:	f000 fe2a 	bl	c1a4 <Adc_Ipw_CheckValidConversion>
    b550:	4603      	mov	r3, r0
    b552:	f88d 3016 	strb.w	r3, [sp, #22]
    }

    /* All results are valid, so all conversions from the group have been completed */
    if (TRUE == ValidConversion)
    b556:	f89d 3016 	ldrb.w	r3, [sp, #22]
    b55a:	2b00      	cmp	r3, #0
    b55c:	d00a      	beq.n	b574 <Adc_Ipw_ReadGroupNoInt+0x78>
    {
        ReadGroupRet = Adc_Ipw_ReadGroupConvData(GroupPtr, DataPtr, Flag, CoreId);
    b55e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    b562:	9a01      	ldr	r2, [sp, #4]
    b564:	9902      	ldr	r1, [sp, #8]
    b566:	9803      	ldr	r0, [sp, #12]
    b568:	f7ff ff62 	bl	b430 <Adc_Ipw_ReadGroupConvData>
    b56c:	4603      	mov	r3, r0
    b56e:	f88d 3017 	strb.w	r3, [sp, #23]
    b572:	e002      	b.n	b57a <Adc_Ipw_ReadGroupNoInt+0x7e>
        }
#endif /* ADC_DMA_SUPPORTED */
    }
    else
    {
        ReadGroupRet = (Std_ReturnType)E_NOT_OK;
    b574:	2301      	movs	r3, #1
    b576:	f88d 3017 	strb.w	r3, [sp, #23]
    }

    return ReadGroupRet;
    b57a:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    b57e:	4618      	mov	r0, r3
    b580:	b007      	add	sp, #28
    b582:	f85d fb04 	ldr.w	pc, [sp], #4
    b586:	bf00      	nop
    b588:	1fff8d40 	.word	0x1fff8d40

0000b58c <Adc_Ipw_WriteDataBuffer>:

static inline void Adc_Ipw_WriteDataBuffer(const Adc_GroupType Group,
                                           Adc_ValueGroupType * DataPtr,
                                           uint8 CoreId)
{
    b58c:	b088      	sub	sp, #32
    b58e:	4603      	mov	r3, r0
    b590:	9100      	str	r1, [sp, #0]
    b592:	f8ad 3006 	strh.w	r3, [sp, #6]
    b596:	4613      	mov	r3, r2
    b598:	f88d 3005 	strb.w	r3, [sp, #5]
    uint8 Index;
    uint16 ResultOffset;
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    b59c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    b5a0:	4a3a      	ldr	r2, [pc, #232]	; (b68c <Adc_Ipw_WriteDataBuffer+0x100>)
    b5a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b5a6:	68da      	ldr	r2, [r3, #12]
    b5a8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    b5ac:	005b      	lsls	r3, r3, #1
    b5ae:	4413      	add	r3, r2
    b5b0:	881b      	ldrh	r3, [r3, #0]
    b5b2:	f8ad 3014 	strh.w	r3, [sp, #20]
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    b5b6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    b5ba:	4a34      	ldr	r2, [pc, #208]	; (b68c <Adc_Ipw_WriteDataBuffer+0x100>)
    b5bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b5c0:	685a      	ldr	r2, [r3, #4]
    b5c2:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    b5c6:	2134      	movs	r1, #52	; 0x34
    b5c8:	fb01 f303 	mul.w	r3, r1, r3
    b5cc:	4413      	add	r3, r2
    b5ce:	9304      	str	r3, [sp, #16]
    uint16 DmaBufferMask = Adc_Ipw_GetAdcDataMask(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[LogicalHwUnitId]->Resolution);
#endif /* ADC_DMA_SUPPORTED */
#if (ADC_SETCHANNEL_API == STD_ON)
    const Adc_ChannelIndexType ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    const Adc_ChannelIndexType ChannelCount = GroupPtr->AssignedChannelCount;
    b5d0:	9b04      	ldr	r3, [sp, #16]
    b5d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    b5d6:	f88d 300f 	strb.w	r3, [sp, #15]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
    Adc_ValueGroupType * ResultPtr = NULL_PTR;
    b5da:	2300      	movs	r3, #0
    b5dc:	9306      	str	r3, [sp, #24]
    Adc_StreamNumSampleType ResultIndex = 0U;
    b5de:	2300      	movs	r3, #0
    b5e0:	f8ad 3016 	strh.w	r3, [sp, #22]

    /* Get index of last completed sample */
    ResultIndex = Adc_axGroupStatus[Group].ResultIndex - (Adc_StreamNumSampleType)1U;
    b5e4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    b5e8:	4929      	ldr	r1, [pc, #164]	; (b690 <Adc_Ipw_WriteDataBuffer+0x104>)
    b5ea:	4613      	mov	r3, r2
    b5ec:	009b      	lsls	r3, r3, #2
    b5ee:	4413      	add	r3, r2
    b5f0:	009b      	lsls	r3, r3, #2
    b5f2:	440b      	add	r3, r1
    b5f4:	3308      	adds	r3, #8
    b5f6:	881b      	ldrh	r3, [r3, #0]
    b5f8:	b29b      	uxth	r3, r3
    b5fa:	3b01      	subs	r3, #1
    b5fc:	f8ad 3016 	strh.w	r3, [sp, #22]
    if ((Adc_StreamNumSampleType)0U == Adc_axGroupStatus[Group].ResultIndex)
    b600:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    b604:	4922      	ldr	r1, [pc, #136]	; (b690 <Adc_Ipw_WriteDataBuffer+0x104>)
    b606:	4613      	mov	r3, r2
    b608:	009b      	lsls	r3, r3, #2
    b60a:	4413      	add	r3, r2
    b60c:	009b      	lsls	r3, r3, #2
    b60e:	440b      	add	r3, r1
    b610:	3308      	adds	r3, #8
    b612:	881b      	ldrh	r3, [r3, #0]
    b614:	b29b      	uxth	r3, r3
    b616:	2b00      	cmp	r3, #0
    b618:	d104      	bne.n	b624 <Adc_Ipw_WriteDataBuffer+0x98>
    {
        ResultIndex = GroupPtr->NumSamples - (Adc_StreamNumSampleType)1U;
    b61a:	9b04      	ldr	r3, [sp, #16]
    b61c:	8b9b      	ldrh	r3, [r3, #28]
    b61e:	3b01      	subs	r3, #1
    b620:	f8ad 3016 	strh.w	r3, [sp, #22]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    /* Get the result buffer pointer */
    if (FALSE == GroupPtr->StreamResultGroupMultiSets)
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
    {
        ResultPtr = (Adc_ValueGroupType *)(&(Adc_axGroupStatus[Group].ResultsBufferPtr[ResultIndex]));
    b624:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    b628:	4919      	ldr	r1, [pc, #100]	; (b690 <Adc_Ipw_WriteDataBuffer+0x104>)
    b62a:	4613      	mov	r3, r2
    b62c:	009b      	lsls	r3, r3, #2
    b62e:	4413      	add	r3, r2
    b630:	009b      	lsls	r3, r3, #2
    b632:	440b      	add	r3, r1
    b634:	330c      	adds	r3, #12
    b636:	681a      	ldr	r2, [r3, #0]
    b638:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    b63c:	005b      	lsls	r3, r3, #1
    b63e:	4413      	add	r3, r2
    b640:	9306      	str	r3, [sp, #24]
        ResultOffset = GroupPtr->NumSamples;
    b642:	9b04      	ldr	r3, [sp, #16]
    b644:	8b9b      	ldrh	r3, [r3, #28]
    b646:	f8ad 300c 	strh.w	r3, [sp, #12]

        /* Copy results of last conversion from streaming buffer to internal buffer */
        for (Index = 0U; Index < ChannelCount; Index++)
    b64a:	2300      	movs	r3, #0
    b64c:	f88d 301f 	strb.w	r3, [sp, #31]
    b650:	e012      	b.n	b678 <Adc_Ipw_WriteDataBuffer+0xec>
                DataPtr[Index] = (Adc_ValueGroupType)((*ResultPtr) & DmaBufferMask);
            }
            else
#endif /* ADC_DMA_SUPPORTED */
            {
                DataPtr[Index] = (*ResultPtr);
    b652:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b656:	005b      	lsls	r3, r3, #1
    b658:	9a00      	ldr	r2, [sp, #0]
    b65a:	4413      	add	r3, r2
    b65c:	9a06      	ldr	r2, [sp, #24]
    b65e:	8812      	ldrh	r2, [r2, #0]
    b660:	801a      	strh	r2, [r3, #0]
            }
            ResultPtr = &(ResultPtr[ResultOffset]);
    b662:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    b666:	005b      	lsls	r3, r3, #1
    b668:	9a06      	ldr	r2, [sp, #24]
    b66a:	4413      	add	r3, r2
    b66c:	9306      	str	r3, [sp, #24]
        for (Index = 0U; Index < ChannelCount; Index++)
    b66e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b672:	3301      	adds	r3, #1
    b674:	f88d 301f 	strb.w	r3, [sp, #31]
    b678:	f89d 201f 	ldrb.w	r2, [sp, #31]
    b67c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b680:	429a      	cmp	r2, r3
    b682:	d3e6      	bcc.n	b652 <Adc_Ipw_WriteDataBuffer+0xc6>
                DataPtr[Index] = ResultPtr[Index];
            }
        }
    }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
}
    b684:	bf00      	nop
    b686:	bf00      	nop
    b688:	b008      	add	sp, #32
    b68a:	4770      	bx	lr
    b68c:	1fff8d40 	.word	0x1fff8d40
    b690:	1fff8d48 	.word	0x1fff8d48

0000b694 <Adc_Ipw_ConfigurePdbChannels>:
*/
static inline uint8 Adc_Ipw_ConfigurePdbChannels(Adc_HwUnitType Unit,
                                                 Adc_GroupType Group,
                                                 const Adc_GroupConfigurationType * GroupPtr,
                                                 uint8 NumChannel)
{
    b694:	b500      	push	{lr}
    b696:	b089      	sub	sp, #36	; 0x24
    b698:	9200      	str	r2, [sp, #0]
    b69a:	461a      	mov	r2, r3
    b69c:	4603      	mov	r3, r0
    b69e:	f88d 3007 	strb.w	r3, [sp, #7]
    b6a2:	460b      	mov	r3, r1
    b6a4:	f8ad 3004 	strh.w	r3, [sp, #4]
    b6a8:	4613      	mov	r3, r2
    b6aa:	f88d 3006 	strb.w	r3, [sp, #6]
    uint8 PdbIndex;
    uint8 PreTriggerCtr;
    uint8 ChUsed;
    uint8 LeftChannel = NumChannel;
    b6ae:	f89d 3006 	ldrb.w	r3, [sp, #6]
    b6b2:	f88d 301d 	strb.w	r3, [sp, #29]
    uint8 PdbChannelUsed = (uint8)ADC_IPW_PDB_CHANNELS_USED(NumChannel);
    b6b6:	f89d 3006 	ldrb.w	r3, [sp, #6]
    b6ba:	f003 0307 	and.w	r3, r3, #7
    b6be:	b2db      	uxtb	r3, r3
    b6c0:	2b00      	cmp	r3, #0
    b6c2:	d006      	beq.n	b6d2 <Adc_Ipw_ConfigurePdbChannels+0x3e>
    b6c4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    b6c8:	08db      	lsrs	r3, r3, #3
    b6ca:	b2db      	uxtb	r3, r3
    b6cc:	3301      	adds	r3, #1
    b6ce:	b2db      	uxtb	r3, r3
    b6d0:	e003      	b.n	b6da <Adc_Ipw_ConfigurePdbChannels+0x46>
    b6d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    b6d6:	08db      	lsrs	r3, r3, #3
    b6d8:	b2db      	uxtb	r3, r3
    b6da:	f88d 3019 	strb.w	r3, [sp, #25]
    uint16 PdbDelay;
    uint16 CurrentCh = Adc_axGroupStatus[Group].CurrentChannel;
    b6de:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    b6e2:	4987      	ldr	r1, [pc, #540]	; (b900 <Adc_Ipw_ConfigurePdbChannels+0x26c>)
    b6e4:	4613      	mov	r3, r2
    b6e6:	009b      	lsls	r3, r3, #2
    b6e8:	4413      	add	r3, r2
    b6ea:	009b      	lsls	r3, r3, #2
    b6ec:	440b      	add	r3, r1
    b6ee:	3310      	adds	r3, #16
    b6f0:	781b      	ldrb	r3, [r3, #0]
    b6f2:	f8ad 301a 	strh.w	r3, [sp, #26]
    Pdb_Adc_Ip_PretriggersConfigType PdbPretriggsConfig;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    b6f6:	4b83      	ldr	r3, [pc, #524]	; (b904 <Adc_Ipw_ConfigurePdbChannels+0x270>)
    b6f8:	681b      	ldr	r3, [r3, #0]
    b6fa:	681a      	ldr	r2, [r3, #0]
    b6fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    b700:	4413      	add	r3, r2
    b702:	7c1b      	ldrb	r3, [r3, #16]
    b704:	f88d 3018 	strb.w	r3, [sp, #24]
    uint32 TempMask = Adc_axRuntimeGroupChannel[Group].RuntimeChanMask;
    /* Get delay configuration of each pre-trigger at runtime */
    const uint16 * GroupDelay = Adc_axRuntimeGroupChannel[Group].DelaysPtr;
#else
    /* Follow user configuration */
    const uint16 * GroupDelay = GroupPtr->AdcIpwGroupConfigPtr->DelayPtr;
    b708:	9b00      	ldr	r3, [sp, #0]
    b70a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b70c:	691b      	ldr	r3, [r3, #16]
    b70e:	9305      	str	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    /* Configure PDB channels */
    for (PdbIndex = 0U; PdbIndex < PdbChannelUsed; PdbIndex++)
    b710:	2300      	movs	r3, #0
    b712:	f88d 301f 	strb.w	r3, [sp, #31]
    b716:	e0e6      	b.n	b8e6 <Adc_Ipw_ConfigurePdbChannels+0x252>
    {
        /* Get channels used depending on number of pre-triggers per PDB channel */
        ChUsed = ADC_IPW_NUM_CHANNELS_USED(LeftChannel);
    b718:	f89d 301d 	ldrb.w	r3, [sp, #29]
    b71c:	08db      	lsrs	r3, r3, #3
    b71e:	b2db      	uxtb	r3, r3
    b720:	2b00      	cmp	r3, #0
    b722:	d102      	bne.n	b72a <Adc_Ipw_ConfigurePdbChannels+0x96>
    b724:	f89d 301d 	ldrb.w	r3, [sp, #29]
    b728:	e000      	b.n	b72c <Adc_Ipw_ConfigurePdbChannels+0x98>
    b72a:	2308      	movs	r3, #8
    b72c:	f88d 3013 	strb.w	r3, [sp, #19]

        /* If group channel delay, not bypass mode */
        if ((TRUE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableChannelDelays)
    b730:	9b00      	ldr	r3, [sp, #0]
    b732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b734:	7bdb      	ldrb	r3, [r3, #15]
    b736:	2b00      	cmp	r3, #0
    b738:	d05e      	beq.n	b7f8 <Adc_Ipw_ConfigurePdbChannels+0x164>
                && (GroupDelay != NULL_PTR)
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
           )
        {
            /* If Back to Back mode is disabled, enable and configure delays for all channels */
            if (FALSE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableBackToBack)
    b73a:	9b00      	ldr	r3, [sp, #0]
    b73c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b73e:	7b9b      	ldrb	r3, [r3, #14]
    b740:	f083 0301 	eor.w	r3, r3, #1
    b744:	b2db      	uxtb	r3, r3
    b746:	2b00      	cmp	r3, #0
    b748:	d02a      	beq.n	b7a0 <Adc_Ipw_ConfigurePdbChannels+0x10c>
            {
                PdbPretriggsConfig.EnableDelayMask = (uint8)ADC_IPW_PDB_PRETRIGG_MASK(ChUsed);
    b74a:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b74e:	f1c3 0308 	rsb	r3, r3, #8
    b752:	22ff      	movs	r2, #255	; 0xff
    b754:	fa22 f303 	lsr.w	r3, r2, r3
    b758:	b2db      	uxtb	r3, r3
    b75a:	f88d 300d 	strb.w	r3, [sp, #13]
                for (PreTriggerCtr = 0U; PreTriggerCtr < ChUsed; PreTriggerCtr++)
    b75e:	2300      	movs	r3, #0
    b760:	f88d 301e 	strb.w	r3, [sp, #30]
    b764:	e015      	b.n	b792 <Adc_Ipw_ConfigurePdbChannels+0xfe>
                {
#if (ADC_SETCHANNEL_API == STD_ON)
                    if ((uint32)1U == (TempMask & (uint32)1U))
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
                    {
                        Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, PreTriggerCtr, GroupDelay[CurrentCh + PreTriggerCtr]);
    b766:	f89d 0018 	ldrb.w	r0, [sp, #24]
    b76a:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    b76e:	f89d 301e 	ldrb.w	r3, [sp, #30]
    b772:	4413      	add	r3, r2
    b774:	005b      	lsls	r3, r3, #1
    b776:	9a05      	ldr	r2, [sp, #20]
    b778:	4413      	add	r3, r2
    b77a:	881b      	ldrh	r3, [r3, #0]
    b77c:	f89d 201e 	ldrb.w	r2, [sp, #30]
    b780:	f89d 101f 	ldrb.w	r1, [sp, #31]
    b784:	f001 fd16 	bl	d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
                for (PreTriggerCtr = 0U; PreTriggerCtr < ChUsed; PreTriggerCtr++)
    b788:	f89d 301e 	ldrb.w	r3, [sp, #30]
    b78c:	3301      	adds	r3, #1
    b78e:	f88d 301e 	strb.w	r3, [sp, #30]
    b792:	f89d 201e 	ldrb.w	r2, [sp, #30]
    b796:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b79a:	429a      	cmp	r2, r3
    b79c:	d3e3      	bcc.n	b766 <Adc_Ipw_ConfigurePdbChannels+0xd2>
    b79e:	e051      	b.n	b844 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
                }
            }
            else
            {
                /* Beginning part (8 ADC channels) of group will be configured in PDB channel 0 */
                if (0U == PdbIndex)
    b7a0:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b7a4:	2b00      	cmp	r3, #0
    b7a6:	d110      	bne.n	b7ca <Adc_Ipw_ConfigurePdbChannels+0x136>
                {
                    PdbPretriggsConfig.EnableDelayMask = 1U;
    b7a8:	2301      	movs	r3, #1
    b7aa:	f88d 300d 	strb.w	r3, [sp, #13]
                    /* First pre-trigger need to be configured as delay, others will be in back to back mode */
                    PdbDelay = GroupDelay[0U];
    b7ae:	9b05      	ldr	r3, [sp, #20]
    b7b0:	881b      	ldrh	r3, [r3, #0]
    b7b2:	f8ad 3010 	strh.w	r3, [sp, #16]
                    Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, PdbDelay);
    b7b6:	f89d 0018 	ldrb.w	r0, [sp, #24]
    b7ba:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    b7be:	f89d 101f 	ldrb.w	r1, [sp, #31]
    b7c2:	2200      	movs	r2, #0
    b7c4:	f001 fcf6 	bl	d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
    b7c8:	e03c      	b.n	b844 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
                    if (FALSE == Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->PdbConfig[LogicalHwUnitId]->InterChannelBackToBackEnable)
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */
                    {
                        /* The other parts will be configured in following PDB channels */
                        PdbPretriggsConfig.EnableDelayMask = 1U;
    b7ca:	2301      	movs	r3, #1
    b7cc:	f88d 300d 	strb.w	r3, [sp, #13]
                        PdbDelay = (GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*PdbIndex;
    b7d0:	9b00      	ldr	r3, [sp, #0]
    b7d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b7d4:	899a      	ldrh	r2, [r3, #12]
    b7d6:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b7da:	b29b      	uxth	r3, r3
    b7dc:	fb12 f303 	smulbb	r3, r2, r3
    b7e0:	f8ad 3010 	strh.w	r3, [sp, #16]
                        Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, PdbDelay);
    b7e4:	f89d 0018 	ldrb.w	r0, [sp, #24]
    b7e8:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    b7ec:	f89d 101f 	ldrb.w	r1, [sp, #31]
    b7f0:	2200      	movs	r2, #0
    b7f2:	f001 fcdf 	bl	d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
    b7f6:	e025      	b.n	b844 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
                }
            }
        }
        else    /* Back-to-back mode only */
        {
            if (0U == PdbIndex)
    b7f8:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b7fc:	2b00      	cmp	r3, #0
    b7fe:	d10b      	bne.n	b818 <Adc_Ipw_ConfigurePdbChannels+0x184>
            {
                /* Configure the delay for the second PDB in case of only back to back used */
                /* The first PDB channel, pre-trigger 0 also need to use channel delay (TOS bit = 1) in order to work with continuous PDB mode */
                PdbPretriggsConfig.EnableDelayMask = 1U;
    b800:	2301      	movs	r3, #1
    b802:	f88d 300d 	strb.w	r3, [sp, #13]
                Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, 0U);
    b806:	f89d 0018 	ldrb.w	r0, [sp, #24]
    b80a:	f89d 101f 	ldrb.w	r1, [sp, #31]
    b80e:	2300      	movs	r3, #0
    b810:	2200      	movs	r2, #0
    b812:	f001 fccf 	bl	d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
    b816:	e015      	b.n	b844 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
            {
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
                if (FALSE == Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->PdbConfig[LogicalHwUnitId]->InterChannelBackToBackEnable)
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */
                {
                    PdbPretriggsConfig.EnableDelayMask = 1U;
    b818:	2301      	movs	r3, #1
    b81a:	f88d 300d 	strb.w	r3, [sp, #13]
                    PdbDelay = (GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*PdbIndex;
    b81e:	9b00      	ldr	r3, [sp, #0]
    b820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b822:	899a      	ldrh	r2, [r3, #12]
    b824:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b828:	b29b      	uxth	r3, r3
    b82a:	fb12 f303 	smulbb	r3, r2, r3
    b82e:	f8ad 3010 	strh.w	r3, [sp, #16]
                    Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, PdbDelay);
    b832:	f89d 0018 	ldrb.w	r0, [sp, #24]
    b836:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    b83a:	f89d 101f 	ldrb.w	r1, [sp, #31]
    b83e:	2200      	movs	r2, #0
    b840:	f001 fcb8 	bl	d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
                }
            }
        }

        Pdb_Adc_Ip_LoadRegValues(PhysicalHwUnitId);
    b844:	f89d 3018 	ldrb.w	r3, [sp, #24]
    b848:	4618      	mov	r0, r3
    b84a:	f001 fb87 	bl	cf5c <Pdb_Adc_Ip_LoadRegValues>

        /* Update status channel for configuring PDB channel in next loop */
        LeftChannel -= ChUsed;
    b84e:	f89d 201d 	ldrb.w	r2, [sp, #29]
    b852:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b856:	1ad3      	subs	r3, r2, r3
    b858:	f88d 301d 	strb.w	r3, [sp, #29]
        CurrentCh += ChUsed;
    b85c:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b860:	b29a      	uxth	r2, r3
    b862:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    b866:	4413      	add	r3, r2
    b868:	f8ad 301a 	strh.w	r3, [sp, #26]

        /* Use back to back mode for all channels but using delay in pre-trigger 0 */
        if (TRUE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableBackToBack)
    b86c:	9b00      	ldr	r3, [sp, #0]
    b86e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b870:	7b9b      	ldrb	r3, [r3, #14]
    b872:	2b00      	cmp	r3, #0
    b874:	d01d      	beq.n	b8b2 <Adc_Ipw_ConfigurePdbChannels+0x21e>
        {
            if (0U == PdbIndex)
    b876:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b87a:	2b00      	cmp	r3, #0
    b87c:	d10c      	bne.n	b898 <Adc_Ipw_ConfigurePdbChannels+0x204>
            {
                PdbPretriggsConfig.BackToBackEnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed) - 1U;
    b87e:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b882:	f1c3 0308 	rsb	r3, r3, #8
    b886:	22ff      	movs	r2, #255	; 0xff
    b888:	fa22 f303 	lsr.w	r3, r2, r3
    b88c:	b2db      	uxtb	r3, r3
    b88e:	3b01      	subs	r3, #1
    b890:	b2db      	uxtb	r3, r3
    b892:	f88d 300e 	strb.w	r3, [sp, #14]
    b896:	e00f      	b.n	b8b8 <Adc_Ipw_ConfigurePdbChannels+0x224>
                    PdbPretriggsConfig.BackToBackEnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed);
                }
                else
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */
                {
                    PdbPretriggsConfig.BackToBackEnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed) - 1U;
    b898:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b89c:	f1c3 0308 	rsb	r3, r3, #8
    b8a0:	22ff      	movs	r2, #255	; 0xff
    b8a2:	fa22 f303 	lsr.w	r3, r2, r3
    b8a6:	b2db      	uxtb	r3, r3
    b8a8:	3b01      	subs	r3, #1
    b8aa:	b2db      	uxtb	r3, r3
    b8ac:	f88d 300e 	strb.w	r3, [sp, #14]
    b8b0:	e002      	b.n	b8b8 <Adc_Ipw_ConfigurePdbChannels+0x224>
                }
            }
        }
        else
        {
            PdbPretriggsConfig.BackToBackEnableMask = 0u;
    b8b2:	2300      	movs	r3, #0
    b8b4:	f88d 300e 	strb.w	r3, [sp, #14]
        }
        PdbPretriggsConfig.EnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed);
    b8b8:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b8bc:	f1c3 0308 	rsb	r3, r3, #8
    b8c0:	22ff      	movs	r2, #255	; 0xff
    b8c2:	fa22 f303 	lsr.w	r3, r2, r3
    b8c6:	b2db      	uxtb	r3, r3
    b8c8:	f88d 300c 	strb.w	r3, [sp, #12]
        /* Update configuration to CHnC1 register for pre-trigger */
        Pdb_Adc_Ip_ConfigAdcPretriggers(PhysicalHwUnitId, PdbIndex, &PdbPretriggsConfig);
    b8cc:	f89d 3018 	ldrb.w	r3, [sp, #24]
    b8d0:	aa03      	add	r2, sp, #12
    b8d2:	f89d 101f 	ldrb.w	r1, [sp, #31]
    b8d6:	4618      	mov	r0, r3
    b8d8:	f001 fb7c 	bl	cfd4 <Pdb_Adc_Ip_ConfigAdcPretriggers>
    for (PdbIndex = 0U; PdbIndex < PdbChannelUsed; PdbIndex++)
    b8dc:	f89d 301f 	ldrb.w	r3, [sp, #31]
    b8e0:	3301      	adds	r3, #1
    b8e2:	f88d 301f 	strb.w	r3, [sp, #31]
    b8e6:	f89d 201f 	ldrb.w	r2, [sp, #31]
    b8ea:	f89d 3019 	ldrb.w	r3, [sp, #25]
    b8ee:	429a      	cmp	r2, r3
    b8f0:	f4ff af12 	bcc.w	b718 <Adc_Ipw_ConfigurePdbChannels+0x84>
    }
    return PdbIndex;
    b8f4:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    b8f8:	4618      	mov	r0, r3
    b8fa:	b009      	add	sp, #36	; 0x24
    b8fc:	f85d fb04 	ldr.w	pc, [sp], #4
    b900:	1fff8d48 	.word	0x1fff8d48
    b904:	1fff8d40 	.word	0x1fff8d40

0000b908 <Adc_Ipw_ConfigurePdbConversion>:
static inline void Adc_Ipw_ConfigurePdbConversion(Adc_HwUnitType Unit,
                                                    Adc_GroupType Group,
                                                    const Adc_GroupConfigurationType * GroupPtr,
                                                    Adc_HwTriggerTimerType Trigger,
                                                    uint8 NumChannel)
{
    b908:	b500      	push	{lr}
    b90a:	b089      	sub	sp, #36	; 0x24
    b90c:	9202      	str	r2, [sp, #8]
    b90e:	9301      	str	r3, [sp, #4]
    b910:	4603      	mov	r3, r0
    b912:	f88d 300f 	strb.w	r3, [sp, #15]
    b916:	460b      	mov	r3, r1
    b918:	f8ad 300c 	strh.w	r3, [sp, #12]
    uint8 PdbIndex;
    uint8 PdbChannelUsed;
    uint16 PdbPeriod = 0U;
    b91c:	2300      	movs	r3, #0
    b91e:	f8ad 301c 	strh.w	r3, [sp, #28]
    Pdb_Adc_Ip_PretriggersConfigType PdbPretriggsConfig;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    b922:	4b62      	ldr	r3, [pc, #392]	; (baac <Adc_Ipw_ConfigurePdbConversion+0x1a4>)
    b924:	681b      	ldr	r3, [r3, #0]
    b926:	681a      	ldr	r2, [r3, #0]
    b928:	f89d 300f 	ldrb.w	r3, [sp, #15]
    b92c:	4413      	add	r3, r2
    b92e:	7c1b      	ldrb	r3, [r3, #16]
    b930:	f88d 301b 	strb.w	r3, [sp, #27]
    /* Get delay configuration of each pre-trigger */
    /* At runtime */
    const uint16 * GroupDelay = Adc_axRuntimeGroupChannel[Group].DelaysPtr;
#else
    /* Follow user configuration */
    const uint16 * GroupDelay = GroupPtr->AdcIpwGroupConfigPtr->DelayPtr;
    b934:	9b02      	ldr	r3, [sp, #8]
    b936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b938:	691b      	ldr	r3, [r3, #16]
    b93a:	9305      	str	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    /* Calculate number of PDB channels depending on the ADC channels used */
    /* Note that 1 PDB channel triggers to 8 ADC channels */
    PdbChannelUsed = (uint8)ADC_IPW_PDB_CHANNELS_USED(NumChannel);
    b93c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    b940:	f003 0307 	and.w	r3, r3, #7
    b944:	b2db      	uxtb	r3, r3
    b946:	2b00      	cmp	r3, #0
    b948:	d006      	beq.n	b958 <Adc_Ipw_ConfigurePdbConversion+0x50>
    b94a:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    b94e:	08db      	lsrs	r3, r3, #3
    b950:	b2db      	uxtb	r3, r3
    b952:	3301      	adds	r3, #1
    b954:	b2db      	uxtb	r3, r3
    b956:	e003      	b.n	b960 <Adc_Ipw_ConfigurePdbConversion+0x58>
    b958:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    b95c:	08db      	lsrs	r3, r3, #3
    b95e:	b2db      	uxtb	r3, r3
    b960:	f88d 3013 	strb.w	r3, [sp, #19]
    /* Select the input trigger source for PDB */
    Pdb_Adc_Ip_Enable(PhysicalHwUnitId);
    b964:	f89d 301b 	ldrb.w	r3, [sp, #27]
    b968:	4618      	mov	r0, r3
    b96a:	f001 fa61 	bl	ce30 <Pdb_Adc_Ip_Enable>
    Pdb_Adc_Ip_SetTriggerInput(PhysicalHwUnitId, Trigger);
    b96e:	f89d 301b 	ldrb.w	r3, [sp, #27]
    b972:	9901      	ldr	r1, [sp, #4]
    b974:	4618      	mov	r0, r3
    b976:	f001 fa89 	bl	ce8c <Pdb_Adc_Ip_SetTriggerInput>

    PdbIndex = Adc_Ipw_ConfigurePdbChannels(Unit, Group, GroupPtr, NumChannel);
    b97a:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    b97e:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    b982:	f89d 000f 	ldrb.w	r0, [sp, #15]
    b986:	9a02      	ldr	r2, [sp, #8]
    b988:	f7ff fe84 	bl	b694 <Adc_Ipw_ConfigurePdbChannels>
    b98c:	4603      	mov	r3, r0
    b98e:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    else
#endif /* ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED */
    {
        /* If group channel delay, not bypass mode */
        if (TRUE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableChannelDelays)
    b992:	9b02      	ldr	r3, [sp, #8]
    b994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b996:	7bdb      	ldrb	r3, [r3, #15]
    b998:	2b00      	cmp	r3, #0
    b99a:	d02f      	beq.n	b9fc <Adc_Ipw_ConfigurePdbConversion+0xf4>
        {
            if (FALSE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableBackToBack)
    b99c:	9b02      	ldr	r3, [sp, #8]
    b99e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b9a0:	7b9b      	ldrb	r3, [r3, #14]
    b9a2:	f083 0301 	eor.w	r3, r3, #1
    b9a6:	b2db      	uxtb	r3, r3
    b9a8:	2b00      	cmp	r3, #0
    b9aa:	d017      	beq.n	b9dc <Adc_Ipw_ConfigurePdbConversion+0xd4>
            {
                /* If delay mode for all pre-triggers, PDB period equals to value of last pre-trigger delay (i.e longest delay) */
                PdbPeriod = GroupDelay[(Adc_axGroupStatus[Group].CurrentChannel + NumChannel) - 1U];
    b9ac:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    b9b0:	493f      	ldr	r1, [pc, #252]	; (bab0 <Adc_Ipw_ConfigurePdbConversion+0x1a8>)
    b9b2:	4613      	mov	r3, r2
    b9b4:	009b      	lsls	r3, r3, #2
    b9b6:	4413      	add	r3, r2
    b9b8:	009b      	lsls	r3, r3, #2
    b9ba:	440b      	add	r3, r1
    b9bc:	3310      	adds	r3, #16
    b9be:	781b      	ldrb	r3, [r3, #0]
    b9c0:	461a      	mov	r2, r3
    b9c2:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    b9c6:	4413      	add	r3, r2
    b9c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
    b9cc:	3b01      	subs	r3, #1
    b9ce:	005b      	lsls	r3, r3, #1
    b9d0:	9a05      	ldr	r2, [sp, #20]
    b9d2:	4413      	add	r3, r2
    b9d4:	881b      	ldrh	r3, [r3, #0]
    b9d6:	f8ad 301c 	strh.w	r3, [sp, #28]
    b9da:	e01a      	b.n	ba12 <Adc_Ipw_ConfigurePdbConversion+0x10a>
            }
            else
            {
                /* Period will be calculated depending on user configuration in back to back mode */
                PdbPeriod = GroupDelay[0U] + (uint16)((GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*((uint16)PdbChannelUsed - 1U));
    b9dc:	9b05      	ldr	r3, [sp, #20]
    b9de:	881a      	ldrh	r2, [r3, #0]
    b9e0:	9b02      	ldr	r3, [sp, #8]
    b9e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    b9e4:	8999      	ldrh	r1, [r3, #12]
    b9e6:	f89d 3013 	ldrb.w	r3, [sp, #19]
    b9ea:	3b01      	subs	r3, #1
    b9ec:	b29b      	uxth	r3, r3
    b9ee:	fb11 f303 	smulbb	r3, r1, r3
    b9f2:	b29b      	uxth	r3, r3
    b9f4:	4413      	add	r3, r2
    b9f6:	f8ad 301c 	strh.w	r3, [sp, #28]
    b9fa:	e00a      	b.n	ba12 <Adc_Ipw_ConfigurePdbConversion+0x10a>
            }
        }
        else
        {
            /* All pre-trigger configured as user PdbDelay */
            PdbPeriod = (GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*((uint16)PdbChannelUsed - 1U);
    b9fc:	9b02      	ldr	r3, [sp, #8]
    b9fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    ba00:	899a      	ldrh	r2, [r3, #12]
    ba02:	f89d 3013 	ldrb.w	r3, [sp, #19]
    ba06:	3b01      	subs	r3, #1
    ba08:	b29b      	uxth	r3, r3
    ba0a:	fb12 f303 	smulbb	r3, r2, r3
    ba0e:	f8ad 301c 	strh.w	r3, [sp, #28]
        }
    }

    /* Configure the period of counter */
    Pdb_Adc_Ip_SetModulus(PhysicalHwUnitId, PdbPeriod);
    ba12:	f89d 301b 	ldrb.w	r3, [sp, #27]
    ba16:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    ba1a:	4611      	mov	r1, r2
    ba1c:	4618      	mov	r0, r3
    ba1e:	f001 fab5 	bl	cf8c <Pdb_Adc_Ip_SetModulus>

    /* Load the configuration */
    Pdb_Adc_Ip_LoadRegValues(PhysicalHwUnitId);
    ba22:	f89d 301b 	ldrb.w	r3, [sp, #27]
    ba26:	4618      	mov	r0, r3
    ba28:	f001 fa98 	bl	cf5c <Pdb_Adc_Ip_LoadRegValues>

    PdbPretriggsConfig.EnableMask = 0u;
    ba2c:	2300      	movs	r3, #0
    ba2e:	f88d 3010 	strb.w	r3, [sp, #16]
    PdbPretriggsConfig.EnableDelayMask = 0u;
    ba32:	2300      	movs	r3, #0
    ba34:	f88d 3011 	strb.w	r3, [sp, #17]
    PdbPretriggsConfig.BackToBackEnableMask = 0u;
    ba38:	2300      	movs	r3, #0
    ba3a:	f88d 3012 	strb.w	r3, [sp, #18]

    /* Disable others PDB channels to avoid errors when PDB trigger the disabled channels */
    for (; PdbIndex < PDB_CH_COUNT; PdbIndex++)
    ba3e:	e00c      	b.n	ba5a <Adc_Ipw_ConfigurePdbConversion+0x152>
    {
        Pdb_Adc_Ip_ConfigAdcPretriggers(PhysicalHwUnitId, PdbIndex, &PdbPretriggsConfig);
    ba40:	f89d 301b 	ldrb.w	r3, [sp, #27]
    ba44:	aa04      	add	r2, sp, #16
    ba46:	f89d 101f 	ldrb.w	r1, [sp, #31]
    ba4a:	4618      	mov	r0, r3
    ba4c:	f001 fac2 	bl	cfd4 <Pdb_Adc_Ip_ConfigAdcPretriggers>
    for (; PdbIndex < PDB_CH_COUNT; PdbIndex++)
    ba50:	f89d 301f 	ldrb.w	r3, [sp, #31]
    ba54:	3301      	adds	r3, #1
    ba56:	f88d 301f 	strb.w	r3, [sp, #31]
    ba5a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    ba5e:	2b01      	cmp	r3, #1
    ba60:	d9ee      	bls.n	ba40 <Adc_Ipw_ConfigurePdbConversion+0x138>
    }

    /* Update current channel */
    Adc_axGroupStatus[Group].CurrentChannel += NumChannel;
    ba62:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    ba66:	4912      	ldr	r1, [pc, #72]	; (bab0 <Adc_Ipw_ConfigurePdbConversion+0x1a8>)
    ba68:	4613      	mov	r3, r2
    ba6a:	009b      	lsls	r3, r3, #2
    ba6c:	4413      	add	r3, r2
    ba6e:	009b      	lsls	r3, r3, #2
    ba70:	440b      	add	r3, r1
    ba72:	3310      	adds	r3, #16
    ba74:	7819      	ldrb	r1, [r3, #0]
    ba76:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    ba7a:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    ba7e:	440b      	add	r3, r1
    ba80:	b2d8      	uxtb	r0, r3
    ba82:	490b      	ldr	r1, [pc, #44]	; (bab0 <Adc_Ipw_ConfigurePdbConversion+0x1a8>)
    ba84:	4613      	mov	r3, r2
    ba86:	009b      	lsls	r3, r3, #2
    ba88:	4413      	add	r3, r2
    ba8a:	009b      	lsls	r3, r3, #2
    ba8c:	440b      	add	r3, r1
    ba8e:	3310      	adds	r3, #16
    ba90:	4602      	mov	r2, r0
    ba92:	701a      	strb	r2, [r3, #0]

    /* SWS_Adc_00356, SWS_Adc_00357 */
    /* Start software trigger */
    /* If trigger is not software trigger, hardware trigger or external trigger will be used */
    if (PDB_ADC_IP_SOFTWARE_TRIGGER == Trigger)
    ba94:	9b01      	ldr	r3, [sp, #4]
    ba96:	2b0f      	cmp	r3, #15
    ba98:	d104      	bne.n	baa4 <Adc_Ipw_ConfigurePdbConversion+0x19c>
            /* PDB operation in Continuous mode for software */
            Pdb_Adc_Ip_SetContinuousMode(PhysicalHwUnitId, TRUE);
        }
#endif /* (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */

        Pdb_Adc_Ip_SwTrigger(PhysicalHwUnitId);
    ba9a:	f89d 301b 	ldrb.w	r3, [sp, #27]
    ba9e:	4618      	mov	r0, r3
    baa0:	f001 fa34 	bl	cf0c <Pdb_Adc_Ip_SwTrigger>
    }
#if (ADC_SETCHANNEL_API == STD_OFF)
    /* Avoid compiler warning */
    (void)Group;
#endif /* (ADC_SETCHANNEL_API == STD_OFF) */
}
    baa4:	bf00      	nop
    baa6:	b009      	add	sp, #36	; 0x24
    baa8:	f85d fb04 	ldr.w	pc, [sp], #4
    baac:	1fff8d40 	.word	0x1fff8d40
    bab0:	1fff8d48 	.word	0x1fff8d48

0000bab4 <Adc_Ipw_StopConversionCheckTimeout>:
*
*/
static inline Std_ReturnType Adc_Ipw_StopConversionCheckTimeout(Adc_HwUnitType Unit,
                                                                Adc_GroupType Group,
                                                                uint8 CoreId)
{
    bab4:	b500      	push	{lr}
    bab6:	b087      	sub	sp, #28
    bab8:	4603      	mov	r3, r0
    baba:	f88d 3007 	strb.w	r3, [sp, #7]
    babe:	460b      	mov	r3, r1
    bac0:	f8ad 3004 	strh.w	r3, [sp, #4]
    bac4:	4613      	mov	r3, r2
    bac6:	f88d 3006 	strb.w	r3, [sp, #6]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    baca:	f89d 3006 	ldrb.w	r3, [sp, #6]
    bace:	4a36      	ldr	r2, [pc, #216]	; (bba8 <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    bad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bad4:	68da      	ldr	r2, [r3, #12]
    bad6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    bada:	005b      	lsls	r3, r3, #1
    badc:	4413      	add	r3, r2
    bade:	881b      	ldrh	r3, [r3, #0]
    bae0:	f8ad 3014 	strh.w	r3, [sp, #20]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    bae4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    bae8:	4a2f      	ldr	r2, [pc, #188]	; (bba8 <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    baea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    baee:	681a      	ldr	r2, [r3, #0]
    baf0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    baf4:	4413      	add	r3, r2
    baf6:	7c1b      	ldrb	r3, [r3, #16]
    baf8:	f88d 3013 	strb.w	r3, [sp, #19]
    Std_ReturnType Status = E_OK;
    bafc:	2300      	movs	r3, #0
    bafe:	f88d 3017 	strb.w	r3, [sp, #23]
    Adc_Ip_StatusType AdcIpStatus;
    uint8 ChIndex;

    /* Stop PDB hardware trigger unit */
    Pdb_Adc_Ip_DisableAndClearPdb(PhysicalHwUnitId);
    bb02:	f89d 3013 	ldrb.w	r3, [sp, #19]
    bb06:	4618      	mov	r0, r3
    bb08:	f001 fb7e 	bl	d208 <Pdb_Adc_Ip_DisableAndClearPdb>

    /* Check if ADC is in continuous mode */
    if (((uint8)STD_ON == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AdcWithoutInterrupt) && (ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode))
    bb0c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    bb10:	4a25      	ldr	r2, [pc, #148]	; (bba8 <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    bb12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb16:	685a      	ldr	r2, [r3, #4]
    bb18:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    bb1c:	2134      	movs	r1, #52	; 0x34
    bb1e:	fb01 f303 	mul.w	r3, r1, r3
    bb22:	4413      	add	r3, r2
    bb24:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    bb28:	2b01      	cmp	r3, #1
    bb2a:	d114      	bne.n	bb56 <Adc_Ipw_StopConversionCheckTimeout+0xa2>
    bb2c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    bb30:	4a1d      	ldr	r2, [pc, #116]	; (bba8 <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    bb32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb36:	685a      	ldr	r2, [r3, #4]
    bb38:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    bb3c:	2134      	movs	r1, #52	; 0x34
    bb3e:	fb01 f303 	mul.w	r3, r1, r3
    bb42:	4413      	add	r3, r2
    bb44:	689b      	ldr	r3, [r3, #8]
    bb46:	2b01      	cmp	r3, #1
    bb48:	d105      	bne.n	bb56 <Adc_Ipw_StopConversionCheckTimeout+0xa2>
    {
        /* Set to Oneshot mode */
        Adc_Ip_SetContinuousMode(PhysicalHwUnitId, FALSE);
    bb4a:	f89d 3013 	ldrb.w	r3, [sp, #19]
    bb4e:	2100      	movs	r1, #0
    bb50:	4618      	mov	r0, r3
    bb52:	f7ff f827 	bl	aba4 <Adc_Ip_SetContinuousMode>
    }

    /* Disable all channels */
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    bb56:	2300      	movs	r3, #0
    bb58:	f88d 3016 	strb.w	r3, [sp, #22]
    bb5c:	e013      	b.n	bb86 <Adc_Ipw_StopConversionCheckTimeout+0xd2>
    {
        /* Stop conversion in SC1n register and wait until conversion is aborted. */
        /* Because some channels in chain are not converted yet */
        AdcIpStatus = Adc_Ip_SetDisabledChannel(PhysicalHwUnitId, ChIndex, TRUE);
    bb5e:	f89d 3013 	ldrb.w	r3, [sp, #19]
    bb62:	f89d 1016 	ldrb.w	r1, [sp, #22]
    bb66:	2201      	movs	r2, #1
    bb68:	4618      	mov	r0, r3
    bb6a:	f7ff f8cd 	bl	ad08 <Adc_Ip_SetDisabledChannel>
    bb6e:	9003      	str	r0, [sp, #12]
        if (AdcIpStatus == ADC_IP_STATUS_TIMEOUT)
    bb70:	9b03      	ldr	r3, [sp, #12]
    bb72:	2b02      	cmp	r3, #2
    bb74:	d102      	bne.n	bb7c <Adc_Ipw_StopConversionCheckTimeout+0xc8>
        {
            Status = E_NOT_OK;
    bb76:	2301      	movs	r3, #1
    bb78:	f88d 3017 	strb.w	r3, [sp, #23]
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    bb7c:	f89d 3016 	ldrb.w	r3, [sp, #22]
    bb80:	3301      	adds	r3, #1
    bb82:	f88d 3016 	strb.w	r3, [sp, #22]
    bb86:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bb8a:	4a08      	ldr	r2, [pc, #32]	; (bbac <Adc_Ipw_StopConversionCheckTimeout+0xf8>)
    bb8c:	00db      	lsls	r3, r3, #3
    bb8e:	4413      	add	r3, r2
    bb90:	799b      	ldrb	r3, [r3, #6]
    bb92:	f89d 2016 	ldrb.w	r2, [sp, #22]
    bb96:	429a      	cmp	r2, r3
    bb98:	d3e1      	bcc.n	bb5e <Adc_Ipw_StopConversionCheckTimeout+0xaa>
        }
    }
    return Status;
    bb9a:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    bb9e:	4618      	mov	r0, r3
    bba0:	b007      	add	sp, #28
    bba2:	f85d fb04 	ldr.w	pc, [sp], #4
    bba6:	bf00      	nop
    bba8:	1fff8d40 	.word	0x1fff8d40
    bbac:	1fff8d70 	.word	0x1fff8d70

0000bbb0 <Adc_Ipw_PrepareGroupStart>:
* @return         void
*/
static inline void Adc_Ipw_PrepareGroupStart(Adc_HwUnitType Unit,
                                             const Adc_GroupConfigurationType * GroupPtr,
                                             uint8 CoreId)
{
    bbb0:	b500      	push	{lr}
    bbb2:	b085      	sub	sp, #20
    bbb4:	4603      	mov	r3, r0
    bbb6:	9100      	str	r1, [sp, #0]
    bbb8:	f88d 3007 	strb.w	r3, [sp, #7]
    bbbc:	4613      	mov	r3, r2
    bbbe:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_ConversionTimeType ConvTime;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    bbc2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    bbc6:	4a14      	ldr	r2, [pc, #80]	; (bc18 <Adc_Ipw_PrepareGroupStart+0x68>)
    bbc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bbcc:	681a      	ldr	r2, [r3, #0]
    bbce:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bbd2:	4413      	add	r3, r2
    bbd4:	7c1b      	ldrb	r3, [r3, #16]
    bbd6:	f88d 300f 	strb.w	r3, [sp, #15]
            Adc_Ip_SetAveraging(PhysicalHwUnitId, TRUE, GroupPtr->AdcIpwGroupConfigPtr->GroupAvgSelectAlternate);
        }
    }
#else /* (ADC_DUAL_CLOCK_MODE == STD_OFF) */
    {
        if ((uint8)STD_ON == GroupPtr->AdcIpwGroupConfigPtr->GroupAvgEnable)
    bbda:	9b00      	ldr	r3, [sp, #0]
    bbdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    bbde:	781b      	ldrb	r3, [r3, #0]
    bbe0:	2b01      	cmp	r3, #1
    bbe2:	d108      	bne.n	bbf6 <Adc_Ipw_PrepareGroupStart+0x46>
        {
            Adc_Ip_SetAveraging(PhysicalHwUnitId, TRUE, GroupPtr->AdcIpwGroupConfigPtr->GroupAvgSelect);
    bbe4:	f89d 000f 	ldrb.w	r0, [sp, #15]
    bbe8:	9b00      	ldr	r3, [sp, #0]
    bbea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    bbec:	685b      	ldr	r3, [r3, #4]
    bbee:	461a      	mov	r2, r3
    bbf0:	2101      	movs	r1, #1
    bbf2:	f7fe ff51 	bl	aa98 <Adc_Ip_SetAveraging>
    else
    {
        ConvTime = GroupPtr->AdcIpwGroupConfigPtr->AlternateConvTime;
    }
#else /* (ADC_DUAL_CLOCK_MODE == STD_OFF) */
    ConvTime = GroupPtr->AdcIpwGroupConfigPtr->ConvTime;
    bbf6:	9b00      	ldr	r3, [sp, #0]
    bbf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    bbfa:	7a1b      	ldrb	r3, [r3, #8]
    bbfc:	f88d 300e 	strb.w	r3, [sp, #14]
    (void)CoreId;
#endif /* (ADC_DUAL_CLOCK_MODE == STD_ON) */
    /*  Program Conversion Time */
    Adc_Ip_SetSampleTime(PhysicalHwUnitId, ConvTime);
    bc00:	f89d 300f 	ldrb.w	r3, [sp, #15]
    bc04:	f89d 200e 	ldrb.w	r2, [sp, #14]
    bc08:	4611      	mov	r1, r2
    bc0a:	4618      	mov	r0, r3
    bc0c:	f7fe ff62 	bl	aad4 <Adc_Ip_SetSampleTime>
}
    bc10:	bf00      	nop
    bc12:	b005      	add	sp, #20
    bc14:	f85d fb04 	ldr.w	pc, [sp], #4
    bc18:	1fff8d40 	.word	0x1fff8d40

0000bc1c <Adc_Ipw_CalculateNumsBitShift>:
* @param[in]      Resolution    Adc resolution enum value
*
* @return         uint8        Number of bits shift
*/
uint8 Adc_Ipw_CalculateNumsBitShift(Adc_Ip_ResolutionType Resolution)
{
    bc1c:	b084      	sub	sp, #16
    bc1e:	9001      	str	r0, [sp, #4]
            /* Default is 12 bits */
            NumsBitShift = 4U;
            break;
    }
#else
    NumsBitShift = 0U;
    bc20:	2300      	movs	r3, #0
    bc22:	f88d 300f 	strb.w	r3, [sp, #15]
    (void) Resolution;
#endif /* (ADC_RESULT_ALIGNMENT == ADC_ALIGN_LEFT) */

    return NumsBitShift;
    bc26:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    bc2a:	4618      	mov	r0, r3
    bc2c:	b004      	add	sp, #16
    bc2e:	4770      	bx	lr

0000bc30 <Adc_Ipw_ConfigureConversion>:
void Adc_Ipw_ConfigureConversion(Adc_HwUnitType Unit,
                                 Adc_GroupType Group,
                                 Adc_HwTriggerTimerType Trigger,
                                 uint8 NumChannel,
                                 uint8 CoreId)
{
    bc30:	b500      	push	{lr}
    bc32:	b08f      	sub	sp, #60	; 0x3c
    bc34:	9202      	str	r2, [sp, #8]
    bc36:	461a      	mov	r2, r3
    bc38:	4603      	mov	r3, r0
    bc3a:	f88d 300f 	strb.w	r3, [sp, #15]
    bc3e:	460b      	mov	r3, r1
    bc40:	f8ad 300c 	strh.w	r3, [sp, #12]
    bc44:	4613      	mov	r3, r2
    bc46:	f88d 300e 	strb.w	r3, [sp, #14]
    uint8 ChIndex;
    Adc_ChannelIndexType CurrentChannel;
    Adc_Ip_ChanConfigType ChannelConfig;
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    bc4a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    bc4e:	4a6d      	ldr	r2, [pc, #436]	; (be04 <Adc_Ipw_ConfigureConversion+0x1d4>)
    bc50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc54:	68da      	ldr	r2, [r3, #12]
    bc56:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    bc5a:	005b      	lsls	r3, r3, #1
    bc5c:	4413      	add	r3, r2
    bc5e:	881b      	ldrh	r3, [r3, #0]
    bc60:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    bc64:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    bc68:	4a66      	ldr	r2, [pc, #408]	; (be04 <Adc_Ipw_ConfigureConversion+0x1d4>)
    bc6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc6e:	685a      	ldr	r2, [r3, #4]
    bc70:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
    bc74:	2134      	movs	r1, #52	; 0x34
    bc76:	fb01 f303 	mul.w	r3, r1, r3
    bc7a:	4413      	add	r3, r2
    bc7c:	930c      	str	r3, [sp, #48]	; 0x30
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    bc7e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    bc82:	4a60      	ldr	r2, [pc, #384]	; (be04 <Adc_Ipw_ConfigureConversion+0x1d4>)
    bc84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc88:	681a      	ldr	r2, [r3, #0]
    bc8a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    bc8e:	4413      	add	r3, r2
    bc90:	7c1b      	ldrb	r3, [r3, #16]
    bc92:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    Adc_Ip_InputChannelType Channel;
    const Adc_GroupDefType * ChannelsDefinition = NULL_PTR;
    bc96:	2300      	movs	r3, #0
    bc98:	930a      	str	r3, [sp, #40]	; 0x28

    /* Next channel will be converted */
    CurrentChannel = Adc_axGroupStatus[Group].CurrentChannel;
    bc9a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    bc9e:	495a      	ldr	r1, [pc, #360]	; (be08 <Adc_Ipw_ConfigureConversion+0x1d8>)
    bca0:	4613      	mov	r3, r2
    bca2:	009b      	lsls	r3, r3, #2
    bca4:	4413      	add	r3, r2
    bca6:	009b      	lsls	r3, r3, #2
    bca8:	440b      	add	r3, r1
    bcaa:	3310      	adds	r3, #16
    bcac:	781b      	ldrb	r3, [r3, #0]
    bcae:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    /* Get configured channels */
    /* At runtime */
    ChannelsDefinition = Adc_axRuntimeGroupChannel[Group].ChannelPtr;
#else
    /* Pre-configuration */
    ChannelsDefinition = GroupPtr->AssignmentPtr;
    bcb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    bcb4:	6a1b      	ldr	r3, [r3, #32]
    bcb6:	930a      	str	r3, [sp, #40]	; 0x28
#endif /* ADC_SETCHANNEL_API */

    /* Configure channels from current to (last channel - 1) */
    for (ChIndex = 0U; ChIndex < (NumChannel - 1U); ChIndex++)
    bcb8:	2300      	movs	r3, #0
    bcba:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    bcbe:	e030      	b.n	bd22 <Adc_Ipw_ConfigureConversion+0xf2>
    {
        /* Physical channel ID */
        Channel = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[Unit]->ChannelConfigs[ChannelsDefinition[(CurrentChannel + ChIndex)]].Channel;
    bcc0:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    bcc4:	4a4f      	ldr	r2, [pc, #316]	; (be04 <Adc_Ipw_ConfigureConversion+0x1d4>)
    bcc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bcca:	681b      	ldr	r3, [r3, #0]
    bccc:	f89d 200f 	ldrb.w	r2, [sp, #15]
    bcd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    bcd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    bcd6:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    bcda:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bcde:	440b      	add	r3, r1
    bce0:	005b      	lsls	r3, r3, #1
    bce2:	990a      	ldr	r1, [sp, #40]	; 0x28
    bce4:	440b      	add	r3, r1
    bce6:	881b      	ldrh	r3, [r3, #0]
    bce8:	4619      	mov	r1, r3
    bcea:	460b      	mov	r3, r1
    bcec:	005b      	lsls	r3, r3, #1
    bcee:	440b      	add	r3, r1
    bcf0:	009b      	lsls	r3, r3, #2
    bcf2:	4413      	add	r3, r2
    bcf4:	685b      	ldr	r3, [r3, #4]
    bcf6:	9308      	str	r3, [sp, #32]
        /* Channel was changed? */
        if (1U == (TempMask & 1U))
#endif /* ADC_SETCHANNEL_API */
        {
            /* Configure all channels except the last one with interrupts disabled */
            ChannelConfig.ChnIdx = ChIndex;
    bcf8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bcfc:	f88d 3014 	strb.w	r3, [sp, #20]
            ChannelConfig.Channel = Channel;
    bd00:	9b08      	ldr	r3, [sp, #32]
    bd02:	9306      	str	r3, [sp, #24]
#if (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED))
            ChannelConfig.InterruptEnable = FALSE;
    bd04:	2300      	movs	r3, #0
    bd06:	f88d 301c 	strb.w	r3, [sp, #28]
#endif /* (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED)) */
            Adc_Ip_ConfigChannel(PhysicalHwUnitId, &ChannelConfig);
    bd0a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    bd0e:	aa05      	add	r2, sp, #20
    bd10:	4611      	mov	r1, r2
    bd12:	4618      	mov	r0, r3
    bd14:	f7fe ffc8 	bl	aca8 <Adc_Ip_ConfigChannel>
    for (ChIndex = 0U; ChIndex < (NumChannel - 1U); ChIndex++)
    bd18:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bd1c:	3301      	adds	r3, #1
    bd1e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    bd22:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
    bd26:	f89d 300e 	ldrb.w	r3, [sp, #14]
    bd2a:	3b01      	subs	r3, #1
    bd2c:	429a      	cmp	r2, r3
    bd2e:	d3c7      	bcc.n	bcc0 <Adc_Ipw_ConfigureConversion+0x90>
    /* Last channel was changed? */
    if (1U == (TempMask & 1U))
#endif
    {
        /* Get channel ID */
        Channel = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[Unit]->ChannelConfigs[ChannelsDefinition[(CurrentChannel + ChIndex)]].Channel;
    bd30:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    bd34:	4a33      	ldr	r2, [pc, #204]	; (be04 <Adc_Ipw_ConfigureConversion+0x1d4>)
    bd36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd3a:	681b      	ldr	r3, [r3, #0]
    bd3c:	f89d 200f 	ldrb.w	r2, [sp, #15]
    bd40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    bd44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    bd46:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    bd4a:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bd4e:	440b      	add	r3, r1
    bd50:	005b      	lsls	r3, r3, #1
    bd52:	990a      	ldr	r1, [sp, #40]	; 0x28
    bd54:	440b      	add	r3, r1
    bd56:	881b      	ldrh	r3, [r3, #0]
    bd58:	4619      	mov	r1, r3
    bd5a:	460b      	mov	r3, r1
    bd5c:	005b      	lsls	r3, r3, #1
    bd5e:	440b      	add	r3, r1
    bd60:	009b      	lsls	r3, r3, #2
    bd62:	4413      	add	r3, r2
    bd64:	685b      	ldr	r3, [r3, #4]
    bd66:	9308      	str	r3, [sp, #32]
        ChannelConfig.ChnIdx = ChIndex;
    bd68:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bd6c:	f88d 3014 	strb.w	r3, [sp, #20]
        ChannelConfig.Channel = Channel;
    bd70:	9b08      	ldr	r3, [sp, #32]
    bd72:	9306      	str	r3, [sp, #24]
#if (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED))
        /* In case of group is configured with interrupt, the complete int bit of the last channel must be enabled */
        if ((uint8)STD_OFF == GroupPtr->AdcWithoutInterrupt)
    bd74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    bd76:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    bd7a:	2b00      	cmp	r3, #0
    bd7c:	d103      	bne.n	bd86 <Adc_Ipw_ConfigureConversion+0x156>
        {
            ChannelConfig.InterruptEnable = TRUE;
    bd7e:	2301      	movs	r3, #1
    bd80:	f88d 301c 	strb.w	r3, [sp, #28]
    bd84:	e002      	b.n	bd8c <Adc_Ipw_ConfigureConversion+0x15c>
        }
        else
        {
            ChannelConfig.InterruptEnable = FALSE;
    bd86:	2300      	movs	r3, #0
    bd88:	f88d 301c 	strb.w	r3, [sp, #28]
        }
#endif /* (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED)) */
        /* Configure last channel */
        Adc_Ip_ConfigChannel(PhysicalHwUnitId, &ChannelConfig);
    bd8c:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    bd90:	aa05      	add	r2, sp, #20
    bd92:	4611      	mov	r1, r2
    bd94:	4618      	mov	r0, r3
    bd96:	f7fe ff87 	bl	aca8 <Adc_Ip_ConfigChannel>
    }

#if ((ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF) || (ADC_SETCHANNEL_API == STD_ON))
    for (ChIndex = NumChannel; ChIndex < ADC_MAX_CHAN_COUNT; ChIndex++)
    bd9a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    bd9e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    bda2:	e014      	b.n	bdce <Adc_Ipw_ConfigureConversion+0x19e>
    {
        /* Disable other channels by configuring them as disabled */
        ChannelConfig.ChnIdx = ChIndex;
    bda4:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bda8:	f88d 3014 	strb.w	r3, [sp, #20]
        ChannelConfig.Channel = ADC_IP_INPUTCHAN_DISABLED;
    bdac:	231f      	movs	r3, #31
    bdae:	9306      	str	r3, [sp, #24]
#if (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED))
        ChannelConfig.InterruptEnable = FALSE;
    bdb0:	2300      	movs	r3, #0
    bdb2:	f88d 301c 	strb.w	r3, [sp, #28]
#endif /* (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED)) */
        Adc_Ip_ConfigChannel(PhysicalHwUnitId, &ChannelConfig);
    bdb6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    bdba:	aa05      	add	r2, sp, #20
    bdbc:	4611      	mov	r1, r2
    bdbe:	4618      	mov	r0, r3
    bdc0:	f7fe ff72 	bl	aca8 <Adc_Ip_ConfigChannel>
    for (ChIndex = NumChannel; ChIndex < ADC_MAX_CHAN_COUNT; ChIndex++)
    bdc4:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bdc8:	3301      	adds	r3, #1
    bdca:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    bdce:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    bdd2:	2b0f      	cmp	r3, #15
    bdd4:	d9e6      	bls.n	bda4 <Adc_Ipw_ConfigureConversion+0x174>
    }
#endif /* (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF) || (ADC_SETCHANNEL_API == STD_ON) */

     /* Save the Sc1Used register equal the number of channels configured */
     Adc_axUnitStatus[Unit].Sc1Used = NumChannel;
    bdd6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    bdda:	4a0c      	ldr	r2, [pc, #48]	; (be0c <Adc_Ipw_ConfigureConversion+0x1dc>)
    bddc:	00db      	lsls	r3, r3, #3
    bdde:	4413      	add	r3, r2
    bde0:	f89d 200e 	ldrb.w	r2, [sp, #14]
    bde4:	719a      	strb	r2, [r3, #6]
     /* Start software trigger through PDB or enable PDB hardware trigger */
     Adc_Ipw_ConfigurePdbConversion(Unit, Group, GroupPtr, Trigger, NumChannel);
    bde6:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    bdea:	f89d 000f 	ldrb.w	r0, [sp, #15]
    bdee:	f89d 300e 	ldrb.w	r3, [sp, #14]
    bdf2:	9300      	str	r3, [sp, #0]
    bdf4:	9b02      	ldr	r3, [sp, #8]
    bdf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    bdf8:	f7ff fd86 	bl	b908 <Adc_Ipw_ConfigurePdbConversion>
}
    bdfc:	bf00      	nop
    bdfe:	b00f      	add	sp, #60	; 0x3c
    be00:	f85d fb04 	ldr.w	pc, [sp], #4
    be04:	1fff8d40 	.word	0x1fff8d40
    be08:	1fff8d48 	.word	0x1fff8d48
    be0c:	1fff8d70 	.word	0x1fff8d70

0000be10 <Adc_Ipw_Init>:
* @retval         E_NOT_OK          If Power up/Power down activities couldn't return status as expected.
*
*/
Std_ReturnType Adc_Ipw_Init(const Adc_Ipw_Config * AdcIpwCfgPtr,
                            const uint8 CoreId)
{
    be10:	b500      	push	{lr}
    be12:	b085      	sub	sp, #20
    be14:	9001      	str	r0, [sp, #4]
    be16:	460b      	mov	r3, r1
    be18:	f88d 3003 	strb.w	r3, [sp, #3]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    be1c:	2300      	movs	r3, #0
    be1e:	f88d 300f 	strb.w	r3, [sp, #15]
    Adc_HwUnitType PhysicalHwUnitId = 0U;
    be22:	2300      	movs	r3, #0
    be24:	f88d 300e 	strb.w	r3, [sp, #14]
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    be28:	2300      	movs	r3, #0
    be2a:	f88d 300d 	strb.w	r3, [sp, #13]

    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    be2e:	2300      	movs	r3, #0
    be30:	f88d 300f 	strb.w	r3, [sp, #15]
    be34:	e027      	b.n	be86 <Adc_Ipw_Init+0x76>
    {
        /* HW unit enabled on current partition */
        if ((uint8)STD_ON == AdcIpwCfgPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId])
    be36:	f89d 300f 	ldrb.w	r3, [sp, #15]
    be3a:	9a01      	ldr	r2, [sp, #4]
    be3c:	4413      	add	r3, r2
    be3e:	7f9b      	ldrb	r3, [r3, #30]
    be40:	2b01      	cmp	r3, #1
    be42:	d11b      	bne.n	be7c <Adc_Ipw_Init+0x6c>
        {
            PhysicalHwUnitId = AdcIpwCfgPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    be44:	f89d 300f 	ldrb.w	r3, [sp, #15]
    be48:	9a01      	ldr	r2, [sp, #4]
    be4a:	4413      	add	r3, r2
    be4c:	7c1b      	ldrb	r3, [r3, #16]
    be4e:	f88d 300e 	strb.w	r3, [sp, #14]
            Adc_Ip_Init(PhysicalHwUnitId, AdcIpwCfgPtr->AdcConfigPtrArr[LogicalHwUnitId]);
    be52:	f89d 000e 	ldrb.w	r0, [sp, #14]
    be56:	f89d 200f 	ldrb.w	r2, [sp, #15]
    be5a:	9b01      	ldr	r3, [sp, #4]
    be5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    be60:	4619      	mov	r1, r3
    be62:	f7fe fcb8 	bl	a7d6 <Adc_Ip_Init>
            Pdb_Adc_Ip_Init(PhysicalHwUnitId, AdcIpwCfgPtr->PdbConfig[LogicalHwUnitId]);
    be66:	f89d 000e 	ldrb.w	r0, [sp, #14]
    be6a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    be6e:	9b01      	ldr	r3, [sp, #4]
    be70:	3202      	adds	r2, #2
    be72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    be76:	4619      	mov	r1, r3
    be78:	f000 fead 	bl	cbd6 <Pdb_Adc_Ip_Init>
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    be7c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    be80:	3301      	adds	r3, #1
    be82:	f88d 300f 	strb.w	r3, [sp, #15]
    be86:	f89d 300f 	ldrb.w	r3, [sp, #15]
    be8a:	2b01      	cmp	r3, #1
    be8c:	d9d3      	bls.n	be36 <Adc_Ipw_Init+0x26>
        }
    }

    (void)CoreId;

    return TimeOutStatus;
    be8e:	f89d 300d 	ldrb.w	r3, [sp, #13]
}
    be92:	4618      	mov	r0, r3
    be94:	b005      	add	sp, #20
    be96:	f85d fb04 	ldr.w	pc, [sp], #4

0000be9a <Adc_Ipw_DeInit>:
* @retval         E_OK              If the operation completed successfully.
* @retval         E_NOT_OK          In case of timeout while waiting for adc hardware operations.
*
*/
Std_ReturnType Adc_Ipw_DeInit(uint8 CoreId)
{
    be9a:	b500      	push	{lr}
    be9c:	b087      	sub	sp, #28
    be9e:	4603      	mov	r3, r0
    bea0:	f88d 3007 	strb.w	r3, [sp, #7]
    Adc_HwUnitType PhysicalHwUnitId = 0U;
    bea4:	2300      	movs	r3, #0
    bea6:	f88d 3013 	strb.w	r3, [sp, #19]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    beaa:	2300      	movs	r3, #0
    beac:	f88d 3017 	strb.w	r3, [sp, #23]
    Adc_GroupType GroupId = 0U;
    beb0:	2300      	movs	r3, #0
    beb2:	f8ad 3010 	strh.w	r3, [sp, #16]
    Adc_GroupType GroupIter = 0U;
    beb6:	2300      	movs	r3, #0
    beb8:	f8ad 3014 	strh.w	r3, [sp, #20]
    Std_ReturnType ReturnStatus = E_OK;
    bebc:	2300      	movs	r3, #0
    bebe:	f88d 300f 	strb.w	r3, [sp, #15]

    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    bec2:	2300      	movs	r3, #0
    bec4:	f88d 3017 	strb.w	r3, [sp, #23]
    bec8:	e026      	b.n	bf18 <Adc_Ipw_DeInit+0x7e>
    {
        if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    beca:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bece:	4a2e      	ldr	r2, [pc, #184]	; (bf88 <Adc_Ipw_DeInit+0xee>)
    bed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bed4:	681a      	ldr	r2, [r3, #0]
    bed6:	f89d 3017 	ldrb.w	r3, [sp, #23]
    beda:	4413      	add	r3, r2
    bedc:	7f9b      	ldrb	r3, [r3, #30]
    bede:	2b01      	cmp	r3, #1
    bee0:	d115      	bne.n	bf0e <Adc_Ipw_DeInit+0x74>
        {
            PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    bee2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bee6:	4a28      	ldr	r2, [pc, #160]	; (bf88 <Adc_Ipw_DeInit+0xee>)
    bee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    beec:	681a      	ldr	r2, [r3, #0]
    beee:	f89d 3017 	ldrb.w	r3, [sp, #23]
    bef2:	4413      	add	r3, r2
    bef4:	7c1b      	ldrb	r3, [r3, #16]
    bef6:	f88d 3013 	strb.w	r3, [sp, #19]
            Adc_Ip_DeInit(PhysicalHwUnitId);
    befa:	f89d 3013 	ldrb.w	r3, [sp, #19]
    befe:	4618      	mov	r0, r3
    bf00:	f7fe fd40 	bl	a984 <Adc_Ip_DeInit>
            Pdb_Adc_Ip_DeInit(PhysicalHwUnitId);
    bf04:	f89d 3013 	ldrb.w	r3, [sp, #19]
    bf08:	4618      	mov	r0, r3
    bf0a:	f000 ff0d 	bl	cd28 <Pdb_Adc_Ip_DeInit>
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    bf0e:	f89d 3017 	ldrb.w	r3, [sp, #23]
    bf12:	3301      	adds	r3, #1
    bf14:	f88d 3017 	strb.w	r3, [sp, #23]
    bf18:	f89d 3017 	ldrb.w	r3, [sp, #23]
    bf1c:	2b01      	cmp	r3, #1
    bf1e:	d9d4      	bls.n	beca <Adc_Ipw_DeInit+0x30>
        }
    }

    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    bf20:	2300      	movs	r3, #0
    bf22:	f8ad 3014 	strh.w	r3, [sp, #20]
    bf26:	e01e      	b.n	bf66 <Adc_Ipw_DeInit+0xcc>
    {
        GroupId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIter].GroupId;
    bf28:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bf2c:	4a16      	ldr	r2, [pc, #88]	; (bf88 <Adc_Ipw_DeInit+0xee>)
    bf2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf32:	685a      	ldr	r2, [r3, #4]
    bf34:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    bf38:	2134      	movs	r1, #52	; 0x34
    bf3a:	fb01 f303 	mul.w	r3, r1, r3
    bf3e:	4413      	add	r3, r2
    bf40:	881b      	ldrh	r3, [r3, #0]
    bf42:	f8ad 3010 	strh.w	r3, [sp, #16]
        Adc_axRuntimeGroupChannel[GroupId].RuntimeUpdated = FALSE;
#if (ADC_ENABLE_LIMIT_CHECK == STD_ON)
        Adc_axRuntimeGroupChannel[GroupId].AdcRuntimeGroupLimitcheck = FALSE;
#endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
#endif
        Adc_axGroupStatus[GroupId].ResultsBufferPtr = NULL_PTR;
    bf46:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    bf4a:	4910      	ldr	r1, [pc, #64]	; (bf8c <Adc_Ipw_DeInit+0xf2>)
    bf4c:	4613      	mov	r3, r2
    bf4e:	009b      	lsls	r3, r3, #2
    bf50:	4413      	add	r3, r2
    bf52:	009b      	lsls	r3, r3, #2
    bf54:	440b      	add	r3, r1
    bf56:	330c      	adds	r3, #12
    bf58:	2200      	movs	r2, #0
    bf5a:	601a      	str	r2, [r3, #0]
    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    bf5c:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    bf60:	3301      	adds	r3, #1
    bf62:	f8ad 3014 	strh.w	r3, [sp, #20]
    bf66:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bf6a:	4a07      	ldr	r2, [pc, #28]	; (bf88 <Adc_Ipw_DeInit+0xee>)
    bf6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf70:	891b      	ldrh	r3, [r3, #8]
    bf72:	f8bd 2014 	ldrh.w	r2, [sp, #20]
    bf76:	429a      	cmp	r2, r3
    bf78:	d3d6      	bcc.n	bf28 <Adc_Ipw_DeInit+0x8e>
#if (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF)
    Adc_aeClockMode[CoreId] = ADC_NORMAL;
#endif /* (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF) */
#endif /* (ADC_DUAL_CLOCK_MODE == STD_ON) */

    return ReturnStatus;
    bf7a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    bf7e:	4618      	mov	r0, r3
    bf80:	b007      	add	sp, #28
    bf82:	f85d fb04 	ldr.w	pc, [sp], #4
    bf86:	bf00      	nop
    bf88:	1fff8d40 	.word	0x1fff8d40
    bf8c:	1fff8d48 	.word	0x1fff8d48

0000bf90 <Adc_Ipw_StartNormalConversion>:
* @return         void
*
*/
void Adc_Ipw_StartNormalConversion(Adc_HwUnitType Unit,
                                   uint8 CoreId)
{
    bf90:	b500      	push	{lr}
    bf92:	b089      	sub	sp, #36	; 0x24
    bf94:	4603      	mov	r3, r0
    bf96:	460a      	mov	r2, r1
    bf98:	f88d 300f 	strb.w	r3, [sp, #15]
    bf9c:	4613      	mov	r3, r2
    bf9e:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_GroupType Group = Adc_axUnitStatus[Unit].SwNormalQueue[0U]; /* Active group in the Queue */
    bfa2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    bfa6:	4a4c      	ldr	r2, [pc, #304]	; (c0d8 <Adc_Ipw_StartNormalConversion+0x148>)
    bfa8:	00db      	lsls	r3, r3, #3
    bfaa:	4413      	add	r3, r2
    bfac:	885b      	ldrh	r3, [r3, #2]
    bfae:	f8ad 301c 	strh.w	r3, [sp, #28]
#if (defined(ADC_DMA_SUPPORTED) || defined(ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED) || \
    (ADC_ENABLE_LIMIT_CHECK == STD_ON) || (ADC_SETCHANNEL_API == STD_OFF) || \
    (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF))
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group]; /* Group index in each partition */
    bfb2:	f89d 300e 	ldrb.w	r3, [sp, #14]
    bfb6:	4a49      	ldr	r2, [pc, #292]	; (c0dc <Adc_Ipw_StartNormalConversion+0x14c>)
    bfb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfbc:	68da      	ldr	r2, [r3, #12]
    bfbe:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    bfc2:	005b      	lsls	r3, r3, #1
    bfc4:	4413      	add	r3, r2
    bfc6:	881b      	ldrh	r3, [r3, #0]
    bfc8:	f8ad 301a 	strh.w	r3, [sp, #26]
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]); /* Pointer to AdcGroup */
    bfcc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    bfd0:	4a42      	ldr	r2, [pc, #264]	; (c0dc <Adc_Ipw_StartNormalConversion+0x14c>)
    bfd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfd6:	685a      	ldr	r2, [r3, #4]
    bfd8:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    bfdc:	2134      	movs	r1, #52	; 0x34
    bfde:	fb01 f303 	mul.w	r3, r1, r3
    bfe2:	4413      	add	r3, r2
    bfe4:	9305      	str	r3, [sp, #20]
#endif /* (defined(ADC_DMA_SUPPORTED) ||... */
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    bfe6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    bfea:	4a3c      	ldr	r2, [pc, #240]	; (c0dc <Adc_Ipw_StartNormalConversion+0x14c>)
    bfec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bff0:	681a      	ldr	r2, [r3, #0]
    bff2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    bff6:	4413      	add	r3, r2
    bff8:	7c1b      	ldrb	r3, [r3, #16]
    bffa:	f88d 3013 	strb.w	r3, [sp, #19]
#ifdef ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED
    boolean PdbMode;
#endif /* ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED */

    /* Do nothing if there is no request available in queue */
    if ((Adc_axUnitStatus[Unit].SwNormalQueueIndex != (Adc_QueueIndexType)0U)
    bffe:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c002:	4a35      	ldr	r2, [pc, #212]	; (c0d8 <Adc_Ipw_StartNormalConversion+0x148>)
    c004:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    c008:	b29b      	uxth	r3, r3
    c00a:	2b00      	cmp	r3, #0
    c00c:	d05f      	beq.n	c0ce <Adc_Ipw_StartNormalConversion+0x13e>
       )
    {

#if (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF)
        /* Configure group params (e.g. conversion time) if needed before starting conversion */
        Adc_Ipw_PrepareGroupStart(Unit, GroupPtr, CoreId);
    c00e:	f89d 200e 	ldrb.w	r2, [sp, #14]
    c012:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c016:	9905      	ldr	r1, [sp, #20]
    c018:	4618      	mov	r0, r3
    c01a:	f7ff fdc9 	bl	bbb0 <Adc_Ipw_PrepareGroupStart>
#endif /* (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF) */

        /* Reset to start conversion from channel logical index 0 */
        Adc_axGroupStatus[Group].CurrentChannel = 0U;
    c01e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    c022:	492f      	ldr	r1, [pc, #188]	; (c0e0 <Adc_Ipw_StartNormalConversion+0x150>)
    c024:	4613      	mov	r3, r2
    c026:	009b      	lsls	r3, r3, #2
    c028:	4413      	add	r3, r2
    c02a:	009b      	lsls	r3, r3, #2
    c02c:	440b      	add	r3, r1
    c02e:	3310      	adds	r3, #16
    c030:	2200      	movs	r2, #0
    c032:	701a      	strb	r2, [r3, #0]
#if (ADC_SETCHANNEL_API == STD_ON)
        /* Channel enabled at runtime */
        NumChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(Adc_axRuntimeGroupChannel[Group].ChannelCount);
#else
        /* Channel enabled from initialzing */
        NumChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(GroupPtr->AssignedChannelCount);
    c034:	9b05      	ldr	r3, [sp, #20]
    c036:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    c03a:	2b0f      	cmp	r3, #15
    c03c:	d806      	bhi.n	c04c <Adc_Ipw_StartNormalConversion+0xbc>
    c03e:	9b05      	ldr	r3, [sp, #20]
    c040:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    c044:	f003 030f 	and.w	r3, r3, #15
    c048:	b2db      	uxtb	r3, r3
    c04a:	e000      	b.n	c04e <Adc_Ipw_StartNormalConversion+0xbe>
    c04c:	2310      	movs	r3, #16
    c04e:	f88d 3012 	strb.w	r3, [sp, #18]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

        /* Update Sc1Used for the first time */
        if (0U == Adc_axUnitStatus[Unit].Sc1Used)
    c052:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c056:	4a20      	ldr	r2, [pc, #128]	; (c0d8 <Adc_Ipw_StartNormalConversion+0x148>)
    c058:	00db      	lsls	r3, r3, #3
    c05a:	4413      	add	r3, r2
    c05c:	799b      	ldrb	r3, [r3, #6]
    c05e:	2b00      	cmp	r3, #0
    c060:	d107      	bne.n	c072 <Adc_Ipw_StartNormalConversion+0xe2>
        {
            Adc_axUnitStatus[Unit].Sc1Used = NumChannel;
    c062:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c066:	4a1c      	ldr	r2, [pc, #112]	; (c0d8 <Adc_Ipw_StartNormalConversion+0x148>)
    c068:	00db      	lsls	r3, r3, #3
    c06a:	4413      	add	r3, r2
    c06c:	f89d 2012 	ldrb.w	r2, [sp, #18]
    c070:	719a      	strb	r2, [r3, #6]
        }
        else
#endif /* ADC_DMA_SUPPORTED */
        {
            /* Clear all of COCO flag by reading Rn registers */
            for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    c072:	2300      	movs	r3, #0
    c074:	f88d 301f 	strb.w	r3, [sp, #31]
    c078:	e00c      	b.n	c094 <Adc_Ipw_StartNormalConversion+0x104>
            {
                (void)Adc_Ip_GetConvData(PhysicalHwUnitId, ChIndex);
    c07a:	f89d 3013 	ldrb.w	r3, [sp, #19]
    c07e:	f89d 201f 	ldrb.w	r2, [sp, #31]
    c082:	4611      	mov	r1, r2
    c084:	4618      	mov	r0, r3
    c086:	f7fe ff03 	bl	ae90 <Adc_Ip_GetConvData>
            for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    c08a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    c08e:	3301      	adds	r3, #1
    c090:	f88d 301f 	strb.w	r3, [sp, #31]
    c094:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c098:	4a0f      	ldr	r2, [pc, #60]	; (c0d8 <Adc_Ipw_StartNormalConversion+0x148>)
    c09a:	00db      	lsls	r3, r3, #3
    c09c:	4413      	add	r3, r2
    c09e:	799b      	ldrb	r3, [r3, #6]
    c0a0:	f89d 201f 	ldrb.w	r2, [sp, #31]
    c0a4:	429a      	cmp	r2, r3
    c0a6:	d3e8      	bcc.n	c07a <Adc_Ipw_StartNormalConversion+0xea>
            }
            Adc_Ip_SetTriggerMode(PhysicalHwUnitId, ADC_IP_TRIGGER_HARDWARE);
    c0a8:	f89d 3013 	ldrb.w	r3, [sp, #19]
    c0ac:	2101      	movs	r1, #1
    c0ae:	4618      	mov	r0, r3
    c0b0:	f7fe fd60 	bl	ab74 <Adc_Ip_SetTriggerMode>

            /* Update group configuration to registers and start conversion */
            Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, NumChannel, CoreId);
    c0b4:	f89d 2012 	ldrb.w	r2, [sp, #18]
    c0b8:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    c0bc:	f89d 000f 	ldrb.w	r0, [sp, #15]
    c0c0:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c0c4:	9300      	str	r3, [sp, #0]
    c0c6:	4613      	mov	r3, r2
    c0c8:	220f      	movs	r2, #15
    c0ca:	f7ff fdb1 	bl	bc30 <Adc_Ipw_ConfigureConversion>
            /* Reset the update status */
            Adc_axRuntimeGroupChannel[Group].RuntimeUpdated =  FALSE;
        }
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
    }
}
    c0ce:	bf00      	nop
    c0d0:	b009      	add	sp, #36	; 0x24
    c0d2:	f85d fb04 	ldr.w	pc, [sp], #4
    c0d6:	bf00      	nop
    c0d8:	1fff8d70 	.word	0x1fff8d70
    c0dc:	1fff8d40 	.word	0x1fff8d40
    c0e0:	1fff8d48 	.word	0x1fff8d48

0000c0e4 <Adc_Ipw_StopCurrentConversion>:
*
*/
Std_ReturnType Adc_Ipw_StopCurrentConversion(Adc_HwUnitType Unit,
                                             Adc_GroupType Group,
                                             uint8 CoreId)
{
    c0e4:	b500      	push	{lr}
    c0e6:	b085      	sub	sp, #20
    c0e8:	4603      	mov	r3, r0
    c0ea:	f88d 3007 	strb.w	r3, [sp, #7]
    c0ee:	460b      	mov	r3, r1
    c0f0:	f8ad 3004 	strh.w	r3, [sp, #4]
    c0f4:	4613      	mov	r3, r2
    c0f6:	f88d 3006 	strb.w	r3, [sp, #6]
#if ((ADC_BYPASS_ABORT_CHAIN_CHECK == STD_ON) || defined(ADC_DMA_SUPPORTED))
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
#endif /* (ADC_BYPASS_ABORT_CHAIN_CHECK == STD_ON) */
    Std_ReturnType Status = (Std_ReturnType)E_OK;
    c0fa:	2300      	movs	r3, #0
    c0fc:	f88d 300e 	strb.w	r3, [sp, #14]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    c100:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c104:	4a24      	ldr	r2, [pc, #144]	; (c198 <Adc_Ipw_StopCurrentConversion+0xb4>)
    c106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c10a:	681a      	ldr	r2, [r3, #0]
    c10c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c110:	4413      	add	r3, r2
    c112:	7c1b      	ldrb	r3, [r3, #16]
    c114:	f88d 300d 	strb.w	r3, [sp, #13]
    uint8 ChIndex;

    /* Disable Adc hardware unit and clear all of COCO flag by reading Rn register */
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    c118:	2300      	movs	r3, #0
    c11a:	f88d 300f 	strb.w	r3, [sp, #15]
    c11e:	e014      	b.n	c14a <Adc_Ipw_StopCurrentConversion+0x66>
    {
        (void) Adc_Ip_SetDisabledChannel(PhysicalHwUnitId, ChIndex, FALSE);
    c120:	f89d 300d 	ldrb.w	r3, [sp, #13]
    c124:	f89d 100f 	ldrb.w	r1, [sp, #15]
    c128:	2200      	movs	r2, #0
    c12a:	4618      	mov	r0, r3
    c12c:	f7fe fdec 	bl	ad08 <Adc_Ip_SetDisabledChannel>

        /* Make a dummy read to clear COCO flag */
        (void) Adc_Ip_GetConvData(PhysicalHwUnitId, ChIndex);
    c130:	f89d 300d 	ldrb.w	r3, [sp, #13]
    c134:	f89d 200f 	ldrb.w	r2, [sp, #15]
    c138:	4611      	mov	r1, r2
    c13a:	4618      	mov	r0, r3
    c13c:	f7fe fea8 	bl	ae90 <Adc_Ip_GetConvData>
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    c140:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c144:	3301      	adds	r3, #1
    c146:	f88d 300f 	strb.w	r3, [sp, #15]
    c14a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c14e:	4a13      	ldr	r2, [pc, #76]	; (c19c <Adc_Ipw_StopCurrentConversion+0xb8>)
    c150:	00db      	lsls	r3, r3, #3
    c152:	4413      	add	r3, r2
    c154:	799b      	ldrb	r3, [r3, #6]
    c156:	f89d 200f 	ldrb.w	r2, [sp, #15]
    c15a:	429a      	cmp	r2, r3
    c15c:	d3e0      	bcc.n	c120 <Adc_Ipw_StopCurrentConversion+0x3c>
            (void)Dma_Ip_SetLogicChannelCommand(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcDmaChannelLogicId[Unit], DMA_IP_CH_CLEAR_HARDWARE_REQUEST);
        }
    }
#endif /* ADC_DMA_SUPPORTED */
    /* Reset current channel status to 0 */
    Adc_axGroupStatus[Group].CurrentChannel = 0U;
    c15e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    c162:	490f      	ldr	r1, [pc, #60]	; (c1a0 <Adc_Ipw_StopCurrentConversion+0xbc>)
    c164:	4613      	mov	r3, r2
    c166:	009b      	lsls	r3, r3, #2
    c168:	4413      	add	r3, r2
    c16a:	009b      	lsls	r3, r3, #2
    c16c:	440b      	add	r3, r1
    c16e:	3310      	adds	r3, #16
    c170:	2200      	movs	r2, #0
    c172:	701a      	strb	r2, [r3, #0]
            Pdb_Adc_Ip_DisableAndClearPdb(PhysicalHwUnitId);
        }
    }
#endif /* ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED */
#else
    Status = Adc_Ipw_StopConversionCheckTimeout(Unit, Group, CoreId);
    c174:	f89d 2006 	ldrb.w	r2, [sp, #6]
    c178:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c17c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c180:	4618      	mov	r0, r3
    c182:	f7ff fc97 	bl	bab4 <Adc_Ipw_StopConversionCheckTimeout>
    c186:	4603      	mov	r3, r0
    c188:	f88d 300e 	strb.w	r3, [sp, #14]
#endif /* (ADC_BYPASS_ABORT_CHAIN_CHECK == STD_OFF) */

    return Status;
    c18c:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    c190:	4618      	mov	r0, r3
    c192:	b005      	add	sp, #20
    c194:	f85d fb04 	ldr.w	pc, [sp], #4
    c198:	1fff8d40 	.word	0x1fff8d40
    c19c:	1fff8d70 	.word	0x1fff8d70
    c1a0:	1fff8d48 	.word	0x1fff8d48

0000c1a4 <Adc_Ipw_CheckValidConversion>:
*
*/
boolean Adc_Ipw_CheckValidConversion(Adc_HwUnitType PhysicalHwUnitId,
                                     Adc_ChannelIndexType StartIndex,
                                     Adc_ChannelIndexType EndIndex)
{
    c1a4:	b500      	push	{lr}
    c1a6:	b085      	sub	sp, #20
    c1a8:	4603      	mov	r3, r0
    c1aa:	f88d 3007 	strb.w	r3, [sp, #7]
    c1ae:	460b      	mov	r3, r1
    c1b0:	f88d 3006 	strb.w	r3, [sp, #6]
    c1b4:	4613      	mov	r3, r2
    c1b6:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_ChannelIndexType Index;
    boolean ValidConversion = TRUE;
    c1ba:	2301      	movs	r3, #1
    c1bc:	f88d 300e 	strb.w	r3, [sp, #14]

    for (Index = StartIndex; Index < EndIndex; Index++)
    c1c0:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c1c4:	f88d 300f 	strb.w	r3, [sp, #15]
    c1c8:	e019      	b.n	c1fe <Adc_Ipw_CheckValidConversion+0x5a>
    {
        ValidConversion = Adc_Ip_GetConvCompleteFlag(PhysicalHwUnitId, Index - StartIndex);
    c1ca:	f89d 0007 	ldrb.w	r0, [sp, #7]
    c1ce:	f89d 200f 	ldrb.w	r2, [sp, #15]
    c1d2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c1d6:	1ad3      	subs	r3, r2, r3
    c1d8:	b2db      	uxtb	r3, r3
    c1da:	4619      	mov	r1, r3
    c1dc:	f7fe fe3e 	bl	ae5c <Adc_Ip_GetConvCompleteFlag>
    c1e0:	4603      	mov	r3, r0
    c1e2:	f88d 300e 	strb.w	r3, [sp, #14]
        if (FALSE == ValidConversion)
    c1e6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c1ea:	f083 0301 	eor.w	r3, r3, #1
    c1ee:	b2db      	uxtb	r3, r3
    c1f0:	2b00      	cmp	r3, #0
    c1f2:	d10b      	bne.n	c20c <Adc_Ipw_CheckValidConversion+0x68>
    for (Index = StartIndex; Index < EndIndex; Index++)
    c1f4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c1f8:	3301      	adds	r3, #1
    c1fa:	f88d 300f 	strb.w	r3, [sp, #15]
    c1fe:	f89d 200f 	ldrb.w	r2, [sp, #15]
    c202:	f89d 3005 	ldrb.w	r3, [sp, #5]
    c206:	429a      	cmp	r2, r3
    c208:	d3df      	bcc.n	c1ca <Adc_Ipw_CheckValidConversion+0x26>
    c20a:	e000      	b.n	c20e <Adc_Ipw_CheckValidConversion+0x6a>
        {
            break;
    c20c:	bf00      	nop
        }
    }

    return ValidConversion;
    c20e:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    c212:	4618      	mov	r0, r3
    c214:	b005      	add	sp, #20
    c216:	f85d fb04 	ldr.w	pc, [sp], #4

0000c21a <Adc_Ipw_ReadGroup>:
*/
Std_ReturnType Adc_Ipw_ReadGroup(const Adc_GroupType Group,
                                 Adc_ValueGroupType * DataPtr,
                                 boolean * Flag,
                                 uint8 CoreId)
{
    c21a:	b500      	push	{lr}
    c21c:	b089      	sub	sp, #36	; 0x24
    c21e:	9102      	str	r1, [sp, #8]
    c220:	9201      	str	r2, [sp, #4]
    c222:	461a      	mov	r2, r3
    c224:	4603      	mov	r3, r0
    c226:	f8ad 300e 	strh.w	r3, [sp, #14]
    c22a:	4613      	mov	r3, r2
    c22c:	f88d 300d 	strb.w	r3, [sp, #13]
    Std_ReturnType ReadGroupRet = (Std_ReturnType)E_OK;
    c230:	2300      	movs	r3, #0
    c232:	f88d 301f 	strb.w	r3, [sp, #31]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    c236:	f89d 300d 	ldrb.w	r3, [sp, #13]
    c23a:	4a33      	ldr	r2, [pc, #204]	; (c308 <Adc_Ipw_ReadGroup+0xee>)
    c23c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c240:	68da      	ldr	r2, [r3, #12]
    c242:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    c246:	005b      	lsls	r3, r3, #1
    c248:	4413      	add	r3, r2
    c24a:	881b      	ldrh	r3, [r3, #0]
    c24c:	f8ad 301c 	strh.w	r3, [sp, #28]
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    c250:	f89d 300d 	ldrb.w	r3, [sp, #13]
    c254:	4a2c      	ldr	r2, [pc, #176]	; (c308 <Adc_Ipw_ReadGroup+0xee>)
    c256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c25a:	685a      	ldr	r2, [r3, #4]
    c25c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    c260:	2134      	movs	r1, #52	; 0x34
    c262:	fb01 f303 	mul.w	r3, r1, r3
    c266:	4413      	add	r3, r2
    c268:	9306      	str	r3, [sp, #24]
    const Adc_HwUnitType LogicalHwUnitId = GroupPtr->AdcLogicalUnitId;
    c26a:	9b06      	ldr	r3, [sp, #24]
    c26c:	789b      	ldrb	r3, [r3, #2]
    c26e:	f88d 3017 	strb.w	r3, [sp, #23]

    /* If the group is configured for without interrupts */
    if ((uint8)STD_ON == GroupPtr->AdcWithoutInterrupt)
    c272:	9b06      	ldr	r3, [sp, #24]
    c274:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    c278:	2b01      	cmp	r3, #1
    c27a:	d124      	bne.n	c2c6 <Adc_Ipw_ReadGroup+0xac>
    {
        /* Return error if group is not at the first of queue */
        if (ADC_CONV_TYPE_NORMAL == GroupPtr->Type)
    c27c:	9b06      	ldr	r3, [sp, #24]
    c27e:	68db      	ldr	r3, [r3, #12]
    c280:	2b00      	cmp	r3, #0
    c282:	d111      	bne.n	c2a8 <Adc_Ipw_ReadGroup+0x8e>
        {
            if (ADC_TRIGG_SRC_SW == GroupPtr->TriggerSource)
    c284:	9b06      	ldr	r3, [sp, #24]
    c286:	695b      	ldr	r3, [r3, #20]
    c288:	2b00      	cmp	r3, #0
    c28a:	d10d      	bne.n	c2a8 <Adc_Ipw_ReadGroup+0x8e>
            {
                if (Group != Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[0U])
    c28c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    c290:	4a1e      	ldr	r2, [pc, #120]	; (c30c <Adc_Ipw_ReadGroup+0xf2>)
    c292:	00db      	lsls	r3, r3, #3
    c294:	4413      	add	r3, r2
    c296:	885b      	ldrh	r3, [r3, #2]
    c298:	b29b      	uxth	r3, r3
    c29a:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    c29e:	429a      	cmp	r2, r3
    c2a0:	d002      	beq.n	c2a8 <Adc_Ipw_ReadGroup+0x8e>
                {
                    ReadGroupRet = (Std_ReturnType)E_NOT_OK;
    c2a2:	2301      	movs	r3, #1
    c2a4:	f88d 301f 	strb.w	r3, [sp, #31]
                    ReadGroupRet = (Std_ReturnType)E_NOT_OK;
                }
            }
#endif /* (STD_ON == ADC_HW_TRIGGER_API) */
        }
        if ((Std_ReturnType)E_OK == ReadGroupRet)
    c2a8:	f89d 301f 	ldrb.w	r3, [sp, #31]
    c2ac:	2b00      	cmp	r3, #0
    c2ae:	d124      	bne.n	c2fa <Adc_Ipw_ReadGroup+0xe0>
        {
            ReadGroupRet = Adc_Ipw_ReadGroupNoInt(GroupPtr, DataPtr, Flag, CoreId);
    c2b0:	f89d 300d 	ldrb.w	r3, [sp, #13]
    c2b4:	9a01      	ldr	r2, [sp, #4]
    c2b6:	9902      	ldr	r1, [sp, #8]
    c2b8:	9806      	ldr	r0, [sp, #24]
    c2ba:	f7ff f91f 	bl	b4fc <Adc_Ipw_ReadGroupNoInt>
    c2be:	4603      	mov	r3, r0
    c2c0:	f88d 301f 	strb.w	r3, [sp, #31]
    c2c4:	e019      	b.n	c2fa <Adc_Ipw_ReadGroup+0xe0>
        }
    }
    else  /* If the group is configured with interrupts */
    {
        if (ADC_BUSY == Adc_axGroupStatus[Group].Conversion)
    c2c6:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    c2ca:	4911      	ldr	r1, [pc, #68]	; (c310 <Adc_Ipw_ReadGroup+0xf6>)
    c2cc:	4613      	mov	r3, r2
    c2ce:	009b      	lsls	r3, r3, #2
    c2d0:	4413      	add	r3, r2
    c2d2:	009b      	lsls	r3, r3, #2
    c2d4:	440b      	add	r3, r1
    c2d6:	681b      	ldr	r3, [r3, #0]
    c2d8:	2b01      	cmp	r3, #1
    c2da:	d102      	bne.n	c2e2 <Adc_Ipw_ReadGroup+0xc8>
        {
            ReadGroupRet = (Std_ReturnType)E_NOT_OK;
    c2dc:	2301      	movs	r3, #1
    c2de:	f88d 301f 	strb.w	r3, [sp, #31]
        }

        if ((Std_ReturnType)E_OK == ReadGroupRet)
    c2e2:	f89d 301f 	ldrb.w	r3, [sp, #31]
    c2e6:	2b00      	cmp	r3, #0
    c2e8:	d107      	bne.n	c2fa <Adc_Ipw_ReadGroup+0xe0>
        {
            Adc_Ipw_WriteDataBuffer(Group, DataPtr, CoreId);
    c2ea:	f89d 200d 	ldrb.w	r2, [sp, #13]
    c2ee:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    c2f2:	9902      	ldr	r1, [sp, #8]
    c2f4:	4618      	mov	r0, r3
    c2f6:	f7ff f949 	bl	b58c <Adc_Ipw_WriteDataBuffer>
        }
    }

    return ReadGroupRet;
    c2fa:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    c2fe:	4618      	mov	r0, r3
    c300:	b009      	add	sp, #36	; 0x24
    c302:	f85d fb04 	ldr.w	pc, [sp], #4
    c306:	bf00      	nop
    c308:	1fff8d40 	.word	0x1fff8d40
    c30c:	1fff8d70 	.word	0x1fff8d70
    c310:	1fff8d48 	.word	0x1fff8d48

0000c314 <Adc_Ipw_Calibrate>:

#if (ADC_CALIBRATION == STD_ON)
void Adc_Ipw_Calibrate(Adc_HwUnitType Unit,
                       Adc_CalibrationStatusType * Status,
                       uint8 CoreId)
{
    c314:	b500      	push	{lr}
    c316:	b085      	sub	sp, #20
    c318:	4603      	mov	r3, r0
    c31a:	9100      	str	r1, [sp, #0]
    c31c:	f88d 3007 	strb.w	r3, [sp, #7]
    c320:	4613      	mov	r3, r2
    c322:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_Ip_StatusType IpStatus;
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    c326:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c32a:	4a0e      	ldr	r2, [pc, #56]	; (c364 <Adc_Ipw_Calibrate+0x50>)
    c32c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c330:	681a      	ldr	r2, [r3, #0]
    c332:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c336:	4413      	add	r3, r2
    c338:	7c1b      	ldrb	r3, [r3, #16]
    c33a:	f88d 300f 	strb.w	r3, [sp, #15]

    Status->AdcUnitSelfTestStatus = E_OK;
    c33e:	9b00      	ldr	r3, [sp, #0]
    c340:	2200      	movs	r2, #0
    c342:	701a      	strb	r2, [r3, #0]
    /* Call IPL calibration function */
    IpStatus = Adc_Ip_DoCalibration(PhysicalHwUnitId);
    c344:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c348:	4618      	mov	r0, r3
    c34a:	f7fe fdb9 	bl	aec0 <Adc_Ip_DoCalibration>
    c34e:	9002      	str	r0, [sp, #8]

    if (IpStatus != ADC_IP_STATUS_SUCCESS)
    c350:	9b02      	ldr	r3, [sp, #8]
    c352:	2b00      	cmp	r3, #0
    c354:	d002      	beq.n	c35c <Adc_Ipw_Calibrate+0x48>
    {
        Status->AdcUnitSelfTestStatus = E_NOT_OK;
    c356:	9b00      	ldr	r3, [sp, #0]
    c358:	2201      	movs	r2, #1
    c35a:	701a      	strb	r2, [r3, #0]
    }
}
    c35c:	bf00      	nop
    c35e:	b005      	add	sp, #20
    c360:	f85d fb04 	ldr.w	pc, [sp], #4
    c364:	1fff8d40 	.word	0x1fff8d40

0000c368 <Adc_GetCoreID>:
*
* @return      uint8  the core number.
*/
uint8 Adc_GetCoreID(void)
{
    return 0U;
    c368:	2300      	movs	r3, #0
}
    c36a:	4618      	mov	r0, r3
    c36c:	4770      	bx	lr
    c36e:	bf00      	nop

0000c370 <Adc_Ipw_UpdateQueue>:
* @return         void
*
*/
static inline void Adc_Ipw_UpdateQueue(Adc_HwUnitType Unit,
                                       uint8 CoreId)
{
    c370:	b500      	push	{lr}
    c372:	b083      	sub	sp, #12
    c374:	4603      	mov	r3, r0
    c376:	460a      	mov	r2, r1
    c378:	f88d 3007 	strb.w	r3, [sp, #7]
    c37c:	4613      	mov	r3, r2
    c37e:	f88d 3006 	strb.w	r3, [sp, #6]
#if (ADC_ENABLE_QUEUING == STD_ON)
    /* Remove current request element in queue */
    Adc_Ipw_RemoveFromQueue(Unit, 0U);
    c382:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c386:	2100      	movs	r1, #0
    c388:	4618      	mov	r0, r3
    c38a:	f7fe fff3 	bl	b374 <Adc_Ipw_RemoveFromQueue>
#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
    if (Adc_axUnitStatus[Unit].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    c38e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c392:	4a09      	ldr	r2, [pc, #36]	; (c3b8 <Adc_Ipw_UpdateQueue+0x48>)
    c394:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    c398:	b29b      	uxth	r3, r3
    c39a:	2b00      	cmp	r3, #0
    c39c:	d007      	beq.n	c3ae <Adc_Ipw_UpdateQueue+0x3e>
    {
        /* Start conversion if request elements are still available in queue */
        Adc_Ipw_StartNormalConversion(Unit, CoreId);
    c39e:	f89d 2006 	ldrb.w	r2, [sp, #6]
    c3a2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c3a6:	4611      	mov	r1, r2
    c3a8:	4618      	mov	r0, r3
    c3aa:	f7ff fdf1 	bl	bf90 <Adc_Ipw_StartNormalConversion>
#else
    /* No element will be present in the queue */
    Adc_axUnitStatus[Unit].SwNormalQueueIndex = (Adc_QueueIndexType)0;
#endif /* ADC_ENABLE_QUEUING == STD_ON */
    (void)CoreId;
}
    c3ae:	bf00      	nop
    c3b0:	b003      	add	sp, #12
    c3b2:	f85d fb04 	ldr.w	pc, [sp], #4
    c3b6:	bf00      	nop
    c3b8:	1fff8d70 	.word	0x1fff8d70

0000c3bc <Adc_Ipw_CheckConversionChannels>:
*/
static inline Std_ReturnType Adc_Ipw_CheckConversionChannels(Adc_HwUnitType Unit,
                                                            Adc_GroupType Group,
                                                            Adc_StreamNumSampleType GroupSamples,
                                                            uint8 CoreId)
{
    c3bc:	b510      	push	{r4, lr}
    c3be:	b08a      	sub	sp, #40	; 0x28
    c3c0:	4604      	mov	r4, r0
    c3c2:	4608      	mov	r0, r1
    c3c4:	4611      	mov	r1, r2
    c3c6:	461a      	mov	r2, r3
    c3c8:	4623      	mov	r3, r4
    c3ca:	f88d 300f 	strb.w	r3, [sp, #15]
    c3ce:	4603      	mov	r3, r0
    c3d0:	f8ad 300c 	strh.w	r3, [sp, #12]
    c3d4:	460b      	mov	r3, r1
    c3d6:	f8ad 300a 	strh.w	r3, [sp, #10]
    c3da:	4613      	mov	r3, r2
    c3dc:	f88d 300e 	strb.w	r3, [sp, #14]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    c3e0:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c3e4:	4a68      	ldr	r2, [pc, #416]	; (c588 <Adc_Ipw_CheckConversionChannels+0x1cc>)
    c3e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c3ea:	68da      	ldr	r2, [r3, #12]
    c3ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    c3f0:	005b      	lsls	r3, r3, #1
    c3f2:	4413      	add	r3, r2
    c3f4:	881b      	ldrh	r3, [r3, #0]
    c3f6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    const Adc_GroupConfigurationType * GroupPtr; /* Pointer to AdcGroup */
    Adc_ChannelIndexType CurrentChannel = Adc_axGroupStatus[Group].CurrentChannel;
    c3fa:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c3fe:	4963      	ldr	r1, [pc, #396]	; (c58c <Adc_Ipw_CheckConversionChannels+0x1d0>)
    c400:	4613      	mov	r3, r2
    c402:	009b      	lsls	r3, r3, #2
    c404:	4413      	add	r3, r2
    c406:	009b      	lsls	r3, r3, #2
    c408:	440b      	add	r3, r1
    c40a:	3310      	adds	r3, #16
    c40c:	781b      	ldrb	r3, [r3, #0]
    c40e:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    Adc_ChannelIndexType Temp;
    Adc_ChannelIndexType Index;
    uint16 ConvResult;
    Adc_ValueGroupType * ResultIndex = NULL_PTR;
    c412:	2300      	movs	r3, #0
    c414:	9307      	str	r3, [sp, #28]
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    c416:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c41a:	4a5b      	ldr	r2, [pc, #364]	; (c588 <Adc_Ipw_CheckConversionChannels+0x1cc>)
    c41c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c420:	681a      	ldr	r2, [r3, #0]
    c422:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c426:	4413      	add	r3, r2
    c428:	7c1b      	ldrb	r3, [r3, #16]
    c42a:	f88d 301b 	strb.w	r3, [sp, #27]
    Std_ReturnType Status = (Std_ReturnType)E_OK;
    c42e:	2300      	movs	r3, #0
    c430:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    const uint8 NumsBitShift = Adc_Ipw_CalculateNumsBitShift(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[Unit]->Resolution);
    c434:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c438:	4a53      	ldr	r2, [pc, #332]	; (c588 <Adc_Ipw_CheckConversionChannels+0x1cc>)
    c43a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c43e:	681b      	ldr	r3, [r3, #0]
    c440:	f89d 200f 	ldrb.w	r2, [sp, #15]
    c444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    c448:	695b      	ldr	r3, [r3, #20]
    c44a:	4618      	mov	r0, r3
    c44c:	f7ff fbe6 	bl	bc1c <Adc_Ipw_CalculateNumsBitShift>
    c450:	4603      	mov	r3, r0
    c452:	f88d 301a 	strb.w	r3, [sp, #26]

    /* record the result of the Channel conversion and update group status */
#if (ADC_SETCHANNEL_API == STD_ON)
    Index = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    Index = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AssignedChannelCount;
    c456:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c45a:	4a4b      	ldr	r2, [pc, #300]	; (c588 <Adc_Ipw_CheckConversionChannels+0x1cc>)
    c45c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c460:	685a      	ldr	r2, [r3, #4]
    c462:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    c466:	2134      	movs	r1, #52	; 0x34
    c468:	fb01 f303 	mul.w	r3, r1, r3
    c46c:	4413      	add	r3, r2
    c46e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    c472:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    c476:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c47a:	4a43      	ldr	r2, [pc, #268]	; (c588 <Adc_Ipw_CheckConversionChannels+0x1cc>)
    c47c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c480:	685a      	ldr	r2, [r3, #4]
    c482:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    c486:	2134      	movs	r1, #52	; 0x34
    c488:	fb01 f303 	mul.w	r3, r1, r3
    c48c:	4413      	add	r3, r2
    c48e:	9305      	str	r3, [sp, #20]

    if (CurrentChannel <= Index)
    c490:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
    c494:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    c498:	429a      	cmp	r2, r3
    c49a:	d870      	bhi.n	c57e <Adc_Ipw_CheckConversionChannels+0x1c2>
    {
        /* Calculate the index of the first channel in the previous configuration */
        Temp = (Adc_ChannelIndexType)ADC_IPW_PREV_CHANNEL_INDEX(CurrentChannel);
    c49c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    c4a0:	f003 030f 	and.w	r3, r3, #15
    c4a4:	b2db      	uxtb	r3, r3
    c4a6:	2b00      	cmp	r3, #0
    c4a8:	d104      	bne.n	c4b4 <Adc_Ipw_CheckConversionChannels+0xf8>
    c4aa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    c4ae:	3b10      	subs	r3, #16
    c4b0:	b2db      	uxtb	r3, r3
    c4b2:	e004      	b.n	c4be <Adc_Ipw_CheckConversionChannels+0x102>
    c4b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    c4b8:	f023 030f 	bic.w	r3, r3, #15
    c4bc:	b2db      	uxtb	r3, r3
    c4be:	f88d 3013 	strb.w	r3, [sp, #19]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
        /* Get the result buffer pointer */
        if (FALSE == GroupPtr->StreamResultGroupMultiSets)
        {
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
            ResultIndex = &(Adc_axGroupStatus[Group].ResultsBufferPtr[Adc_axGroupStatus[Group].ResultIndex]);
    c4c2:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c4c6:	4931      	ldr	r1, [pc, #196]	; (c58c <Adc_Ipw_CheckConversionChannels+0x1d0>)
    c4c8:	4613      	mov	r3, r2
    c4ca:	009b      	lsls	r3, r3, #2
    c4cc:	4413      	add	r3, r2
    c4ce:	009b      	lsls	r3, r3, #2
    c4d0:	440b      	add	r3, r1
    c4d2:	330c      	adds	r3, #12
    c4d4:	6819      	ldr	r1, [r3, #0]
    c4d6:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c4da:	482c      	ldr	r0, [pc, #176]	; (c58c <Adc_Ipw_CheckConversionChannels+0x1d0>)
    c4dc:	4613      	mov	r3, r2
    c4de:	009b      	lsls	r3, r3, #2
    c4e0:	4413      	add	r3, r2
    c4e2:	009b      	lsls	r3, r3, #2
    c4e4:	4403      	add	r3, r0
    c4e6:	3308      	adds	r3, #8
    c4e8:	881b      	ldrh	r3, [r3, #0]
    c4ea:	b29b      	uxth	r3, r3
    c4ec:	005b      	lsls	r3, r3, #1
    c4ee:	440b      	add	r3, r1
    c4f0:	9307      	str	r3, [sp, #28]
        {
            ResultIndex = &(Adc_axGroupStatus[Group].ResultsBufferPtr[(Adc_axGroupStatus[Group].ResultIndex * Index)]);
        }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */

        ValidConversion = Adc_Ipw_CheckValidConversion(PhysicalHwUnitId, Temp, CurrentChannel);
    c4f2:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
    c4f6:	f89d 1013 	ldrb.w	r1, [sp, #19]
    c4fa:	f89d 301b 	ldrb.w	r3, [sp, #27]
    c4fe:	4618      	mov	r0, r3
    c500:	f7ff fe50 	bl	c1a4 <Adc_Ipw_CheckValidConversion>
    c504:	4603      	mov	r3, r0
    c506:	f88d 3012 	strb.w	r3, [sp, #18]

        if (TRUE == ValidConversion)
    c50a:	f89d 3012 	ldrb.w	r3, [sp, #18]
    c50e:	2b00      	cmp	r3, #0
    c510:	d032      	beq.n	c578 <Adc_Ipw_CheckConversionChannels+0x1bc>
        {
            /* For each of channels in the list of previous configuration, read data and take result into user buffer */
            for (Index = Temp; Index < CurrentChannel; Index++)
    c512:	f89d 3013 	ldrb.w	r3, [sp, #19]
    c516:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    c51a:	e026      	b.n	c56a <Adc_Ipw_CheckConversionChannels+0x1ae>
            {
                ConvResult = Adc_Ip_GetConvData(PhysicalHwUnitId, Index - Temp);
    c51c:	f89d 001b 	ldrb.w	r0, [sp, #27]
    c520:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
    c524:	f89d 3013 	ldrb.w	r3, [sp, #19]
    c528:	1ad3      	subs	r3, r2, r3
    c52a:	b2db      	uxtb	r3, r3
    c52c:	4619      	mov	r1, r3
    c52e:	f7fe fcaf 	bl	ae90 <Adc_Ip_GetConvData>
    c532:	4603      	mov	r3, r0
    c534:	f8ad 3010 	strh.w	r3, [sp, #16]
                /* Assumption: the width of the register is less than 16 */
                ConvResult = ConvResult << (NumsBitShift);
    c538:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    c53c:	f89d 301a 	ldrb.w	r3, [sp, #26]
    c540:	fa02 f303 	lsl.w	r3, r2, r3
    c544:	f8ad 3010 	strh.w	r3, [sp, #16]
                else
                {
                    Adc_Ipw_ReadData(GroupPtr, ResultIndex, GroupSamples, Index, ConvResult);
                }
#else
                Adc_Ipw_ReadData(GroupPtr, ResultIndex, GroupSamples, Index, ConvResult);
    c548:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    c54c:	f8bd 200a 	ldrh.w	r2, [sp, #10]
    c550:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    c554:	9300      	str	r3, [sp, #0]
    c556:	460b      	mov	r3, r1
    c558:	9907      	ldr	r1, [sp, #28]
    c55a:	9805      	ldr	r0, [sp, #20]
    c55c:	f000 fa02 	bl	c964 <Adc_Ipw_ReadData>
            for (Index = Temp; Index < CurrentChannel; Index++)
    c560:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    c564:	3301      	adds	r3, #1
    c566:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    c56a:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
    c56e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    c572:	429a      	cmp	r2, r3
    c574:	d3d2      	bcc.n	c51c <Adc_Ipw_CheckConversionChannels+0x160>
    c576:	e002      	b.n	c57e <Adc_Ipw_CheckConversionChannels+0x1c2>
#endif /* ADC_ENABLE_LIMIT_CHECK == STD_ON */
            }
        }
        else
        {
            Status = (Std_ReturnType)E_NOT_OK;
    c578:	2301      	movs	r3, #1
    c57a:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
        }
    }

    return Status;
    c57e:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
}
    c582:	4618      	mov	r0, r3
    c584:	b00a      	add	sp, #40	; 0x28
    c586:	bd10      	pop	{r4, pc}
    c588:	1fff8d40 	.word	0x1fff8d40
    c58c:	1fff8d48 	.word	0x1fff8d48

0000c590 <Adc_Ipw_RestartConversion>:
* @return         void
*/
static inline void Adc_Ipw_RestartConversion(Adc_HwUnitType Unit,
                                             Adc_GroupType Group,
                                             uint8 CoreId)
{
    c590:	b500      	push	{lr}
    c592:	b087      	sub	sp, #28
    c594:	4603      	mov	r3, r0
    c596:	f88d 300f 	strb.w	r3, [sp, #15]
    c59a:	460b      	mov	r3, r1
    c59c:	f8ad 300c 	strh.w	r3, [sp, #12]
    c5a0:	4613      	mov	r3, r2
    c5a2:	f88d 300e 	strb.w	r3, [sp, #14]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    c5a6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c5aa:	4a33      	ldr	r2, [pc, #204]	; (c678 <Adc_Ipw_RestartConversion+0xe8>)
    c5ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5b0:	68da      	ldr	r2, [r3, #12]
    c5b2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    c5b6:	005b      	lsls	r3, r3, #1
    c5b8:	4413      	add	r3, r2
    c5ba:	881b      	ldrh	r3, [r3, #0]
    c5bc:	f8ad 3016 	strh.w	r3, [sp, #22]
    const uint32 AdcDmaLogicChId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcDmaChannelLogicId[Unit];
    uint16 ResultIndex;
#endif /*ADC_DMA_SUPPORTED*/
    uint8 NumChannel;
    Adc_ChannelIndexType ChannelCount;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    c5c0:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c5c4:	4a2c      	ldr	r2, [pc, #176]	; (c678 <Adc_Ipw_RestartConversion+0xe8>)
    c5c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5ca:	681a      	ldr	r2, [r3, #0]
    c5cc:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c5d0:	4413      	add	r3, r2
    c5d2:	7c1b      	ldrb	r3, [r3, #16]
    c5d4:	f88d 3015 	strb.w	r3, [sp, #21]
#if (ADC_SETCHANNEL_API == STD_ON)
    /* Get channel count in case of changing at runtime */
    ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    /* Get channel count from configuration */
    ChannelCount = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AssignedChannelCount;
    c5d8:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c5dc:	4a26      	ldr	r2, [pc, #152]	; (c678 <Adc_Ipw_RestartConversion+0xe8>)
    c5de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5e2:	685a      	ldr	r2, [r3, #4]
    c5e4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    c5e8:	2134      	movs	r1, #52	; 0x34
    c5ea:	fb01 f303 	mul.w	r3, r1, r3
    c5ee:	4413      	add	r3, r2
    c5f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    c5f4:	f88d 3014 	strb.w	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    /* Get left channel from channel count */
    NumChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(ChannelCount);
    c5f8:	f89d 3014 	ldrb.w	r3, [sp, #20]
    c5fc:	2b0f      	cmp	r3, #15
    c5fe:	d805      	bhi.n	c60c <Adc_Ipw_RestartConversion+0x7c>
    c600:	f89d 3014 	ldrb.w	r3, [sp, #20]
    c604:	f003 030f 	and.w	r3, r3, #15
    c608:	b2db      	uxtb	r3, r3
    c60a:	e000      	b.n	c60e <Adc_Ipw_RestartConversion+0x7e>
    c60c:	2310      	movs	r3, #16
    c60e:	f88d 3013 	strb.w	r3, [sp, #19]
        if (FALSE == GroupPtr->AdcOptimizeDmaStream)
#endif /*  (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */
#endif /*ADC_DMA_SUPPORTED*/
        {
            /* Incase of the number of channels in group less than the SC1 register used then update group status and start Pdb */
            if (ChannelCount <= ADC_MAX_CHAN_COUNT)
    c612:	f89d 3014 	ldrb.w	r3, [sp, #20]
    c616:	2b10      	cmp	r3, #16
    c618:	d811      	bhi.n	c63e <Adc_Ipw_RestartConversion+0xae>
            {
                /* No need to re-configure channels if they are not changed */
                /* End of chain interrupt (if used) is still in last channel (= ChannelCount) */
                Adc_axGroupStatus[Group].CurrentChannel = ChannelCount;
    c61a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c61e:	4917      	ldr	r1, [pc, #92]	; (c67c <Adc_Ipw_RestartConversion+0xec>)
    c620:	4613      	mov	r3, r2
    c622:	009b      	lsls	r3, r3, #2
    c624:	4413      	add	r3, r2
    c626:	009b      	lsls	r3, r3, #2
    c628:	440b      	add	r3, r1
    c62a:	3310      	adds	r3, #16
    c62c:	f89d 2014 	ldrb.w	r2, [sp, #20]
    c630:	701a      	strb	r2, [r3, #0]

                /* Trigger PDB by software */
                Pdb_Adc_Ip_SwTrigger(PhysicalHwUnitId);
    c632:	f89d 3015 	ldrb.w	r3, [sp, #21]
    c636:	4618      	mov	r0, r3
    c638:	f000 fc68 	bl	cf0c <Pdb_Adc_Ip_SwTrigger>
                    Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, NumChannel, CoreId);
                }
            }
        }
    }
}
    c63c:	e017      	b.n	c66e <Adc_Ipw_RestartConversion+0xde>
                Adc_axGroupStatus[Group].CurrentChannel = 0U;
    c63e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c642:	490e      	ldr	r1, [pc, #56]	; (c67c <Adc_Ipw_RestartConversion+0xec>)
    c644:	4613      	mov	r3, r2
    c646:	009b      	lsls	r3, r3, #2
    c648:	4413      	add	r3, r2
    c64a:	009b      	lsls	r3, r3, #2
    c64c:	440b      	add	r3, r1
    c64e:	3310      	adds	r3, #16
    c650:	2200      	movs	r2, #0
    c652:	701a      	strb	r2, [r3, #0]
                    Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, NumChannel, CoreId);
    c654:	f89d 2013 	ldrb.w	r2, [sp, #19]
    c658:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    c65c:	f89d 000f 	ldrb.w	r0, [sp, #15]
    c660:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c664:	9300      	str	r3, [sp, #0]
    c666:	4613      	mov	r3, r2
    c668:	220f      	movs	r2, #15
    c66a:	f7ff fae1 	bl	bc30 <Adc_Ipw_ConfigureConversion>
}
    c66e:	bf00      	nop
    c670:	b007      	add	sp, #28
    c672:	f85d fb04 	ldr.w	pc, [sp], #4
    c676:	bf00      	nop
    c678:	1fff8d40 	.word	0x1fff8d40
    c67c:	1fff8d48 	.word	0x1fff8d48

0000c680 <Adc_Ipw_GetCurrentSampleCount>:
                                                   , Adc_HwUnitType Unit,
                                                   Adc_StreamNumSampleType GroupSamples,
                                                   uint8 CoreId
                                                #endif
                                                  )
{
    c680:	b084      	sub	sp, #16
    c682:	4603      	mov	r3, r0
    c684:	f8ad 3006 	strh.w	r3, [sp, #6]
    }
    else
#endif /* (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */
#endif /* ADC_DMA_SUPPORTED */
    {
        CurrentSampleCount = Adc_axGroupStatus[Group].ResultIndex;
    c688:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    c68c:	4907      	ldr	r1, [pc, #28]	; (c6ac <Adc_Ipw_GetCurrentSampleCount+0x2c>)
    c68e:	4613      	mov	r3, r2
    c690:	009b      	lsls	r3, r3, #2
    c692:	4413      	add	r3, r2
    c694:	009b      	lsls	r3, r3, #2
    c696:	440b      	add	r3, r1
    c698:	3308      	adds	r3, #8
    c69a:	881b      	ldrh	r3, [r3, #0]
    c69c:	f8ad 300e 	strh.w	r3, [sp, #14]
    }

    return CurrentSampleCount;
    c6a0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    c6a4:	4618      	mov	r0, r3
    c6a6:	b004      	add	sp, #16
    c6a8:	4770      	bx	lr
    c6aa:	bf00      	nop
    c6ac:	1fff8d48 	.word	0x1fff8d48

0000c6b0 <Adc_Ipw_UpdateSoftwareGroupState>:
*/
static inline void Adc_Ipw_UpdateSoftwareGroupState(Adc_HwUnitType Unit,
                                                    Adc_GroupType Group,
                                                    Adc_StreamNumSampleType GroupSamples,
                                                    uint8 CoreId)
{
    c6b0:	b510      	push	{r4, lr}
    c6b2:	b084      	sub	sp, #16
    c6b4:	4604      	mov	r4, r0
    c6b6:	4608      	mov	r0, r1
    c6b8:	4611      	mov	r1, r2
    c6ba:	461a      	mov	r2, r3
    c6bc:	4623      	mov	r3, r4
    c6be:	f88d 3007 	strb.w	r3, [sp, #7]
    c6c2:	4603      	mov	r3, r0
    c6c4:	f8ad 3004 	strh.w	r3, [sp, #4]
    c6c8:	460b      	mov	r3, r1
    c6ca:	f8ad 3002 	strh.w	r3, [sp, #2]
    c6ce:	4613      	mov	r3, r2
    c6d0:	f88d 3006 	strb.w	r3, [sp, #6]
    uint32 CurrentSampleCount;
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    c6d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c6d8:	4a4f      	ldr	r2, [pc, #316]	; (c818 <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    c6da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6de:	68da      	ldr	r2, [r3, #12]
    c6e0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    c6e4:	005b      	lsls	r3, r3, #1
    c6e6:	4413      	add	r3, r2
    c6e8:	881b      	ldrh	r3, [r3, #0]
    c6ea:	f8ad 300e 	strh.w	r3, [sp, #14]
    Dma_Ip_LogicChannelScatterGatherListType LocTransferList[1U];
#endif /* ADC_DMA_SUPPORTED */

    /* At least once the group was converted */
    /* It's already check for validation */
    Adc_axGroupStatus[Group].AlreadyConverted = ADC_ALREADY_CONVERTED;
    c6ee:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    c6f2:	494a      	ldr	r1, [pc, #296]	; (c81c <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    c6f4:	4613      	mov	r3, r2
    c6f6:	009b      	lsls	r3, r3, #2
    c6f8:	4413      	add	r3, r2
    c6fa:	009b      	lsls	r3, r3, #2
    c6fc:	440b      	add	r3, r1
    c6fe:	3304      	adds	r3, #4
    c700:	2201      	movs	r2, #1
    c702:	601a      	str	r2, [r3, #0]
    /* Although updating Conversion is a RMW operation, it does not need an
     * exclusive area because two simultaneous interrupts will not access the
     * same areas e.g. the interrupt for ADC1 will not have the same group as
     * an interrupt on ADC0 */
    /* Change when configuration is ADC streaming access mode */
    if (ADC_BUSY == Adc_axGroupStatus[Group].Conversion)
    c704:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    c708:	4944      	ldr	r1, [pc, #272]	; (c81c <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    c70a:	4613      	mov	r3, r2
    c70c:	009b      	lsls	r3, r3, #2
    c70e:	4413      	add	r3, r2
    c710:	009b      	lsls	r3, r3, #2
    c712:	440b      	add	r3, r1
    c714:	681b      	ldr	r3, [r3, #0]
    c716:	2b01      	cmp	r3, #1
    c718:	d109      	bne.n	c72e <Adc_Ipw_UpdateSoftwareGroupState+0x7e>
    {
        /* SWS_Adc_00224 */
        Adc_axGroupStatus[Group].Conversion = ADC_COMPLETED;
    c71a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    c71e:	493f      	ldr	r1, [pc, #252]	; (c81c <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    c720:	4613      	mov	r3, r2
    c722:	009b      	lsls	r3, r3, #2
    c724:	4413      	add	r3, r2
    c726:	009b      	lsls	r3, r3, #2
    c728:	440b      	add	r3, r1
    c72a:	2202      	movs	r2, #2
    c72c:	601a      	str	r2, [r3, #0]
    }

#if (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS)
    CurrentSampleCount = Adc_Ipw_GetCurrentSampleCount(Group, Unit, GroupSamples, CoreId);
#else
    CurrentSampleCount = Adc_Ipw_GetCurrentSampleCount(Group);
    c72e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    c732:	4618      	mov	r0, r3
    c734:	f7ff ffa4 	bl	c680 <Adc_Ipw_GetCurrentSampleCount>
    c738:	9002      	str	r0, [sp, #8]
#endif /* (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */

    /* If buffer is full of samples */
    if (CurrentSampleCount >= GroupSamples)
    c73a:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    c73e:	9a02      	ldr	r2, [sp, #8]
    c740:	429a      	cmp	r2, r3
    c742:	d35d      	bcc.n	c800 <Adc_Ipw_UpdateSoftwareGroupState+0x150>
    {
        /* Change to stream complete according to AutoSar diagram */
        Adc_axGroupStatus[Group].Conversion = ADC_STREAM_COMPLETED;
    c744:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    c748:	4934      	ldr	r1, [pc, #208]	; (c81c <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    c74a:	4613      	mov	r3, r2
    c74c:	009b      	lsls	r3, r3, #2
    c74e:	4413      	add	r3, r2
    c750:	009b      	lsls	r3, r3, #2
    c752:	440b      	add	r3, r1
    c754:	2203      	movs	r2, #3
    c756:	601a      	str	r2, [r3, #0]

        if ((ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) && \
    c758:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c75c:	4a2e      	ldr	r2, [pc, #184]	; (c818 <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    c75e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c762:	685a      	ldr	r2, [r3, #4]
    c764:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    c768:	2134      	movs	r1, #52	; 0x34
    c76a:	fb01 f303 	mul.w	r3, r1, r3
    c76e:	4413      	add	r3, r2
    c770:	699b      	ldr	r3, [r3, #24]
    c772:	2b00      	cmp	r3, #0
    c774:	d117      	bne.n	c7a6 <Adc_Ipw_UpdateSoftwareGroupState+0xf6>
            (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) \
    c776:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c77a:	4a27      	ldr	r2, [pc, #156]	; (c818 <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    c77c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c780:	685a      	ldr	r2, [r3, #4]
    c782:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    c786:	2134      	movs	r1, #52	; 0x34
    c788:	fb01 f303 	mul.w	r3, r1, r3
    c78c:	4413      	add	r3, r2
    c78e:	685b      	ldr	r3, [r3, #4]
        if ((ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) && \
    c790:	2b01      	cmp	r3, #1
    c792:	d108      	bne.n	c7a6 <Adc_Ipw_UpdateSoftwareGroupState+0xf6>
                Pdb_Adc_Ip_DisableAndClearPdb(PhysicalHwUnitId);
            }
#endif /*  (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */
#endif /* ADC_DMA_SUPPORTED */
            /* Update queue and execute new start conversion request from queue if available */
            Adc_Ipw_UpdateQueue(Unit, CoreId);
    c794:	f89d 2006 	ldrb.w	r2, [sp, #6]
    c798:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c79c:	4611      	mov	r1, r2
    c79e:	4618      	mov	r0, r3
    c7a0:	f7ff fde6 	bl	c370 <Adc_Ipw_UpdateQueue>

#if (ADC_GRP_NOTIF_CAPABILITY == STD_ON)
    /* Implement user notification function if available */
    Adc_Ipw_CallNotification(Group, CoreId);
#endif /* (ADC_GRP_NOTIF_CAPABILITY == STD_ON) */
}
    c7a4:	e035      	b.n	c812 <Adc_Ipw_UpdateSoftwareGroupState+0x162>
            if (ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)
    c7a6:	f89d 3006 	ldrb.w	r3, [sp, #6]
    c7aa:	4a1b      	ldr	r2, [pc, #108]	; (c818 <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    c7ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7b0:	685a      	ldr	r2, [r3, #4]
    c7b2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    c7b6:	2134      	movs	r1, #52	; 0x34
    c7b8:	fb01 f303 	mul.w	r3, r1, r3
    c7bc:	4413      	add	r3, r2
    c7be:	689b      	ldr	r3, [r3, #8]
    c7c0:	2b01      	cmp	r3, #1
    c7c2:	d114      	bne.n	c7ee <Adc_Ipw_UpdateSoftwareGroupState+0x13e>
                Adc_axGroupStatus[Group].ResultIndex = 0U;
    c7c4:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    c7c8:	4914      	ldr	r1, [pc, #80]	; (c81c <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    c7ca:	4613      	mov	r3, r2
    c7cc:	009b      	lsls	r3, r3, #2
    c7ce:	4413      	add	r3, r2
    c7d0:	009b      	lsls	r3, r3, #2
    c7d2:	440b      	add	r3, r1
    c7d4:	3308      	adds	r3, #8
    c7d6:	2200      	movs	r2, #0
    c7d8:	801a      	strh	r2, [r3, #0]
                Adc_Ipw_RestartConversion(Unit, Group, CoreId);
    c7da:	f89d 2006 	ldrb.w	r2, [sp, #6]
    c7de:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c7e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c7e6:	4618      	mov	r0, r3
    c7e8:	f7ff fed2 	bl	c590 <Adc_Ipw_RestartConversion>
}
    c7ec:	e011      	b.n	c812 <Adc_Ipw_UpdateSoftwareGroupState+0x162>
                Adc_Ipw_UpdateQueue(Unit, CoreId);
    c7ee:	f89d 2006 	ldrb.w	r2, [sp, #6]
    c7f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c7f6:	4611      	mov	r1, r2
    c7f8:	4618      	mov	r0, r3
    c7fa:	f7ff fdb9 	bl	c370 <Adc_Ipw_UpdateQueue>
}
    c7fe:	e008      	b.n	c812 <Adc_Ipw_UpdateSoftwareGroupState+0x162>
        Adc_Ipw_RestartConversion(Unit, Group, CoreId);
    c800:	f89d 2006 	ldrb.w	r2, [sp, #6]
    c804:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c808:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c80c:	4618      	mov	r0, r3
    c80e:	f7ff febf 	bl	c590 <Adc_Ipw_RestartConversion>
}
    c812:	bf00      	nop
    c814:	b004      	add	sp, #16
    c816:	bd10      	pop	{r4, pc}
    c818:	1fff8d40 	.word	0x1fff8d40
    c81c:	1fff8d48 	.word	0x1fff8d48

0000c820 <Adc_Ipw_EndConversion>:
*/
static inline void Adc_Ipw_EndConversion(Adc_HwUnitType Unit,
                                         Adc_GroupType Group,
                                         boolean IsSoftwareConversion,
                                         uint8 CoreId)
{
    c820:	b510      	push	{r4, lr}
    c822:	b088      	sub	sp, #32
    c824:	4604      	mov	r4, r0
    c826:	4608      	mov	r0, r1
    c828:	4611      	mov	r1, r2
    c82a:	461a      	mov	r2, r3
    c82c:	4623      	mov	r3, r4
    c82e:	f88d 300f 	strb.w	r3, [sp, #15]
    c832:	4603      	mov	r3, r0
    c834:	f8ad 300c 	strh.w	r3, [sp, #12]
    c838:	460b      	mov	r3, r1
    c83a:	f88d 300e 	strb.w	r3, [sp, #14]
    c83e:	4613      	mov	r3, r2
    c840:	f88d 300b 	strb.w	r3, [sp, #11]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    c844:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c848:	4a44      	ldr	r2, [pc, #272]	; (c95c <Adc_Ipw_EndConversion+0x13c>)
    c84a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c84e:	68da      	ldr	r2, [r3, #12]
    c850:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    c854:	005b      	lsls	r3, r3, #1
    c856:	4413      	add	r3, r2
    c858:	881b      	ldrh	r3, [r3, #0]
    c85a:	f8ad 301e 	strh.w	r3, [sp, #30]
#if ((ADC_SETCHANNEL_API == STD_ON) || ((ADC_SETCHANNEL_API == STD_OFF) && (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF)))
    Adc_ChannelIndexType ChannelCount;
#endif /* ((ADC_SETCHANNEL_API == STD_ON) || ((ADC_SETCHANNEL_API == STD_OFF) && (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF))) */

    /* Get the group configuration */
    GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    c85e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c862:	4a3e      	ldr	r2, [pc, #248]	; (c95c <Adc_Ipw_EndConversion+0x13c>)
    c864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c868:	685a      	ldr	r2, [r3, #4]
    c86a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    c86e:	2134      	movs	r1, #52	; 0x34
    c870:	fb01 f303 	mul.w	r3, r1, r3
    c874:	4413      	add	r3, r2
    c876:	9306      	str	r3, [sp, #24]
    }
    else
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
    {
        /* Limit checking */
        if ((Std_ReturnType)E_OK == Adc_Ipw_CheckConversionChannels(Unit, Group, GroupPtr->NumSamples, CoreId))
    c878:	9b06      	ldr	r3, [sp, #24]
    c87a:	8b9a      	ldrh	r2, [r3, #28]
    c87c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c880:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    c884:	f89d 000f 	ldrb.w	r0, [sp, #15]
    c888:	f7ff fd98 	bl	c3bc <Adc_Ipw_CheckConversionChannels>
    c88c:	4603      	mov	r3, r0
    c88e:	2b00      	cmp	r3, #0
    c890:	d160      	bne.n	c954 <Adc_Ipw_EndConversion+0x134>
        {
#if (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF)
            /* Following code will not be reduced when oneshot hardware trigger optimization is not enabled */
#if (ADC_SETCHANNEL_API == STD_OFF)
            /* Channels configured when initializing */
            ChannelCount = GroupPtr->AssignedChannelCount;
    c892:	9b06      	ldr	r3, [sp, #24]
    c894:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    c898:	f88d 3017 	strb.w	r3, [sp, #23]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

            /* More channels in group */
            /* Both HW and SW groups are using PDB SW trigger mode to restart conversion when ChannelCount > Max SC registers */
            if (Adc_axGroupStatus[Group].CurrentChannel < ChannelCount)
    c89c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c8a0:	492f      	ldr	r1, [pc, #188]	; (c960 <Adc_Ipw_EndConversion+0x140>)
    c8a2:	4613      	mov	r3, r2
    c8a4:	009b      	lsls	r3, r3, #2
    c8a6:	4413      	add	r3, r2
    c8a8:	009b      	lsls	r3, r3, #2
    c8aa:	440b      	add	r3, r1
    c8ac:	3310      	adds	r3, #16
    c8ae:	781b      	ldrb	r3, [r3, #0]
    c8b0:	f89d 2017 	ldrb.w	r2, [sp, #23]
    c8b4:	429a      	cmp	r2, r3
    c8b6:	d929      	bls.n	c90c <Adc_Ipw_EndConversion+0xec>
            {
                /* Get left channel */
                NumChannel = ChannelCount - Adc_axGroupStatus[Group].CurrentChannel;
    c8b8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c8bc:	4928      	ldr	r1, [pc, #160]	; (c960 <Adc_Ipw_EndConversion+0x140>)
    c8be:	4613      	mov	r3, r2
    c8c0:	009b      	lsls	r3, r3, #2
    c8c2:	4413      	add	r3, r2
    c8c4:	009b      	lsls	r3, r3, #2
    c8c6:	440b      	add	r3, r1
    c8c8:	3310      	adds	r3, #16
    c8ca:	781b      	ldrb	r3, [r3, #0]
    c8cc:	f89d 2017 	ldrb.w	r2, [sp, #23]
    c8d0:	1ad3      	subs	r3, r2, r3
    c8d2:	f88d 3016 	strb.w	r3, [sp, #22]

                /* In case of left channels excess maximum allowed channels */
                LeftChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(NumChannel);
    c8d6:	f89d 3016 	ldrb.w	r3, [sp, #22]
    c8da:	2b0f      	cmp	r3, #15
    c8dc:	d805      	bhi.n	c8ea <Adc_Ipw_EndConversion+0xca>
    c8de:	f89d 3016 	ldrb.w	r3, [sp, #22]
    c8e2:	f003 030f 	and.w	r3, r3, #15
    c8e6:	b2db      	uxtb	r3, r3
    c8e8:	e000      	b.n	c8ec <Adc_Ipw_EndConversion+0xcc>
    c8ea:	2310      	movs	r3, #16
    c8ec:	f88d 3015 	strb.w	r3, [sp, #21]

                /* Configure left channels and start more conversions */
                Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, LeftChannel, CoreId);
    c8f0:	f89d 2015 	ldrb.w	r2, [sp, #21]
    c8f4:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    c8f8:	f89d 000f 	ldrb.w	r0, [sp, #15]
    c8fc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c900:	9300      	str	r3, [sp, #0]
    c902:	4613      	mov	r3, r2
    c904:	220f      	movs	r2, #15
    c906:	f7ff f993 	bl	bc30 <Adc_Ipw_ConfigureConversion>
                Adc_Ipw_HandleConversionCheckFail(Unit, Group, GroupPtr, CoreId);
            }
        }
#endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
    }
}
    c90a:	e023      	b.n	c954 <Adc_Ipw_EndConversion+0x134>
                Adc_axGroupStatus[Group].ResultIndex++;
    c90c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    c910:	4913      	ldr	r1, [pc, #76]	; (c960 <Adc_Ipw_EndConversion+0x140>)
    c912:	4613      	mov	r3, r2
    c914:	009b      	lsls	r3, r3, #2
    c916:	4413      	add	r3, r2
    c918:	009b      	lsls	r3, r3, #2
    c91a:	440b      	add	r3, r1
    c91c:	3308      	adds	r3, #8
    c91e:	881b      	ldrh	r3, [r3, #0]
    c920:	b29b      	uxth	r3, r3
    c922:	3301      	adds	r3, #1
    c924:	b298      	uxth	r0, r3
    c926:	490e      	ldr	r1, [pc, #56]	; (c960 <Adc_Ipw_EndConversion+0x140>)
    c928:	4613      	mov	r3, r2
    c92a:	009b      	lsls	r3, r3, #2
    c92c:	4413      	add	r3, r2
    c92e:	009b      	lsls	r3, r3, #2
    c930:	440b      	add	r3, r1
    c932:	3308      	adds	r3, #8
    c934:	4602      	mov	r2, r0
    c936:	801a      	strh	r2, [r3, #0]
                if (TRUE == IsSoftwareConversion)
    c938:	f89d 300e 	ldrb.w	r3, [sp, #14]
    c93c:	2b00      	cmp	r3, #0
    c93e:	d009      	beq.n	c954 <Adc_Ipw_EndConversion+0x134>
                    Adc_Ipw_UpdateSoftwareGroupState(Unit, Group, GroupPtr->NumSamples, CoreId);
    c940:	9b06      	ldr	r3, [sp, #24]
    c942:	8b9a      	ldrh	r2, [r3, #28]
    c944:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c948:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    c94c:	f89d 000f 	ldrb.w	r0, [sp, #15]
    c950:	f7ff feae 	bl	c6b0 <Adc_Ipw_UpdateSoftwareGroupState>
}
    c954:	bf00      	nop
    c956:	b008      	add	sp, #32
    c958:	bd10      	pop	{r4, pc}
    c95a:	bf00      	nop
    c95c:	1fff8d40 	.word	0x1fff8d40
    c960:	1fff8d48 	.word	0x1fff8d48

0000c964 <Adc_Ipw_ReadData>:
static inline void Adc_Ipw_ReadData(const Adc_GroupConfigurationType * GroupPtr,
                                    Adc_ValueGroupType * ResultPtr,
                                    const Adc_StreamNumSampleType GroupSamples,
                                    const Adc_ChannelIndexType Index,
                                    const uint16 ConvResult)
{
    c964:	b084      	sub	sp, #16
    c966:	9003      	str	r0, [sp, #12]
    c968:	9102      	str	r1, [sp, #8]
    c96a:	4611      	mov	r1, r2
    c96c:	461a      	mov	r2, r3
    c96e:	460b      	mov	r3, r1
    c970:	f8ad 3006 	strh.w	r3, [sp, #6]
    c974:	4613      	mov	r3, r2
    c976:	f88d 3005 	strb.w	r3, [sp, #5]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    if (FALSE == GroupPtr->StreamResultGroupMultiSets)
    {
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
        ResultPtr[(Index * GroupSamples)] = ConvResult;
    c97a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    c97e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    c982:	fb02 f303 	mul.w	r3, r2, r3
    c986:	005b      	lsls	r3, r3, #1
    c988:	9a02      	ldr	r2, [sp, #8]
    c98a:	4413      	add	r3, r2
    c98c:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    c990:	801a      	strh	r2, [r3, #0]
    else
    {
        ResultPtr[Index] = ConvResult;
    }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
}
    c992:	bf00      	nop
    c994:	b004      	add	sp, #16
    c996:	4770      	bx	lr

0000c998 <Adc_Ipw_EndConversionNotification>:
* @param[in]      PhysicalAdcUnit   ADC Hardware Unit
*
* @return         void
*/
static inline void Adc_Ipw_EndConversionNotification(const Adc_HwUnitType PhysicalAdcUnit)
{
    c998:	b500      	push	{lr}
    c99a:	b085      	sub	sp, #20
    c99c:	4603      	mov	r3, r0
    c99e:	f88d 3007 	strb.w	r3, [sp, #7]
    /* Check that ADC unit is assigned to current core partition */
    const volatile uint8 CoreId = Adc_GetCoreID();
    c9a2:	f7ff fce1 	bl	c368 <Adc_GetCoreID>
    c9a6:	4603      	mov	r3, r0
    c9a8:	f88d 300b 	strb.w	r3, [sp, #11]
    const Adc_HwUnitType LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.HwLogicalId[PhysicalAdcUnit];
    c9ac:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c9b0:	b2db      	uxtb	r3, r3
    c9b2:	461a      	mov	r2, r3
    c9b4:	4b14      	ldr	r3, [pc, #80]	; (ca08 <Adc_Ipw_EndConversionNotification+0x70>)
    c9b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    c9ba:	681a      	ldr	r2, [r3, #0]
    c9bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    c9c0:	4413      	add	r3, r2
    c9c2:	f893 3020 	ldrb.w	r3, [r3, #32]
    c9c6:	f88d 300f 	strb.w	r3, [sp, #15]
    const Adc_GroupType SwGroupId = Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[0U];
    c9ca:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c9ce:	4a0f      	ldr	r2, [pc, #60]	; (ca0c <Adc_Ipw_EndConversionNotification+0x74>)
    c9d0:	00db      	lsls	r3, r3, #3
    c9d2:	4413      	add	r3, r2
    c9d4:	885b      	ldrh	r3, [r3, #2]
    c9d6:	f8ad 300c 	strh.w	r3, [sp, #12]
            Adc_Ipw_EndConversion(LogicalHwUnitId, HwGroupId, FALSE, CoreId);
        }
    }
    else
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
    if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    c9da:	f89d 300f 	ldrb.w	r3, [sp, #15]
    c9de:	4a0b      	ldr	r2, [pc, #44]	; (ca0c <Adc_Ipw_EndConversionNotification+0x74>)
    c9e0:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    c9e4:	b29b      	uxth	r3, r3
    c9e6:	2b00      	cmp	r3, #0
    c9e8:	d009      	beq.n	c9fe <Adc_Ipw_EndConversionNotification+0x66>
            Adc_Ipw_EndDmaConversion(LogicalHwUnitId, SwGroupId, TRUE, CoreId);
        }
        else
#endif /* ADC_DMA_SUPPORTED */
        {
            Adc_Ipw_EndConversion(LogicalHwUnitId, SwGroupId, TRUE, CoreId);
    c9ea:	f89d 300b 	ldrb.w	r3, [sp, #11]
    c9ee:	b2db      	uxtb	r3, r3
    c9f0:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    c9f4:	f89d 000f 	ldrb.w	r0, [sp, #15]
    c9f8:	2201      	movs	r2, #1
    c9fa:	f7ff ff11 	bl	c820 <Adc_Ipw_EndConversion>
    else
    {
        ; /* Empty else branch to avoid MISRA */
    }
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
}
    c9fe:	bf00      	nop
    ca00:	b005      	add	sp, #20
    ca02:	f85d fb04 	ldr.w	pc, [sp], #4
    ca06:	bf00      	nop
    ca08:	1fff8d40 	.word	0x1fff8d40
    ca0c:	1fff8d70 	.word	0x1fff8d70

0000ca10 <Adc_Ipw_Adc0EndConversionNotification>:
*
* @return         void
*
*/
void Adc_Ipw_Adc0EndConversionNotification(const uint8 ControlChanIdx)
{
    ca10:	b500      	push	{lr}
    ca12:	b085      	sub	sp, #20
    ca14:	4603      	mov	r3, r0
    ca16:	f88d 3007 	strb.w	r3, [sp, #7]
    const Adc_HwUnitType PhysicalAdcUnit = 0U;
    ca1a:	2300      	movs	r3, #0
    ca1c:	f88d 300f 	strb.w	r3, [sp, #15]

    (void)ControlChanIdx;

    Adc_Ipw_EndConversionNotification(PhysicalAdcUnit);
    ca20:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ca24:	4618      	mov	r0, r3
    ca26:	f7ff ffb7 	bl	c998 <Adc_Ipw_EndConversionNotification>
}
    ca2a:	bf00      	nop
    ca2c:	b005      	add	sp, #20
    ca2e:	f85d fb04 	ldr.w	pc, [sp], #4

0000ca32 <Adc_Ipw_Adc1EndConversionNotification>:
*
* @return         void
*
*/
void Adc_Ipw_Adc1EndConversionNotification(const uint8 ControlChanIdx)
{
    ca32:	b500      	push	{lr}
    ca34:	b085      	sub	sp, #20
    ca36:	4603      	mov	r3, r0
    ca38:	f88d 3007 	strb.w	r3, [sp, #7]
    const Adc_HwUnitType PhysicalAdcUnit = 1U;
    ca3c:	2301      	movs	r3, #1
    ca3e:	f88d 300f 	strb.w	r3, [sp, #15]

    (void)ControlChanIdx;

    Adc_Ipw_EndConversionNotification(PhysicalAdcUnit);
    ca42:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ca46:	4618      	mov	r0, r3
    ca48:	f7ff ffa6 	bl	c998 <Adc_Ipw_EndConversionNotification>
}
    ca4c:	bf00      	nop
    ca4e:	b005      	add	sp, #20
    ca50:	f85d fb04 	ldr.w	pc, [sp], #4

0000ca54 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>:

static inline void Pdb_Adc_HwAcc_SetAdcPretriggerMask(PDB_Type * const Base,
                                                      const uint8 ChanIdx,
                                                      const uint32 Mask,
                                                      const boolean Value)
{
    ca54:	b084      	sub	sp, #16
    ca56:	9003      	str	r0, [sp, #12]
    ca58:	9201      	str	r2, [sp, #4]
    ca5a:	461a      	mov	r2, r3
    ca5c:	460b      	mov	r3, r1
    ca5e:	f88d 300b 	strb.w	r3, [sp, #11]
    ca62:	4613      	mov	r3, r2
    ca64:	f88d 300a 	strb.w	r3, [sp, #10]
    /* Set C1 register of a channel based on mask */
    if (Value == TRUE)
    ca68:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ca6c:	2b00      	cmp	r3, #0
    ca6e:	d016      	beq.n	ca9e <Pdb_Adc_HwAcc_SetAdcPretriggerMask+0x4a>
    {
        Base->CH[ChanIdx].C1 |= Mask;
    ca70:	f89d 200b 	ldrb.w	r2, [sp, #11]
    ca74:	9903      	ldr	r1, [sp, #12]
    ca76:	4613      	mov	r3, r2
    ca78:	009b      	lsls	r3, r3, #2
    ca7a:	4413      	add	r3, r2
    ca7c:	00db      	lsls	r3, r3, #3
    ca7e:	440b      	add	r3, r1
    ca80:	3310      	adds	r3, #16
    ca82:	6819      	ldr	r1, [r3, #0]
    ca84:	f89d 200b 	ldrb.w	r2, [sp, #11]
    ca88:	9b01      	ldr	r3, [sp, #4]
    ca8a:	4319      	orrs	r1, r3
    ca8c:	9803      	ldr	r0, [sp, #12]
    ca8e:	4613      	mov	r3, r2
    ca90:	009b      	lsls	r3, r3, #2
    ca92:	4413      	add	r3, r2
    ca94:	00db      	lsls	r3, r3, #3
    ca96:	4403      	add	r3, r0
    ca98:	3310      	adds	r3, #16
    ca9a:	6019      	str	r1, [r3, #0]
    }
    else
    {
        Base->CH[ChanIdx].C1 &= ~(Mask);
    }
}
    ca9c:	e016      	b.n	cacc <Pdb_Adc_HwAcc_SetAdcPretriggerMask+0x78>
        Base->CH[ChanIdx].C1 &= ~(Mask);
    ca9e:	f89d 200b 	ldrb.w	r2, [sp, #11]
    caa2:	9903      	ldr	r1, [sp, #12]
    caa4:	4613      	mov	r3, r2
    caa6:	009b      	lsls	r3, r3, #2
    caa8:	4413      	add	r3, r2
    caaa:	00db      	lsls	r3, r3, #3
    caac:	440b      	add	r3, r1
    caae:	3310      	adds	r3, #16
    cab0:	6819      	ldr	r1, [r3, #0]
    cab2:	9b01      	ldr	r3, [sp, #4]
    cab4:	43db      	mvns	r3, r3
    cab6:	f89d 200b 	ldrb.w	r2, [sp, #11]
    caba:	4019      	ands	r1, r3
    cabc:	9803      	ldr	r0, [sp, #12]
    cabe:	4613      	mov	r3, r2
    cac0:	009b      	lsls	r3, r3, #2
    cac2:	4413      	add	r3, r2
    cac4:	00db      	lsls	r3, r3, #3
    cac6:	4403      	add	r3, r0
    cac8:	3310      	adds	r3, #16
    caca:	6019      	str	r1, [r3, #0]
}
    cacc:	bf00      	nop
    cace:	b004      	add	sp, #16
    cad0:	4770      	bx	lr

0000cad2 <Pdb_Adc_HwAcc_DisablePdb>:

static inline void Pdb_Adc_HwAcc_DisablePdb(PDB_Type * const Base)
{
    cad2:	b082      	sub	sp, #8
    cad4:	9001      	str	r0, [sp, #4]
    /* Disable PDB by clearing PDBEN bit of SC register */
    Base->SC &= ~(PDB_SC_PDBEN_MASK);
    cad6:	9b01      	ldr	r3, [sp, #4]
    cad8:	681b      	ldr	r3, [r3, #0]
    cada:	f023 0280 	bic.w	r2, r3, #128	; 0x80
    cade:	9b01      	ldr	r3, [sp, #4]
    cae0:	601a      	str	r2, [r3, #0]
}
    cae2:	bf00      	nop
    cae4:	b002      	add	sp, #8
    cae6:	4770      	bx	lr

0000cae8 <Pdb_Adc_HwAcc_SetContinuousMode>:

static inline void Pdb_Adc_HwAcc_SetContinuousMode(PDB_Type * const Base,
                                                   const boolean State)
{
    cae8:	b082      	sub	sp, #8
    caea:	9001      	str	r0, [sp, #4]
    caec:	460b      	mov	r3, r1
    caee:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Update ContinuousMode value found in SC register */
    if (State == TRUE)
    caf2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    caf6:	2b00      	cmp	r3, #0
    caf8:	d006      	beq.n	cb08 <Pdb_Adc_HwAcc_SetContinuousMode+0x20>
    {
        Base->SC |= PDB_SC_CONT_MASK;
    cafa:	9b01      	ldr	r3, [sp, #4]
    cafc:	681b      	ldr	r3, [r3, #0]
    cafe:	f043 0202 	orr.w	r2, r3, #2
    cb02:	9b01      	ldr	r3, [sp, #4]
    cb04:	601a      	str	r2, [r3, #0]
    }
    else
    {
        Base->SC &= ~(PDB_SC_CONT_MASK);
    }
}
    cb06:	e005      	b.n	cb14 <Pdb_Adc_HwAcc_SetContinuousMode+0x2c>
        Base->SC &= ~(PDB_SC_CONT_MASK);
    cb08:	9b01      	ldr	r3, [sp, #4]
    cb0a:	681b      	ldr	r3, [r3, #0]
    cb0c:	f023 0202 	bic.w	r2, r3, #2
    cb10:	9b01      	ldr	r3, [sp, #4]
    cb12:	601a      	str	r2, [r3, #0]
}
    cb14:	bf00      	nop
    cb16:	b002      	add	sp, #8
    cb18:	4770      	bx	lr

0000cb1a <Pdb_Adc_HwAcc_ConfigAdcPretriggers>:

static inline void Pdb_Adc_HwAcc_ConfigAdcPretriggers(PDB_Type * const Base,
                                                      const uint8 ChanIdx,
                                                      const Pdb_Adc_Ip_PretriggersConfigType * const Config)
{
    cb1a:	b086      	sub	sp, #24
    cb1c:	9003      	str	r0, [sp, #12]
    cb1e:	460b      	mov	r3, r1
    cb20:	9201      	str	r2, [sp, #4]
    cb22:	f88d 300b 	strb.w	r3, [sp, #11]
    /* Configure all channel's pretriggers by updating all fields of the C1 register */
    uint32 C1Reg = Base->CH[ChanIdx].C1;
    cb26:	f89d 200b 	ldrb.w	r2, [sp, #11]
    cb2a:	9903      	ldr	r1, [sp, #12]
    cb2c:	4613      	mov	r3, r2
    cb2e:	009b      	lsls	r3, r3, #2
    cb30:	4413      	add	r3, r2
    cb32:	00db      	lsls	r3, r3, #3
    cb34:	440b      	add	r3, r1
    cb36:	3310      	adds	r3, #16
    cb38:	681b      	ldr	r3, [r3, #0]
    cb3a:	9305      	str	r3, [sp, #20]
    C1Reg &= ~(PDB_C1_EN_MASK | PDB_C1_TOS_MASK | PDB_C1_BB_MASK);
    cb3c:	9b05      	ldr	r3, [sp, #20]
    cb3e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
    cb42:	9305      	str	r3, [sp, #20]
    C1Reg |= PDB_C1_EN(Config->EnableMask);
    cb44:	9b01      	ldr	r3, [sp, #4]
    cb46:	781b      	ldrb	r3, [r3, #0]
    cb48:	461a      	mov	r2, r3
    cb4a:	9b05      	ldr	r3, [sp, #20]
    cb4c:	4313      	orrs	r3, r2
    cb4e:	9305      	str	r3, [sp, #20]
    C1Reg |= PDB_C1_TOS(Config->EnableDelayMask);
    cb50:	9b01      	ldr	r3, [sp, #4]
    cb52:	785b      	ldrb	r3, [r3, #1]
    cb54:	021b      	lsls	r3, r3, #8
    cb56:	b29b      	uxth	r3, r3
    cb58:	9a05      	ldr	r2, [sp, #20]
    cb5a:	4313      	orrs	r3, r2
    cb5c:	9305      	str	r3, [sp, #20]
    C1Reg |= PDB_C1_BB(Config->BackToBackEnableMask);
    cb5e:	9b01      	ldr	r3, [sp, #4]
    cb60:	789b      	ldrb	r3, [r3, #2]
    cb62:	041b      	lsls	r3, r3, #16
    cb64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    cb68:	9a05      	ldr	r2, [sp, #20]
    cb6a:	4313      	orrs	r3, r2
    cb6c:	9305      	str	r3, [sp, #20]
    Base->CH[ChanIdx].C1 = C1Reg;
    cb6e:	f89d 200b 	ldrb.w	r2, [sp, #11]
    cb72:	9903      	ldr	r1, [sp, #12]
    cb74:	4613      	mov	r3, r2
    cb76:	009b      	lsls	r3, r3, #2
    cb78:	4413      	add	r3, r2
    cb7a:	00db      	lsls	r3, r3, #3
    cb7c:	440b      	add	r3, r1
    cb7e:	3310      	adds	r3, #16
    cb80:	9a05      	ldr	r2, [sp, #20]
    cb82:	601a      	str	r2, [r3, #0]
}
    cb84:	bf00      	nop
    cb86:	b006      	add	sp, #24
    cb88:	4770      	bx	lr

0000cb8a <Pdb_Adc_HwAcc_ClearAdcPretriggerFlags>:

static inline void Pdb_Adc_HwAcc_ClearAdcPretriggerFlags(PDB_Type * const Base,
                                                         const uint8 ChanIdx,
                                                         const uint16 PretriggMask)
{
    cb8a:	b082      	sub	sp, #8
    cb8c:	9001      	str	r0, [sp, #4]
    cb8e:	460b      	mov	r3, r1
    cb90:	f88d 3003 	strb.w	r3, [sp, #3]
    cb94:	4613      	mov	r3, r2
    cb96:	f8ad 3000 	strh.w	r3, [sp]
    /* Clear pretrigger status flags found in S register based on PretriggMask */
    Base->CH[ChanIdx].S &= ~PDB_S_CF(PretriggMask);
    cb9a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    cb9e:	9901      	ldr	r1, [sp, #4]
    cba0:	4613      	mov	r3, r2
    cba2:	009b      	lsls	r3, r3, #2
    cba4:	4413      	add	r3, r2
    cba6:	00db      	lsls	r3, r3, #3
    cba8:	440b      	add	r3, r1
    cbaa:	3314      	adds	r3, #20
    cbac:	6819      	ldr	r1, [r3, #0]
    cbae:	f8bd 3000 	ldrh.w	r3, [sp]
    cbb2:	041b      	lsls	r3, r3, #16
    cbb4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    cbb8:	43db      	mvns	r3, r3
    cbba:	f89d 2003 	ldrb.w	r2, [sp, #3]
    cbbe:	4019      	ands	r1, r3
    cbc0:	9801      	ldr	r0, [sp, #4]
    cbc2:	4613      	mov	r3, r2
    cbc4:	009b      	lsls	r3, r3, #2
    cbc6:	4413      	add	r3, r2
    cbc8:	00db      	lsls	r3, r3, #3
    cbca:	4403      	add	r3, r0
    cbcc:	3314      	adds	r3, #20
    cbce:	6019      	str	r1, [r3, #0]
}
    cbd0:	bf00      	nop
    cbd2:	b002      	add	sp, #8
    cbd4:	4770      	bx	lr

0000cbd6 <Pdb_Adc_Ip_Init>:
*
* @implements     Pdb_Adc_Ip_Init_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_Init(const uint32 Instance,
                     const Pdb_Adc_Ip_ConfigType * const Config)
{
    cbd6:	b500      	push	{lr}
    cbd8:	b087      	sub	sp, #28
    cbda:	9001      	str	r0, [sp, #4]
    cbdc:	9100      	str	r1, [sp, #0]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(Config != NULL_PTR);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cbde:	4a50      	ldr	r2, [pc, #320]	; (cd20 <Pdb_Adc_Ip_Init+0x14a>)
    cbe0:	9b01      	ldr	r3, [sp, #4]
    cbe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cbe6:	9303      	str	r3, [sp, #12]
    uint8 ChannelIndex;
    uint8 PretriggerIndex;
    uint32 Reg = 0u;
    cbe8:	2300      	movs	r3, #0
    cbea:	9304      	str	r3, [sp, #16]

    Reg |= PDB_SC_LDMOD(Config->LoadValueMode);
    cbec:	9b00      	ldr	r3, [sp, #0]
    cbee:	681b      	ldr	r3, [r3, #0]
    cbf0:	049b      	lsls	r3, r3, #18
    cbf2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
    cbf6:	9a04      	ldr	r2, [sp, #16]
    cbf8:	4313      	orrs	r3, r2
    cbfa:	9304      	str	r3, [sp, #16]
    Reg |= PDB_SC_PRESCALER(Config->PrescalerDiv);
    cbfc:	9b00      	ldr	r3, [sp, #0]
    cbfe:	685b      	ldr	r3, [r3, #4]
    cc00:	031b      	lsls	r3, r3, #12
    cc02:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    cc06:	9a04      	ldr	r2, [sp, #16]
    cc08:	4313      	orrs	r3, r2
    cc0a:	9304      	str	r3, [sp, #16]
    Reg |= PDB_SC_MULT(Config->ClkPreMultFactor);
    cc0c:	9b00      	ldr	r3, [sp, #0]
    cc0e:	689b      	ldr	r3, [r3, #8]
    cc10:	009b      	lsls	r3, r3, #2
    cc12:	f003 030c 	and.w	r3, r3, #12
    cc16:	9a04      	ldr	r2, [sp, #16]
    cc18:	4313      	orrs	r3, r2
    cc1a:	9304      	str	r3, [sp, #16]
    Reg |= PDB_SC_TRGSEL(Config->TriggerSource);
    cc1c:	9b00      	ldr	r3, [sp, #0]
    cc1e:	68db      	ldr	r3, [r3, #12]
    cc20:	021b      	lsls	r3, r3, #8
    cc22:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    cc26:	9a04      	ldr	r2, [sp, #16]
    cc28:	4313      	orrs	r3, r2
    cc2a:	9304      	str	r3, [sp, #16]

    if (Config->ContinuousModeEnable == TRUE)
    cc2c:	9b00      	ldr	r3, [sp, #0]
    cc2e:	7c1b      	ldrb	r3, [r3, #16]
    cc30:	2b00      	cmp	r3, #0
    cc32:	d003      	beq.n	cc3c <Pdb_Adc_Ip_Init+0x66>
    {
        Reg |= PDB_SC_CONT_MASK;
    cc34:	9b04      	ldr	r3, [sp, #16]
    cc36:	f043 0302 	orr.w	r3, r3, #2
    cc3a:	9304      	str	r3, [sp, #16]
    }
    if (Config->DmaEnable == TRUE)
    cc3c:	9b00      	ldr	r3, [sp, #0]
    cc3e:	7c5b      	ldrb	r3, [r3, #17]
    cc40:	2b00      	cmp	r3, #0
    cc42:	d003      	beq.n	cc4c <Pdb_Adc_Ip_Init+0x76>
    {
        Reg |= PDB_SC_DMAEN_MASK;
    cc44:	9b04      	ldr	r3, [sp, #16]
    cc46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    cc4a:	9304      	str	r3, [sp, #16]
    }
    if (Config->SeqErrNotification != NULL_PTR)
    cc4c:	9b00      	ldr	r3, [sp, #0]
    cc4e:	69db      	ldr	r3, [r3, #28]
    cc50:	2b00      	cmp	r3, #0
    cc52:	d003      	beq.n	cc5c <Pdb_Adc_Ip_Init+0x86>
    {
        Reg |= PDB_SC_PDBEIE_MASK;
    cc54:	9b04      	ldr	r3, [sp, #16]
    cc56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    cc5a:	9304      	str	r3, [sp, #16]
    }

    Base->SC = Reg;
    cc5c:	9b03      	ldr	r3, [sp, #12]
    cc5e:	9a04      	ldr	r2, [sp, #16]
    cc60:	601a      	str	r2, [r3, #0]
#endif /* (STD_ON == FEATURE_PDB_HAS_INSTANCE_BACKTOBACK) */
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
    PDB_ADC_ConfigInterChannelBackToBack(Instance, Config->InterChannelBackToBackEnable);
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */

    Pdb_Adc_Ip_SetModulus(Instance, Config->ModValue);
    cc62:	9b00      	ldr	r3, [sp, #0]
    cc64:	8a5b      	ldrh	r3, [r3, #18]
    cc66:	4619      	mov	r1, r3
    cc68:	9801      	ldr	r0, [sp, #4]
    cc6a:	f000 f98f 	bl	cf8c <Pdb_Adc_Ip_SetModulus>

    if ((Config->NumChans > 0u) && (Config->ChanConfigs != NULL_PTR))
    cc6e:	9b00      	ldr	r3, [sp, #0]
    cc70:	7d1b      	ldrb	r3, [r3, #20]
    cc72:	2b00      	cmp	r3, #0
    cc74:	d03e      	beq.n	ccf4 <Pdb_Adc_Ip_Init+0x11e>
    cc76:	9b00      	ldr	r3, [sp, #0]
    cc78:	699b      	ldr	r3, [r3, #24]
    cc7a:	2b00      	cmp	r3, #0
    cc7c:	d03a      	beq.n	ccf4 <Pdb_Adc_Ip_Init+0x11e>
    {
        for (ChannelIndex = 0u; ChannelIndex < Config->NumChans; ChannelIndex++)
    cc7e:	2300      	movs	r3, #0
    cc80:	f88d 3017 	strb.w	r3, [sp, #23]
    cc84:	e030      	b.n	cce8 <Pdb_Adc_Ip_Init+0x112>
        {
            const Pdb_Adc_Ip_ChanConfigType * ChanConfig = &(Config->ChanConfigs[ChannelIndex]);
    cc86:	9b00      	ldr	r3, [sp, #0]
    cc88:	6999      	ldr	r1, [r3, #24]
    cc8a:	f89d 2017 	ldrb.w	r2, [sp, #23]
    cc8e:	4613      	mov	r3, r2
    cc90:	009b      	lsls	r3, r3, #2
    cc92:	4413      	add	r3, r2
    cc94:	009b      	lsls	r3, r3, #2
    cc96:	440b      	add	r3, r1
    cc98:	9302      	str	r3, [sp, #8]
            Pdb_Adc_HwAcc_ConfigAdcPretriggers(Base, ChanConfig->ChnIdx, &(ChanConfig->PretriggersConfig));
    cc9a:	9b02      	ldr	r3, [sp, #8]
    cc9c:	7819      	ldrb	r1, [r3, #0]
    cc9e:	9b02      	ldr	r3, [sp, #8]
    cca0:	3301      	adds	r3, #1
    cca2:	461a      	mov	r2, r3
    cca4:	9803      	ldr	r0, [sp, #12]
    cca6:	f7ff ff38 	bl	cb1a <Pdb_Adc_HwAcc_ConfigAdcPretriggers>
            for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    ccaa:	2300      	movs	r3, #0
    ccac:	f88d 3016 	strb.w	r3, [sp, #22]
    ccb0:	e011      	b.n	ccd6 <Pdb_Adc_Ip_Init+0x100>
            {
                Pdb_Adc_Ip_SetAdcPretriggerDelayValue(Instance, ChanConfig->ChnIdx, PretriggerIndex, ChanConfig->PretriggerDelays[PretriggerIndex]);
    ccb2:	9b02      	ldr	r3, [sp, #8]
    ccb4:	7819      	ldrb	r1, [r3, #0]
    ccb6:	f89d 3016 	ldrb.w	r3, [sp, #22]
    ccba:	9a02      	ldr	r2, [sp, #8]
    ccbc:	005b      	lsls	r3, r3, #1
    ccbe:	4413      	add	r3, r2
    ccc0:	889b      	ldrh	r3, [r3, #4]
    ccc2:	f89d 2016 	ldrb.w	r2, [sp, #22]
    ccc6:	9801      	ldr	r0, [sp, #4]
    ccc8:	f000 fa74 	bl	d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
            for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    cccc:	f89d 3016 	ldrb.w	r3, [sp, #22]
    ccd0:	3301      	adds	r3, #1
    ccd2:	f88d 3016 	strb.w	r3, [sp, #22]
    ccd6:	f89d 3016 	ldrb.w	r3, [sp, #22]
    ccda:	2b07      	cmp	r3, #7
    ccdc:	d9e9      	bls.n	ccb2 <Pdb_Adc_Ip_Init+0xdc>
        for (ChannelIndex = 0u; ChannelIndex < Config->NumChans; ChannelIndex++)
    ccde:	f89d 3017 	ldrb.w	r3, [sp, #23]
    cce2:	3301      	adds	r3, #1
    cce4:	f88d 3017 	strb.w	r3, [sp, #23]
    cce8:	9b00      	ldr	r3, [sp, #0]
    ccea:	7d1b      	ldrb	r3, [r3, #20]
    ccec:	f89d 2017 	ldrb.w	r2, [sp, #23]
    ccf0:	429a      	cmp	r2, r3
    ccf2:	d3c8      	bcc.n	cc86 <Pdb_Adc_Ip_Init+0xb0>
            }
        }
    }

    Pdb_Adc_Ip_Enable(Instance);
    ccf4:	9801      	ldr	r0, [sp, #4]
    ccf6:	f000 f89b 	bl	ce30 <Pdb_Adc_Ip_Enable>

    /* Modulus and pretrigger delay values require call to LoadRegValues */
    Pdb_Adc_Ip_LoadRegValues(Instance);
    ccfa:	9801      	ldr	r0, [sp, #4]
    ccfc:	f000 f92e 	bl	cf5c <Pdb_Adc_Ip_LoadRegValues>

    Pdb_Adc_Ip_axState[Instance].SeqErrNotification = Config->SeqErrNotification;
    cd00:	9b00      	ldr	r3, [sp, #0]
    cd02:	69da      	ldr	r2, [r3, #28]
    cd04:	4907      	ldr	r1, [pc, #28]	; (cd24 <Pdb_Adc_Ip_Init+0x14e>)
    cd06:	9b01      	ldr	r3, [sp, #4]
    cd08:	00db      	lsls	r3, r3, #3
    cd0a:	440b      	add	r3, r1
    cd0c:	605a      	str	r2, [r3, #4]
    Pdb_Adc_Ip_axState[Instance].Init = TRUE;
    cd0e:	4a05      	ldr	r2, [pc, #20]	; (cd24 <Pdb_Adc_Ip_Init+0x14e>)
    cd10:	9b01      	ldr	r3, [sp, #4]
    cd12:	2101      	movs	r1, #1
    cd14:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
}
    cd18:	bf00      	nop
    cd1a:	b007      	add	sp, #28
    cd1c:	f85d fb04 	ldr.w	pc, [sp], #4
    cd20:	00019b50 	.word	0x00019b50
    cd24:	1fff8e18 	.word	0x1fff8e18

0000cd28 <Pdb_Adc_Ip_DeInit>:
* This function disables it, so affects all other instances.
*
* @implements     Pdb_Adc_Ip_Deinit_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_DeInit(const uint32 Instance)
{
    cd28:	b500      	push	{lr}
    cd2a:	b097      	sub	sp, #92	; 0x5c
    cd2c:	9001      	str	r0, [sp, #4]

    Pdb_Adc_Ip_ConfigType DefaultConfig;
    Pdb_Adc_Ip_ChanConfigType ChanConfigs[PDB_CH_COUNT];
    uint8 ChannelIndex, PretriggerIndex;

    DefaultConfig.LoadValueMode = PDB_ADC_IP_LOAD_VAL_IMMEDIATELY;
    cd2e:	2300      	movs	r3, #0
    cd30:	930d      	str	r3, [sp, #52]	; 0x34
    DefaultConfig.PrescalerDiv = PDB_ADC_IP_CLK_PREDIV_BY_1;
    cd32:	2300      	movs	r3, #0
    cd34:	930e      	str	r3, [sp, #56]	; 0x38
    DefaultConfig.ClkPreMultFactor = PDB_ADC_IP_CLK_PREMULT_FACT_AS_1;
    cd36:	2300      	movs	r3, #0
    cd38:	930f      	str	r3, [sp, #60]	; 0x3c
    DefaultConfig.TriggerSource = PDB_ADC_IP_TRIGGER_IN0;
    cd3a:	2300      	movs	r3, #0
    cd3c:	9310      	str	r3, [sp, #64]	; 0x40
    DefaultConfig.ContinuousModeEnable = FALSE;
    cd3e:	2300      	movs	r3, #0
    cd40:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
    DefaultConfig.DmaEnable = FALSE;
    cd44:	2300      	movs	r3, #0
    cd46:	f88d 3045 	strb.w	r3, [sp, #69]	; 0x45
    DefaultConfig.ModValue = 0u;
    cd4a:	2300      	movs	r3, #0
    cd4c:	f8ad 3046 	strh.w	r3, [sp, #70]	; 0x46
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
    DefaultConfig.InterChannelBackToBackEnable = FALSE;
    PDB_ADC_ConfigInterChannelBackToBack(Instance, DefaultConfig.InterChannelBackToBackEnable);
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */

    DefaultConfig.NumChans = PDB_CH_COUNT;
    cd50:	2302      	movs	r3, #2
    cd52:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    for (ChannelIndex = 0u; ChannelIndex < PDB_CH_COUNT; ChannelIndex++)
    cd56:	2300      	movs	r3, #0
    cd58:	f88d 3057 	strb.w	r3, [sp, #87]	; 0x57
    cd5c:	e04d      	b.n	cdfa <Pdb_Adc_Ip_DeInit+0xd2>
    {
        ChanConfigs[ChannelIndex].ChnIdx = ChannelIndex;
    cd5e:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    cd62:	4613      	mov	r3, r2
    cd64:	009b      	lsls	r3, r3, #2
    cd66:	4413      	add	r3, r2
    cd68:	009b      	lsls	r3, r3, #2
    cd6a:	aa16      	add	r2, sp, #88	; 0x58
    cd6c:	4413      	add	r3, r2
    cd6e:	3b4c      	subs	r3, #76	; 0x4c
    cd70:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    cd74:	701a      	strb	r2, [r3, #0]
        ChanConfigs[ChannelIndex].PretriggersConfig.EnableMask = 0u;
    cd76:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    cd7a:	4613      	mov	r3, r2
    cd7c:	009b      	lsls	r3, r3, #2
    cd7e:	4413      	add	r3, r2
    cd80:	009b      	lsls	r3, r3, #2
    cd82:	aa16      	add	r2, sp, #88	; 0x58
    cd84:	4413      	add	r3, r2
    cd86:	3b4b      	subs	r3, #75	; 0x4b
    cd88:	2200      	movs	r2, #0
    cd8a:	701a      	strb	r2, [r3, #0]
        ChanConfigs[ChannelIndex].PretriggersConfig.EnableDelayMask = 0u;
    cd8c:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    cd90:	4613      	mov	r3, r2
    cd92:	009b      	lsls	r3, r3, #2
    cd94:	4413      	add	r3, r2
    cd96:	009b      	lsls	r3, r3, #2
    cd98:	aa16      	add	r2, sp, #88	; 0x58
    cd9a:	4413      	add	r3, r2
    cd9c:	3b4a      	subs	r3, #74	; 0x4a
    cd9e:	2200      	movs	r2, #0
    cda0:	701a      	strb	r2, [r3, #0]
        ChanConfigs[ChannelIndex].PretriggersConfig.BackToBackEnableMask = 0u;
    cda2:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    cda6:	4613      	mov	r3, r2
    cda8:	009b      	lsls	r3, r3, #2
    cdaa:	4413      	add	r3, r2
    cdac:	009b      	lsls	r3, r3, #2
    cdae:	aa16      	add	r2, sp, #88	; 0x58
    cdb0:	4413      	add	r3, r2
    cdb2:	3b49      	subs	r3, #73	; 0x49
    cdb4:	2200      	movs	r2, #0
    cdb6:	701a      	strb	r2, [r3, #0]
        for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    cdb8:	2300      	movs	r3, #0
    cdba:	f88d 3056 	strb.w	r3, [sp, #86]	; 0x56
    cdbe:	e013      	b.n	cde8 <Pdb_Adc_Ip_DeInit+0xc0>
        {
            ChanConfigs[ChannelIndex].PretriggerDelays[PretriggerIndex] = 0u;
    cdc0:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    cdc4:	f89d 1056 	ldrb.w	r1, [sp, #86]	; 0x56
    cdc8:	4613      	mov	r3, r2
    cdca:	009b      	lsls	r3, r3, #2
    cdcc:	4413      	add	r3, r2
    cdce:	005b      	lsls	r3, r3, #1
    cdd0:	440b      	add	r3, r1
    cdd2:	005b      	lsls	r3, r3, #1
    cdd4:	aa16      	add	r2, sp, #88	; 0x58
    cdd6:	4413      	add	r3, r2
    cdd8:	2200      	movs	r2, #0
    cdda:	f823 2c48 	strh.w	r2, [r3, #-72]
        for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    cdde:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
    cde2:	3301      	adds	r3, #1
    cde4:	f88d 3056 	strb.w	r3, [sp, #86]	; 0x56
    cde8:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
    cdec:	2b07      	cmp	r3, #7
    cdee:	d9e7      	bls.n	cdc0 <Pdb_Adc_Ip_DeInit+0x98>
    for (ChannelIndex = 0u; ChannelIndex < PDB_CH_COUNT; ChannelIndex++)
    cdf0:	f89d 3057 	ldrb.w	r3, [sp, #87]	; 0x57
    cdf4:	3301      	adds	r3, #1
    cdf6:	f88d 3057 	strb.w	r3, [sp, #87]	; 0x57
    cdfa:	f89d 3057 	ldrb.w	r3, [sp, #87]	; 0x57
    cdfe:	2b01      	cmp	r3, #1
    ce00:	d9ad      	bls.n	cd5e <Pdb_Adc_Ip_DeInit+0x36>
        }
    }
    DefaultConfig.ChanConfigs = ChanConfigs;
    ce02:	ab03      	add	r3, sp, #12
    ce04:	9313      	str	r3, [sp, #76]	; 0x4c
    DefaultConfig.SeqErrNotification = NULL_PTR;
    ce06:	2300      	movs	r3, #0
    ce08:	9314      	str	r3, [sp, #80]	; 0x50

    Pdb_Adc_Ip_Init(Instance, &DefaultConfig);
    ce0a:	ab0d      	add	r3, sp, #52	; 0x34
    ce0c:	4619      	mov	r1, r3
    ce0e:	9801      	ldr	r0, [sp, #4]
    ce10:	f7ff fee1 	bl	cbd6 <Pdb_Adc_Ip_Init>

    Pdb_Adc_Ip_Disable(Instance);
    ce14:	9801      	ldr	r0, [sp, #4]
    ce16:	f000 f823 	bl	ce60 <Pdb_Adc_Ip_Disable>

    Pdb_Adc_Ip_axState[Instance].Init = FALSE;
    ce1a:	4a04      	ldr	r2, [pc, #16]	; (ce2c <Pdb_Adc_Ip_DeInit+0x104>)
    ce1c:	9b01      	ldr	r3, [sp, #4]
    ce1e:	2100      	movs	r1, #0
    ce20:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
}
    ce24:	bf00      	nop
    ce26:	b017      	add	sp, #92	; 0x5c
    ce28:	f85d fb04 	ldr.w	pc, [sp], #4
    ce2c:	1fff8e18 	.word	0x1fff8e18

0000ce30 <Pdb_Adc_Ip_Enable>:
* Description   : This function enables the PDB module, counter is on.
*
* @implements     Pdb_Adc_Ip_Enable_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_Enable(const uint32 Instance)
{
    ce30:	b500      	push	{lr}
    ce32:	b085      	sub	sp, #20
    ce34:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ce36:	4a09      	ldr	r2, [pc, #36]	; (ce5c <Pdb_Adc_Ip_Enable+0x2c>)
    ce38:	9b01      	ldr	r3, [sp, #4]
    ce3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce3e:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34();
    ce40:	f005 fe40 	bl	12ac4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34>
    Base->SC |= PDB_SC_PDBEN_MASK;
    ce44:	9b03      	ldr	r3, [sp, #12]
    ce46:	681b      	ldr	r3, [r3, #0]
    ce48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
    ce4c:	9b03      	ldr	r3, [sp, #12]
    ce4e:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34();
    ce50:	f005 fe64 	bl	12b1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34>
}
    ce54:	bf00      	nop
    ce56:	b005      	add	sp, #20
    ce58:	f85d fb04 	ldr.w	pc, [sp], #4
    ce5c:	00019b50 	.word	0x00019b50

0000ce60 <Pdb_Adc_Ip_Disable>:
* Description   : This function disables the PDB module, counter is off.
*
* @implements     Pdb_Adc_Ip_Disable_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_Disable(const uint32 Instance)
{
    ce60:	b500      	push	{lr}
    ce62:	b085      	sub	sp, #20
    ce64:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ce66:	4a08      	ldr	r2, [pc, #32]	; (ce88 <Pdb_Adc_Ip_Disable+0x28>)
    ce68:	9b01      	ldr	r3, [sp, #4]
    ce6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce6e:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35();
    ce70:	f005 fe7a 	bl	12b68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35>
    Pdb_Adc_HwAcc_DisablePdb(Base);
    ce74:	9803      	ldr	r0, [sp, #12]
    ce76:	f7ff fe2c 	bl	cad2 <Pdb_Adc_HwAcc_DisablePdb>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35();
    ce7a:	f005 fea1 	bl	12bc0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35>
}
    ce7e:	bf00      	nop
    ce80:	b005      	add	sp, #20
    ce82:	f85d fb04 	ldr.w	pc, [sp], #4
    ce86:	bf00      	nop
    ce88:	00019b50 	.word	0x00019b50

0000ce8c <Pdb_Adc_Ip_SetTriggerInput>:
*
* @implements     Pdb_Adc_Ip_SetTriggerInput_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SetTriggerInput(const uint32 Instance,
                                const Pdb_Adc_Ip_TriggerSrcType TriggerSource)
{
    ce8c:	b500      	push	{lr}
    ce8e:	b085      	sub	sp, #20
    ce90:	9001      	str	r0, [sp, #4]
    ce92:	9100      	str	r1, [sp, #0]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ce94:	4a0e      	ldr	r2, [pc, #56]	; (ced0 <Pdb_Adc_Ip_SetTriggerInput+0x44>)
    ce96:	9b01      	ldr	r3, [sp, #4]
    ce98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce9c:	9303      	str	r3, [sp, #12]
    uint32 SCReg;

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36();
    ce9e:	f005 feb5 	bl	12c0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36>
    SCReg = Base->SC;
    cea2:	9b03      	ldr	r3, [sp, #12]
    cea4:	681b      	ldr	r3, [r3, #0]
    cea6:	9302      	str	r3, [sp, #8]
    SCReg &= ~(PDB_SC_TRGSEL_MASK);
    cea8:	9b02      	ldr	r3, [sp, #8]
    ceaa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    ceae:	9302      	str	r3, [sp, #8]
    SCReg |= PDB_SC_TRGSEL(TriggerSource);
    ceb0:	9b00      	ldr	r3, [sp, #0]
    ceb2:	021b      	lsls	r3, r3, #8
    ceb4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    ceb8:	9a02      	ldr	r2, [sp, #8]
    ceba:	4313      	orrs	r3, r2
    cebc:	9302      	str	r3, [sp, #8]
    Base->SC = SCReg;
    cebe:	9b03      	ldr	r3, [sp, #12]
    cec0:	9a02      	ldr	r2, [sp, #8]
    cec2:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36();
    cec4:	f005 fece 	bl	12c64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36>
}
    cec8:	bf00      	nop
    ceca:	b005      	add	sp, #20
    cecc:	f85d fb04 	ldr.w	pc, [sp], #4
    ced0:	00019b50 	.word	0x00019b50

0000ced4 <Pdb_Adc_Ip_SetContinuousMode>:
*
* @implements     Pdb_Adc_Ip_SetContinuousMode_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SetContinuousMode(const uint32 Instance,
                                  const boolean State)
{
    ced4:	b500      	push	{lr}
    ced6:	b085      	sub	sp, #20
    ced8:	9001      	str	r0, [sp, #4]
    ceda:	460b      	mov	r3, r1
    cedc:	f88d 3003 	strb.w	r3, [sp, #3]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cee0:	4a09      	ldr	r2, [pc, #36]	; (cf08 <Pdb_Adc_Ip_SetContinuousMode+0x34>)
    cee2:	9b01      	ldr	r3, [sp, #4]
    cee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cee8:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37();
    ceea:	f005 fee1 	bl	12cb0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37>
    Pdb_Adc_HwAcc_SetContinuousMode(Base, State);
    ceee:	f89d 3003 	ldrb.w	r3, [sp, #3]
    cef2:	4619      	mov	r1, r3
    cef4:	9803      	ldr	r0, [sp, #12]
    cef6:	f7ff fdf7 	bl	cae8 <Pdb_Adc_HwAcc_SetContinuousMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37();
    cefa:	f005 ff05 	bl	12d08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37>
}
    cefe:	bf00      	nop
    cf00:	b005      	add	sp, #20
    cf02:	f85d fb04 	ldr.w	pc, [sp], #4
    cf06:	bf00      	nop
    cf08:	00019b50 	.word	0x00019b50

0000cf0c <Pdb_Adc_Ip_SwTrigger>:
* triggers the PDB.
*
* @implements     Pdb_Adc_Ip_SwTrigger_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SwTrigger(const uint32 Instance)
{
    cf0c:	b500      	push	{lr}
    cf0e:	b085      	sub	sp, #20
    cf10:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cf12:	4a09      	ldr	r2, [pc, #36]	; (cf38 <Pdb_Adc_Ip_SwTrigger+0x2c>)
    cf14:	9b01      	ldr	r3, [sp, #4]
    cf16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf1a:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38();
    cf1c:	f005 ff1a 	bl	12d54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38>
    Base->SC |= PDB_SC_SWTRIG_MASK;
    cf20:	9b03      	ldr	r3, [sp, #12]
    cf22:	681b      	ldr	r3, [r3, #0]
    cf24:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
    cf28:	9b03      	ldr	r3, [sp, #12]
    cf2a:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38();
    cf2c:	f005 ff3e 	bl	12dac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38>
}
    cf30:	bf00      	nop
    cf32:	b005      	add	sp, #20
    cf34:	f85d fb04 	ldr.w	pc, [sp], #4
    cf38:	00019b50 	.word	0x00019b50

0000cf3c <Pdb_Adc_Ip_GetTimerValue>:
* Description   : This function gets the current counter value.
*
* @implements     Pdb_Adc_Ip_GetTimerValue_Activity
* END**************************************************************************/
uint32 Pdb_Adc_Ip_GetTimerValue(const uint32 Instance)
{
    cf3c:	b084      	sub	sp, #16
    cf3e:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cf40:	4a05      	ldr	r2, [pc, #20]	; (cf58 <Pdb_Adc_Ip_GetTimerValue+0x1c>)
    cf42:	9b01      	ldr	r3, [sp, #4]
    cf44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf48:	9303      	str	r3, [sp, #12]

    return ((Base->CNT & PDB_CNT_CNT_MASK) >> PDB_CNT_CNT_SHIFT);
    cf4a:	9b03      	ldr	r3, [sp, #12]
    cf4c:	689b      	ldr	r3, [r3, #8]
    cf4e:	b29b      	uxth	r3, r3
}
    cf50:	4618      	mov	r0, r3
    cf52:	b004      	add	sp, #16
    cf54:	4770      	bx	lr
    cf56:	bf00      	nop
    cf58:	00019b50 	.word	0x00019b50

0000cf5c <Pdb_Adc_Ip_LoadRegValues>:
* internal registers or when the PDB is disabled.
*
* @implements     Pdb_Adc_Ip_LoadRegValues_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_LoadRegValues(const uint32 Instance)
{
    cf5c:	b500      	push	{lr}
    cf5e:	b085      	sub	sp, #20
    cf60:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cf62:	4a09      	ldr	r2, [pc, #36]	; (cf88 <Pdb_Adc_Ip_LoadRegValues+0x2c>)
    cf64:	9b01      	ldr	r3, [sp, #4]
    cf66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf6a:	9303      	str	r3, [sp, #12]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    /* PDB must be enabled in order to load register values */
    DevAssert((Base->SC & PDB_SC_PDBEN_MASK) != 0u);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39();
    cf6c:	f005 ff44 	bl	12df8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39>
    Base->SC |= PDB_SC_LDOK_MASK;
    cf70:	9b03      	ldr	r3, [sp, #12]
    cf72:	681b      	ldr	r3, [r3, #0]
    cf74:	f043 0201 	orr.w	r2, r3, #1
    cf78:	9b03      	ldr	r3, [sp, #12]
    cf7a:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39();
    cf7c:	f005 ff68 	bl	12e50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39>
}
    cf80:	bf00      	nop
    cf82:	b005      	add	sp, #20
    cf84:	f85d fb04 	ldr.w	pc, [sp], #4
    cf88:	00019b50 	.word	0x00019b50

0000cf8c <Pdb_Adc_Ip_SetModulus>:
*
* @implements     Pdb_Adc_Ip_SetModulus_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SetModulus(const uint32 Instance,
                           const uint16 ModVal)
{
    cf8c:	b500      	push	{lr}
    cf8e:	b085      	sub	sp, #20
    cf90:	9001      	str	r0, [sp, #4]
    cf92:	460b      	mov	r3, r1
    cf94:	f8ad 3002 	strh.w	r3, [sp, #2]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cf98:	4a0d      	ldr	r2, [pc, #52]	; (cfd0 <Pdb_Adc_Ip_SetModulus+0x44>)
    cf9a:	9b01      	ldr	r3, [sp, #4]
    cf9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfa0:	9303      	str	r3, [sp, #12]
    uint32 ModReg;

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48();
    cfa2:	f006 fa0b 	bl	133bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48>
    ModReg = Base->MOD;
    cfa6:	9b03      	ldr	r3, [sp, #12]
    cfa8:	685b      	ldr	r3, [r3, #4]
    cfaa:	9302      	str	r3, [sp, #8]
    ModReg &= ~(PDB_MOD_MOD_MASK);
    cfac:	9b02      	ldr	r3, [sp, #8]
    cfae:	0c1b      	lsrs	r3, r3, #16
    cfb0:	041b      	lsls	r3, r3, #16
    cfb2:	9302      	str	r3, [sp, #8]
    ModReg |= PDB_MOD_MOD(ModVal);
    cfb4:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    cfb8:	9a02      	ldr	r2, [sp, #8]
    cfba:	4313      	orrs	r3, r2
    cfbc:	9302      	str	r3, [sp, #8]
    Base->MOD = ModReg;
    cfbe:	9b03      	ldr	r3, [sp, #12]
    cfc0:	9a02      	ldr	r2, [sp, #8]
    cfc2:	605a      	str	r2, [r3, #4]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48();
    cfc4:	f006 fa26 	bl	13414 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48>
}
    cfc8:	bf00      	nop
    cfca:	b005      	add	sp, #20
    cfcc:	f85d fb04 	ldr.w	pc, [sp], #4
    cfd0:	00019b50 	.word	0x00019b50

0000cfd4 <Pdb_Adc_Ip_ConfigAdcPretriggers>:
* @implements     Pdb_Adc_Ip_ConfigAdcPretriggers_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_ConfigAdcPretriggers(const uint32 Instance,
                                     const uint8 ChanIdx,
                                     const Pdb_Adc_Ip_PretriggersConfigType * const Config)
{
    cfd4:	b500      	push	{lr}
    cfd6:	b087      	sub	sp, #28
    cfd8:	9003      	str	r0, [sp, #12]
    cfda:	460b      	mov	r3, r1
    cfdc:	9201      	str	r2, [sp, #4]
    cfde:	f88d 300b 	strb.w	r3, [sp, #11]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(Config != NULL_PTR);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */
    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    cfe2:	4a0a      	ldr	r2, [pc, #40]	; (d00c <Pdb_Adc_Ip_ConfigAdcPretriggers+0x38>)
    cfe4:	9b03      	ldr	r3, [sp, #12]
    cfe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfea:	9305      	str	r3, [sp, #20]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41();
    cfec:	f005 ffa8 	bl	12f40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41>
    Pdb_Adc_HwAcc_ConfigAdcPretriggers(Base, ChanIdx, Config);
    cff0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    cff4:	9a01      	ldr	r2, [sp, #4]
    cff6:	4619      	mov	r1, r3
    cff8:	9805      	ldr	r0, [sp, #20]
    cffa:	f7ff fd8e 	bl	cb1a <Pdb_Adc_HwAcc_ConfigAdcPretriggers>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41();
    cffe:	f005 ffcb 	bl	12f98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41>
}
    d002:	bf00      	nop
    d004:	b007      	add	sp, #28
    d006:	f85d fb04 	ldr.w	pc, [sp], #4
    d00a:	bf00      	nop
    d00c:	00019b50 	.word	0x00019b50

0000d010 <Pdb_Adc_Ip_GetAdcPretriggerFlags>:
*
* @implements     Pdb_Adc_Ip_GetAdcPretriggerFlags_Activity
* END**************************************************************************/
uint32 Pdb_Adc_Ip_GetAdcPretriggerFlags(const uint32 Instance,
                                        const uint8 ChanIdx)
{
    d010:	b084      	sub	sp, #16
    d012:	9001      	str	r0, [sp, #4]
    d014:	460b      	mov	r3, r1
    d016:	f88d 3003 	strb.w	r3, [sp, #3]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d01a:	4a0c      	ldr	r2, [pc, #48]	; (d04c <Pdb_Adc_Ip_GetAdcPretriggerFlags+0x3c>)
    d01c:	9b01      	ldr	r3, [sp, #4]
    d01e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d022:	9303      	str	r3, [sp, #12]
    uint32 Result;

    Result = Base->CH[ChanIdx].S;
    d024:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d028:	9903      	ldr	r1, [sp, #12]
    d02a:	4613      	mov	r3, r2
    d02c:	009b      	lsls	r3, r3, #2
    d02e:	4413      	add	r3, r2
    d030:	00db      	lsls	r3, r3, #3
    d032:	440b      	add	r3, r1
    d034:	3314      	adds	r3, #20
    d036:	681b      	ldr	r3, [r3, #0]
    d038:	9302      	str	r3, [sp, #8]
    Result = (Result & PDB_S_CF_MASK) >> PDB_S_CF_SHIFT;
    d03a:	9b02      	ldr	r3, [sp, #8]
    d03c:	0c1b      	lsrs	r3, r3, #16
    d03e:	b2db      	uxtb	r3, r3
    d040:	9302      	str	r3, [sp, #8]

    return Result;
    d042:	9b02      	ldr	r3, [sp, #8]
}
    d044:	4618      	mov	r0, r3
    d046:	b004      	add	sp, #16
    d048:	4770      	bx	lr
    d04a:	bf00      	nop
    d04c:	00019b50 	.word	0x00019b50

0000d050 <Pdb_Adc_Ip_ClearAdcPretriggerFlags>:
* @implements     Pdb_Adc_Ip_ClearAdcPretriggerFlags_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_ClearAdcPretriggerFlags(const uint32 Instance,
                                        const uint8 ChanIdx,
                                        const uint16 PretriggMask)
{
    d050:	b500      	push	{lr}
    d052:	b085      	sub	sp, #20
    d054:	9001      	str	r0, [sp, #4]
    d056:	460b      	mov	r3, r1
    d058:	f88d 3003 	strb.w	r3, [sp, #3]
    d05c:	4613      	mov	r3, r2
    d05e:	f8ad 3000 	strh.w	r3, [sp]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d062:	4a0a      	ldr	r2, [pc, #40]	; (d08c <Pdb_Adc_Ip_ClearAdcPretriggerFlags+0x3c>)
    d064:	9b01      	ldr	r3, [sp, #4]
    d066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d06a:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46();
    d06c:	f006 f902 	bl	13274 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46>
    /* Write 0 to clear */
    Pdb_Adc_HwAcc_ClearAdcPretriggerFlags(Base, ChanIdx, PretriggMask);
    d070:	f8bd 2000 	ldrh.w	r2, [sp]
    d074:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d078:	4619      	mov	r1, r3
    d07a:	9803      	ldr	r0, [sp, #12]
    d07c:	f7ff fd85 	bl	cb8a <Pdb_Adc_HwAcc_ClearAdcPretriggerFlags>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46();
    d080:	f006 f924 	bl	132cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46>
}
    d084:	bf00      	nop
    d086:	b005      	add	sp, #20
    d088:	f85d fb04 	ldr.w	pc, [sp], #4
    d08c:	00019b50 	.word	0x00019b50

0000d090 <Pdb_Adc_Ip_SetAdcPretriggerBackToBack>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerBackToBack(const uint32 Instance,
                                           const uint8 ChanIdx,
                                           const uint8 PretriggIdx,
                                           const boolean Value)
{
    d090:	b500      	push	{lr}
    d092:	b085      	sub	sp, #20
    d094:	9001      	str	r0, [sp, #4]
    d096:	4608      	mov	r0, r1
    d098:	4611      	mov	r1, r2
    d09a:	461a      	mov	r2, r3
    d09c:	4603      	mov	r3, r0
    d09e:	f88d 3003 	strb.w	r3, [sp, #3]
    d0a2:	460b      	mov	r3, r1
    d0a4:	f88d 3002 	strb.w	r3, [sp, #2]
    d0a8:	4613      	mov	r3, r2
    d0aa:	f88d 3001 	strb.w	r3, [sp, #1]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d0ae:	4a10      	ldr	r2, [pc, #64]	; (d0f0 <Pdb_Adc_Ip_SetAdcPretriggerBackToBack+0x60>)
    d0b0:	9b01      	ldr	r3, [sp, #4]
    d0b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0b6:	9303      	str	r3, [sp, #12]
    uint32 Mask = (uint32)1u << PretriggIdx;
    d0b8:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d0bc:	2201      	movs	r2, #1
    d0be:	fa02 f303 	lsl.w	r3, r2, r3
    d0c2:	9302      	str	r3, [sp, #8]

    Mask = PDB_C1_BB(Mask);
    d0c4:	9b02      	ldr	r3, [sp, #8]
    d0c6:	041b      	lsls	r3, r3, #16
    d0c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    d0cc:	9302      	str	r3, [sp, #8]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42();
    d0ce:	f005 ff89 	bl	12fe4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42>
    Pdb_Adc_HwAcc_SetAdcPretriggerMask(Base, ChanIdx, Mask, Value);
    d0d2:	f89d 3001 	ldrb.w	r3, [sp, #1]
    d0d6:	f89d 1003 	ldrb.w	r1, [sp, #3]
    d0da:	9a02      	ldr	r2, [sp, #8]
    d0dc:	9803      	ldr	r0, [sp, #12]
    d0de:	f7ff fcb9 	bl	ca54 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42();
    d0e2:	f005 ffab 	bl	1303c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42>
}
    d0e6:	bf00      	nop
    d0e8:	b005      	add	sp, #20
    d0ea:	f85d fb04 	ldr.w	pc, [sp], #4
    d0ee:	bf00      	nop
    d0f0:	00019b50 	.word	0x00019b50

0000d0f4 <Pdb_Adc_Ip_SetAdcPretriggerEnable>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerEnable(const uint32 Instance,
                                       const uint8 ChanIdx,
                                       const uint8 PretriggIdx,
                                       const boolean Value)
{
    d0f4:	b500      	push	{lr}
    d0f6:	b085      	sub	sp, #20
    d0f8:	9001      	str	r0, [sp, #4]
    d0fa:	4608      	mov	r0, r1
    d0fc:	4611      	mov	r1, r2
    d0fe:	461a      	mov	r2, r3
    d100:	4603      	mov	r3, r0
    d102:	f88d 3003 	strb.w	r3, [sp, #3]
    d106:	460b      	mov	r3, r1
    d108:	f88d 3002 	strb.w	r3, [sp, #2]
    d10c:	4613      	mov	r3, r2
    d10e:	f88d 3001 	strb.w	r3, [sp, #1]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d112:	4a0f      	ldr	r2, [pc, #60]	; (d150 <Pdb_Adc_Ip_SetAdcPretriggerEnable+0x5c>)
    d114:	9b01      	ldr	r3, [sp, #4]
    d116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d11a:	9303      	str	r3, [sp, #12]
    uint32 Mask = (uint32)1u << PretriggIdx;
    d11c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d120:	2201      	movs	r2, #1
    d122:	fa02 f303 	lsl.w	r3, r2, r3
    d126:	9302      	str	r3, [sp, #8]

    Mask = PDB_C1_EN(Mask);
    d128:	9b02      	ldr	r3, [sp, #8]
    d12a:	b2db      	uxtb	r3, r3
    d12c:	9302      	str	r3, [sp, #8]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43();
    d12e:	f005 ffab 	bl	13088 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43>
    Pdb_Adc_HwAcc_SetAdcPretriggerMask(Base, ChanIdx, Mask, Value);
    d132:	f89d 3001 	ldrb.w	r3, [sp, #1]
    d136:	f89d 1003 	ldrb.w	r1, [sp, #3]
    d13a:	9a02      	ldr	r2, [sp, #8]
    d13c:	9803      	ldr	r0, [sp, #12]
    d13e:	f7ff fc89 	bl	ca54 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43();
    d142:	f005 ffcd 	bl	130e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43>
}
    d146:	bf00      	nop
    d148:	b005      	add	sp, #20
    d14a:	f85d fb04 	ldr.w	pc, [sp], #4
    d14e:	bf00      	nop
    d150:	00019b50 	.word	0x00019b50

0000d154 <Pdb_Adc_Ip_SetAdcPretriggerDelayEnable>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerDelayEnable(const uint32 Instance,
                                            const uint8 ChanIdx,
                                            const uint8 PretriggIdx,
                                            const boolean Value)
{
    d154:	b500      	push	{lr}
    d156:	b085      	sub	sp, #20
    d158:	9001      	str	r0, [sp, #4]
    d15a:	4608      	mov	r0, r1
    d15c:	4611      	mov	r1, r2
    d15e:	461a      	mov	r2, r3
    d160:	4603      	mov	r3, r0
    d162:	f88d 3003 	strb.w	r3, [sp, #3]
    d166:	460b      	mov	r3, r1
    d168:	f88d 3002 	strb.w	r3, [sp, #2]
    d16c:	4613      	mov	r3, r2
    d16e:	f88d 3001 	strb.w	r3, [sp, #1]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d172:	4a0f      	ldr	r2, [pc, #60]	; (d1b0 <Pdb_Adc_Ip_SetAdcPretriggerDelayEnable+0x5c>)
    d174:	9b01      	ldr	r3, [sp, #4]
    d176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d17a:	9303      	str	r3, [sp, #12]
    uint32 Mask = (uint32)1u << PretriggIdx;
    d17c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d180:	2201      	movs	r2, #1
    d182:	fa02 f303 	lsl.w	r3, r2, r3
    d186:	9302      	str	r3, [sp, #8]

    Mask = PDB_C1_TOS(Mask);
    d188:	9b02      	ldr	r3, [sp, #8]
    d18a:	021b      	lsls	r3, r3, #8
    d18c:	b29b      	uxth	r3, r3
    d18e:	9302      	str	r3, [sp, #8]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44();
    d190:	f005 ffcc 	bl	1312c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44>
    Pdb_Adc_HwAcc_SetAdcPretriggerMask(Base, ChanIdx, Mask, Value);
    d194:	f89d 3001 	ldrb.w	r3, [sp, #1]
    d198:	f89d 1003 	ldrb.w	r1, [sp, #3]
    d19c:	9a02      	ldr	r2, [sp, #8]
    d19e:	9803      	ldr	r0, [sp, #12]
    d1a0:	f7ff fc58 	bl	ca54 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44();
    d1a4:	f005 ffee 	bl	13184 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44>
}
    d1a8:	bf00      	nop
    d1aa:	b005      	add	sp, #20
    d1ac:	f85d fb04 	ldr.w	pc, [sp], #4
    d1b0:	00019b50 	.word	0x00019b50

0000d1b4 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerDelayValue(const uint32 Instance,
                                           const uint8 ChanIdx,
                                           const uint8 PretriggIdx,
                                           const uint16 DelayValue)
{
    d1b4:	b410      	push	{r4}
    d1b6:	b085      	sub	sp, #20
    d1b8:	9001      	str	r0, [sp, #4]
    d1ba:	4608      	mov	r0, r1
    d1bc:	4611      	mov	r1, r2
    d1be:	461a      	mov	r2, r3
    d1c0:	4603      	mov	r3, r0
    d1c2:	f88d 3003 	strb.w	r3, [sp, #3]
    d1c6:	460b      	mov	r3, r1
    d1c8:	f88d 3002 	strb.w	r3, [sp, #2]
    d1cc:	4613      	mov	r3, r2
    d1ce:	f8ad 3000 	strh.w	r3, [sp]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d1d2:	4a0c      	ldr	r2, [pc, #48]	; (d204 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue+0x50>)
    d1d4:	9b01      	ldr	r3, [sp, #4]
    d1d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1da:	9303      	str	r3, [sp, #12]

    Base->CH[ChanIdx].DLY[PretriggIdx] = PDB_DLY_DLY(DelayValue);
    d1dc:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d1e0:	f89d 4002 	ldrb.w	r4, [sp, #2]
    d1e4:	f8bd 0000 	ldrh.w	r0, [sp]
    d1e8:	9903      	ldr	r1, [sp, #12]
    d1ea:	4613      	mov	r3, r2
    d1ec:	009b      	lsls	r3, r3, #2
    d1ee:	4413      	add	r3, r2
    d1f0:	005b      	lsls	r3, r3, #1
    d1f2:	4423      	add	r3, r4
    d1f4:	3306      	adds	r3, #6
    d1f6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
}
    d1fa:	bf00      	nop
    d1fc:	b005      	add	sp, #20
    d1fe:	f85d 4b04 	ldr.w	r4, [sp], #4
    d202:	4770      	bx	lr
    d204:	00019b50 	.word	0x00019b50

0000d208 <Pdb_Adc_Ip_DisableAndClearPdb>:
* configuration and status registers.
*
* @implements     Pdb_Adc_Ip_DisableAndClearPdb_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_DisableAndClearPdb(const uint32 Instance)
{
    d208:	b500      	push	{lr}
    d20a:	b087      	sub	sp, #28
    d20c:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d20e:	4a19      	ldr	r2, [pc, #100]	; (d274 <Pdb_Adc_Ip_DisableAndClearPdb+0x6c>)
    d210:	9b01      	ldr	r3, [sp, #4]
    d212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d216:	9304      	str	r3, [sp, #16]
    uint8 ChanIdx;
    const Pdb_Adc_Ip_PretriggersConfigType PdbPretriggsConfig = { 0u, 0u, 0u };
    d218:	2300      	movs	r3, #0
    d21a:	f88d 300c 	strb.w	r3, [sp, #12]
    d21e:	2300      	movs	r3, #0
    d220:	f88d 300d 	strb.w	r3, [sp, #13]
    d224:	2300      	movs	r3, #0
    d226:	f88d 300e 	strb.w	r3, [sp, #14]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40();
    d22a:	f005 fe37 	bl	12e9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40>
    Pdb_Adc_HwAcc_DisablePdb(Base);
    d22e:	9804      	ldr	r0, [sp, #16]
    d230:	f7ff fc4f 	bl	cad2 <Pdb_Adc_HwAcc_DisablePdb>
    Pdb_Adc_HwAcc_SetContinuousMode(Base, FALSE);
    d234:	2100      	movs	r1, #0
    d236:	9804      	ldr	r0, [sp, #16]
    d238:	f7ff fc56 	bl	cae8 <Pdb_Adc_HwAcc_SetContinuousMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40();
    d23c:	f005 fe5a 	bl	12ef4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40>

    for (ChanIdx = 0U; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    d240:	2300      	movs	r3, #0
    d242:	f88d 3017 	strb.w	r3, [sp, #23]
    d246:	e00b      	b.n	d260 <Pdb_Adc_Ip_DisableAndClearPdb+0x58>
    {
        PDB_ADC_ResetChannel(Base, ChanIdx, &PdbPretriggsConfig);
    d248:	aa03      	add	r2, sp, #12
    d24a:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d24e:	4619      	mov	r1, r3
    d250:	9804      	ldr	r0, [sp, #16]
    d252:	f000 f899 	bl	d388 <PDB_ADC_ResetChannel>
    for (ChanIdx = 0U; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    d256:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d25a:	3301      	adds	r3, #1
    d25c:	f88d 3017 	strb.w	r3, [sp, #23]
    d260:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d264:	2b01      	cmp	r3, #1
    d266:	d9ef      	bls.n	d248 <Pdb_Adc_Ip_DisableAndClearPdb+0x40>
    }
}
    d268:	bf00      	nop
    d26a:	bf00      	nop
    d26c:	b007      	add	sp, #28
    d26e:	f85d fb04 	ldr.w	pc, [sp], #4
    d272:	bf00      	nop
    d274:	00019b50 	.word	0x00019b50

0000d278 <Pdb_Adc_Ip_IRQHandler>:
 * Description   : Handles Pdb sequence error interrupt.
 *
 * @implements     Pdb_Adc_Ip_IRQHandler_Activity
 *END*************************************************************************/
void Pdb_Adc_Ip_IRQHandler(const uint32 Instance)
{
    d278:	b500      	push	{lr}
    d27a:	b087      	sub	sp, #28
    d27c:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    d27e:	4a40      	ldr	r2, [pc, #256]	; (d380 <Pdb_Adc_Ip_IRQHandler+0x108>)
    d280:	9b01      	ldr	r3, [sp, #4]
    d282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d286:	9304      	str	r3, [sp, #16]
    uint8 ChanIdx;
    uint16 SeqErrMask;

    /* Check whether the respective driver is initialized */
    if (TRUE == Pdb_Adc_Ip_axState[Instance].Init)
    d288:	4a3e      	ldr	r2, [pc, #248]	; (d384 <Pdb_Adc_Ip_IRQHandler+0x10c>)
    d28a:	9b01      	ldr	r3, [sp, #4]
    d28c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    d290:	2b00      	cmp	r3, #0
    d292:	d04d      	beq.n	d330 <Pdb_Adc_Ip_IRQHandler+0xb8>
    {
        /* CPR_RTD_00664
         * Check if the callback is not NULL since all channels use the same one (to avoid checking inside the loop).
         * Check if the interrupt not spurious (sequence error interrupt is enabled and sequence error flag is set).
         */
        if ( ((Base->SC & PDB_SC_PDBEIE_MASK) != 0u) && (Pdb_Adc_Ip_axState[Instance].SeqErrNotification != NULL_PTR) )
    d294:	9b04      	ldr	r3, [sp, #16]
    d296:	681b      	ldr	r3, [r3, #0]
    d298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    d29c:	2b00      	cmp	r3, #0
    d29e:	d06a      	beq.n	d376 <Pdb_Adc_Ip_IRQHandler+0xfe>
    d2a0:	4a38      	ldr	r2, [pc, #224]	; (d384 <Pdb_Adc_Ip_IRQHandler+0x10c>)
    d2a2:	9b01      	ldr	r3, [sp, #4]
    d2a4:	00db      	lsls	r3, r3, #3
    d2a6:	4413      	add	r3, r2
    d2a8:	685b      	ldr	r3, [r3, #4]
    d2aa:	2b00      	cmp	r3, #0
    d2ac:	d063      	beq.n	d376 <Pdb_Adc_Ip_IRQHandler+0xfe>
        {
            for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    d2ae:	2300      	movs	r3, #0
    d2b0:	f88d 3017 	strb.w	r3, [sp, #23]
    d2b4:	e037      	b.n	d326 <Pdb_Adc_Ip_IRQHandler+0xae>
            {
                SeqErrMask = (uint16) ((Base->CH[ChanIdx].S & PDB_S_ERR_MASK) >> PDB_S_ERR_SHIFT);
    d2b6:	f89d 2017 	ldrb.w	r2, [sp, #23]
    d2ba:	9904      	ldr	r1, [sp, #16]
    d2bc:	4613      	mov	r3, r2
    d2be:	009b      	lsls	r3, r3, #2
    d2c0:	4413      	add	r3, r2
    d2c2:	00db      	lsls	r3, r3, #3
    d2c4:	440b      	add	r3, r1
    d2c6:	3314      	adds	r3, #20
    d2c8:	681b      	ldr	r3, [r3, #0]
    d2ca:	b29b      	uxth	r3, r3
    d2cc:	b2db      	uxtb	r3, r3
    d2ce:	f8ad 300e 	strh.w	r3, [sp, #14]
                if (SeqErrMask != 0u)
    d2d2:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    d2d6:	2b00      	cmp	r3, #0
    d2d8:	d020      	beq.n	d31c <Pdb_Adc_Ip_IRQHandler+0xa4>
                {
                    /* Clear the sequence error flag triggered from the current channel (W0C).
                     * And call the associated callback.
                     */
                    Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
    d2da:	f89d 2017 	ldrb.w	r2, [sp, #23]
    d2de:	9904      	ldr	r1, [sp, #16]
    d2e0:	4613      	mov	r3, r2
    d2e2:	009b      	lsls	r3, r3, #2
    d2e4:	4413      	add	r3, r2
    d2e6:	00db      	lsls	r3, r3, #3
    d2e8:	440b      	add	r3, r1
    d2ea:	3314      	adds	r3, #20
    d2ec:	681b      	ldr	r3, [r3, #0]
    d2ee:	f89d 2017 	ldrb.w	r2, [sp, #23]
    d2f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    d2f6:	9804      	ldr	r0, [sp, #16]
    d2f8:	4613      	mov	r3, r2
    d2fa:	009b      	lsls	r3, r3, #2
    d2fc:	4413      	add	r3, r2
    d2fe:	00db      	lsls	r3, r3, #3
    d300:	4403      	add	r3, r0
    d302:	3314      	adds	r3, #20
    d304:	6019      	str	r1, [r3, #0]
                    Pdb_Adc_Ip_axState[Instance].SeqErrNotification(ChanIdx, SeqErrMask);
    d306:	4a1f      	ldr	r2, [pc, #124]	; (d384 <Pdb_Adc_Ip_IRQHandler+0x10c>)
    d308:	9b01      	ldr	r3, [sp, #4]
    d30a:	00db      	lsls	r3, r3, #3
    d30c:	4413      	add	r3, r2
    d30e:	685b      	ldr	r3, [r3, #4]
    d310:	f8bd 100e 	ldrh.w	r1, [sp, #14]
    d314:	f89d 2017 	ldrb.w	r2, [sp, #23]
    d318:	4610      	mov	r0, r2
    d31a:	4798      	blx	r3
            for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    d31c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d320:	3301      	adds	r3, #1
    d322:	f88d 3017 	strb.w	r3, [sp, #23]
    d326:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d32a:	2b01      	cmp	r3, #1
    d32c:	d9c3      	bls.n	d2b6 <Pdb_Adc_Ip_IRQHandler+0x3e>
            /* Clear all sequence error flags triggered from the current channel
            * by writing 0 to raised bits. */
            Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
        }
    }
}
    d32e:	e022      	b.n	d376 <Pdb_Adc_Ip_IRQHandler+0xfe>
        for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    d330:	2300      	movs	r3, #0
    d332:	f88d 3017 	strb.w	r3, [sp, #23]
    d336:	e01a      	b.n	d36e <Pdb_Adc_Ip_IRQHandler+0xf6>
            Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
    d338:	f89d 2017 	ldrb.w	r2, [sp, #23]
    d33c:	9904      	ldr	r1, [sp, #16]
    d33e:	4613      	mov	r3, r2
    d340:	009b      	lsls	r3, r3, #2
    d342:	4413      	add	r3, r2
    d344:	00db      	lsls	r3, r3, #3
    d346:	440b      	add	r3, r1
    d348:	3314      	adds	r3, #20
    d34a:	681b      	ldr	r3, [r3, #0]
    d34c:	f89d 2017 	ldrb.w	r2, [sp, #23]
    d350:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    d354:	9804      	ldr	r0, [sp, #16]
    d356:	4613      	mov	r3, r2
    d358:	009b      	lsls	r3, r3, #2
    d35a:	4413      	add	r3, r2
    d35c:	00db      	lsls	r3, r3, #3
    d35e:	4403      	add	r3, r0
    d360:	3314      	adds	r3, #20
    d362:	6019      	str	r1, [r3, #0]
        for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    d364:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d368:	3301      	adds	r3, #1
    d36a:	f88d 3017 	strb.w	r3, [sp, #23]
    d36e:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d372:	2b01      	cmp	r3, #1
    d374:	d9e0      	bls.n	d338 <Pdb_Adc_Ip_IRQHandler+0xc0>
}
    d376:	bf00      	nop
    d378:	b007      	add	sp, #28
    d37a:	f85d fb04 	ldr.w	pc, [sp], #4
    d37e:	bf00      	nop
    d380:	00019b50 	.word	0x00019b50
    d384:	1fff8e18 	.word	0x1fff8e18

0000d388 <PDB_ADC_ResetChannel>:

static inline void PDB_ADC_ResetChannel(PDB_Type * const Base,
                                        const uint8 ChanIdx,
                                        const Pdb_Adc_Ip_PretriggersConfigType * PdbPretriggsConfig)
{
    d388:	b500      	push	{lr}
    d38a:	b085      	sub	sp, #20
    d38c:	9003      	str	r0, [sp, #12]
    d38e:	460b      	mov	r3, r1
    d390:	9201      	str	r2, [sp, #4]
    d392:	f88d 300b 	strb.w	r3, [sp, #11]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45();
    d396:	f005 ff1b 	bl	131d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45>
    Pdb_Adc_HwAcc_ConfigAdcPretriggers(Base, ChanIdx, PdbPretriggsConfig);
    d39a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d39e:	9a01      	ldr	r2, [sp, #4]
    d3a0:	4619      	mov	r1, r3
    d3a2:	9803      	ldr	r0, [sp, #12]
    d3a4:	f7ff fbb9 	bl	cb1a <Pdb_Adc_HwAcc_ConfigAdcPretriggers>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45();
    d3a8:	f005 ff3e 	bl	13228 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45>

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47();
    d3ac:	f005 ffb4 	bl	13318 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47>
    Pdb_Adc_HwAcc_ClearAdcPretriggerFlags(Base, ChanIdx, 0xFFu);
    d3b0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d3b4:	22ff      	movs	r2, #255	; 0xff
    d3b6:	4619      	mov	r1, r3
    d3b8:	9803      	ldr	r0, [sp, #12]
    d3ba:	f7ff fbe6 	bl	cb8a <Pdb_Adc_HwAcc_ClearAdcPretriggerFlags>

    /* Clear all sequence error flags. */
    Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
    d3be:	f89d 200b 	ldrb.w	r2, [sp, #11]
    d3c2:	9903      	ldr	r1, [sp, #12]
    d3c4:	4613      	mov	r3, r2
    d3c6:	009b      	lsls	r3, r3, #2
    d3c8:	4413      	add	r3, r2
    d3ca:	00db      	lsls	r3, r3, #3
    d3cc:	440b      	add	r3, r1
    d3ce:	3314      	adds	r3, #20
    d3d0:	681b      	ldr	r3, [r3, #0]
    d3d2:	f89d 200b 	ldrb.w	r2, [sp, #11]
    d3d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    d3da:	9803      	ldr	r0, [sp, #12]
    d3dc:	4613      	mov	r3, r2
    d3de:	009b      	lsls	r3, r3, #2
    d3e0:	4413      	add	r3, r2
    d3e2:	00db      	lsls	r3, r3, #3
    d3e4:	4403      	add	r3, r0
    d3e6:	3314      	adds	r3, #20
    d3e8:	6019      	str	r1, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47();
    d3ea:	f005 ffc1 	bl	13370 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47>
}
    d3ee:	bf00      	nop
    d3f0:	b005      	add	sp, #20
    d3f2:	f85d fb04 	ldr.w	pc, [sp], #4
    d3f6:	bf00      	nop

0000d3f8 <Ftm_Pwm_Ip_SetClockPs>:
 * @param[in] FtmBase    The FTM base address pointer
 * @param[in] Prescaler  The FTM peripheral clock pre-scale divider
 */
static inline void Ftm_Pwm_Ip_SetClockPs(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                         Ftm_Pwm_Ip_ClkPrescalerType   Prescaler)
{
    d3f8:	b082      	sub	sp, #8
    d3fa:	9001      	str	r0, [sp, #4]
    d3fc:	9100      	str	r1, [sp, #0]
    FtmBase->SC = (FtmBase->SC & ~FTM_SC_PS_MASK) | FTM_SC_PS(Prescaler);
    d3fe:	9b01      	ldr	r3, [sp, #4]
    d400:	681b      	ldr	r3, [r3, #0]
    d402:	f023 0207 	bic.w	r2, r3, #7
    d406:	9b00      	ldr	r3, [sp, #0]
    d408:	f003 0307 	and.w	r3, r3, #7
    d40c:	431a      	orrs	r2, r3
    d40e:	9b01      	ldr	r3, [sp, #4]
    d410:	601a      	str	r2, [r3, #0]
}
    d412:	bf00      	nop
    d414:	b002      	add	sp, #8
    d416:	4770      	bx	lr

0000d418 <Ftm_Pwm_Ip_GetClockPs>:
 * @param[in] FtmBase The FTM base address pointer
 *
 * @return The FTM clock pre-scale divider
 */
static inline uint8 Ftm_Pwm_Ip_GetClockPs(const Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    d418:	b082      	sub	sp, #8
    d41a:	9001      	str	r0, [sp, #4]
    return (uint8)((FtmBase->SC & FTM_SC_PS_MASK) >> FTM_SC_PS_SHIFT);
    d41c:	9b01      	ldr	r3, [sp, #4]
    d41e:	681b      	ldr	r3, [r3, #0]
    d420:	b2db      	uxtb	r3, r3
    d422:	f003 0307 	and.w	r3, r3, #7
    d426:	b2db      	uxtb	r3, r3
}
    d428:	4618      	mov	r0, r3
    d42a:	b002      	add	sp, #8
    d42c:	4770      	bx	lr

0000d42e <Ftm_Pwm_Ip_SetClockSource>:
 *            - 10: Fixed clock
 *            - 11: External clock
 */
static inline void Ftm_Pwm_Ip_SetClockSource(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                             Ftm_Pwm_Ip_ClkSourceType      ClockSrc)
{
    d42e:	b082      	sub	sp, #8
    d430:	9001      	str	r0, [sp, #4]
    d432:	9100      	str	r1, [sp, #0]
    FtmBase->SC = (FtmBase->SC & ~FTM_SC_CLKS_MASK) | FTM_SC_CLKS(ClockSrc);
    d434:	9b01      	ldr	r3, [sp, #4]
    d436:	681b      	ldr	r3, [r3, #0]
    d438:	f023 0218 	bic.w	r2, r3, #24
    d43c:	9b00      	ldr	r3, [sp, #0]
    d43e:	00db      	lsls	r3, r3, #3
    d440:	f003 0318 	and.w	r3, r3, #24
    d444:	431a      	orrs	r2, r3
    d446:	9b01      	ldr	r3, [sp, #4]
    d448:	601a      	str	r2, [r3, #0]
}
    d44a:	bf00      	nop
    d44c:	b002      	add	sp, #8
    d44e:	4770      	bx	lr

0000d450 <Ftm_Pwm_Ip_SetCpwms>:
 *                     - 0U: Up counting mode
 *                     - 1U: Up down counting mode
 */
static inline void Ftm_Pwm_Ip_SetCpwms(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                       boolean                       Mode)
{
    d450:	b082      	sub	sp, #8
    d452:	9001      	str	r0, [sp, #4]
    d454:	460b      	mov	r3, r1
    d456:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SC = (FtmBase->SC & ~FTM_SC_CPWMS_MASK) | FTM_SC_CPWMS((Mode == TRUE) ? 0x01U : 0x00U);
    d45a:	9b01      	ldr	r3, [sp, #4]
    d45c:	681b      	ldr	r3, [r3, #0]
    d45e:	f023 0320 	bic.w	r3, r3, #32
    d462:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d466:	2a00      	cmp	r2, #0
    d468:	d001      	beq.n	d46e <Ftm_Pwm_Ip_SetCpwms+0x1e>
    d46a:	2220      	movs	r2, #32
    d46c:	e000      	b.n	d470 <Ftm_Pwm_Ip_SetCpwms+0x20>
    d46e:	2200      	movs	r2, #0
    d470:	431a      	orrs	r2, r3
    d472:	9b01      	ldr	r3, [sp, #4]
    d474:	601a      	str	r2, [r3, #0]
}
    d476:	bf00      	nop
    d478:	b002      	add	sp, #8
    d47a:	4770      	bx	lr

0000d47c <Ftm_Pwm_Ip_GetCpwms>:
 * @return The Center-Aligned PWM selection
 *         - 0U: Up counting mode
 *         - 1U: Up down counting mode
 */
static inline Ftm_Pwm_Ip_CounterModeType Ftm_Pwm_Ip_GetCpwms(const Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    d47c:	b082      	sub	sp, #8
    d47e:	9001      	str	r0, [sp, #4]
    return  (((FtmBase->SC & FTM_SC_CPWMS_MASK) >> FTM_SC_CPWMS_SHIFT) == 0U)? FTM_PWM_IP_EDGE_ALIGNED : FTM_PWM_IP_CENTER_ALIGNED;
    d480:	9b01      	ldr	r3, [sp, #4]
    d482:	681b      	ldr	r3, [r3, #0]
    d484:	f003 0320 	and.w	r3, r3, #32
    d488:	2b00      	cmp	r3, #0
    d48a:	bf14      	ite	ne
    d48c:	2301      	movne	r3, #1
    d48e:	2300      	moveq	r3, #0
    d490:	b2db      	uxtb	r3, r3
}
    d492:	4618      	mov	r0, r3
    d494:	b002      	add	sp, #8
    d496:	4770      	bx	lr

0000d498 <Ftm_Pwm_Ip_SetTimerOverflowInt>:
 * @param[in] State - TRUE : Overflow interrupt enabled
 *                  - FALSE: Overflow interrupt disabled
 */
static inline void Ftm_Pwm_Ip_SetTimerOverflowInt(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  boolean                       State)
{
    d498:	b082      	sub	sp, #8
    d49a:	9001      	str	r0, [sp, #4]
    d49c:	460b      	mov	r3, r1
    d49e:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SC = (FtmBase->SC & ~FTM_SC_TOIE_MASK) | FTM_SC_TOIE((State == TRUE) ? 0x01U : 0x00U);
    d4a2:	9b01      	ldr	r3, [sp, #4]
    d4a4:	681b      	ldr	r3, [r3, #0]
    d4a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    d4aa:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d4ae:	2a00      	cmp	r2, #0
    d4b0:	d002      	beq.n	d4b8 <Ftm_Pwm_Ip_SetTimerOverflowInt+0x20>
    d4b2:	f44f 7280 	mov.w	r2, #256	; 0x100
    d4b6:	e000      	b.n	d4ba <Ftm_Pwm_Ip_SetTimerOverflowInt+0x22>
    d4b8:	2200      	movs	r2, #0
    d4ba:	431a      	orrs	r2, r3
    d4bc:	9b01      	ldr	r3, [sp, #4]
    d4be:	601a      	str	r2, [r3, #0]
}
    d4c0:	bf00      	nop
    d4c2:	b002      	add	sp, #8
    d4c4:	4770      	bx	lr

0000d4c6 <Ftm_Pwm_Ip_ClearTimerOverflow>:
 * @brief Clears the timer overflow interrupt flag.
 *
 * @param[in] FtmBase The FTM base address pointer
 */
static inline void Ftm_Pwm_Ip_ClearTimerOverflow(Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    d4c6:	b082      	sub	sp, #8
    d4c8:	9001      	str	r0, [sp, #4]
    FtmBase->SC = (FtmBase->SC & ~FTM_SC_TOF_MASK) | FTM_SC_TOF(0U);
    d4ca:	9b01      	ldr	r3, [sp, #4]
    d4cc:	681b      	ldr	r3, [r3, #0]
    d4ce:	f423 7200 	bic.w	r2, r3, #512	; 0x200
    d4d2:	9b01      	ldr	r3, [sp, #4]
    d4d4:	601a      	str	r2, [r3, #0]
#ifdef ERRATA_E9005
    /* Read-after-write sequence to guarantee required serialization of memory operations */
    FtmBase->SC;
#endif
}
    d4d6:	bf00      	nop
    d4d8:	b002      	add	sp, #8
    d4da:	4770      	bx	lr

0000d4dc <Ftm_Pwm_Ip_EnablePwmChannelOutputs>:
 * @param[in] Channel The FTM channel

 */
static inline void Ftm_Pwm_Ip_EnablePwmChannelOutputs(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                      uint8                         Channel)
{
    d4dc:	b082      	sub	sp, #8
    d4de:	9001      	str	r0, [sp, #4]
    d4e0:	460b      	mov	r3, r1
    d4e2:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SC = (FtmBase->SC & ~(1UL << (Channel + FTM_SC_PWMEN0_SHIFT))) | (1UL << (Channel + FTM_SC_PWMEN0_SHIFT));
    d4e6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d4ea:	3310      	adds	r3, #16
    d4ec:	2201      	movs	r2, #1
    d4ee:	409a      	lsls	r2, r3
    d4f0:	9b01      	ldr	r3, [sp, #4]
    d4f2:	681b      	ldr	r3, [r3, #0]
    d4f4:	431a      	orrs	r2, r3
    d4f6:	9b01      	ldr	r3, [sp, #4]
    d4f8:	601a      	str	r2, [r3, #0]
}
    d4fa:	bf00      	nop
    d4fc:	b002      	add	sp, #8
    d4fe:	4770      	bx	lr

0000d500 <Ftm_Pwm_Ip_SetCounter>:
 * @param[in] FtmBase  The FTM base address pointer
 * @param[in] Value    The FTM timer counter value to be set
 */
static inline void Ftm_Pwm_Ip_SetCounter(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                         uint16                        Value)
{
    d500:	b082      	sub	sp, #8
    d502:	9001      	str	r0, [sp, #4]
    d504:	460b      	mov	r3, r1
    d506:	f8ad 3002 	strh.w	r3, [sp, #2]
    FtmBase->CNT = (FtmBase->CNT & ~FTM_CNT_COUNT_MASK) | FTM_CNT_COUNT(Value);
    d50a:	9b01      	ldr	r3, [sp, #4]
    d50c:	685b      	ldr	r3, [r3, #4]
    d50e:	0c1b      	lsrs	r3, r3, #16
    d510:	041b      	lsls	r3, r3, #16
    d512:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    d516:	431a      	orrs	r2, r3
    d518:	9b01      	ldr	r3, [sp, #4]
    d51a:	605a      	str	r2, [r3, #4]
}
    d51c:	bf00      	nop
    d51e:	b002      	add	sp, #8
    d520:	4770      	bx	lr

0000d522 <Ftm_Pwm_Ip_SetMod>:
 * @param[in] FtmBase  The FTM base address pointer
 * @param[in] Value    The value to be set to the timer modulo
 */
static inline void Ftm_Pwm_Ip_SetMod(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                     uint16                        Value)
{
    d522:	b082      	sub	sp, #8
    d524:	9001      	str	r0, [sp, #4]
    d526:	460b      	mov	r3, r1
    d528:	f8ad 3002 	strh.w	r3, [sp, #2]
    FtmBase->MOD = (FtmBase->MOD & ~FTM_MOD_MOD_MASK) | FTM_MOD_MOD(Value);
    d52c:	9b01      	ldr	r3, [sp, #4]
    d52e:	689b      	ldr	r3, [r3, #8]
    d530:	0c1b      	lsrs	r3, r3, #16
    d532:	041b      	lsls	r3, r3, #16
    d534:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    d538:	431a      	orrs	r2, r3
    d53a:	9b01      	ldr	r3, [sp, #4]
    d53c:	609a      	str	r2, [r3, #8]
}
    d53e:	bf00      	nop
    d540:	b002      	add	sp, #8
    d542:	4770      	bx	lr

0000d544 <Ftm_Pwm_Ip_GetChnEdgeLevel>:
 *
 * Implements : Ftm_Pwm_Ip_GetChnEdgeLevel_Activity
 */
static inline uint8 Ftm_Pwm_Ip_GetChnEdgeLevel(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                               Channel)
{
    d544:	b084      	sub	sp, #16
    d546:	9001      	str	r0, [sp, #4]
    d548:	460b      	mov	r3, r1
    d54a:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 RetValue;

    RetValue = (uint8)((FtmBase->CONTROLS[Channel].CSC & FTM_CSC_ELSA_MASK) >> FTM_CSC_ELSA_SHIFT);
    d54e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d552:	9a01      	ldr	r2, [sp, #4]
    d554:	3301      	adds	r3, #1
    d556:	00db      	lsls	r3, r3, #3
    d558:	4413      	add	r3, r2
    d55a:	685b      	ldr	r3, [r3, #4]
    d55c:	089b      	lsrs	r3, r3, #2
    d55e:	b2db      	uxtb	r3, r3
    d560:	f003 0301 	and.w	r3, r3, #1
    d564:	f88d 300f 	strb.w	r3, [sp, #15]

    RetValue |= (uint8)(((FtmBase->CONTROLS[Channel].CSC & FTM_CSC_ELSB_MASK) >> FTM_CSC_ELSB_SHIFT) << 1U);
    d568:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d56c:	9a01      	ldr	r2, [sp, #4]
    d56e:	3301      	adds	r3, #1
    d570:	00db      	lsls	r3, r3, #3
    d572:	4413      	add	r3, r2
    d574:	685b      	ldr	r3, [r3, #4]
    d576:	08db      	lsrs	r3, r3, #3
    d578:	b2db      	uxtb	r3, r3
    d57a:	005b      	lsls	r3, r3, #1
    d57c:	b2db      	uxtb	r3, r3
    d57e:	f003 0302 	and.w	r3, r3, #2
    d582:	b2da      	uxtb	r2, r3
    d584:	f89d 300f 	ldrb.w	r3, [sp, #15]
    d588:	4313      	orrs	r3, r2
    d58a:	f88d 300f 	strb.w	r3, [sp, #15]

    return RetValue;
    d58e:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    d592:	4618      	mov	r0, r3
    d594:	b004      	add	sp, #16
    d596:	4770      	bx	lr

0000d598 <Ftm_Pwm_Ip_SetChnEdgeLevel>:
 * @param[in] Level    ELSnB:ELSnA :00, 01, 10, 11
 */
static inline void Ftm_Pwm_Ip_SetChnEdgeLevel(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                              uint8                         Channel,
                                              Ftm_Pwm_Ip_ChannelModeType    Level)
{
    d598:	b086      	sub	sp, #24
    d59a:	9003      	str	r0, [sp, #12]
    d59c:	460b      	mov	r3, r1
    d59e:	9201      	str	r2, [sp, #4]
    d5a0:	f88d 300b 	strb.w	r3, [sp, #11]
    uint32 LevelA = (uint32)(((uint32)(Level) << FTM_CSC_ELSA_SHIFT) & FTM_CSC_ELSA_MASK);
    d5a4:	9b01      	ldr	r3, [sp, #4]
    d5a6:	009b      	lsls	r3, r3, #2
    d5a8:	f003 0304 	and.w	r3, r3, #4
    d5ac:	9305      	str	r3, [sp, #20]

    uint32 LevelB = (uint32)(((uint32)(Level) << FTM_CSC_ELSA_SHIFT) & FTM_CSC_ELSB_MASK);
    d5ae:	9b01      	ldr	r3, [sp, #4]
    d5b0:	009b      	lsls	r3, r3, #2
    d5b2:	f003 0308 	and.w	r3, r3, #8
    d5b6:	9304      	str	r3, [sp, #16]

    /* write ELSA bit */
    FtmBase->CONTROLS[Channel].CSC = (FtmBase->CONTROLS[Channel].CSC & ~FTM_CSC_ELSA_MASK) | LevelA;
    d5b8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d5bc:	9a03      	ldr	r2, [sp, #12]
    d5be:	3301      	adds	r3, #1
    d5c0:	00db      	lsls	r3, r3, #3
    d5c2:	4413      	add	r3, r2
    d5c4:	685b      	ldr	r3, [r3, #4]
    d5c6:	f023 0104 	bic.w	r1, r3, #4
    d5ca:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d5ce:	9a05      	ldr	r2, [sp, #20]
    d5d0:	430a      	orrs	r2, r1
    d5d2:	9903      	ldr	r1, [sp, #12]
    d5d4:	3301      	adds	r3, #1
    d5d6:	00db      	lsls	r3, r3, #3
    d5d8:	440b      	add	r3, r1
    d5da:	605a      	str	r2, [r3, #4]

    /* write ELSB bit */
    FtmBase->CONTROLS[Channel].CSC = (FtmBase->CONTROLS[Channel].CSC & ~FTM_CSC_ELSB_MASK) | LevelB;
    d5dc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d5e0:	9a03      	ldr	r2, [sp, #12]
    d5e2:	3301      	adds	r3, #1
    d5e4:	00db      	lsls	r3, r3, #3
    d5e6:	4413      	add	r3, r2
    d5e8:	685b      	ldr	r3, [r3, #4]
    d5ea:	f023 0108 	bic.w	r1, r3, #8
    d5ee:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d5f2:	9a04      	ldr	r2, [sp, #16]
    d5f4:	430a      	orrs	r2, r1
    d5f6:	9903      	ldr	r1, [sp, #12]
    d5f8:	3301      	adds	r3, #1
    d5fa:	00db      	lsls	r3, r3, #3
    d5fc:	440b      	add	r3, r1
    d5fe:	605a      	str	r2, [r3, #4]
}
    d600:	bf00      	nop
    d602:	b006      	add	sp, #24
    d604:	4770      	bx	lr

0000d606 <Ftm_Pwm_Ip_SetChnMSBAMode>:
 * @param[in] Selection  The mode to be set valid value MSnB:MSnA :00, 01, 10, 11
 */
static inline void Ftm_Pwm_Ip_SetChnMSBAMode(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                             uint8                         Channel,
                                             Ftm_Pwm_Ip_ChannelModeType    Selection)
{
    d606:	b086      	sub	sp, #24
    d608:	9003      	str	r0, [sp, #12]
    d60a:	460b      	mov	r3, r1
    d60c:	9201      	str	r2, [sp, #4]
    d60e:	f88d 300b 	strb.w	r3, [sp, #11]
    uint32 SelectionA = (uint32)(((uint32)(Selection) << FTM_CSC_ELSA_SHIFT) & FTM_CSC_MSA_MASK);
    d612:	9b01      	ldr	r3, [sp, #4]
    d614:	009b      	lsls	r3, r3, #2
    d616:	f003 0310 	and.w	r3, r3, #16
    d61a:	9305      	str	r3, [sp, #20]

    uint32 SelectionB = (uint32)(((uint32)(Selection) << FTM_CSC_ELSA_SHIFT) & FTM_CSC_MSB_MASK);
    d61c:	9b01      	ldr	r3, [sp, #4]
    d61e:	009b      	lsls	r3, r3, #2
    d620:	f003 0320 	and.w	r3, r3, #32
    d624:	9304      	str	r3, [sp, #16]

    /* write MSA bit */
    FtmBase->CONTROLS[Channel].CSC = (FtmBase->CONTROLS[Channel].CSC & ~FTM_CSC_MSA_MASK) | SelectionA;
    d626:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d62a:	9a03      	ldr	r2, [sp, #12]
    d62c:	3301      	adds	r3, #1
    d62e:	00db      	lsls	r3, r3, #3
    d630:	4413      	add	r3, r2
    d632:	685b      	ldr	r3, [r3, #4]
    d634:	f023 0110 	bic.w	r1, r3, #16
    d638:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d63c:	9a05      	ldr	r2, [sp, #20]
    d63e:	430a      	orrs	r2, r1
    d640:	9903      	ldr	r1, [sp, #12]
    d642:	3301      	adds	r3, #1
    d644:	00db      	lsls	r3, r3, #3
    d646:	440b      	add	r3, r1
    d648:	605a      	str	r2, [r3, #4]

    /* write MSB bit */
    FtmBase->CONTROLS[Channel].CSC = (FtmBase->CONTROLS[Channel].CSC & ~FTM_CSC_MSB_MASK) | SelectionB;
    d64a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d64e:	9a03      	ldr	r2, [sp, #12]
    d650:	3301      	adds	r3, #1
    d652:	00db      	lsls	r3, r3, #3
    d654:	4413      	add	r3, r2
    d656:	685b      	ldr	r3, [r3, #4]
    d658:	f023 0120 	bic.w	r1, r3, #32
    d65c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d660:	9a04      	ldr	r2, [sp, #16]
    d662:	430a      	orrs	r2, r1
    d664:	9903      	ldr	r1, [sp, #12]
    d666:	3301      	adds	r3, #1
    d668:	00db      	lsls	r3, r3, #3
    d66a:	440b      	add	r3, r1
    d66c:	605a      	str	r2, [r3, #4]
}
    d66e:	bf00      	nop
    d670:	b006      	add	sp, #24
    d672:	4770      	bx	lr

0000d674 <Ftm_Pwm_Ip_GetChnMode>:
 * @return The MSnB:MSnA mode value, will be 00, 01, 10, 11
 *
 */
static inline uint8 Ftm_Pwm_Ip_GetChnMode(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                          uint8                               Channel)
{
    d674:	b084      	sub	sp, #16
    d676:	9001      	str	r0, [sp, #4]
    d678:	460b      	mov	r3, r1
    d67a:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 RetValue;

    RetValue = (uint8)(((FtmBase->CONTROLS[Channel].CSC) & FTM_CSC_MSA_MASK) >> FTM_CSC_MSA_SHIFT);
    d67e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d682:	9a01      	ldr	r2, [sp, #4]
    d684:	3301      	adds	r3, #1
    d686:	00db      	lsls	r3, r3, #3
    d688:	4413      	add	r3, r2
    d68a:	685b      	ldr	r3, [r3, #4]
    d68c:	091b      	lsrs	r3, r3, #4
    d68e:	b2db      	uxtb	r3, r3
    d690:	f003 0301 	and.w	r3, r3, #1
    d694:	f88d 300f 	strb.w	r3, [sp, #15]

    RetValue |= (uint8)((((FtmBase->CONTROLS[Channel].CSC) & FTM_CSC_MSB_MASK) >> FTM_CSC_MSB_SHIFT) << 1U);
    d698:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d69c:	9a01      	ldr	r2, [sp, #4]
    d69e:	3301      	adds	r3, #1
    d6a0:	00db      	lsls	r3, r3, #3
    d6a2:	4413      	add	r3, r2
    d6a4:	685b      	ldr	r3, [r3, #4]
    d6a6:	095b      	lsrs	r3, r3, #5
    d6a8:	b2db      	uxtb	r3, r3
    d6aa:	005b      	lsls	r3, r3, #1
    d6ac:	b2db      	uxtb	r3, r3
    d6ae:	f003 0302 	and.w	r3, r3, #2
    d6b2:	b2da      	uxtb	r2, r3
    d6b4:	f89d 300f 	ldrb.w	r3, [sp, #15]
    d6b8:	4313      	orrs	r3, r2
    d6ba:	f88d 300f 	strb.w	r3, [sp, #15]

    return RetValue;
    d6be:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    d6c2:	4618      	mov	r0, r3
    d6c4:	b004      	add	sp, #16
    d6c6:	4770      	bx	lr

0000d6c8 <Ftm_Pwm_Ip_UpdateChnInt>:
 * @param[in] Enable  Enable or Disable the FTM peripheral timer channel(n) interrupt.
 */
static inline void Ftm_Pwm_Ip_UpdateChnInt(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                           uint8                         Channel,
                                           boolean                       Enable)
{
    d6c8:	b082      	sub	sp, #8
    d6ca:	9001      	str	r0, [sp, #4]
    d6cc:	460b      	mov	r3, r1
    d6ce:	f88d 3003 	strb.w	r3, [sp, #3]
    d6d2:	4613      	mov	r3, r2
    d6d4:	f88d 3002 	strb.w	r3, [sp, #2]
    FtmBase->CONTROLS[Channel].CSC = (FtmBase->CONTROLS[Channel].CSC & ~FTM_CSC_CHIE_MASK) | FTM_CSC_CHIE((Enable == TRUE) ? 0x01U : 0x00U);
    d6d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d6dc:	9a01      	ldr	r2, [sp, #4]
    d6de:	3301      	adds	r3, #1
    d6e0:	00db      	lsls	r3, r3, #3
    d6e2:	4413      	add	r3, r2
    d6e4:	685b      	ldr	r3, [r3, #4]
    d6e6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
    d6ea:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d6ee:	2b00      	cmp	r3, #0
    d6f0:	d001      	beq.n	d6f6 <Ftm_Pwm_Ip_UpdateChnInt+0x2e>
    d6f2:	2140      	movs	r1, #64	; 0x40
    d6f4:	e000      	b.n	d6f8 <Ftm_Pwm_Ip_UpdateChnInt+0x30>
    d6f6:	2100      	movs	r1, #0
    d6f8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d6fc:	430a      	orrs	r2, r1
    d6fe:	9901      	ldr	r1, [sp, #4]
    d700:	3301      	adds	r3, #1
    d702:	00db      	lsls	r3, r3, #3
    d704:	440b      	add	r3, r1
    d706:	605a      	str	r2, [r3, #4]
}
    d708:	bf00      	nop
    d70a:	b002      	add	sp, #8
    d70c:	4770      	bx	lr

0000d70e <Ftm_Pwm_Ip_ClearChnEventFlag>:
 * @param[in] FtmBase The FTM base address pointer
 * @param[in] Channel The FTM peripheral channel number
 */
static inline void Ftm_Pwm_Ip_ClearChnEventFlag(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                uint8                         Channel)
{
    d70e:	b082      	sub	sp, #8
    d710:	9001      	str	r0, [sp, #4]
    d712:	460b      	mov	r3, r1
    d714:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->CONTROLS[Channel].CSC = (FtmBase->CONTROLS[Channel].CSC & ~FTM_CSC_CHF_MASK) | FTM_CSC_CHF(0U);
    d718:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d71c:	9a01      	ldr	r2, [sp, #4]
    d71e:	3301      	adds	r3, #1
    d720:	00db      	lsls	r3, r3, #3
    d722:	4413      	add	r3, r2
    d724:	685a      	ldr	r2, [r3, #4]
    d726:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d72a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    d72e:	9901      	ldr	r1, [sp, #4]
    d730:	3301      	adds	r3, #1
    d732:	00db      	lsls	r3, r3, #3
    d734:	440b      	add	r3, r1
    d736:	605a      	str	r2, [r3, #4]
#ifdef ERRATA_E9005
    /* Read-after-write sequence to guarantee required serialization of memory operations */
    FtmBase->CONTROLS[Channel].CSC;
#endif
}
    d738:	bf00      	nop
    d73a:	b002      	add	sp, #8
    d73c:	4770      	bx	lr

0000d73e <Ftm_Pwm_Ip_GetChOutputValue>:
 *
 * Implements : Ftm_Pwm_Ip_GetChOutputValue_Activity
 */
static inline boolean Ftm_Pwm_Ip_GetChOutputValue(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  uint8                               Channel)
{
    d73e:	b082      	sub	sp, #8
    d740:	9001      	str	r0, [sp, #4]
    d742:	460b      	mov	r3, r1
    d744:	f88d 3003 	strb.w	r3, [sp, #3]
    return (FtmBase->CONTROLS[Channel].CSC & FTM_CSC_CHOV_MASK) != 0U;
    d748:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d74c:	9a01      	ldr	r2, [sp, #4]
    d74e:	3301      	adds	r3, #1
    d750:	00db      	lsls	r3, r3, #3
    d752:	4413      	add	r3, r2
    d754:	685b      	ldr	r3, [r3, #4]
    d756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    d75a:	2b00      	cmp	r3, #0
    d75c:	bf14      	ite	ne
    d75e:	2301      	movne	r3, #1
    d760:	2300      	moveq	r3, #0
    d762:	b2db      	uxtb	r3, r3
}
    d764:	4618      	mov	r0, r3
    d766:	b002      	add	sp, #8
    d768:	4770      	bx	lr

0000d76a <Ftm_Pwm_Ip_SetChnCountVal>:
 * @param[in] Value Counter value to be set
 */
static inline void Ftm_Pwm_Ip_SetChnCountVal(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                             uint8                         Channel,
                                             uint16                        Value)
{
    d76a:	b082      	sub	sp, #8
    d76c:	9001      	str	r0, [sp, #4]
    d76e:	460b      	mov	r3, r1
    d770:	f88d 3003 	strb.w	r3, [sp, #3]
    d774:	4613      	mov	r3, r2
    d776:	f8ad 3000 	strh.w	r3, [sp]
    FtmBase->CONTROLS[Channel].CV = Value;
    d77a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d77e:	f8bd 2000 	ldrh.w	r2, [sp]
    d782:	9901      	ldr	r1, [sp, #4]
    d784:	3301      	adds	r3, #1
    d786:	00db      	lsls	r3, r3, #3
    d788:	440b      	add	r3, r1
    d78a:	609a      	str	r2, [r3, #8]
}
    d78c:	bf00      	nop
    d78e:	b002      	add	sp, #8
    d790:	4770      	bx	lr

0000d792 <Ftm_Pwm_Ip_GetChnCountVal>:
 *
 * Implements : Ftm_Pwm_Ip_GetChnCountVal_Activity
 */
static inline uint16 Ftm_Pwm_Ip_GetChnCountVal(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                               Channel)
{
    d792:	b082      	sub	sp, #8
    d794:	9001      	str	r0, [sp, #4]
    d796:	460b      	mov	r3, r1
    d798:	f88d 3003 	strb.w	r3, [sp, #3]
    return (uint16)(FtmBase->CONTROLS[Channel].CV);
    d79c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d7a0:	9a01      	ldr	r2, [sp, #4]
    d7a2:	3301      	adds	r3, #1
    d7a4:	00db      	lsls	r3, r3, #3
    d7a6:	4413      	add	r3, r2
    d7a8:	689b      	ldr	r3, [r3, #8]
    d7aa:	b29b      	uxth	r3, r3
}
    d7ac:	4618      	mov	r0, r3
    d7ae:	b002      	add	sp, #8
    d7b0:	4770      	bx	lr

0000d7b2 <Ftm_Pwm_Ip_SetCounterInitVal>:
 * @param[in] FtmBase  The FTM base address pointer
 * @param[in] Value    Initial value to be set
 */
static inline void Ftm_Pwm_Ip_SetCounterInitVal(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                uint16                        Value)
{
    d7b2:	b082      	sub	sp, #8
    d7b4:	9001      	str	r0, [sp, #4]
    d7b6:	460b      	mov	r3, r1
    d7b8:	f8ad 3002 	strh.w	r3, [sp, #2]
    FtmBase->CNTIN = (FtmBase->CNTIN & ~FTM_CNTIN_INIT_MASK) | FTM_CNTIN_INIT(Value);
    d7bc:	9b01      	ldr	r3, [sp, #4]
    d7be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    d7c0:	0c1b      	lsrs	r3, r3, #16
    d7c2:	041b      	lsls	r3, r3, #16
    d7c4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    d7c8:	431a      	orrs	r2, r3
    d7ca:	9b01      	ldr	r3, [sp, #4]
    d7cc:	64da      	str	r2, [r3, #76]	; 0x4c
}
    d7ce:	bf00      	nop
    d7d0:	b002      	add	sp, #8
    d7d2:	4770      	bx	lr

0000d7d4 <Ftm_Pwm_Ip_Enable>:
 *                     - TRUE : All registers including FTM-specific registers are available
 *                     - FALSE: Only the TPM-compatible registers are available
 */
static inline void Ftm_Pwm_Ip_Enable(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                     boolean                       Enable)
{
    d7d4:	b082      	sub	sp, #8
    d7d6:	9001      	str	r0, [sp, #4]
    d7d8:	460b      	mov	r3, r1
    d7da:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_FTMEN_MASK) | FTM_MODE_FTMEN((Enable == TRUE) ? 0x01U : 0x00U);
    d7de:	9b01      	ldr	r3, [sp, #4]
    d7e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    d7e2:	f023 0301 	bic.w	r3, r3, #1
    d7e6:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d7ea:	2a00      	cmp	r2, #0
    d7ec:	d001      	beq.n	d7f2 <Ftm_Pwm_Ip_Enable+0x1e>
    d7ee:	2201      	movs	r2, #1
    d7f0:	e000      	b.n	d7f4 <Ftm_Pwm_Ip_Enable+0x20>
    d7f2:	2200      	movs	r2, #0
    d7f4:	431a      	orrs	r2, r3
    d7f6:	9b01      	ldr	r3, [sp, #4]
    d7f8:	655a      	str	r2, [r3, #84]	; 0x54
}
    d7fa:	bf00      	nop
    d7fc:	b002      	add	sp, #8
    d7fe:	4770      	bx	lr

0000d800 <Ftm_Pwm_Ip_SetPwmSyncMode>:
 *                     - TRUE : Software trigger can only be used for MOD and CV synchronization,
 *                            hardware trigger only for OUTMASK and FTM counter synchronization.
 */
static inline void Ftm_Pwm_Ip_SetPwmSyncMode(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                             boolean                       Enable)
{
    d800:	b082      	sub	sp, #8
    d802:	9001      	str	r0, [sp, #4]
    d804:	460b      	mov	r3, r1
    d806:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_PWMSYNC_MASK) | FTM_MODE_PWMSYNC((Enable == TRUE) ? 0x01U : 0x00U);
    d80a:	9b01      	ldr	r3, [sp, #4]
    d80c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    d80e:	f023 0308 	bic.w	r3, r3, #8
    d812:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d816:	2a00      	cmp	r2, #0
    d818:	d001      	beq.n	d81e <Ftm_Pwm_Ip_SetPwmSyncMode+0x1e>
    d81a:	2208      	movs	r2, #8
    d81c:	e000      	b.n	d820 <Ftm_Pwm_Ip_SetPwmSyncMode+0x20>
    d81e:	2200      	movs	r2, #0
    d820:	431a      	orrs	r2, r3
    d822:	9b01      	ldr	r3, [sp, #4]
    d824:	655a      	str	r2, [r3, #84]	; 0x54
}
    d826:	bf00      	nop
    d828:	b002      	add	sp, #8
    d82a:	4770      	bx	lr

0000d82c <Ftm_Pwm_Ip_SetMinLoadingCmd>:
 *                     - TRUE : To enable minimum loading point
 *                     - FALSE: To disable
 */
static inline void Ftm_Pwm_Ip_SetMinLoadingCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               boolean                       Enable)
{
    d82c:	b082      	sub	sp, #8
    d82e:	9001      	str	r0, [sp, #4]
    d830:	460b      	mov	r3, r1
    d832:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNC = (FtmBase->SYNC & ~FTM_SYNC_CNTMIN_MASK) | FTM_SYNC_CNTMIN((Enable == TRUE) ? 0x01U : 0x00U);
    d836:	9b01      	ldr	r3, [sp, #4]
    d838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    d83a:	f023 0301 	bic.w	r3, r3, #1
    d83e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d842:	2a00      	cmp	r2, #0
    d844:	d001      	beq.n	d84a <Ftm_Pwm_Ip_SetMinLoadingCmd+0x1e>
    d846:	2201      	movs	r2, #1
    d848:	e000      	b.n	d84c <Ftm_Pwm_Ip_SetMinLoadingCmd+0x20>
    d84a:	2200      	movs	r2, #0
    d84c:	431a      	orrs	r2, r3
    d84e:	9b01      	ldr	r3, [sp, #4]
    d850:	659a      	str	r2, [r3, #88]	; 0x58
}
    d852:	bf00      	nop
    d854:	b002      	add	sp, #8
    d856:	4770      	bx	lr

0000d858 <Ftm_Pwm_Ip_SetMaxLoadingCmd>:
 *                     - TRUE : To enable maximum loading point
 *                     - FALSE: To disable
 */
static inline void Ftm_Pwm_Ip_SetMaxLoadingCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               boolean                       Enable)
{
    d858:	b082      	sub	sp, #8
    d85a:	9001      	str	r0, [sp, #4]
    d85c:	460b      	mov	r3, r1
    d85e:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNC = (FtmBase->SYNC & ~FTM_SYNC_CNTMAX_MASK) | FTM_SYNC_CNTMAX((Enable == TRUE) ? 0x01U : 0x00U);
    d862:	9b01      	ldr	r3, [sp, #4]
    d864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    d866:	f023 0302 	bic.w	r3, r3, #2
    d86a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d86e:	2a00      	cmp	r2, #0
    d870:	d001      	beq.n	d876 <Ftm_Pwm_Ip_SetMaxLoadingCmd+0x1e>
    d872:	2202      	movs	r2, #2
    d874:	e000      	b.n	d878 <Ftm_Pwm_Ip_SetMaxLoadingCmd+0x20>
    d876:	2200      	movs	r2, #0
    d878:	431a      	orrs	r2, r3
    d87a:	9b01      	ldr	r3, [sp, #4]
    d87c:	659a      	str	r2, [r3, #88]	; 0x58
}
    d87e:	bf00      	nop
    d880:	b002      	add	sp, #8
    d882:	4770      	bx	lr

0000d884 <Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd>:
 *                     - TRUE : OUTMASK register is updated only by PWM synchronization
 *                     - FALSE: OUTMASK register is updated in all rising edges of the system clock
 */
static inline void Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                       boolean                       Enable)
{
    d884:	b082      	sub	sp, #8
    d886:	9001      	str	r0, [sp, #4]
    d888:	460b      	mov	r3, r1
    d88a:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNC = (FtmBase->SYNC & ~FTM_SYNC_SYNCHOM_MASK) | FTM_SYNC_SYNCHOM((Enable == TRUE) ? 0x01U : 0x00U);
    d88e:	9b01      	ldr	r3, [sp, #4]
    d890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    d892:	f023 0308 	bic.w	r3, r3, #8
    d896:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d89a:	2a00      	cmp	r2, #0
    d89c:	d001      	beq.n	d8a2 <Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd+0x1e>
    d89e:	2208      	movs	r2, #8
    d8a0:	e000      	b.n	d8a4 <Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd+0x20>
    d8a2:	2200      	movs	r2, #0
    d8a4:	431a      	orrs	r2, r3
    d8a6:	9b01      	ldr	r3, [sp, #4]
    d8a8:	659a      	str	r2, [r3, #88]	; 0x58
}
    d8aa:	bf00      	nop
    d8ac:	b002      	add	sp, #8
    d8ae:	4770      	bx	lr

0000d8b0 <Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc>:
 *                           - FALSE: Disable hardware trigger from field TriggerNumber for PWM synchronization
 */
static inline void Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                        uint8                         TriggerNumber,
                                                        boolean                       Enable)
{
    d8b0:	b082      	sub	sp, #8
    d8b2:	9001      	str	r0, [sp, #4]
    d8b4:	460b      	mov	r3, r1
    d8b6:	f88d 3003 	strb.w	r3, [sp, #3]
    d8ba:	4613      	mov	r3, r2
    d8bc:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    d8c0:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d8c4:	2b00      	cmp	r3, #0
    d8c6:	d00a      	beq.n	d8de <Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc+0x2e>
    {
        FtmBase->SYNC |= (uint32)FTM_SYNC_TRIG0_MASK << TriggerNumber;
    d8c8:	9b01      	ldr	r3, [sp, #4]
    d8ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    d8cc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d8d0:	2110      	movs	r1, #16
    d8d2:	fa01 f303 	lsl.w	r3, r1, r3
    d8d6:	431a      	orrs	r2, r3
    d8d8:	9b01      	ldr	r3, [sp, #4]
    d8da:	659a      	str	r2, [r3, #88]	; 0x58
    }
    else
    {
        FtmBase->SYNC &= ~((uint32)FTM_SYNC_TRIG0_MASK << TriggerNumber);
    }
}
    d8dc:	e00a      	b.n	d8f4 <Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc+0x44>
        FtmBase->SYNC &= ~((uint32)FTM_SYNC_TRIG0_MASK << TriggerNumber);
    d8de:	9b01      	ldr	r3, [sp, #4]
    d8e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    d8e2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d8e6:	2110      	movs	r1, #16
    d8e8:	fa01 f303 	lsl.w	r3, r1, r3
    d8ec:	43db      	mvns	r3, r3
    d8ee:	401a      	ands	r2, r3
    d8f0:	9b01      	ldr	r3, [sp, #4]
    d8f2:	659a      	str	r2, [r3, #88]	; 0x58
}
    d8f4:	bf00      	nop
    d8f6:	b002      	add	sp, #8
    d8f8:	4770      	bx	lr

0000d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>:
 *                     - TRUE : Software trigger is selected
 *                     - FALSE: Software trigger is not selected
 */
static inline void Ftm_Pwm_Ip_SetSoftwareTriggerCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    boolean                       Enable)
{
    d8fa:	b082      	sub	sp, #8
    d8fc:	9001      	str	r0, [sp, #4]
    d8fe:	460b      	mov	r3, r1
    d900:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNC = (FtmBase->SYNC & ~FTM_SYNC_SWSYNC_MASK) | FTM_SYNC_SWSYNC((Enable == TRUE) ? 0x01U : 0x00U);
    d904:	9b01      	ldr	r3, [sp, #4]
    d906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    d908:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    d90c:	f89d 2003 	ldrb.w	r2, [sp, #3]
    d910:	2a00      	cmp	r2, #0
    d912:	d001      	beq.n	d918 <Ftm_Pwm_Ip_SetSoftwareTriggerCmd+0x1e>
    d914:	2280      	movs	r2, #128	; 0x80
    d916:	e000      	b.n	d91a <Ftm_Pwm_Ip_SetSoftwareTriggerCmd+0x20>
    d918:	2200      	movs	r2, #0
    d91a:	431a      	orrs	r2, r3
    d91c:	9b01      	ldr	r3, [sp, #4]
    d91e:	659a      	str	r2, [r3, #88]	; 0x58
}
    d920:	bf00      	nop
    d922:	b002      	add	sp, #8
    d924:	4770      	bx	lr

0000d926 <Ftm_Pwm_Ip_SetChnOutputInitStateCmd>:
 * Implements : Ftm_Pwm_Ip_SetChnOutputInitStateCmd_Activity
 */
static inline void Ftm_Pwm_Ip_SetChnOutputInitStateCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                       uint8                         Channel,
                                                       Ftm_Pwm_Ip_OutputStateType    State)
{
    d926:	b084      	sub	sp, #16
    d928:	9003      	str	r0, [sp, #12]
    d92a:	460b      	mov	r3, r1
    d92c:	9201      	str	r2, [sp, #4]
    d92e:	f88d 300b 	strb.w	r3, [sp, #11]
    if (FTM_PWM_IP_OUTPUT_STATE_HIGH == State)
    d932:	9b01      	ldr	r3, [sp, #4]
    d934:	2b01      	cmp	r3, #1
    d936:	d10a      	bne.n	d94e <Ftm_Pwm_Ip_SetChnOutputInitStateCmd+0x28>
    {
        FtmBase->OUTINIT |= (1UL << Channel);
    d938:	9b03      	ldr	r3, [sp, #12]
    d93a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    d93c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d940:	2101      	movs	r1, #1
    d942:	fa01 f303 	lsl.w	r3, r1, r3
    d946:	431a      	orrs	r2, r3
    d948:	9b03      	ldr	r3, [sp, #12]
    d94a:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    else
    {
        FtmBase->OUTINIT &= ~(1UL << Channel);
    }
}
    d94c:	e00a      	b.n	d964 <Ftm_Pwm_Ip_SetChnOutputInitStateCmd+0x3e>
        FtmBase->OUTINIT &= ~(1UL << Channel);
    d94e:	9b03      	ldr	r3, [sp, #12]
    d950:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    d952:	f89d 300b 	ldrb.w	r3, [sp, #11]
    d956:	2101      	movs	r1, #1
    d958:	fa01 f303 	lsl.w	r3, r1, r3
    d95c:	43db      	mvns	r3, r3
    d95e:	401a      	ands	r2, r3
    d960:	9b03      	ldr	r3, [sp, #12]
    d962:	65da      	str	r2, [r3, #92]	; 0x5c
}
    d964:	bf00      	nop
    d966:	b004      	add	sp, #16
    d968:	4770      	bx	lr

0000d96a <Ftm_Pwm_Ip_SetChnOutputMask>:
 * Implements : Ftm_Pwm_Ip_SetChnOutputMask_Activity
 */
static inline void Ftm_Pwm_Ip_SetChnOutputMask(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                         Channel,
                                               boolean                       EnableMask)
{
    d96a:	b082      	sub	sp, #8
    d96c:	9001      	str	r0, [sp, #4]
    d96e:	460b      	mov	r3, r1
    d970:	f88d 3003 	strb.w	r3, [sp, #3]
    d974:	4613      	mov	r3, r2
    d976:	f88d 3002 	strb.w	r3, [sp, #2]
    if (EnableMask)
    d97a:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d97e:	2b00      	cmp	r3, #0
    d980:	d00a      	beq.n	d998 <Ftm_Pwm_Ip_SetChnOutputMask+0x2e>
    {
        FtmBase->OUTMASK |= 1UL << Channel;
    d982:	9b01      	ldr	r3, [sp, #4]
    d984:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    d986:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d98a:	2101      	movs	r1, #1
    d98c:	fa01 f303 	lsl.w	r3, r1, r3
    d990:	431a      	orrs	r2, r3
    d992:	9b01      	ldr	r3, [sp, #4]
    d994:	661a      	str	r2, [r3, #96]	; 0x60
    }
    else
    {
        FtmBase->OUTMASK &= ~(1UL << Channel);
    }
}
    d996:	e00a      	b.n	d9ae <Ftm_Pwm_Ip_SetChnOutputMask+0x44>
        FtmBase->OUTMASK &= ~(1UL << Channel);
    d998:	9b01      	ldr	r3, [sp, #4]
    d99a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    d99c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    d9a0:	2101      	movs	r1, #1
    d9a2:	fa01 f303 	lsl.w	r3, r1, r3
    d9a6:	43db      	mvns	r3, r3
    d9a8:	401a      	ands	r2, r3
    d9aa:	9b01      	ldr	r3, [sp, #4]
    d9ac:	661a      	str	r2, [r3, #96]	; 0x60
}
    d9ae:	bf00      	nop
    d9b0:	b002      	add	sp, #8
    d9b2:	4770      	bx	lr

0000d9b4 <Ftm_Pwm_Ip_SetOutmaskReg>:
 * @param[in] FtmBase  The FTM base address pointer
 * @param[in] RegVal   Value to be written to the register
 */
static inline void Ftm_Pwm_Ip_SetOutmaskReg(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                            uint32                        RegVal)
{
    d9b4:	b082      	sub	sp, #8
    d9b6:	9001      	str	r0, [sp, #4]
    d9b8:	9100      	str	r1, [sp, #0]
    FtmBase->OUTMASK = ((FtmBase->OUTMASK & (uint32)(~RegVal))| RegVal);
    d9ba:	9b01      	ldr	r3, [sp, #4]
    d9bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    d9be:	9b00      	ldr	r3, [sp, #0]
    d9c0:	43db      	mvns	r3, r3
    d9c2:	401a      	ands	r2, r3
    d9c4:	9b00      	ldr	r3, [sp, #0]
    d9c6:	431a      	orrs	r2, r3
    d9c8:	9b01      	ldr	r3, [sp, #4]
    d9ca:	661a      	str	r2, [r3, #96]	; 0x60
}
    d9cc:	bf00      	nop
    d9ce:	b002      	add	sp, #8
    d9d0:	4770      	bx	lr

0000d9d2 <Ftm_Pwm_Ip_ClearOutmaskReg>:
 * @param[in] FtmBase  The FTM base address pointer
 * @param[in] RegVal   Value to be written to the register
 */
static inline void Ftm_Pwm_Ip_ClearOutmaskReg(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                              uint32                        RegVal)
{
    d9d2:	b082      	sub	sp, #8
    d9d4:	9001      	str	r0, [sp, #4]
    d9d6:	9100      	str	r1, [sp, #0]
    FtmBase->OUTMASK = ((FtmBase->OUTMASK & (uint32)(~RegVal))|0U);
    d9d8:	9b01      	ldr	r3, [sp, #4]
    d9da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    d9dc:	9b00      	ldr	r3, [sp, #0]
    d9de:	43db      	mvns	r3, r3
    d9e0:	401a      	ands	r2, r3
    d9e2:	9b01      	ldr	r3, [sp, #4]
    d9e4:	661a      	str	r2, [r3, #96]	; 0x60
}
    d9e6:	bf00      	nop
    d9e8:	b002      	add	sp, #8
    d9ea:	4770      	bx	lr

0000d9ec <Ftm_Pwm_Ip_SetDualChnCombineCmd>:
 *                      - FALSE: Channels pair are independent
 */
static inline void Ftm_Pwm_Ip_SetDualChnCombineCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                   uint8                         ChPairId,
                                                   boolean                       Enable)
{
    d9ec:	b082      	sub	sp, #8
    d9ee:	9001      	str	r0, [sp, #4]
    d9f0:	460b      	mov	r3, r1
    d9f2:	f88d 3003 	strb.w	r3, [sp, #3]
    d9f6:	4613      	mov	r3, r2
    d9f8:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    d9fc:	f89d 3002 	ldrb.w	r3, [sp, #2]
    da00:	2b00      	cmp	r3, #0
    da02:	d00b      	beq.n	da1c <Ftm_Pwm_Ip_SetDualChnCombineCmd+0x30>
    {
        FtmBase->COMBINE |= (uint32)FTM_COMBINE_COMBINE0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH);
    da04:	9b01      	ldr	r3, [sp, #4]
    da06:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    da08:	f89d 3003 	ldrb.w	r3, [sp, #3]
    da0c:	00db      	lsls	r3, r3, #3
    da0e:	2101      	movs	r1, #1
    da10:	fa01 f303 	lsl.w	r3, r1, r3
    da14:	431a      	orrs	r2, r3
    da16:	9b01      	ldr	r3, [sp, #4]
    da18:	665a      	str	r2, [r3, #100]	; 0x64
    }
    else
    {
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_COMBINE0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    }
}
    da1a:	e00b      	b.n	da34 <Ftm_Pwm_Ip_SetDualChnCombineCmd+0x48>
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_COMBINE0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    da1c:	9b01      	ldr	r3, [sp, #4]
    da1e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    da20:	f89d 3003 	ldrb.w	r3, [sp, #3]
    da24:	00db      	lsls	r3, r3, #3
    da26:	2101      	movs	r1, #1
    da28:	fa01 f303 	lsl.w	r3, r1, r3
    da2c:	43db      	mvns	r3, r3
    da2e:	401a      	ands	r2, r3
    da30:	9b01      	ldr	r3, [sp, #4]
    da32:	665a      	str	r2, [r3, #100]	; 0x64
}
    da34:	bf00      	nop
    da36:	b002      	add	sp, #8
    da38:	4770      	bx	lr

0000da3a <Ftm_Pwm_Ip_GetDualChnCombineCmd>:
 *         - TRUE : Channels pair are combined
 *         - FALSE: Channels pair are independent
 */
static inline boolean Ftm_Pwm_Ip_GetDualChnCombineCmd(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                      uint8 ChPairId)
{
    da3a:	b082      	sub	sp, #8
    da3c:	9001      	str	r0, [sp, #4]
    da3e:	460b      	mov	r3, r1
    da40:	f88d 3003 	strb.w	r3, [sp, #3]
    return (FtmBase->COMBINE & ((uint32)FTM_COMBINE_COMBINE0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH))) != 0U;
    da44:	9b01      	ldr	r3, [sp, #4]
    da46:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    da48:	f89d 3003 	ldrb.w	r3, [sp, #3]
    da4c:	00db      	lsls	r3, r3, #3
    da4e:	fa22 f303 	lsr.w	r3, r2, r3
    da52:	f003 0301 	and.w	r3, r3, #1
    da56:	2b00      	cmp	r3, #0
    da58:	bf14      	ite	ne
    da5a:	2301      	movne	r3, #1
    da5c:	2300      	moveq	r3, #0
    da5e:	b2db      	uxtb	r3, r3
}
    da60:	4618      	mov	r0, r3
    da62:	b002      	add	sp, #8
    da64:	4770      	bx	lr

0000da66 <Ftm_Pwm_Ip_SetDualChnCompCmd>:
 *                      - FALSE: The channel (n+1) output is the same as the channel (n) output
 */
static inline void Ftm_Pwm_Ip_SetDualChnCompCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                uint8                         ChPairId,
                                                boolean                       Enable)
{
    da66:	b082      	sub	sp, #8
    da68:	9001      	str	r0, [sp, #4]
    da6a:	460b      	mov	r3, r1
    da6c:	f88d 3003 	strb.w	r3, [sp, #3]
    da70:	4613      	mov	r3, r2
    da72:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable == TRUE)
    da76:	f89d 3002 	ldrb.w	r3, [sp, #2]
    da7a:	2b00      	cmp	r3, #0
    da7c:	d00b      	beq.n	da96 <Ftm_Pwm_Ip_SetDualChnCompCmd+0x30>
    {
        FtmBase->COMBINE |= (uint32)FTM_COMBINE_COMP0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH);
    da7e:	9b01      	ldr	r3, [sp, #4]
    da80:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    da82:	f89d 3003 	ldrb.w	r3, [sp, #3]
    da86:	00db      	lsls	r3, r3, #3
    da88:	2102      	movs	r1, #2
    da8a:	fa01 f303 	lsl.w	r3, r1, r3
    da8e:	431a      	orrs	r2, r3
    da90:	9b01      	ldr	r3, [sp, #4]
    da92:	665a      	str	r2, [r3, #100]	; 0x64
    }
    else
    {
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_COMP0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    }
}
    da94:	e00b      	b.n	daae <Ftm_Pwm_Ip_SetDualChnCompCmd+0x48>
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_COMP0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    da96:	9b01      	ldr	r3, [sp, #4]
    da98:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    da9a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    da9e:	00db      	lsls	r3, r3, #3
    daa0:	2102      	movs	r1, #2
    daa2:	fa01 f303 	lsl.w	r3, r1, r3
    daa6:	43db      	mvns	r3, r3
    daa8:	401a      	ands	r2, r3
    daaa:	9b01      	ldr	r3, [sp, #4]
    daac:	665a      	str	r2, [r3, #100]	; 0x64
}
    daae:	bf00      	nop
    dab0:	b002      	add	sp, #8
    dab2:	4770      	bx	lr

0000dab4 <Ftm_Pwm_Ip_SetDualChnDeadtimeCmd>:
 *                      - FALSE: To disable
 */
static inline void Ftm_Pwm_Ip_SetDualChnDeadtimeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    uint8                         ChPairId,
                                                    boolean                       Enable)
{
    dab4:	b082      	sub	sp, #8
    dab6:	9001      	str	r0, [sp, #4]
    dab8:	460b      	mov	r3, r1
    daba:	f88d 3003 	strb.w	r3, [sp, #3]
    dabe:	4613      	mov	r3, r2
    dac0:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    dac4:	f89d 3002 	ldrb.w	r3, [sp, #2]
    dac8:	2b00      	cmp	r3, #0
    daca:	d00b      	beq.n	dae4 <Ftm_Pwm_Ip_SetDualChnDeadtimeCmd+0x30>
    {
        FtmBase->COMBINE |= (uint32)FTM_COMBINE_DTEN0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH);
    dacc:	9b01      	ldr	r3, [sp, #4]
    dace:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    dad0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    dad4:	00db      	lsls	r3, r3, #3
    dad6:	2110      	movs	r1, #16
    dad8:	fa01 f303 	lsl.w	r3, r1, r3
    dadc:	431a      	orrs	r2, r3
    dade:	9b01      	ldr	r3, [sp, #4]
    dae0:	665a      	str	r2, [r3, #100]	; 0x64
    }
    else
    {
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_DTEN0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    }
}
    dae2:	e00b      	b.n	dafc <Ftm_Pwm_Ip_SetDualChnDeadtimeCmd+0x48>
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_DTEN0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    dae4:	9b01      	ldr	r3, [sp, #4]
    dae6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    dae8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    daec:	00db      	lsls	r3, r3, #3
    daee:	2110      	movs	r1, #16
    daf0:	fa01 f303 	lsl.w	r3, r1, r3
    daf4:	43db      	mvns	r3, r3
    daf6:	401a      	ands	r2, r3
    daf8:	9b01      	ldr	r3, [sp, #4]
    dafa:	665a      	str	r2, [r3, #100]	; 0x64
}
    dafc:	bf00      	nop
    dafe:	b002      	add	sp, #8
    db00:	4770      	bx	lr

0000db02 <Ftm_Pwm_Ip_SetDualChnPwmSyncCmd>:
 *                      - FALSE: To disable
 */
static inline void Ftm_Pwm_Ip_SetDualChnPwmSyncCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                   uint8                         ChPairId,
                                                   boolean                       Enable)
{
    db02:	b082      	sub	sp, #8
    db04:	9001      	str	r0, [sp, #4]
    db06:	460b      	mov	r3, r1
    db08:	f88d 3003 	strb.w	r3, [sp, #3]
    db0c:	4613      	mov	r3, r2
    db0e:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    db12:	f89d 3002 	ldrb.w	r3, [sp, #2]
    db16:	2b00      	cmp	r3, #0
    db18:	d00b      	beq.n	db32 <Ftm_Pwm_Ip_SetDualChnPwmSyncCmd+0x30>
    {
        FtmBase->COMBINE |= (uint32)FTM_COMBINE_SYNCEN0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH);
    db1a:	9b01      	ldr	r3, [sp, #4]
    db1c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    db1e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    db22:	00db      	lsls	r3, r3, #3
    db24:	2120      	movs	r1, #32
    db26:	fa01 f303 	lsl.w	r3, r1, r3
    db2a:	431a      	orrs	r2, r3
    db2c:	9b01      	ldr	r3, [sp, #4]
    db2e:	665a      	str	r2, [r3, #100]	; 0x64
    }
    else
    {
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_SYNCEN0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    }
}
    db30:	e00b      	b.n	db4a <Ftm_Pwm_Ip_SetDualChnPwmSyncCmd+0x48>
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_SYNCEN0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    db32:	9b01      	ldr	r3, [sp, #4]
    db34:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    db36:	f89d 3003 	ldrb.w	r3, [sp, #3]
    db3a:	00db      	lsls	r3, r3, #3
    db3c:	2120      	movs	r1, #32
    db3e:	fa01 f303 	lsl.w	r3, r1, r3
    db42:	43db      	mvns	r3, r3
    db44:	401a      	ands	r2, r3
    db46:	9b01      	ldr	r3, [sp, #4]
    db48:	665a      	str	r2, [r3, #100]	; 0x64
}
    db4a:	bf00      	nop
    db4c:	b002      	add	sp, #8
    db4e:	4770      	bx	lr

0000db50 <Ftm_Pwm_Ip_SetDualChnMCombineCmd>:
 *                      - FALSE: To disable modified combine
 */
static inline void Ftm_Pwm_Ip_SetDualChnMCombineCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    uint8                         ChPairId,
                                                    boolean                       Enable)
{
    db50:	b082      	sub	sp, #8
    db52:	9001      	str	r0, [sp, #4]
    db54:	460b      	mov	r3, r1
    db56:	f88d 3003 	strb.w	r3, [sp, #3]
    db5a:	4613      	mov	r3, r2
    db5c:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    db60:	f89d 3002 	ldrb.w	r3, [sp, #2]
    db64:	2b00      	cmp	r3, #0
    db66:	d00b      	beq.n	db80 <Ftm_Pwm_Ip_SetDualChnMCombineCmd+0x30>
    {
        FtmBase->COMBINE |= (uint32)FTM_COMBINE_MCOMBINE0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH);
    db68:	9b01      	ldr	r3, [sp, #4]
    db6a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    db6c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    db70:	00db      	lsls	r3, r3, #3
    db72:	2180      	movs	r1, #128	; 0x80
    db74:	fa01 f303 	lsl.w	r3, r1, r3
    db78:	431a      	orrs	r2, r3
    db7a:	9b01      	ldr	r3, [sp, #4]
    db7c:	665a      	str	r2, [r3, #100]	; 0x64
    }
    else
    {
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_MCOMBINE0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    }
}
    db7e:	e00b      	b.n	db98 <Ftm_Pwm_Ip_SetDualChnMCombineCmd+0x48>
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_MCOMBINE0_MASK << (ChPairId * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    db80:	9b01      	ldr	r3, [sp, #4]
    db82:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    db84:	f89d 3003 	ldrb.w	r3, [sp, #3]
    db88:	00db      	lsls	r3, r3, #3
    db8a:	2180      	movs	r1, #128	; 0x80
    db8c:	fa01 f303 	lsl.w	r3, r1, r3
    db90:	43db      	mvns	r3, r3
    db92:	401a      	ands	r2, r3
    db94:	9b01      	ldr	r3, [sp, #4]
    db96:	665a      	str	r2, [r3, #100]	; 0x64
}
    db98:	bf00      	nop
    db9a:	b002      	add	sp, #8
    db9c:	4770      	bx	lr

0000db9e <Ftm_Pwm_Ip_SetDeadtimeCount>:
 *                     - 2U : 2 count is inserted
 *                     - ... up to a possible 63 counts
 */
static inline void Ftm_Pwm_Ip_SetDeadtimeCount(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                         Count)
{
    db9e:	b082      	sub	sp, #8
    dba0:	9001      	str	r0, [sp, #4]
    dba2:	460b      	mov	r3, r1
    dba4:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->DEADTIME = (FtmBase->DEADTIME & ~FTM_DEADTIME_DTVAL_MASK) | FTM_DEADTIME_DTVAL(Count);
    dba8:	9b01      	ldr	r3, [sp, #4]
    dbaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    dbac:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
    dbb0:	f89d 3003 	ldrb.w	r3, [sp, #3]
    dbb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    dbb8:	431a      	orrs	r2, r3
    dbba:	9b01      	ldr	r3, [sp, #4]
    dbbc:	669a      	str	r2, [r3, #104]	; 0x68
}
    dbbe:	bf00      	nop
    dbc0:	b002      	add	sp, #8
    dbc2:	4770      	bx	lr

0000dbc4 <Ftm_Pwm_Ip_SetDeadtimePrescaler>:
 *                    - FTM_DEADTIME_DIV_4 : Divide by 4
 *                    - FTM_DEADTIME_DIV_16: Divide by 16
 */
static inline void Ftm_Pwm_Ip_SetDeadtimePrescaler(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                   Ftm_Pwm_Ip_DeadtimePrescalerType Divider)
{
    dbc4:	b082      	sub	sp, #8
    dbc6:	9001      	str	r0, [sp, #4]
    dbc8:	9100      	str	r1, [sp, #0]
    FtmBase->DEADTIME = (FtmBase->DEADTIME & ~FTM_DEADTIME_DTPS_MASK) | FTM_DEADTIME_DTPS((uint8)Divider);
    dbca:	9b01      	ldr	r3, [sp, #4]
    dbcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    dbce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
    dbd2:	9b00      	ldr	r3, [sp, #0]
    dbd4:	b2db      	uxtb	r3, r3
    dbd6:	019b      	lsls	r3, r3, #6
    dbd8:	b2db      	uxtb	r3, r3
    dbda:	431a      	orrs	r2, r3
    dbdc:	9b01      	ldr	r3, [sp, #4]
    dbde:	669a      	str	r2, [r3, #104]	; 0x68
}
    dbe0:	bf00      	nop
    dbe2:	b002      	add	sp, #8
    dbe4:	4770      	bx	lr

0000dbe6 <Ftm_Pwm_Ip_GetDeadtimePrescaler>:
 * @brief Get the FTM dead time divider.
 *
 * @param[in] FtmBase The FTM base address pointer
 */
static inline uint8 Ftm_Pwm_Ip_GetDeadtimePrescaler(const Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    dbe6:	b082      	sub	sp, #8
    dbe8:	9001      	str	r0, [sp, #4]
    return (uint8)(FtmBase->DEADTIME & FTM_DEADTIME_DTPS_MASK)>>FTM_DEADTIME_DTPS_SHIFT;
    dbea:	9b01      	ldr	r3, [sp, #4]
    dbec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    dbee:	b2db      	uxtb	r3, r3
    dbf0:	119b      	asrs	r3, r3, #6
    dbf2:	b2db      	uxtb	r3, r3
    dbf4:	f003 0303 	and.w	r3, r3, #3
    dbf8:	b2db      	uxtb	r3, r3
}
    dbfa:	4618      	mov	r0, r3
    dbfc:	b002      	add	sp, #8
    dbfe:	4770      	bx	lr

0000dc00 <Ftm_Pwm_Ip_SetExtDeadtimeValue>:
 * @param[in] FtmBase The FTM base address pointer
 * @param[in] Value The FTM peripheral extend pre-scale divider
 */
static inline void Ftm_Pwm_Ip_SetExtDeadtimeValue(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  uint8                         Value)
{
    dc00:	b082      	sub	sp, #8
    dc02:	9001      	str	r0, [sp, #4]
    dc04:	460b      	mov	r3, r1
    dc06:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->DEADTIME = (FtmBase->DEADTIME & ~FTM_DEADTIME_DTVALEX_MASK) | FTM_DEADTIME_DTVALEX(Value);
    dc0a:	9b01      	ldr	r3, [sp, #4]
    dc0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    dc0e:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
    dc12:	f89d 3003 	ldrb.w	r3, [sp, #3]
    dc16:	041b      	lsls	r3, r3, #16
    dc18:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    dc1c:	431a      	orrs	r2, r3
    dc1e:	9b01      	ldr	r3, [sp, #4]
    dc20:	669a      	str	r2, [r3, #104]	; 0x68
}
    dc22:	bf00      	nop
    dc24:	b002      	add	sp, #8
    dc26:	4770      	bx	lr

0000dc28 <Ftm_Pwm_Ip_SetInitTriggerCmd>:
 *                     - TRUE : To enable
 *                     - FALSE: To disable
 */
static inline void Ftm_Pwm_Ip_SetInitTriggerCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                boolean Enable)
{
    dc28:	b082      	sub	sp, #8
    dc2a:	9001      	str	r0, [sp, #4]
    dc2c:	460b      	mov	r3, r1
    dc2e:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->EXTTRIG = (FtmBase->EXTTRIG & ~FTM_EXTTRIG_INITTRIGEN_MASK) | FTM_EXTTRIG_INITTRIGEN((Enable == TRUE) ? 0x01U : 0x00U);
    dc32:	9b01      	ldr	r3, [sp, #4]
    dc34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    dc36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    dc3a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dc3e:	2a00      	cmp	r2, #0
    dc40:	d001      	beq.n	dc46 <Ftm_Pwm_Ip_SetInitTriggerCmd+0x1e>
    dc42:	2240      	movs	r2, #64	; 0x40
    dc44:	e000      	b.n	dc48 <Ftm_Pwm_Ip_SetInitTriggerCmd+0x20>
    dc46:	2200      	movs	r2, #0
    dc48:	431a      	orrs	r2, r3
    dc4a:	9b01      	ldr	r3, [sp, #4]
    dc4c:	66da      	str	r2, [r3, #108]	; 0x6c
}
    dc4e:	bf00      	nop
    dc50:	b002      	add	sp, #8
    dc52:	4770      	bx	lr

0000dc54 <Ftm_Pwm_Ip_DisableTriggerMask>:
 *
 * @param[in] FtmBase The FTM base address pointer
 */
static inline void Ftm_Pwm_Ip_DisableTriggerMask(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                 uint32                        TriggerMask)
{
    dc54:	b082      	sub	sp, #8
    dc56:	9001      	str	r0, [sp, #4]
    dc58:	9100      	str	r1, [sp, #0]
    FtmBase->EXTTRIG = ((FtmBase->EXTTRIG & ~TriggerMask) | (0U));
    dc5a:	9b01      	ldr	r3, [sp, #4]
    dc5c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    dc5e:	9b00      	ldr	r3, [sp, #0]
    dc60:	43db      	mvns	r3, r3
    dc62:	401a      	ands	r2, r3
    dc64:	9b01      	ldr	r3, [sp, #4]
    dc66:	66da      	str	r2, [r3, #108]	; 0x6c
}
    dc68:	bf00      	nop
    dc6a:	b002      	add	sp, #8
    dc6c:	4770      	bx	lr

0000dc6e <Ftm_Pwm_Ip_EnableTriggerMask>:
 *
 * @param[in] FtmBase The FTM base address pointer
 */
static inline void Ftm_Pwm_Ip_EnableTriggerMask(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                uint32                        TriggerMask)
{
    dc6e:	b082      	sub	sp, #8
    dc70:	9001      	str	r0, [sp, #4]
    dc72:	9100      	str	r1, [sp, #0]
    FtmBase->EXTTRIG = ((FtmBase->EXTTRIG & ~TriggerMask) | TriggerMask);
    dc74:	9b01      	ldr	r3, [sp, #4]
    dc76:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    dc78:	9b00      	ldr	r3, [sp, #0]
    dc7a:	43db      	mvns	r3, r3
    dc7c:	401a      	ands	r2, r3
    dc7e:	9b00      	ldr	r3, [sp, #0]
    dc80:	431a      	orrs	r2, r3
    dc82:	9b01      	ldr	r3, [sp, #4]
    dc84:	66da      	str	r2, [r3, #108]	; 0x6c
}
    dc86:	bf00      	nop
    dc88:	b002      	add	sp, #8
    dc8a:	4770      	bx	lr

0000dc8c <Ftm_Pwm_Ip_SetChnOutputPolarityCmd>:
 *                      - FALSE  : The channel polarity is active high
 */
static inline void Ftm_Pwm_Ip_SetChnOutputPolarityCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                      uint8                         Channel,
                                                      Ftm_Pwm_Ip_PolarityType       Polarity)
{
    dc8c:	b084      	sub	sp, #16
    dc8e:	9003      	str	r0, [sp, #12]
    dc90:	460b      	mov	r3, r1
    dc92:	9201      	str	r2, [sp, #4]
    dc94:	f88d 300b 	strb.w	r3, [sp, #11]
    if (FTM_PWM_IP_POLARITY_HIGH == Polarity)
    dc98:	9b01      	ldr	r3, [sp, #4]
    dc9a:	2b00      	cmp	r3, #0
    dc9c:	d10b      	bne.n	dcb6 <Ftm_Pwm_Ip_SetChnOutputPolarityCmd+0x2a>
    {
        FtmBase->POL &= ~(1UL << Channel);
    dc9e:	9b03      	ldr	r3, [sp, #12]
    dca0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    dca2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    dca6:	2101      	movs	r1, #1
    dca8:	fa01 f303 	lsl.w	r3, r1, r3
    dcac:	43db      	mvns	r3, r3
    dcae:	401a      	ands	r2, r3
    dcb0:	9b03      	ldr	r3, [sp, #12]
    dcb2:	671a      	str	r2, [r3, #112]	; 0x70
    }
    else
    {
        FtmBase->POL |= 1UL << Channel;
    }
}
    dcb4:	e009      	b.n	dcca <Ftm_Pwm_Ip_SetChnOutputPolarityCmd+0x3e>
        FtmBase->POL |= 1UL << Channel;
    dcb6:	9b03      	ldr	r3, [sp, #12]
    dcb8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    dcba:	f89d 300b 	ldrb.w	r3, [sp, #11]
    dcbe:	2101      	movs	r1, #1
    dcc0:	fa01 f303 	lsl.w	r3, r1, r3
    dcc4:	431a      	orrs	r2, r3
    dcc6:	9b03      	ldr	r3, [sp, #12]
    dcc8:	671a      	str	r2, [r3, #112]	; 0x70
}
    dcca:	bf00      	nop
    dccc:	b004      	add	sp, #16
    dcce:	4770      	bx	lr

0000dcd0 <Ftm_Pwm_Ip_GetChnOutputPolarity>:
 *            - FTM_PWM_IP_POLARITY_LOW : The channel polarity is active low
 *            - FTM_PWM_IP_POLARITY_HIGH  : The channel polarity is active high
 */
static inline Ftm_Pwm_Ip_PolarityType Ftm_Pwm_Ip_GetChnOutputPolarity(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                                      uint8                               Channel)
{
    dcd0:	b082      	sub	sp, #8
    dcd2:	9001      	str	r0, [sp, #4]
    dcd4:	460b      	mov	r3, r1
    dcd6:	f88d 3003 	strb.w	r3, [sp, #3]
    return (((FtmBase->POL >> Channel) & 1U) == 1U)? FTM_PWM_IP_POLARITY_LOW : FTM_PWM_IP_POLARITY_HIGH;
    dcda:	9b01      	ldr	r3, [sp, #4]
    dcdc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    dcde:	f89d 3003 	ldrb.w	r3, [sp, #3]
    dce2:	fa22 f303 	lsr.w	r3, r2, r3
    dce6:	f003 0301 	and.w	r3, r3, #1
    dcea:	2b01      	cmp	r3, #1
    dcec:	bf0c      	ite	eq
    dcee:	2301      	moveq	r3, #1
    dcf0:	2300      	movne	r3, #0
    dcf2:	b2db      	uxtb	r3, r3
}
    dcf4:	4618      	mov	r0, r3
    dcf6:	b002      	add	sp, #8
    dcf8:	4770      	bx	lr

0000dcfa <Ftm_Pwm_Ip_SetLoadFreq>:
 *
 * Implements : Ftm_Pwm_Ip_SetLoadFreq_Activity
 */
static inline void Ftm_Pwm_Ip_SetLoadFreq(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                          uint8                         Val)
{
    dcfa:	b082      	sub	sp, #8
    dcfc:	9001      	str	r0, [sp, #4]
    dcfe:	460b      	mov	r3, r1
    dd00:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->CONF = (FtmBase->CONF & ~FTM_CONF_LDFQ_MASK) | FTM_CONF_LDFQ(Val);
    dd04:	9b01      	ldr	r3, [sp, #4]
    dd06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    dd0a:	f023 021f 	bic.w	r2, r3, #31
    dd0e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    dd12:	f003 031f 	and.w	r3, r3, #31
    dd16:	431a      	orrs	r2, r3
    dd18:	9b01      	ldr	r3, [sp, #4]
    dd1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
    dd1e:	bf00      	nop
    dd20:	b002      	add	sp, #8
    dd22:	4770      	bx	lr

0000dd24 <Ftm_Pwm_Ip_SetBdmMode>:
 *                                        FTM channels in functional mode, writes to MOD,CNTIN and C(n)V
 *                                        registers is in fully functional mode
 */
static inline void Ftm_Pwm_Ip_SetBdmMode(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                         Ftm_Pwm_Ip_DebugModeType      Val)
{
    dd24:	b082      	sub	sp, #8
    dd26:	9001      	str	r0, [sp, #4]
    dd28:	9100      	str	r1, [sp, #0]
    FtmBase->CONF = (FtmBase->CONF & ~FTM_CONF_BDMMODE_MASK) | FTM_CONF_BDMMODE(Val);
    dd2a:	9b01      	ldr	r3, [sp, #4]
    dd2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    dd30:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
    dd34:	9b00      	ldr	r3, [sp, #0]
    dd36:	019b      	lsls	r3, r3, #6
    dd38:	b2db      	uxtb	r3, r3
    dd3a:	431a      	orrs	r2, r3
    dd3c:	9b01      	ldr	r3, [sp, #4]
    dd3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
    dd42:	bf00      	nop
    dd44:	b002      	add	sp, #8
    dd46:	4770      	bx	lr

0000dd48 <Ftm_Pwm_Ip_SetInitTriggerMode>:
 *
 * Implements : Ftm_Pwm_Ip_SetInitTrigOnReloadCmd_Activity
 */
static inline void Ftm_Pwm_Ip_SetInitTriggerMode(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                 Ftm_Pwm_Ip_InitTriggModeType  InitTrigMode)
{
    dd48:	b082      	sub	sp, #8
    dd4a:	9001      	str	r0, [sp, #4]
    dd4c:	9100      	str	r1, [sp, #0]
    FtmBase->CONF = (FtmBase->CONF & ~FTM_CONF_ITRIGR_MASK) | FTM_CONF_ITRIGR(InitTrigMode);
    dd4e:	9b01      	ldr	r3, [sp, #4]
    dd50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    dd54:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    dd58:	9b00      	ldr	r3, [sp, #0]
    dd5a:	02db      	lsls	r3, r3, #11
    dd5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    dd60:	431a      	orrs	r2, r3
    dd62:	9b01      	ldr	r3, [sp, #4]
    dd64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
    dd68:	bf00      	nop
    dd6a:	b002      	add	sp, #8
    dd6c:	4770      	bx	lr

0000dd6e <Ftm_Pwm_Ip_SetHwTriggerSyncModeCmd>:
 *                     - TRUE : FTM does not clear the TRIGx bit when the hardware trigger j is detected
 *                     - FALSE: FTM clears the TRIGx bit when the hardware trigger j is detected
 */
static inline void Ftm_Pwm_Ip_SetHwTriggerSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                      boolean                       Enable)
{
    dd6e:	b082      	sub	sp, #8
    dd70:	9001      	str	r0, [sp, #4]
    dd72:	460b      	mov	r3, r1
    dd74:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_HWTRIGMODE_MASK) | FTM_SYNCONF_HWTRIGMODE((Enable == TRUE) ? 0x01U : 0x00U);
    dd78:	9b01      	ldr	r3, [sp, #4]
    dd7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    dd7e:	f023 0301 	bic.w	r3, r3, #1
    dd82:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dd86:	2a00      	cmp	r2, #0
    dd88:	d001      	beq.n	dd8e <Ftm_Pwm_Ip_SetHwTriggerSyncModeCmd+0x20>
    dd8a:	2201      	movs	r2, #1
    dd8c:	e000      	b.n	dd90 <Ftm_Pwm_Ip_SetHwTriggerSyncModeCmd+0x22>
    dd8e:	2200      	movs	r2, #0
    dd90:	431a      	orrs	r2, r3
    dd92:	9b01      	ldr	r3, [sp, #4]
    dd94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    dd98:	bf00      	nop
    dd9a:	b002      	add	sp, #8
    dd9c:	4770      	bx	lr

0000dd9e <Ftm_Pwm_Ip_SetCntinPwmSyncModeCmd>:
 *                     - TRUE : CNTIN register is updated by PWM sync
 *                     - FALSE: CNTIN register is updated at all rising edges of system clock
 */
static inline void Ftm_Pwm_Ip_SetCntinPwmSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                     boolean                       Enable)
{
    dd9e:	b082      	sub	sp, #8
    dda0:	9001      	str	r0, [sp, #4]
    dda2:	460b      	mov	r3, r1
    dda4:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_CNTINC_MASK) | FTM_SYNCONF_CNTINC((Enable == TRUE) ? 0x01U : 0x00U);
    dda8:	9b01      	ldr	r3, [sp, #4]
    ddaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    ddae:	f023 0304 	bic.w	r3, r3, #4
    ddb2:	f89d 2003 	ldrb.w	r2, [sp, #3]
    ddb6:	2a00      	cmp	r2, #0
    ddb8:	d001      	beq.n	ddbe <Ftm_Pwm_Ip_SetCntinPwmSyncModeCmd+0x20>
    ddba:	2204      	movs	r2, #4
    ddbc:	e000      	b.n	ddc0 <Ftm_Pwm_Ip_SetCntinPwmSyncModeCmd+0x22>
    ddbe:	2200      	movs	r2, #0
    ddc0:	431a      	orrs	r2, r3
    ddc2:	9b01      	ldr	r3, [sp, #4]
    ddc4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    ddc8:	bf00      	nop
    ddca:	b002      	add	sp, #8
    ddcc:	4770      	bx	lr

0000ddce <Ftm_Pwm_Ip_SetInvctrlPwmSyncModeCmd>:
 *                     - TRUE : INVCTRL register is updated by PWM sync
 *                     - FALSE: INVCTRL register is updated at all rising edges of system clock
 */
static inline void Ftm_Pwm_Ip_SetInvctrlPwmSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                       boolean                       Enable)
{
    ddce:	b082      	sub	sp, #8
    ddd0:	9001      	str	r0, [sp, #4]
    ddd2:	460b      	mov	r3, r1
    ddd4:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_INVC_MASK) | FTM_SYNCONF_INVC((Enable == TRUE) ? 0x01U : 0x00U);
    ddd8:	9b01      	ldr	r3, [sp, #4]
    ddda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    ddde:	f023 0310 	bic.w	r3, r3, #16
    dde2:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dde6:	2a00      	cmp	r2, #0
    dde8:	d001      	beq.n	ddee <Ftm_Pwm_Ip_SetInvctrlPwmSyncModeCmd+0x20>
    ddea:	2210      	movs	r2, #16
    ddec:	e000      	b.n	ddf0 <Ftm_Pwm_Ip_SetInvctrlPwmSyncModeCmd+0x22>
    ddee:	2200      	movs	r2, #0
    ddf0:	431a      	orrs	r2, r3
    ddf2:	9b01      	ldr	r3, [sp, #4]
    ddf4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    ddf8:	bf00      	nop
    ddfa:	b002      	add	sp, #8
    ddfc:	4770      	bx	lr

0000ddfe <Ftm_Pwm_Ip_SetSwoctrlPwmSyncModeCmd>:
 *                     - TRUE : SWOCTRL register is updated by PWM sync
 *                     - FALSE: SWOCTRL register is updated at all rising edges of system clock
 */
static inline void Ftm_Pwm_Ip_SetSwoctrlPwmSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                       boolean                       Enable)
{
    ddfe:	b082      	sub	sp, #8
    de00:	9001      	str	r0, [sp, #4]
    de02:	460b      	mov	r3, r1
    de04:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SWOC_MASK) | FTM_SYNCONF_SWOC((Enable == TRUE) ? 0x01U : 0x00U);
    de08:	9b01      	ldr	r3, [sp, #4]
    de0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    de0e:	f023 0320 	bic.w	r3, r3, #32
    de12:	f89d 2003 	ldrb.w	r2, [sp, #3]
    de16:	2a00      	cmp	r2, #0
    de18:	d001      	beq.n	de1e <Ftm_Pwm_Ip_SetSwoctrlPwmSyncModeCmd+0x20>
    de1a:	2220      	movs	r2, #32
    de1c:	e000      	b.n	de20 <Ftm_Pwm_Ip_SetSwoctrlPwmSyncModeCmd+0x22>
    de1e:	2200      	movs	r2, #0
    de20:	431a      	orrs	r2, r3
    de22:	9b01      	ldr	r3, [sp, #4]
    de24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    de28:	bf00      	nop
    de2a:	b002      	add	sp, #8
    de2c:	4770      	bx	lr

0000de2e <Ftm_Pwm_Ip_SetPwmSyncModeCmd>:
 *                     - TRUE : Enhanced PWM synchronization is selected
 *                     - FALSE: Legacy PWM synchronization is selected
 */
static inline void Ftm_Pwm_Ip_SetPwmSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                boolean                       Mode)
{
    de2e:	b082      	sub	sp, #8
    de30:	9001      	str	r0, [sp, #4]
    de32:	460b      	mov	r3, r1
    de34:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SYNCMODE_MASK) | FTM_SYNCONF_SYNCMODE((Mode == TRUE) ? 0x01U : 0x00U);
    de38:	9b01      	ldr	r3, [sp, #4]
    de3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    de3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    de42:	f89d 2003 	ldrb.w	r2, [sp, #3]
    de46:	2a00      	cmp	r2, #0
    de48:	d001      	beq.n	de4e <Ftm_Pwm_Ip_SetPwmSyncModeCmd+0x20>
    de4a:	2280      	movs	r2, #128	; 0x80
    de4c:	e000      	b.n	de50 <Ftm_Pwm_Ip_SetPwmSyncModeCmd+0x22>
    de4e:	2200      	movs	r2, #0
    de50:	431a      	orrs	r2, r3
    de52:	9b01      	ldr	r3, [sp, #4]
    de54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    de58:	bf00      	nop
    de5a:	b002      	add	sp, #8
    de5c:	4770      	bx	lr

0000de5e <Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd>:
 *                     - TRUE : The software trigger activates FTM counter sync
 *                     - FALSE: The software trigger does not activate FTM counter sync
 */
static inline void Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean Enable)
{
    de5e:	b082      	sub	sp, #8
    de60:	9001      	str	r0, [sp, #4]
    de62:	460b      	mov	r3, r1
    de64:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SWRSTCNT_MASK) | FTM_SYNCONF_SWRSTCNT((Enable == TRUE) ? 0x01U : 0x00U);
    de68:	9b01      	ldr	r3, [sp, #4]
    de6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    de6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    de72:	f89d 2003 	ldrb.w	r2, [sp, #3]
    de76:	2a00      	cmp	r2, #0
    de78:	d002      	beq.n	de80 <Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd+0x22>
    de7a:	f44f 7280 	mov.w	r2, #256	; 0x100
    de7e:	e000      	b.n	de82 <Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd+0x24>
    de80:	2200      	movs	r2, #0
    de82:	431a      	orrs	r2, r3
    de84:	9b01      	ldr	r3, [sp, #4]
    de86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    de8a:	bf00      	nop
    de8c:	b002      	add	sp, #8
    de8e:	4770      	bx	lr

0000de90 <Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd>:
 *                     - TRUE : The software trigger activates FTM MOD, CNTIN and CV registers sync
 *                     - FALSE: The software trigger does not activate FTM MOD, CNTIN and CV registers sync
 */
static inline void Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                               boolean                       Enable)
{
    de90:	b082      	sub	sp, #8
    de92:	9001      	str	r0, [sp, #4]
    de94:	460b      	mov	r3, r1
    de96:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SWWRBUF_MASK) | FTM_SYNCONF_SWWRBUF((Enable == TRUE) ? 0x01U : 0x00U);
    de9a:	9b01      	ldr	r3, [sp, #4]
    de9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    dea0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dea4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dea8:	2a00      	cmp	r2, #0
    deaa:	d002      	beq.n	deb2 <Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd+0x22>
    deac:	f44f 7200 	mov.w	r2, #512	; 0x200
    deb0:	e000      	b.n	deb4 <Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd+0x24>
    deb2:	2200      	movs	r2, #0
    deb4:	431a      	orrs	r2, r3
    deb6:	9b01      	ldr	r3, [sp, #4]
    deb8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    debc:	bf00      	nop
    debe:	b002      	add	sp, #8
    dec0:	4770      	bx	lr

0000dec2 <Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd>:
 *                     - TRUE : The software trigger activates OUTMASK register sync
 *                     - FALSE: The software trigger does not activate OUTMASK register sync
 */
static inline void Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean                       Enable)
{
    dec2:	b082      	sub	sp, #8
    dec4:	9001      	str	r0, [sp, #4]
    dec6:	460b      	mov	r3, r1
    dec8:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SWOM_MASK) | FTM_SYNCONF_SWOM((Enable == TRUE) ? 0x01U : 0x00U);
    decc:	9b01      	ldr	r3, [sp, #4]
    dece:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    ded2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    ded6:	f89d 2003 	ldrb.w	r2, [sp, #3]
    deda:	2a00      	cmp	r2, #0
    dedc:	d002      	beq.n	dee4 <Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd+0x22>
    dede:	f44f 6280 	mov.w	r2, #1024	; 0x400
    dee2:	e000      	b.n	dee6 <Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd+0x24>
    dee4:	2200      	movs	r2, #0
    dee6:	431a      	orrs	r2, r3
    dee8:	9b01      	ldr	r3, [sp, #4]
    deea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    deee:	bf00      	nop
    def0:	b002      	add	sp, #8
    def2:	4770      	bx	lr

0000def4 <Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd>:
 *                     - TRUE : The software trigger activates INVCTRL register sync
 *                     - FALSE: The software trigger does not activate INVCTRL register sync
 */
static inline void Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean                       Enable)
{
    def4:	b082      	sub	sp, #8
    def6:	9001      	str	r0, [sp, #4]
    def8:	460b      	mov	r3, r1
    defa:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SWINVC_MASK) | FTM_SYNCONF_SWINVC((Enable == TRUE) ? 0x01U : 0x00U);
    defe:	9b01      	ldr	r3, [sp, #4]
    df00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    df04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    df08:	f89d 2003 	ldrb.w	r2, [sp, #3]
    df0c:	2a00      	cmp	r2, #0
    df0e:	d002      	beq.n	df16 <Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd+0x22>
    df10:	f44f 6200 	mov.w	r2, #2048	; 0x800
    df14:	e000      	b.n	df18 <Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd+0x24>
    df16:	2200      	movs	r2, #0
    df18:	431a      	orrs	r2, r3
    df1a:	9b01      	ldr	r3, [sp, #4]
    df1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    df20:	bf00      	nop
    df22:	b002      	add	sp, #8
    df24:	4770      	bx	lr

0000df26 <Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd>:
 *                    - TRUE : The software trigger activates SWOCTRL register sync
 *                    - FALSE: The software trigger does not activate SWOCTRL register sync
 */
static inline void Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean                       Enable)
{
    df26:	b082      	sub	sp, #8
    df28:	9001      	str	r0, [sp, #4]
    df2a:	460b      	mov	r3, r1
    df2c:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_SWSOC_MASK) | FTM_SYNCONF_SWSOC((Enable == TRUE) ? 0x01U : 0x00U);
    df30:	9b01      	ldr	r3, [sp, #4]
    df32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    df36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    df3a:	f89d 2003 	ldrb.w	r2, [sp, #3]
    df3e:	2a00      	cmp	r2, #0
    df40:	d002      	beq.n	df48 <Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd+0x22>
    df42:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    df46:	e000      	b.n	df4a <Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd+0x24>
    df48:	2200      	movs	r2, #0
    df4a:	431a      	orrs	r2, r3
    df4c:	9b01      	ldr	r3, [sp, #4]
    df4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    df52:	bf00      	nop
    df54:	b002      	add	sp, #8
    df56:	4770      	bx	lr

0000df58 <Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd>:
 *                     - TRUE : The hardware trigger activates FTM counter sync
 *                     - FALSE: The hardware trigger does not activate FTM counter sync
 */
static inline void Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean                       Enable)
{
    df58:	b082      	sub	sp, #8
    df5a:	9001      	str	r0, [sp, #4]
    df5c:	460b      	mov	r3, r1
    df5e:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_HWRSTCNT_MASK) | FTM_SYNCONF_HWRSTCNT((Enable == TRUE) ? 0x01U : 0x00U);
    df62:	9b01      	ldr	r3, [sp, #4]
    df64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    df68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    df6c:	f89d 2003 	ldrb.w	r2, [sp, #3]
    df70:	2a00      	cmp	r2, #0
    df72:	d002      	beq.n	df7a <Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd+0x22>
    df74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    df78:	e000      	b.n	df7c <Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd+0x24>
    df7a:	2200      	movs	r2, #0
    df7c:	431a      	orrs	r2, r3
    df7e:	9b01      	ldr	r3, [sp, #4]
    df80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    df84:	bf00      	nop
    df86:	b002      	add	sp, #8
    df88:	4770      	bx	lr

0000df8a <Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd>:
 *                     - TRUE : The hardware trigger activates  MOD, HCR, CNTIN, and CV registers sync
 *                     - FALSE: The hardware trigger does not activate MOD, HCR, CNTIN, and CV registers sync
 */
static inline void Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                               boolean                       Enable)
{
    df8a:	b082      	sub	sp, #8
    df8c:	9001      	str	r0, [sp, #4]
    df8e:	460b      	mov	r3, r1
    df90:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_HWWRBUF_MASK) | FTM_SYNCONF_HWWRBUF((Enable == TRUE) ? 0x01U : 0x00U);
    df94:	9b01      	ldr	r3, [sp, #4]
    df96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    df9a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    df9e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dfa2:	2a00      	cmp	r2, #0
    dfa4:	d002      	beq.n	dfac <Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd+0x22>
    dfa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    dfaa:	e000      	b.n	dfae <Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd+0x24>
    dfac:	2200      	movs	r2, #0
    dfae:	431a      	orrs	r2, r3
    dfb0:	9b01      	ldr	r3, [sp, #4]
    dfb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    dfb6:	bf00      	nop
    dfb8:	b002      	add	sp, #8
    dfba:	4770      	bx	lr

0000dfbc <Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd>:
 *                     - TRUE : The hardware trigger activates OUTMASK register sync
 *                     - FALSE: The hardware trigger does not activate OUTMASK register sync
 */
static inline void Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean                       Enable)
{
    dfbc:	b082      	sub	sp, #8
    dfbe:	9001      	str	r0, [sp, #4]
    dfc0:	460b      	mov	r3, r1
    dfc2:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_HWOM_MASK) | FTM_SYNCONF_HWOM((Enable == TRUE) ? 0x01U : 0x00U);
    dfc6:	9b01      	ldr	r3, [sp, #4]
    dfc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    dfcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    dfd0:	f89d 2003 	ldrb.w	r2, [sp, #3]
    dfd4:	2a00      	cmp	r2, #0
    dfd6:	d002      	beq.n	dfde <Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd+0x22>
    dfd8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    dfdc:	e000      	b.n	dfe0 <Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd+0x24>
    dfde:	2200      	movs	r2, #0
    dfe0:	431a      	orrs	r2, r3
    dfe2:	9b01      	ldr	r3, [sp, #4]
    dfe4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    dfe8:	bf00      	nop
    dfea:	b002      	add	sp, #8
    dfec:	4770      	bx	lr

0000dfee <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd>:
 *                     - TRUE : The hardware trigger activates INVCTRL register sync
 *                     - FALSE: The hardware trigger does not activate INVCTRL register sync
 */
static inline void Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                            boolean                       Enable)
{
    dfee:	b082      	sub	sp, #8
    dff0:	9001      	str	r0, [sp, #4]
    dff2:	460b      	mov	r3, r1
    dff4:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->SYNCONF = (FtmBase->SYNCONF & ~FTM_SYNCONF_HWINVC_MASK) | FTM_SYNCONF_HWINVC((Enable == TRUE) ? 0x01U : 0x00U);
    dff8:	9b01      	ldr	r3, [sp, #4]
    dffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    dffe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
    e002:	f89d 2003 	ldrb.w	r2, [sp, #3]
    e006:	2a00      	cmp	r2, #0
    e008:	d002      	beq.n	e010 <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd+0x22>
    e00a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    e00e:	e000      	b.n	e012 <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd+0x24>
    e010:	2200      	movs	r2, #0
    e012:	431a      	orrs	r2, r3
    e014:	9b01      	ldr	r3, [sp, #4]
    e016:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
    e01a:	bf00      	nop
    e01c:	b002      	add	sp, #8
    e01e:	4770      	bx	lr

0000e020 <Ftm_Pwm_Ip_SetChnSoftwareCtrlVal>:
 * Implements : Ftm_Pwm_Ip_SetChnSoftwareCtrlVal_Activity
 */
static inline void Ftm_Pwm_Ip_SetChnSoftwareCtrlVal(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    uint8                         Channel,
                                                    boolean                       Enable)
{
    e020:	b084      	sub	sp, #16
    e022:	9001      	str	r0, [sp, #4]
    e024:	460b      	mov	r3, r1
    e026:	f88d 3003 	strb.w	r3, [sp, #3]
    e02a:	4613      	mov	r3, r2
    e02c:	f88d 3002 	strb.w	r3, [sp, #2]
    uint8 ChPol = (uint8)(((uint32)FtmBase->POL >> (uint32)Channel) & (uint32)1U);
    e030:	9b01      	ldr	r3, [sp, #4]
    e032:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    e034:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e038:	fa22 f303 	lsr.w	r3, r2, r3
    e03c:	b2db      	uxtb	r3, r3
    e03e:	f003 0301 	and.w	r3, r3, #1
    e042:	f88d 300f 	strb.w	r3, [sp, #15]
    boolean StatusPol = (ChPol == 0x00U)? FALSE : TRUE;
    e046:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e04a:	2b00      	cmp	r3, #0
    e04c:	bf14      	ite	ne
    e04e:	2301      	movne	r3, #1
    e050:	2300      	moveq	r3, #0
    e052:	f88d 300e 	strb.w	r3, [sp, #14]
    if (Enable != StatusPol)
    e056:	f89d 2002 	ldrb.w	r2, [sp, #2]
    e05a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    e05e:	429a      	cmp	r2, r3
    e060:	d00d      	beq.n	e07e <Ftm_Pwm_Ip_SetChnSoftwareCtrlVal+0x5e>
    {
        FtmBase->SWOCTRL |= 1UL << (Channel + FTM_SWOCTRL_CH0OCV_SHIFT);
    e062:	9b01      	ldr	r3, [sp, #4]
    e064:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    e068:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e06c:	3308      	adds	r3, #8
    e06e:	2101      	movs	r1, #1
    e070:	fa01 f303 	lsl.w	r3, r1, r3
    e074:	431a      	orrs	r2, r3
    e076:	9b01      	ldr	r3, [sp, #4]
    e078:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }
    else
    {
        FtmBase->SWOCTRL &= ~(1UL << (Channel + FTM_SWOCTRL_CH0OCV_SHIFT));
    }
}
    e07c:	e00d      	b.n	e09a <Ftm_Pwm_Ip_SetChnSoftwareCtrlVal+0x7a>
        FtmBase->SWOCTRL &= ~(1UL << (Channel + FTM_SWOCTRL_CH0OCV_SHIFT));
    e07e:	9b01      	ldr	r3, [sp, #4]
    e080:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    e084:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e088:	3308      	adds	r3, #8
    e08a:	2101      	movs	r1, #1
    e08c:	fa01 f303 	lsl.w	r3, r1, r3
    e090:	43db      	mvns	r3, r3
    e092:	401a      	ands	r2, r3
    e094:	9b01      	ldr	r3, [sp, #4]
    e096:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    e09a:	bf00      	nop
    e09c:	b004      	add	sp, #16
    e09e:	4770      	bx	lr

0000e0a0 <Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd>:
 * Implements : Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd_Activity
 */
static inline void Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    uint8                         Channel,
                                                    boolean                       Enable)
{
    e0a0:	b082      	sub	sp, #8
    e0a2:	9001      	str	r0, [sp, #4]
    e0a4:	460b      	mov	r3, r1
    e0a6:	f88d 3003 	strb.w	r3, [sp, #3]
    e0aa:	4613      	mov	r3, r2
    e0ac:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    e0b0:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e0b4:	2b00      	cmp	r3, #0
    e0b6:	d00c      	beq.n	e0d2 <Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd+0x32>
    {
        FtmBase->SWOCTRL |= 1UL << Channel;
    e0b8:	9b01      	ldr	r3, [sp, #4]
    e0ba:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    e0be:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e0c2:	2101      	movs	r1, #1
    e0c4:	fa01 f303 	lsl.w	r3, r1, r3
    e0c8:	431a      	orrs	r2, r3
    e0ca:	9b01      	ldr	r3, [sp, #4]
    e0cc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }
    else
    {
        FtmBase->SWOCTRL &= ~(1UL << Channel);
    }
}
    e0d0:	e00c      	b.n	e0ec <Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd+0x4c>
        FtmBase->SWOCTRL &= ~(1UL << Channel);
    e0d2:	9b01      	ldr	r3, [sp, #4]
    e0d4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    e0d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e0dc:	2101      	movs	r1, #1
    e0de:	fa01 f303 	lsl.w	r3, r1, r3
    e0e2:	43db      	mvns	r3, r3
    e0e4:	401a      	ands	r2, r3
    e0e6:	9b01      	ldr	r3, [sp, #4]
    e0e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    e0ec:	bf00      	nop
    e0ee:	b002      	add	sp, #8
    e0f0:	4770      	bx	lr

0000e0f2 <Ftm_Pwm_Ip_SoftwareOutputControl>:
 * @param[in] FtmBase  The FTM base address pointer.
 * @param[in] Value    The values which enables and force the software control of channels output
 */
static inline void Ftm_Pwm_Ip_SoftwareOutputControl(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    uint16                        Value)
{
    e0f2:	b082      	sub	sp, #8
    e0f4:	9001      	str	r0, [sp, #4]
    e0f6:	460b      	mov	r3, r1
    e0f8:	f8ad 3002 	strh.w	r3, [sp, #2]
   FtmBase->SWOCTRL = Value;
    e0fc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    e100:	9b01      	ldr	r3, [sp, #4]
    e102:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    e106:	bf00      	nop
    e108:	b002      	add	sp, #8
    e10a:	4770      	bx	lr

0000e10c <Ftm_Pwm_Ip_SetPwmLoadChnSelCmd>:
 * Implements : Ftm_Pwm_Ip_SetPwmLoadChnSelCmd_Activity
 */
static inline void Ftm_Pwm_Ip_SetPwmLoadChnSelCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  uint8                         Channel,
                                                  boolean                       Enable)
{
    e10c:	b082      	sub	sp, #8
    e10e:	9001      	str	r0, [sp, #4]
    e110:	460b      	mov	r3, r1
    e112:	f88d 3003 	strb.w	r3, [sp, #3]
    e116:	4613      	mov	r3, r2
    e118:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    e11c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e120:	2b00      	cmp	r3, #0
    e122:	d00c      	beq.n	e13e <Ftm_Pwm_Ip_SetPwmLoadChnSelCmd+0x32>
    {
        FtmBase->PWMLOAD |= 1UL << Channel;
    e124:	9b01      	ldr	r3, [sp, #4]
    e126:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e12a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e12e:	2101      	movs	r1, #1
    e130:	fa01 f303 	lsl.w	r3, r1, r3
    e134:	431a      	orrs	r2, r3
    e136:	9b01      	ldr	r3, [sp, #4]
    e138:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
    else
    {
        FtmBase->PWMLOAD &= ~(1UL << Channel);
    }
}
    e13c:	e00c      	b.n	e158 <Ftm_Pwm_Ip_SetPwmLoadChnSelCmd+0x4c>
        FtmBase->PWMLOAD &= ~(1UL << Channel);
    e13e:	9b01      	ldr	r3, [sp, #4]
    e140:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e144:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e148:	2101      	movs	r1, #1
    e14a:	fa01 f303 	lsl.w	r3, r1, r3
    e14e:	43db      	mvns	r3, r3
    e150:	401a      	ands	r2, r3
    e152:	9b01      	ldr	r3, [sp, #4]
    e154:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    e158:	bf00      	nop
    e15a:	b002      	add	sp, #8
    e15c:	4770      	bx	lr

0000e15e <Ftm_Pwm_Ip_SetHalfCycleCmd>:
 *
 * Implements : Ftm_Pwm_Ip_SetHalfCycleCmd_Activity
 */
static inline void Ftm_Pwm_Ip_SetHalfCycleCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                              boolean                       Enable)
{
    e15e:	b082      	sub	sp, #8
    e160:	9001      	str	r0, [sp, #4]
    e162:	460b      	mov	r3, r1
    e164:	f88d 3003 	strb.w	r3, [sp, #3]
    if (Enable)
    e168:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e16c:	2b00      	cmp	r3, #0
    e16e:	d008      	beq.n	e182 <Ftm_Pwm_Ip_SetHalfCycleCmd+0x24>
    {
        FtmBase->PWMLOAD |= 1UL << FTM_PWMLOAD_HCSEL_SHIFT;
    e170:	9b01      	ldr	r3, [sp, #4]
    e172:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e176:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    e17a:	9b01      	ldr	r3, [sp, #4]
    e17c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
    else
    {
        FtmBase->PWMLOAD &= ~(1UL << FTM_PWMLOAD_HCSEL_SHIFT);
    }
}
    e180:	e007      	b.n	e192 <Ftm_Pwm_Ip_SetHalfCycleCmd+0x34>
        FtmBase->PWMLOAD &= ~(1UL << FTM_PWMLOAD_HCSEL_SHIFT);
    e182:	9b01      	ldr	r3, [sp, #4]
    e184:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e188:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    e18c:	9b01      	ldr	r3, [sp, #4]
    e18e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    e192:	bf00      	nop
    e194:	b002      	add	sp, #8
    e196:	4770      	bx	lr

0000e198 <Ftm_Pwm_Ip_SetHalfCycleValue>:
 * @param[in] FtmBase  The FTM base address pointer
 * @param[in] Value    The 16 bit counter value
 */
static inline void Ftm_Pwm_Ip_SetHalfCycleValue(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                uint16                        Value)
{
    e198:	b082      	sub	sp, #8
    e19a:	9001      	str	r0, [sp, #4]
    e19c:	460b      	mov	r3, r1
    e19e:	f8ad 3002 	strh.w	r3, [sp, #2]
    FtmBase->HCR = Value;
    e1a2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    e1a6:	9b01      	ldr	r3, [sp, #4]
    e1a8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
}
    e1ac:	bf00      	nop
    e1ae:	b002      	add	sp, #8
    e1b0:	4770      	bx	lr

0000e1b2 <Ftm_Pwm_Ip_GetSoftwareOutputControl>:
 * @return the FTM software Output Control.
 *
 * Implements : Ftm_Pwm_Ip_GetSoftwareOutputControl
 */
static inline uint16 Ftm_Pwm_Ip_GetSoftwareOutputControl(const Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    e1b2:	b082      	sub	sp, #8
    e1b4:	9001      	str	r0, [sp, #4]
    return (uint16)(FtmBase->SWOCTRL);
    e1b6:	9b01      	ldr	r3, [sp, #4]
    e1b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    e1bc:	b29b      	uxth	r3, r3
}
    e1be:	4618      	mov	r0, r3
    e1c0:	b002      	add	sp, #8
    e1c2:	4770      	bx	lr

0000e1c4 <Ftm_Pwm_Ip_GetPolInstance>:
 * @return the polarity value of all channel
 *
 * Implements : Ftm_Pwm_Ip_GetPolInstance
 */
static inline uint16 Ftm_Pwm_Ip_GetPolInstance(const Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    e1c4:	b082      	sub	sp, #8
    e1c6:	9001      	str	r0, [sp, #4]
    return (uint16)(FtmBase->POL);
    e1c8:	9b01      	ldr	r3, [sp, #4]
    e1ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    e1cc:	b29b      	uxth	r3, r3
}
    e1ce:	4618      	mov	r0, r3
    e1d0:	b002      	add	sp, #8
    e1d2:	4770      	bx	lr

0000e1d4 <Ftm_Pwm_Ip_GetDualChnCompCmd>:
 *            - TRUE : The channel (n+1) output is the complement of the channel (n) output
 *            - FALSE: The channel (n+1) output is the same as the channel (n) output
 */
static inline boolean Ftm_Pwm_Ip_GetDualChnCompCmd(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                   uint8                               Channel)
{
    e1d4:	b084      	sub	sp, #16
    e1d6:	9001      	str	r0, [sp, #4]
    e1d8:	460b      	mov	r3, r1
    e1da:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 ChPairId = Channel >> 1U;
    e1de:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e1e2:	085b      	lsrs	r3, r3, #1
    e1e4:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 Comp = (uint8)((uint32)(FtmBase->COMBINE & ((uint32)FTM_COMBINE_COMP0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH))) >>  ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    e1e8:	9b01      	ldr	r3, [sp, #4]
    e1ea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    e1ec:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e1f0:	00db      	lsls	r3, r3, #3
    e1f2:	2102      	movs	r1, #2
    e1f4:	fa01 f303 	lsl.w	r3, r1, r3
    e1f8:	401a      	ands	r2, r3
    e1fa:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e1fe:	00db      	lsls	r3, r3, #3
    e200:	fa22 f303 	lsr.w	r3, r2, r3
    e204:	f88d 300e 	strb.w	r3, [sp, #14]
    return ((Comp == FTM_COMBINE_COMP0_MASK)? TRUE : FALSE);
    e208:	f89d 300e 	ldrb.w	r3, [sp, #14]
    e20c:	2b02      	cmp	r3, #2
    e20e:	bf0c      	ite	eq
    e210:	2301      	moveq	r3, #1
    e212:	2300      	movne	r3, #0
    e214:	b2db      	uxtb	r3, r3
}
    e216:	4618      	mov	r0, r3
    e218:	b004      	add	sp, #16
    e21a:	4770      	bx	lr

0000e21c <Ftm_Pwm_Ip_GetDualChnDeadtimeCmd>:
 *            - TRUE : The deadtime insertion in this pair of channels is disabled.
 *            - FALSE: The deadtime insertion in this pair of channels is enabled.
 */
static inline boolean Ftm_Pwm_Ip_GetDualChnDeadtimeCmd(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                       uint8                               Channel)
{
    e21c:	b084      	sub	sp, #16
    e21e:	9001      	str	r0, [sp, #4]
    e220:	460b      	mov	r3, r1
    e222:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 ChPairId = Channel >> 1U;
    e226:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e22a:	085b      	lsrs	r3, r3, #1
    e22c:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 DetEnable = (uint8)((uint32)(FtmBase->COMBINE & ((uint32)FTM_COMBINE_DTEN0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH))) >>  ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    e230:	9b01      	ldr	r3, [sp, #4]
    e232:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    e234:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e238:	00db      	lsls	r3, r3, #3
    e23a:	2110      	movs	r1, #16
    e23c:	fa01 f303 	lsl.w	r3, r1, r3
    e240:	401a      	ands	r2, r3
    e242:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e246:	00db      	lsls	r3, r3, #3
    e248:	fa22 f303 	lsr.w	r3, r2, r3
    e24c:	f88d 300e 	strb.w	r3, [sp, #14]
    return ((DetEnable == FTM_COMBINE_DTEN0_MASK)? TRUE : FALSE);
    e250:	f89d 300e 	ldrb.w	r3, [sp, #14]
    e254:	2b10      	cmp	r3, #16
    e256:	bf0c      	ite	eq
    e258:	2301      	moveq	r3, #1
    e25a:	2300      	movne	r3, #0
    e25c:	b2db      	uxtb	r3, r3
}
    e25e:	4618      	mov	r0, r3
    e260:	b004      	add	sp, #16
    e262:	4770      	bx	lr

0000e264 <Ftm_Pwm_Ip_GetChannelMode>:
/*!
 * @brief Get the channel Mode
 */
static inline Ftm_Pwm_Ip_ChannelModeType Ftm_Pwm_Ip_GetChannelMode(const Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                                   uint8                               Channel)
{
    e264:	b500      	push	{lr}
    e266:	b085      	sub	sp, #20
    e268:	9001      	str	r0, [sp, #4]
    e26a:	460b      	mov	r3, r1
    e26c:	f88d 3003 	strb.w	r3, [sp, #3]
    Ftm_Pwm_Ip_ChannelModeType ChMode;
    uint8 RetValue;
    uint8 Combine;
    uint8 Mcombine;
    uint8 ChPairId = Channel >> 1U;
    e270:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e274:	085b      	lsrs	r3, r3, #1
    e276:	f88d 300b 	strb.w	r3, [sp, #11]

    Combine = (uint8)((FtmBase->COMBINE & ((uint32)FTM_COMBINE_COMBINE0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH))) >>  ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    e27a:	9b01      	ldr	r3, [sp, #4]
    e27c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    e27e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e282:	00db      	lsls	r3, r3, #3
    e284:	2101      	movs	r1, #1
    e286:	fa01 f303 	lsl.w	r3, r1, r3
    e28a:	401a      	ands	r2, r3
    e28c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e290:	00db      	lsls	r3, r3, #3
    e292:	fa22 f303 	lsr.w	r3, r2, r3
    e296:	f88d 300a 	strb.w	r3, [sp, #10]
    Mcombine = (uint8)((FtmBase->COMBINE & ((uint32)FTM_COMBINE_MCOMBINE0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH))) >> ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    e29a:	9b01      	ldr	r3, [sp, #4]
    e29c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    e29e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e2a2:	00db      	lsls	r3, r3, #3
    e2a4:	2180      	movs	r1, #128	; 0x80
    e2a6:	fa01 f303 	lsl.w	r3, r1, r3
    e2aa:	401a      	ands	r2, r3
    e2ac:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e2b0:	00db      	lsls	r3, r3, #3
    e2b2:	fa22 f303 	lsr.w	r3, r2, r3
    e2b6:	f88d 3009 	strb.w	r3, [sp, #9]
    Mcombine = (Mcombine == (uint8)FTM_COMBINE_MCOMBINE0_MASK)? 0x01U : 0x00U;
    e2ba:	f89d 3009 	ldrb.w	r3, [sp, #9]
    e2be:	2b80      	cmp	r3, #128	; 0x80
    e2c0:	d101      	bne.n	e2c6 <Ftm_Pwm_Ip_GetChannelMode+0x62>
    e2c2:	2301      	movs	r3, #1
    e2c4:	e000      	b.n	e2c8 <Ftm_Pwm_Ip_GetChannelMode+0x64>
    e2c6:	2300      	movs	r3, #0
    e2c8:	f88d 3009 	strb.w	r3, [sp, #9]
    RetValue = (uint8)Ftm_Pwm_Ip_GetChnEdgeLevel(FtmBase, Channel);
    e2cc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e2d0:	4619      	mov	r1, r3
    e2d2:	9801      	ldr	r0, [sp, #4]
    e2d4:	f7ff f936 	bl	d544 <Ftm_Pwm_Ip_GetChnEdgeLevel>
    e2d8:	4603      	mov	r3, r0
    e2da:	f88d 3008 	strb.w	r3, [sp, #8]
    RetValue |= (uint8)(Ftm_Pwm_Ip_GetChnMode(FtmBase, Channel) << 2U);
    e2de:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e2e2:	4619      	mov	r1, r3
    e2e4:	9801      	ldr	r0, [sp, #4]
    e2e6:	f7ff f9c5 	bl	d674 <Ftm_Pwm_Ip_GetChnMode>
    e2ea:	4603      	mov	r3, r0
    e2ec:	009b      	lsls	r3, r3, #2
    e2ee:	b2da      	uxtb	r2, r3
    e2f0:	f89d 3008 	ldrb.w	r3, [sp, #8]
    e2f4:	4313      	orrs	r3, r2
    e2f6:	f88d 3008 	strb.w	r3, [sp, #8]
    RetValue |= (uint8)((uint8)Ftm_Pwm_Ip_GetCpwms(FtmBase) << 4U);
    e2fa:	9801      	ldr	r0, [sp, #4]
    e2fc:	f7ff f8be 	bl	d47c <Ftm_Pwm_Ip_GetCpwms>
    e300:	4603      	mov	r3, r0
    e302:	b2db      	uxtb	r3, r3
    e304:	011b      	lsls	r3, r3, #4
    e306:	b2da      	uxtb	r2, r3
    e308:	f89d 3008 	ldrb.w	r3, [sp, #8]
    e30c:	4313      	orrs	r3, r2
    e30e:	f88d 3008 	strb.w	r3, [sp, #8]
    RetValue |= (uint8)(Combine << 5U);
    e312:	f89d 300a 	ldrb.w	r3, [sp, #10]
    e316:	015b      	lsls	r3, r3, #5
    e318:	b2da      	uxtb	r2, r3
    e31a:	f89d 3008 	ldrb.w	r3, [sp, #8]
    e31e:	4313      	orrs	r3, r2
    e320:	f88d 3008 	strb.w	r3, [sp, #8]
    RetValue |= (uint8)(Mcombine << 6U);
    e324:	f89d 3009 	ldrb.w	r3, [sp, #9]
    e328:	019b      	lsls	r3, r3, #6
    e32a:	b2da      	uxtb	r2, r3
    e32c:	f89d 3008 	ldrb.w	r3, [sp, #8]
    e330:	4313      	orrs	r3, r2
    e332:	f88d 3008 	strb.w	r3, [sp, #8]

    switch (RetValue)
    e336:	f89d 3008 	ldrb.w	r3, [sp, #8]
    e33a:	2b62      	cmp	r3, #98	; 0x62
    e33c:	d055      	beq.n	e3ea <Ftm_Pwm_Ip_GetChannelMode+0x186>
    e33e:	2b62      	cmp	r3, #98	; 0x62
    e340:	dc59      	bgt.n	e3f6 <Ftm_Pwm_Ip_GetChannelMode+0x192>
    e342:	2b22      	cmp	r3, #34	; 0x22
    e344:	dc3c      	bgt.n	e3c0 <Ftm_Pwm_Ip_GetChannelMode+0x15c>
    e346:	2b09      	cmp	r3, #9
    e348:	db55      	blt.n	e3f6 <Ftm_Pwm_Ip_GetChannelMode+0x192>
    e34a:	3b09      	subs	r3, #9
    e34c:	2b19      	cmp	r3, #25
    e34e:	d852      	bhi.n	e3f6 <Ftm_Pwm_Ip_GetChannelMode+0x192>
    e350:	a201      	add	r2, pc, #4	; (adr r2, e358 <Ftm_Pwm_Ip_GetChannelMode+0xf4>)
    e352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e356:	bf00      	nop
    e358:	0000e3cd 	.word	0x0000e3cd
    e35c:	0000e3c7 	.word	0x0000e3c7
    e360:	0000e3f7 	.word	0x0000e3f7
    e364:	0000e3f7 	.word	0x0000e3f7
    e368:	0000e3f7 	.word	0x0000e3f7
    e36c:	0000e3f7 	.word	0x0000e3f7
    e370:	0000e3f7 	.word	0x0000e3f7
    e374:	0000e3f7 	.word	0x0000e3f7
    e378:	0000e3d9 	.word	0x0000e3d9
    e37c:	0000e3d3 	.word	0x0000e3d3
    e380:	0000e3f7 	.word	0x0000e3f7
    e384:	0000e3f7 	.word	0x0000e3f7
    e388:	0000e3f7 	.word	0x0000e3f7
    e38c:	0000e3f7 	.word	0x0000e3f7
    e390:	0000e3f7 	.word	0x0000e3f7
    e394:	0000e3f7 	.word	0x0000e3f7
    e398:	0000e3f7 	.word	0x0000e3f7
    e39c:	0000e3f7 	.word	0x0000e3f7
    e3a0:	0000e3f7 	.word	0x0000e3f7
    e3a4:	0000e3f7 	.word	0x0000e3f7
    e3a8:	0000e3f7 	.word	0x0000e3f7
    e3ac:	0000e3f7 	.word	0x0000e3f7
    e3b0:	0000e3f7 	.word	0x0000e3f7
    e3b4:	0000e3f7 	.word	0x0000e3f7
    e3b8:	0000e3e5 	.word	0x0000e3e5
    e3bc:	0000e3df 	.word	0x0000e3df
    e3c0:	2b61      	cmp	r3, #97	; 0x61
    e3c2:	d015      	beq.n	e3f0 <Ftm_Pwm_Ip_GetChannelMode+0x18c>
    e3c4:	e017      	b.n	e3f6 <Ftm_Pwm_Ip_GetChannelMode+0x192>
    {
        case 0x0AU:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_EDGE_ALIGNED_HIGH;
    e3c6:	230a      	movs	r3, #10
    e3c8:	9303      	str	r3, [sp, #12]
            break;
    e3ca:	e017      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
        case 0x09U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_EDGE_ALIGNED_LOW;
    e3cc:	2309      	movs	r3, #9
    e3ce:	9303      	str	r3, [sp, #12]
            break;
    e3d0:	e014      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
        case 0x12U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_CENTER_ALIGNED_HIGH;
    e3d2:	2312      	movs	r3, #18
    e3d4:	9303      	str	r3, [sp, #12]
            break;
    e3d6:	e011      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
        case 0x11U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_CENTER_ALIGNED_LOW;
    e3d8:	2311      	movs	r3, #17
    e3da:	9303      	str	r3, [sp, #12]
            break;
    e3dc:	e00e      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
        case 0x22U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_COMBINE_HIGH;
    e3de:	2322      	movs	r3, #34	; 0x22
    e3e0:	9303      	str	r3, [sp, #12]
            break;
    e3e2:	e00b      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
        case 0x21U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_COMBINE_LOW;
    e3e4:	2321      	movs	r3, #33	; 0x21
    e3e6:	9303      	str	r3, [sp, #12]
            break;
    e3e8:	e008      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
        case 0x62U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH;
    e3ea:	2362      	movs	r3, #98	; 0x62
    e3ec:	9303      	str	r3, [sp, #12]
            break;
    e3ee:	e005      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
        case 0x61U:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW;
    e3f0:	2361      	movs	r3, #97	; 0x61
    e3f2:	9303      	str	r3, [sp, #12]
            break;
    e3f4:	e002      	b.n	e3fc <Ftm_Pwm_Ip_GetChannelMode+0x198>
#endif
        default:
            ChMode = (Ftm_Pwm_Ip_ChannelModeType)FTM_PWM_IP_MODE_NODEFINED;
    e3f6:	23ff      	movs	r3, #255	; 0xff
    e3f8:	9303      	str	r3, [sp, #12]
            break;
    e3fa:	bf00      	nop
    }

    return ChMode; 
    e3fc:	9b03      	ldr	r3, [sp, #12]
}
    e3fe:	4618      	mov	r0, r3
    e400:	b005      	add	sp, #20
    e402:	f85d fb04 	ldr.w	pc, [sp], #4

0000e406 <Ftm_Pwm_Ip_UpdateWriteProtection>:
 * Function Name : Ftm_Pwm_Ip_UpdateWriteProtection
 * Description   : Enables or disables the FTM write protection.
 */
static inline void Ftm_Pwm_Ip_UpdateWriteProtection(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                    boolean                       Enable)
{
    e406:	b082      	sub	sp, #8
    e408:	9001      	str	r0, [sp, #4]
    e40a:	460b      	mov	r3, r1
    e40c:	f88d 3003 	strb.w	r3, [sp, #3]
    if (Enable == TRUE)
    e410:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e414:	2b00      	cmp	r3, #0
    e416:	d006      	beq.n	e426 <Ftm_Pwm_Ip_UpdateWriteProtection+0x20>
    {/* Enable write protection */
        /* WPEN is set when 1 is written to it. */
        FtmBase->FMS = (FtmBase->FMS & ~FTM_FMS_WPEN_MASK) | FTM_FMS_WPEN(1U);
    e418:	9b01      	ldr	r3, [sp, #4]
    e41a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    e41c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
    e420:	9b01      	ldr	r3, [sp, #4]
    e422:	675a      	str	r2, [r3, #116]	; 0x74
    }
    else
    {
        /* MISRA Rule 15.7 All if...else if constructs shall be terminated with an else statement */
    }
}
    e424:	e00b      	b.n	e43e <Ftm_Pwm_Ip_UpdateWriteProtection+0x38>
    else if ((FtmBase->FMS & FTM_FMS_WPEN_MASK) != 0U)
    e426:	9b01      	ldr	r3, [sp, #4]
    e428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    e42a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    e42e:	2b00      	cmp	r3, #0
    e430:	d005      	beq.n	e43e <Ftm_Pwm_Ip_UpdateWriteProtection+0x38>
        FtmBase->MODE |= FTM_MODE_WPDIS(TRUE);
    e432:	9b01      	ldr	r3, [sp, #4]
    e434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    e436:	f043 0204 	orr.w	r2, r3, #4
    e43a:	9b01      	ldr	r3, [sp, #4]
    e43c:	655a      	str	r2, [r3, #84]	; 0x54
}
    e43e:	bf00      	nop
    e440:	b002      	add	sp, #8
    e442:	4770      	bx	lr

0000e444 <Ftm_Pwm_Ip_Reset>:
 * Function Name : Ftm_Pwm_Ip_Reset
 * Description   : Resets the FTM registers. All the register use in the driver should be
 * reset to default value of each register.
 */
static inline void Ftm_Pwm_Ip_Reset(Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    e444:	b500      	push	{lr}
    e446:	b085      	sub	sp, #20
    e448:	9001      	str	r0, [sp, #4]
    uint8 ChnIndex;

    /* Disable the write protection mechanism */
    Ftm_Pwm_Ip_UpdateWriteProtection(FtmBase, FALSE);
    e44a:	2100      	movs	r1, #0
    e44c:	9801      	ldr	r0, [sp, #4]
    e44e:	f7ff ffda 	bl	e406 <Ftm_Pwm_Ip_UpdateWriteProtection>

    /* Reset all registers to the default value */
    REG_RMW32(&(FtmBase->SC), 0U, 0U);
    e452:	9b01      	ldr	r3, [sp, #4]
    e454:	681a      	ldr	r2, [r3, #0]
    e456:	9b01      	ldr	r3, [sp, #4]
    e458:	601a      	str	r2, [r3, #0]
    FtmBase->CNT        = 0U;
    e45a:	9b01      	ldr	r3, [sp, #4]
    e45c:	2200      	movs	r2, #0
    e45e:	605a      	str	r2, [r3, #4]
    FtmBase->MOD        = 0U;
    e460:	9b01      	ldr	r3, [sp, #4]
    e462:	2200      	movs	r2, #0
    e464:	609a      	str	r2, [r3, #8]
    FtmBase->CNTIN      = 0U;
    e466:	9b01      	ldr	r3, [sp, #4]
    e468:	2200      	movs	r2, #0
    e46a:	64da      	str	r2, [r3, #76]	; 0x4c
    REG_RMW32(&(FtmBase->STATUS), 0U, 0U);
    e46c:	9b01      	ldr	r3, [sp, #4]
    e46e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    e470:	9b01      	ldr	r3, [sp, #4]
    e472:	651a      	str	r2, [r3, #80]	; 0x50
    FtmBase->MODE       = 4U;
    e474:	9b01      	ldr	r3, [sp, #4]
    e476:	2204      	movs	r2, #4
    e478:	655a      	str	r2, [r3, #84]	; 0x54
    FtmBase->SYNC       = 0U;
    e47a:	9b01      	ldr	r3, [sp, #4]
    e47c:	2200      	movs	r2, #0
    e47e:	659a      	str	r2, [r3, #88]	; 0x58
    FtmBase->OUTINIT    = 0U;
    e480:	9b01      	ldr	r3, [sp, #4]
    e482:	2200      	movs	r2, #0
    e484:	65da      	str	r2, [r3, #92]	; 0x5c
    FtmBase->OUTMASK    = 0U;
    e486:	9b01      	ldr	r3, [sp, #4]
    e488:	2200      	movs	r2, #0
    e48a:	661a      	str	r2, [r3, #96]	; 0x60
    FtmBase->COMBINE    = 0U;
    e48c:	9b01      	ldr	r3, [sp, #4]
    e48e:	2200      	movs	r2, #0
    e490:	665a      	str	r2, [r3, #100]	; 0x64
    FtmBase->DEADTIME   = 0U;
    e492:	9b01      	ldr	r3, [sp, #4]
    e494:	2200      	movs	r2, #0
    e496:	669a      	str	r2, [r3, #104]	; 0x68
    REG_RMW32(&(FtmBase->EXTTRIG), 0U, 0U);
    e498:	9b01      	ldr	r3, [sp, #4]
    e49a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    e49c:	9b01      	ldr	r3, [sp, #4]
    e49e:	66da      	str	r2, [r3, #108]	; 0x6c
    FtmBase->POL        = 0U;
    e4a0:	9b01      	ldr	r3, [sp, #4]
    e4a2:	2200      	movs	r2, #0
    e4a4:	671a      	str	r2, [r3, #112]	; 0x70
    FtmBase->FMS        = 0U;
    e4a6:	9b01      	ldr	r3, [sp, #4]
    e4a8:	2200      	movs	r2, #0
    e4aa:	675a      	str	r2, [r3, #116]	; 0x74
    FtmBase->FILTER     = 0U;
    e4ac:	9b01      	ldr	r3, [sp, #4]
    e4ae:	2200      	movs	r2, #0
    e4b0:	679a      	str	r2, [r3, #120]	; 0x78
    FtmBase->QDCTRL     = 0U;
    e4b2:	9b01      	ldr	r3, [sp, #4]
    e4b4:	2200      	movs	r2, #0
    e4b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    FtmBase->CONF       = 0U;
    e4ba:	9b01      	ldr	r3, [sp, #4]
    e4bc:	2200      	movs	r2, #0
    e4be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    FtmBase->SYNCONF    = 0U;
    e4c2:	9b01      	ldr	r3, [sp, #4]
    e4c4:	2200      	movs	r2, #0
    e4c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    FtmBase->INVCTRL    = 0U;
    e4ca:	9b01      	ldr	r3, [sp, #4]
    e4cc:	2200      	movs	r2, #0
    e4ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    FtmBase->SWOCTRL    = 0U;
    e4d2:	9b01      	ldr	r3, [sp, #4]
    e4d4:	2200      	movs	r2, #0
    e4d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    FtmBase->PWMLOAD    = 0U;
    e4da:	9b01      	ldr	r3, [sp, #4]
    e4dc:	2200      	movs	r2, #0
    e4de:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
#if (defined(FTM_PWM_IP_HAS_HALF_CYCLE_RELOAD) && (FTM_PWM_IP_HAS_HALF_CYCLE_RELOAD == STD_ON))
    FtmBase->HCR        = 0U;
    e4e2:	9b01      	ldr	r3, [sp, #4]
    e4e4:	2200      	movs	r2, #0
    e4e6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        FtmBase->MOD_MIRROR = 0U;
    }
#endif

    /* Reset values of all CV and CSC registers */
    for (ChnIndex = 0; ChnIndex < FTM_PWM_IP_CHANNEL_COUNT; ChnIndex++)
    e4ea:	2300      	movs	r3, #0
    e4ec:	f88d 300f 	strb.w	r3, [sp, #15]
    e4f0:	e014      	b.n	e51c <Ftm_Pwm_Ip_Reset+0xd8>
    {
        FtmBase->CONTROLS[ChnIndex].CSC = 0U;
    e4f2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e4f6:	9a01      	ldr	r2, [sp, #4]
    e4f8:	3301      	adds	r3, #1
    e4fa:	00db      	lsls	r3, r3, #3
    e4fc:	4413      	add	r3, r2
    e4fe:	2200      	movs	r2, #0
    e500:	605a      	str	r2, [r3, #4]
        FtmBase->CONTROLS[ChnIndex].CV = 0U;
    e502:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e506:	9a01      	ldr	r2, [sp, #4]
    e508:	3301      	adds	r3, #1
    e50a:	00db      	lsls	r3, r3, #3
    e50c:	4413      	add	r3, r2
    e50e:	2200      	movs	r2, #0
    e510:	609a      	str	r2, [r3, #8]
    for (ChnIndex = 0; ChnIndex < FTM_PWM_IP_CHANNEL_COUNT; ChnIndex++)
    e512:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e516:	3301      	adds	r3, #1
    e518:	f88d 300f 	strb.w	r3, [sp, #15]
    e51c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e520:	2b07      	cmp	r3, #7
    e522:	d9e6      	bls.n	e4f2 <Ftm_Pwm_Ip_Reset+0xae>
            {
                FtmBase->CV_MIRROR[ChnIndex] = 0U;
            }
        #endif
    }
}
    e524:	bf00      	nop
    e526:	bf00      	nop
    e528:	b005      	add	sp, #20
    e52a:	f85d fb04 	ldr.w	pc, [sp], #4

0000e52e <Ftm_Pwm_Ip_SetChnTriggerCmd>:
 * FTM counter is equal to its initial value.
 */
static inline void Ftm_Pwm_Ip_SetChnTriggerCmd(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                         Channel,
                                               boolean                       Enable)
{
    e52e:	b084      	sub	sp, #16
    e530:	9001      	str	r0, [sp, #4]
    e532:	460b      	mov	r3, r1
    e534:	f88d 3003 	strb.w	r3, [sp, #3]
    e538:	4613      	mov	r3, r2
    e53a:	f88d 3002 	strb.w	r3, [sp, #2]
    uint32 Value = 0U;
    e53e:	2300      	movs	r3, #0
    e540:	9303      	str	r3, [sp, #12]

    if (Channel < 2U)
    e542:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e546:	2b01      	cmp	r3, #1
    e548:	d806      	bhi.n	e558 <Ftm_Pwm_Ip_SetChnTriggerCmd+0x2a>
    {
        Value = (uint32)FTM_EXTTRIG_CH0TRIG_MASK << (uint32)Channel;
    e54a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e54e:	2210      	movs	r2, #16
    e550:	fa02 f303 	lsl.w	r3, r2, r3
    e554:	9303      	str	r3, [sp, #12]
    e556:	e013      	b.n	e580 <Ftm_Pwm_Ip_SetChnTriggerCmd+0x52>
    }
    else if (Channel < 6U)
    e558:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e55c:	2b05      	cmp	r3, #5
    e55e:	d807      	bhi.n	e570 <Ftm_Pwm_Ip_SetChnTriggerCmd+0x42>
    {
        Value = (uint32)FTM_EXTTRIG_CH2TRIG_MASK << ((uint32)(Channel) - 2U);
    e560:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e564:	3b02      	subs	r3, #2
    e566:	2201      	movs	r2, #1
    e568:	fa02 f303 	lsl.w	r3, r2, r3
    e56c:	9303      	str	r3, [sp, #12]
    e56e:	e007      	b.n	e580 <Ftm_Pwm_Ip_SetChnTriggerCmd+0x52>
    }
    else
    {
        /* Set trigger to other channels which are not aligned */
        #if (FTM_PWM_IP_CHANNEL_COUNT > 6U)
        Value = (uint32)FTM_EXTTRIG_CH6TRIG_MASK << ((uint32)(Channel) - 6U);
    e570:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e574:	3b06      	subs	r3, #6
    e576:	f44f 7280 	mov.w	r2, #256	; 0x100
    e57a:	fa02 f303 	lsl.w	r3, r2, r3
    e57e:	9303      	str	r3, [sp, #12]
        #endif
    }

    if (TRUE == Enable)
    e580:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e584:	2b00      	cmp	r3, #0
    e586:	d006      	beq.n	e596 <Ftm_Pwm_Ip_SetChnTriggerCmd+0x68>
    {
        FtmBase->EXTTRIG |= Value;
    e588:	9b01      	ldr	r3, [sp, #4]
    e58a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    e58c:	9b03      	ldr	r3, [sp, #12]
    e58e:	431a      	orrs	r2, r3
    e590:	9b01      	ldr	r3, [sp, #4]
    e592:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    else
    {
        FtmBase->EXTTRIG &= ~Value;
    }
}
    e594:	e006      	b.n	e5a4 <Ftm_Pwm_Ip_SetChnTriggerCmd+0x76>
        FtmBase->EXTTRIG &= ~Value;
    e596:	9b01      	ldr	r3, [sp, #4]
    e598:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    e59a:	9b03      	ldr	r3, [sp, #12]
    e59c:	43db      	mvns	r3, r3
    e59e:	401a      	ands	r2, r3
    e5a0:	9b01      	ldr	r3, [sp, #4]
    e5a2:	66da      	str	r2, [r3, #108]	; 0x6c
}
    e5a4:	bf00      	nop
    e5a6:	b004      	add	sp, #16
    e5a8:	4770      	bx	lr

0000e5aa <Ftm_Pwm_Ip_SetFaultControlMode>:
 * Function Name : Ftm_Pwm_Ip_SetFaultControlMode
 * Description   : Set the FTM fault control mode.
 */
static inline void Ftm_Pwm_Ip_SetFaultControlMode(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  Ftm_Pwm_Ip_FaultControlModeType FaultMode)
{
    e5aa:	b082      	sub	sp, #8
    e5ac:	9001      	str	r0, [sp, #4]
    e5ae:	9100      	str	r1, [sp, #0]
    e5b0:	9b00      	ldr	r3, [sp, #0]
    e5b2:	2b03      	cmp	r3, #3
    e5b4:	d82a      	bhi.n	e60c <Ftm_Pwm_Ip_SetFaultControlMode+0x62>
    e5b6:	a201      	add	r2, pc, #4	; (adr r2, e5bc <Ftm_Pwm_Ip_SetFaultControlMode+0x12>)
    e5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e5bc:	0000e5cd 	.word	0x0000e5cd
    e5c0:	0000e5db 	.word	0x0000e5db
    e5c4:	0000e5ed 	.word	0x0000e5ed
    e5c8:	0000e5ff 	.word	0x0000e5ff
    switch(FaultMode)
    {
        case FTM_PWM_IP_FAULT_DISABLED:
            /*  Fault control is disabled for all channels. */
            FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_FAULTM_MASK) | FTM_MODE_FAULTM(0x00U);
    e5cc:	9b01      	ldr	r3, [sp, #4]
    e5ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    e5d0:	f023 0260 	bic.w	r2, r3, #96	; 0x60
    e5d4:	9b01      	ldr	r3, [sp, #4]
    e5d6:	655a      	str	r2, [r3, #84]	; 0x54
            break;
    e5d8:	e019      	b.n	e60e <Ftm_Pwm_Ip_SetFaultControlMode+0x64>
        case FTM_PWM_IP_FAULT_EVEN_CHANNELS_MANUAL_CLEAR:
            /* Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected
               mode is the manual fault clearing. */
            FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_FAULTM_MASK) | FTM_MODE_FAULTM(0x01U);
    e5da:	9b01      	ldr	r3, [sp, #4]
    e5dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    e5de:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    e5e2:	f043 0220 	orr.w	r2, r3, #32
    e5e6:	9b01      	ldr	r3, [sp, #4]
    e5e8:	655a      	str	r2, [r3, #84]	; 0x54
            break;
    e5ea:	e010      	b.n	e60e <Ftm_Pwm_Ip_SetFaultControlMode+0x64>
        case FTM_PWM_IP_FAULT_ALL_CHANNELS_MANUAL_CLEAR:
            /* Fault control is enabled for all channels, and the selected mode is the manual fault clearing. */
            FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_FAULTM_MASK) | FTM_MODE_FAULTM(0x02U);
    e5ec:	9b01      	ldr	r3, [sp, #4]
    e5ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    e5f0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    e5f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
    e5f8:	9b01      	ldr	r3, [sp, #4]
    e5fa:	655a      	str	r2, [r3, #84]	; 0x54
            break;
    e5fc:	e007      	b.n	e60e <Ftm_Pwm_Ip_SetFaultControlMode+0x64>
        case FTM_PWM_IP_FAULT_ALL_CHANNELS_AUTO_CLEAR:
            /*  Fault control is enabled for all channels, and the selected mode is the automatic fault clearing.*/
            FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_FAULTM_MASK) | FTM_MODE_FAULTM(0x03U);
    e5fe:	9b01      	ldr	r3, [sp, #4]
    e600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    e602:	f043 0260 	orr.w	r2, r3, #96	; 0x60
    e606:	9b01      	ldr	r3, [sp, #4]
    e608:	655a      	str	r2, [r3, #84]	; 0x54
            break;
    e60a:	e000      	b.n	e60e <Ftm_Pwm_Ip_SetFaultControlMode+0x64>
        default:
            /* Nothing to do. This switch branch is empty because it shall not be executed for normal behaviour */
            break;
    e60c:	bf00      	nop
    }
}
    e60e:	bf00      	nop
    e610:	b002      	add	sp, #8
    e612:	4770      	bx	lr

0000e614 <Ftm_Pwm_Ip_SetDualChFaultCtr>:
 * Description   : Enables/Disables the fault control in channels (n) and (n+1)
 */
static inline void Ftm_Pwm_Ip_SetDualChFaultCtr(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                uint8                         ChPairId,
                                                boolean                       Enable)
{
    e614:	b082      	sub	sp, #8
    e616:	9001      	str	r0, [sp, #4]
    e618:	460b      	mov	r3, r1
    e61a:	f88d 3003 	strb.w	r3, [sp, #3]
    e61e:	4613      	mov	r3, r2
    e620:	f88d 3002 	strb.w	r3, [sp, #2]
    if (Enable)
    e624:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e628:	2b00      	cmp	r3, #0
    e62a:	d00b      	beq.n	e644 <Ftm_Pwm_Ip_SetDualChFaultCtr+0x30>
    {
        FtmBase->COMBINE |= (uint32)FTM_COMBINE_FAULTEN0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH);
    e62c:	9b01      	ldr	r3, [sp, #4]
    e62e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    e630:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e634:	00db      	lsls	r3, r3, #3
    e636:	2140      	movs	r1, #64	; 0x40
    e638:	fa01 f303 	lsl.w	r3, r1, r3
    e63c:	431a      	orrs	r2, r3
    e63e:	9b01      	ldr	r3, [sp, #4]
    e640:	665a      	str	r2, [r3, #100]	; 0x64
    }
    else
    {
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_FAULTEN0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    }
}
    e642:	e00b      	b.n	e65c <Ftm_Pwm_Ip_SetDualChFaultCtr+0x48>
        FtmBase->COMBINE &= ~((uint32)FTM_COMBINE_FAULTEN0_MASK << ((uint32)(ChPairId) * FTM_PWM_IP_COMBINE_CHAN_CTRL_WIDTH));
    e644:	9b01      	ldr	r3, [sp, #4]
    e646:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    e648:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e64c:	00db      	lsls	r3, r3, #3
    e64e:	2140      	movs	r1, #64	; 0x40
    e650:	fa01 f303 	lsl.w	r3, r1, r3
    e654:	43db      	mvns	r3, r3
    e656:	401a      	ands	r2, r3
    e658:	9b01      	ldr	r3, [sp, #4]
    e65a:	665a      	str	r2, [r3, #100]	; 0x64
}
    e65c:	bf00      	nop
    e65e:	b002      	add	sp, #8
    e660:	4770      	bx	lr

0000e662 <Ftm_Pwm_Ip_SetFaultInterruptEnable>:
 * Function Name : Ftm_Pwm_Ip_SetFaultInterruptEnable
 * Description   : Enables/Disables the FTM fault interrupt.
 */
static inline void Ftm_Pwm_Ip_SetFaultInterruptEnable(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                      boolean                       Enable)
{
    e662:	b082      	sub	sp, #8
    e664:	9001      	str	r0, [sp, #4]
    e666:	460b      	mov	r3, r1
    e668:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->MODE = (FtmBase->MODE & ~FTM_MODE_FAULTIE_MASK) | FTM_MODE_FAULTIE((Enable == TRUE) ? 0x01U : 0x00U);
    e66c:	9b01      	ldr	r3, [sp, #4]
    e66e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    e670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    e674:	f89d 2003 	ldrb.w	r2, [sp, #3]
    e678:	2a00      	cmp	r2, #0
    e67a:	d001      	beq.n	e680 <Ftm_Pwm_Ip_SetFaultInterruptEnable+0x1e>
    e67c:	2280      	movs	r2, #128	; 0x80
    e67e:	e000      	b.n	e682 <Ftm_Pwm_Ip_SetFaultInterruptEnable+0x20>
    e680:	2200      	movs	r2, #0
    e682:	431a      	orrs	r2, r3
    e684:	9b01      	ldr	r3, [sp, #4]
    e686:	655a      	str	r2, [r3, #84]	; 0x54
}
    e688:	bf00      	nop
    e68a:	b002      	add	sp, #8
    e68c:	4770      	bx	lr

0000e68e <Ftm_Pwm_Ip_ClearFaultFlag>:
/*!
 * Function Name : Ftm_Pwm_Ip_ClearFaultFlag
 * Description   : Clears the fault interrupt flag.
 */
static inline void Ftm_Pwm_Ip_ClearFaultFlag(Ftm_Pwm_Ip_HwAddrType * const FtmBase)
{
    e68e:	b082      	sub	sp, #8
    e690:	9001      	str	r0, [sp, #4]
    FtmBase->FMS = (FtmBase->FMS & ~FTM_FMS_FAULTF_MASK) | FTM_FMS_FAULTF(0U);
    e692:	9b01      	ldr	r3, [sp, #4]
    e694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    e696:	f023 0280 	bic.w	r2, r3, #128	; 0x80
    e69a:	9b01      	ldr	r3, [sp, #4]
    e69c:	675a      	str	r2, [r3, #116]	; 0x74
}
    e69e:	bf00      	nop
    e6a0:	b002      	add	sp, #8
    e6a2:	4770      	bx	lr

0000e6a4 <Ftm_Pwm_Ip_SetFaultFilterValue>:
 * Function Name : Ftm_Pwm_Ip_SetFaultFilterValue
 * Description   : Selects the filter value for the fault inputs.
 */
static inline void Ftm_Pwm_Ip_SetFaultFilterValue(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  uint8                         FaultFilterValue)
{
    e6a4:	b082      	sub	sp, #8
    e6a6:	9001      	str	r0, [sp, #4]
    e6a8:	460b      	mov	r3, r1
    e6aa:	f88d 3003 	strb.w	r3, [sp, #3]
    FtmBase->FLTCTRL = (FtmBase->FLTCTRL & ~FTM_FLTCTRL_FFVAL_MASK) | FTM_FLTCTRL_FFVAL((uint32)FaultFilterValue);
    e6ae:	9b01      	ldr	r3, [sp, #4]
    e6b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    e6b2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
    e6b6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e6ba:	021b      	lsls	r3, r3, #8
    e6bc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    e6c0:	431a      	orrs	r2, r3
    e6c2:	9b01      	ldr	r3, [sp, #4]
    e6c4:	67da      	str	r2, [r3, #124]	; 0x7c
}
    e6c6:	bf00      	nop
    e6c8:	b002      	add	sp, #8
    e6ca:	4770      	bx	lr

0000e6cc <Ftm_Pwm_Ip_SetFaultOutputState>:
 * Function Name : Ftm_Pwm_Ip_SetFaultOutputState
 * Description   : Selects the fault output state when a fault event is ongoing.
 */
static inline void Ftm_Pwm_Ip_SetFaultOutputState(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                                  Ftm_Pwm_Ip_FaultOutputStateType FaultState)
{
    e6cc:	b082      	sub	sp, #8
    e6ce:	9001      	str	r0, [sp, #4]
    e6d0:	9100      	str	r1, [sp, #0]
    FtmBase->FLTCTRL = (FtmBase->FLTCTRL & ~FTM_FLTCTRL_FSTATE_MASK) | FTM_FLTCTRL_FSTATE((FaultState == FTM_PWM_IP_OUT_SAFE_VALUE)? 0x00U : 0x01U);
    e6d2:	9b01      	ldr	r3, [sp, #4]
    e6d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    e6d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    e6da:	9a00      	ldr	r2, [sp, #0]
    e6dc:	2a00      	cmp	r2, #0
    e6de:	d002      	beq.n	e6e6 <Ftm_Pwm_Ip_SetFaultOutputState+0x1a>
    e6e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    e6e4:	e000      	b.n	e6e8 <Ftm_Pwm_Ip_SetFaultOutputState+0x1c>
    e6e6:	2200      	movs	r2, #0
    e6e8:	431a      	orrs	r2, r3
    e6ea:	9b01      	ldr	r3, [sp, #4]
    e6ec:	67da      	str	r2, [r3, #124]	; 0x7c
}
    e6ee:	bf00      	nop
    e6f0:	b002      	add	sp, #8
    e6f2:	4770      	bx	lr

0000e6f4 <Ftm_Pwm_Ip_SetFaultPolarity>:
 * Description   : Selects the fault inputs polarity.
 */
static inline void Ftm_Pwm_Ip_SetFaultPolarity(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                         FaultId,
                                               Ftm_Pwm_Ip_PolarityType       FaultPol)
{
    e6f4:	b086      	sub	sp, #24
    e6f6:	9003      	str	r0, [sp, #12]
    e6f8:	460b      	mov	r3, r1
    e6fa:	9201      	str	r2, [sp, #4]
    e6fc:	f88d 300b 	strb.w	r3, [sp, #11]
    uint32 FaultInPol = ((FaultPol == FTM_PWM_IP_POLARITY_HIGH)? (uint32)0U : (uint32)1U);
    e700:	9b01      	ldr	r3, [sp, #4]
    e702:	2b00      	cmp	r3, #0
    e704:	bf14      	ite	ne
    e706:	2301      	movne	r3, #1
    e708:	2300      	moveq	r3, #0
    e70a:	b2db      	uxtb	r3, r3
    e70c:	9305      	str	r3, [sp, #20]
    FtmBase->FLTPOL = (FtmBase->FLTPOL & ~(1UL << FaultId)) | ((uint32)FaultInPol << FaultId);
    e70e:	9b03      	ldr	r3, [sp, #12]
    e710:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    e714:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e718:	2101      	movs	r1, #1
    e71a:	fa01 f303 	lsl.w	r3, r1, r3
    e71e:	43db      	mvns	r3, r3
    e720:	401a      	ands	r2, r3
    e722:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e726:	9905      	ldr	r1, [sp, #20]
    e728:	fa01 f303 	lsl.w	r3, r1, r3
    e72c:	431a      	orrs	r2, r3
    e72e:	9b03      	ldr	r3, [sp, #12]
    e730:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
    e734:	bf00      	nop
    e736:	b006      	add	sp, #24
    e738:	4770      	bx	lr

0000e73a <Ftm_Pwm_Ip_SetFaultInputEn>:
 * Description   : Enables/Disables the fault inputs.
 */
static inline void Ftm_Pwm_Ip_SetFaultInputEn(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                        FaultId,
                                               boolean                      FaultEn)
{
    e73a:	b084      	sub	sp, #16
    e73c:	9001      	str	r0, [sp, #4]
    e73e:	460b      	mov	r3, r1
    e740:	f88d 3003 	strb.w	r3, [sp, #3]
    e744:	4613      	mov	r3, r2
    e746:	f88d 3002 	strb.w	r3, [sp, #2]
    uint32 FaultInEn = ((FaultEn == TRUE)? (uint32)1U : (uint32)0U);
    e74a:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e74e:	2b00      	cmp	r3, #0
    e750:	d001      	beq.n	e756 <Ftm_Pwm_Ip_SetFaultInputEn+0x1c>
    e752:	2301      	movs	r3, #1
    e754:	e000      	b.n	e758 <Ftm_Pwm_Ip_SetFaultInputEn+0x1e>
    e756:	2300      	movs	r3, #0
    e758:	9303      	str	r3, [sp, #12]
    FtmBase->FLTCTRL = (FtmBase->FLTCTRL & ~(1UL << FaultId)) | ((uint32)FaultInEn << FaultId);
    e75a:	9b01      	ldr	r3, [sp, #4]
    e75c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    e75e:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e762:	2101      	movs	r1, #1
    e764:	fa01 f303 	lsl.w	r3, r1, r3
    e768:	43db      	mvns	r3, r3
    e76a:	401a      	ands	r2, r3
    e76c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e770:	9903      	ldr	r1, [sp, #12]
    e772:	fa01 f303 	lsl.w	r3, r1, r3
    e776:	431a      	orrs	r2, r3
    e778:	9b01      	ldr	r3, [sp, #4]
    e77a:	67da      	str	r2, [r3, #124]	; 0x7c
}
    e77c:	bf00      	nop
    e77e:	b004      	add	sp, #16
    e780:	4770      	bx	lr

0000e782 <Ftm_Pwm_Ip_SetFaultFilterEn>:
 * Description   : Enables/Disables the filter for the fault input.
 */
static inline void Ftm_Pwm_Ip_SetFaultFilterEn(Ftm_Pwm_Ip_HwAddrType * const FtmBase,
                                               uint8                         FaultId,
                                               boolean                       FaultFilEn)
{
    e782:	b084      	sub	sp, #16
    e784:	9001      	str	r0, [sp, #4]
    e786:	460b      	mov	r3, r1
    e788:	f88d 3003 	strb.w	r3, [sp, #3]
    e78c:	4613      	mov	r3, r2
    e78e:	f88d 3002 	strb.w	r3, [sp, #2]
    uint32 FaultFilterEn = ((FaultFilEn == TRUE)? (uint32)1U : (uint32)0U);
    e792:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e796:	2b00      	cmp	r3, #0
    e798:	d001      	beq.n	e79e <Ftm_Pwm_Ip_SetFaultFilterEn+0x1c>
    e79a:	2301      	movs	r3, #1
    e79c:	e000      	b.n	e7a0 <Ftm_Pwm_Ip_SetFaultFilterEn+0x1e>
    e79e:	2300      	movs	r3, #0
    e7a0:	9303      	str	r3, [sp, #12]
    FtmBase->FLTCTRL = (FtmBase->FLTCTRL & ~((uint32)FTM_FLTCTRL_FFLTR0EN_MASK << FaultId)) | (((uint32)FaultFilterEn << FaultId) << FTM_FLTCTRL_FFLTR0EN_SHIFT);
    e7a2:	9b01      	ldr	r3, [sp, #4]
    e7a4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    e7a6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e7aa:	2110      	movs	r1, #16
    e7ac:	fa01 f303 	lsl.w	r3, r1, r3
    e7b0:	43db      	mvns	r3, r3
    e7b2:	401a      	ands	r2, r3
    e7b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e7b8:	9903      	ldr	r1, [sp, #12]
    e7ba:	fa01 f303 	lsl.w	r3, r1, r3
    e7be:	011b      	lsls	r3, r3, #4
    e7c0:	431a      	orrs	r2, r3
    e7c2:	9b01      	ldr	r3, [sp, #4]
    e7c4:	67da      	str	r2, [r3, #124]	; 0x7c
}
    e7c6:	bf00      	nop
    e7c8:	b004      	add	sp, #16
    e7ca:	4770      	bx	lr

0000e7cc <Ftm_Pwm_Ip_SetSimOutputBufferEn>:
 * Function Name : Ftm_Pwm_Ip_SetSimOutputBufferEn
 * Description   : The FTM channel output state is retained when the channel is in output mode.
 */
static inline void Ftm_Pwm_Ip_SetSimOutputBufferEn(Ftm_Pwm_Ip_SimType * const SimBase,
                                                   uint8                      Instance)
{
    e7cc:	b082      	sub	sp, #8
    e7ce:	9001      	str	r0, [sp, #4]
    e7d0:	460b      	mov	r3, r1
    e7d2:	f88d 3003 	strb.w	r3, [sp, #3]
    SimBase->MISCTRL0 = (SimBase->MISCTRL0  & ~(uint32)((uint32)SIM_MISCTRL0_FTM0_OBE_CTRL_MASK << Instance)) | (uint32)((uint32)SIM_MISCTRL0_FTM0_OBE_CTRL_MASK << Instance);
    e7d6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    e7da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    e7de:	409a      	lsls	r2, r3
    e7e0:	9b01      	ldr	r3, [sp, #4]
    e7e2:	6a1b      	ldr	r3, [r3, #32]
    e7e4:	431a      	orrs	r2, r3
    e7e6:	9b01      	ldr	r3, [sp, #4]
    e7e8:	621a      	str	r2, [r3, #32]
}
    e7ea:	bf00      	nop
    e7ec:	b002      	add	sp, #8
    e7ee:	4770      	bx	lr

0000e7f0 <Ftm_Pwm_Ip_ValidateParamDeadTime>:
 *
 *END**************************************************************************/  
static boolean Ftm_Pwm_Ip_ValidateParamDeadTime(uint8 Instance,
                                                uint8 Channel,
                                                uint16 DeadTimeVal)
{
    e7f0:	b500      	push	{lr}
    e7f2:	b089      	sub	sp, #36	; 0x24
    e7f4:	4603      	mov	r3, r0
    e7f6:	f88d 3007 	strb.w	r3, [sp, #7]
    e7fa:	460b      	mov	r3, r1
    e7fc:	f88d 3006 	strb.w	r3, [sp, #6]
    e800:	4613      	mov	r3, r2
    e802:	f8ad 3004 	strh.w	r3, [sp, #4]
    const Ftm_Pwm_Ip_HwAddrType *const FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    e806:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e80a:	4a39      	ldr	r2, [pc, #228]	; (e8f0 <Ftm_Pwm_Ip_ValidateParamDeadTime+0x100>)
    e80c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e810:	9306      	str	r3, [sp, #24]
    boolean RetVal = FALSE;
    e812:	2300      	movs	r3, #0
    e814:	f88d 301f 	strb.w	r3, [sp, #31]

    uint8 PairId = Channel >> 1U;
    e818:	f89d 3006 	ldrb.w	r3, [sp, #6]
    e81c:	085b      	lsrs	r3, r3, #1
    e81e:	f88d 3017 	strb.w	r3, [sp, #23]
    uint16 EvenCounterVal = Ftm_Pwm_Ip_GetChnCountVal(FtmBase, (PairId * 2U));
    e822:	f89d 3017 	ldrb.w	r3, [sp, #23]
    e826:	005b      	lsls	r3, r3, #1
    e828:	b2db      	uxtb	r3, r3
    e82a:	4619      	mov	r1, r3
    e82c:	9806      	ldr	r0, [sp, #24]
    e82e:	f7fe ffb0 	bl	d792 <Ftm_Pwm_Ip_GetChnCountVal>
    e832:	4603      	mov	r3, r0
    e834:	f8ad 3014 	strh.w	r3, [sp, #20]
    uint16 OddCounterVal  = Ftm_Pwm_Ip_GetChnCountVal(FtmBase, ((PairId * 2U) + 1U));
    e838:	f89d 3017 	ldrb.w	r3, [sp, #23]
    e83c:	005b      	lsls	r3, r3, #1
    e83e:	b2db      	uxtb	r3, r3
    e840:	3301      	adds	r3, #1
    e842:	b2db      	uxtb	r3, r3
    e844:	4619      	mov	r1, r3
    e846:	9806      	ldr	r0, [sp, #24]
    e848:	f7fe ffa3 	bl	d792 <Ftm_Pwm_Ip_GetChnCountVal>
    e84c:	4603      	mov	r3, r0
    e84e:	f8ad 3012 	strh.w	r3, [sp, #18]
    uint8 Prescaler = Ftm_Pwm_Ip_GetClockPs(FtmBase);
    e852:	9806      	ldr	r0, [sp, #24]
    e854:	f7fe fde0 	bl	d418 <Ftm_Pwm_Ip_GetClockPs>
    e858:	4603      	mov	r3, r0
    e85a:	f88d 3011 	strb.w	r3, [sp, #17]
    uint8 DeadTimePs = Ftm_Pwm_Ip_GetDeadtimePrescaler(FtmBase);
    e85e:	9806      	ldr	r0, [sp, #24]
    e860:	f7ff f9c1 	bl	dbe6 <Ftm_Pwm_Ip_GetDeadtimePrescaler>
    e864:	4603      	mov	r3, r0
    e866:	f88d 3010 	strb.w	r3, [sp, #16]

    uint16 CompareEven = (OddCounterVal - EvenCounterVal);
    e86a:	f8bd 2012 	ldrh.w	r2, [sp, #18]
    e86e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    e872:	1ad3      	subs	r3, r2, r3
    e874:	f8ad 300e 	strh.w	r3, [sp, #14]
    uint16 CompareOdd = Ftm_Pwm_Ip_aPeriod[Instance] - CompareEven;
    e878:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e87c:	4a1d      	ldr	r2, [pc, #116]	; (e8f4 <Ftm_Pwm_Ip_ValidateParamDeadTime+0x104>)
    e87e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    e882:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    e886:	1ad3      	subs	r3, r2, r3
    e888:	f8ad 300c 	strh.w	r3, [sp, #12]
    /* Validate the range deadtime value is less than 1024U and greater than 0U */
    if ((DeadTimeVal < 1024U) && (DeadTimeVal > 0U))
    e88c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    e890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    e894:	d206      	bcs.n	e8a4 <Ftm_Pwm_Ip_ValidateParamDeadTime+0xb4>
    e896:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    e89a:	2b00      	cmp	r3, #0
    e89c:	d002      	beq.n	e8a4 <Ftm_Pwm_Ip_ValidateParamDeadTime+0xb4>
    {
        RetVal = TRUE;
    e89e:	2301      	movs	r3, #1
    e8a0:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    /* Deadtime insertion corner cases */
    /* The deadtime delay is less than the channel (n) duty cycle */
    /* The deadtime delay is less than the channel (n+1) duty cycle */
    if ((0U == Prescaler) && ((0U == DeadTimePs) || (1U == DeadTimePs)))
    e8a4:	f89d 3011 	ldrb.w	r3, [sp, #17]
    e8a8:	2b00      	cmp	r3, #0
    e8aa:	d11a      	bne.n	e8e2 <Ftm_Pwm_Ip_ValidateParamDeadTime+0xf2>
    e8ac:	f89d 3010 	ldrb.w	r3, [sp, #16]
    e8b0:	2b00      	cmp	r3, #0
    e8b2:	d003      	beq.n	e8bc <Ftm_Pwm_Ip_ValidateParamDeadTime+0xcc>
    e8b4:	f89d 3010 	ldrb.w	r3, [sp, #16]
    e8b8:	2b01      	cmp	r3, #1
    e8ba:	d112      	bne.n	e8e2 <Ftm_Pwm_Ip_ValidateParamDeadTime+0xf2>
    { 
        if ((DeadTimeVal < CompareEven) && (DeadTimeVal < CompareOdd))
    e8bc:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    e8c0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    e8c4:	429a      	cmp	r2, r3
    e8c6:	d209      	bcs.n	e8dc <Ftm_Pwm_Ip_ValidateParamDeadTime+0xec>
    e8c8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    e8cc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    e8d0:	429a      	cmp	r2, r3
    e8d2:	d203      	bcs.n	e8dc <Ftm_Pwm_Ip_ValidateParamDeadTime+0xec>
        {
            RetVal = TRUE;
    e8d4:	2301      	movs	r3, #1
    e8d6:	f88d 301f 	strb.w	r3, [sp, #31]
    e8da:	e002      	b.n	e8e2 <Ftm_Pwm_Ip_ValidateParamDeadTime+0xf2>
        }
        else
        {
            RetVal = FALSE;
    e8dc:	2300      	movs	r3, #0
    e8de:	f88d 301f 	strb.w	r3, [sp, #31]
        }
    }

    return RetVal;
    e8e2:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    e8e6:	4618      	mov	r0, r3
    e8e8:	b009      	add	sp, #36	; 0x24
    e8ea:	f85d fb04 	ldr.w	pc, [sp], #4
    e8ee:	bf00      	nop
    e8f0:	00019b58 	.word	0x00019b58
    e8f4:	1fff8e2c 	.word	0x1fff8e2c

0000e8f8 <Ftm_Pwm_Ip_CalculatePhaseShift>:
 *
 *END**************************************************************************/
static uint16 Ftm_Pwm_Ip_CalculatePhaseShift(uint8 Instance,
                                             uint16 DutyCycle,
                                             uint16 PhaseShift)
{
    e8f8:	b084      	sub	sp, #16
    e8fa:	4603      	mov	r3, r0
    e8fc:	f88d 3007 	strb.w	r3, [sp, #7]
    e900:	460b      	mov	r3, r1
    e902:	f8ad 3004 	strh.w	r3, [sp, #4]
    e906:	4613      	mov	r3, r2
    e908:	f8ad 3002 	strh.w	r3, [sp, #2]
    uint16 CnVValue = 0U;
    e90c:	2300      	movs	r3, #0
    e90e:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* If 100% duty cycle, C(n+1)V > MOD.
    Then choose C(n+1)V = Period = MOD + 1 for optimization. */
    if (Ftm_Pwm_Ip_aPeriod[Instance] == DutyCycle)
    e912:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e916:	4a17      	ldr	r2, [pc, #92]	; (e974 <Ftm_Pwm_Ip_CalculatePhaseShift+0x7c>)
    e918:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    e91c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    e920:	429a      	cmp	r2, r3
    e922:	d107      	bne.n	e934 <Ftm_Pwm_Ip_CalculatePhaseShift+0x3c>
    {
        CnVValue = Ftm_Pwm_Ip_aPeriod[Instance];
    e924:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e928:	4a12      	ldr	r2, [pc, #72]	; (e974 <Ftm_Pwm_Ip_CalculatePhaseShift+0x7c>)
    e92a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    e92e:	f8ad 300e 	strh.w	r3, [sp, #14]
    e932:	e019      	b.n	e968 <Ftm_Pwm_Ip_CalculatePhaseShift+0x70>
        (void) PhaseShift;
    }
    /* If 0% duty cycle, C(n+1)V = CnV = phase-shift value. */
    else if (0U == DutyCycle)
    e934:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    e938:	2b00      	cmp	r3, #0
    e93a:	d104      	bne.n	e946 <Ftm_Pwm_Ip_CalculatePhaseShift+0x4e>
    {
        CnVValue = PhaseShift;
    e93c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    e940:	f8ad 300e 	strh.w	r3, [sp, #14]
    e944:	e010      	b.n	e968 <Ftm_Pwm_Ip_CalculatePhaseShift+0x70>
        (void) Instance;
    }
    else
    {
        /* The n+1 match can occur at the next cycle */
        CnVValue = (PhaseShift + DutyCycle) % Ftm_Pwm_Ip_aPeriod[Instance];
    e946:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    e94a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    e94e:	4413      	add	r3, r2
    e950:	f89d 2007 	ldrb.w	r2, [sp, #7]
    e954:	4907      	ldr	r1, [pc, #28]	; (e974 <Ftm_Pwm_Ip_CalculatePhaseShift+0x7c>)
    e956:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
    e95a:	fb93 f1f2 	sdiv	r1, r3, r2
    e95e:	fb01 f202 	mul.w	r2, r1, r2
    e962:	1a9b      	subs	r3, r3, r2
    e964:	f8ad 300e 	strh.w	r3, [sp, #14]
    }

    return CnVValue;
    e968:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    e96c:	4618      	mov	r0, r3
    e96e:	b004      	add	sp, #16
    e970:	4770      	bx	lr
    e972:	bf00      	nop
    e974:	1fff8e2c 	.word	0x1fff8e2c

0000e978 <Ftm_Pwm_Ip_InitPair>:
 * Description   : Configures the PWM signal for the combined channel.
 *
 *END**************************************************************************/
static void  Ftm_Pwm_Ip_InitPair(uint8 Instance,
                                 const Ftm_Pwm_Ip_PairCfgType * UserPairCfg)
{
    e978:	b500      	push	{lr}
    e97a:	b085      	sub	sp, #20
    e97c:	4603      	mov	r3, r0
    e97e:	9100      	str	r1, [sp, #0]
    e980:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    e984:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e988:	4a53      	ldr	r2, [pc, #332]	; (ead8 <Ftm_Pwm_Ip_InitPair+0x160>)
    e98a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e98e:	9303      	str	r3, [sp, #12]
    uint8 MainChId = 0U;
    e990:	2300      	movs	r3, #0
    e992:	f88d 300b 	strb.w	r3, [sp, #11]
    uint8 PairChId = 0U;
    e996:	2300      	movs	r3, #0
    e998:	f88d 300a 	strb.w	r3, [sp, #10]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    e99c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e9a0:	2b03      	cmp	r3, #3
    e9a2:	bf94      	ite	ls
    e9a4:	2301      	movls	r3, #1
    e9a6:	2300      	movhi	r3, #0
    e9a8:	b2db      	uxtb	r3, r3
    e9aa:	4618      	mov	r0, r3
    e9ac:	f7f1 ff9e 	bl	8ec <DevAssert>
    DevAssert(NULL_PTR != UserPairCfg);
    e9b0:	9b00      	ldr	r3, [sp, #0]
    e9b2:	2b00      	cmp	r3, #0
    e9b4:	bf14      	ite	ne
    e9b6:	2301      	movne	r3, #1
    e9b8:	2300      	moveq	r3, #0
    e9ba:	b2db      	uxtb	r3, r3
    e9bc:	4618      	mov	r0, r3
    e9be:	f7f1 ff95 	bl	8ec <DevAssert>
    DevAssert(FTM_PWM_IP_PAIR_COUNT > UserPairCfg->PairId);
    e9c2:	9b00      	ldr	r3, [sp, #0]
    e9c4:	781b      	ldrb	r3, [r3, #0]
    e9c6:	2b03      	cmp	r3, #3
    e9c8:	bf94      	ite	ls
    e9ca:	2301      	movls	r3, #1
    e9cc:	2300      	movhi	r3, #0
    e9ce:	b2db      	uxtb	r3, r3
    e9d0:	4618      	mov	r0, r3
    e9d2:	f7f1 ff8b 	bl	8ec <DevAssert>
    /* Check that deadtime is used in complementary mode */
    if (TRUE == UserPairCfg->DeadtimeEn)
    e9d6:	9b00      	ldr	r3, [sp, #0]
    e9d8:	785b      	ldrb	r3, [r3, #1]
    e9da:	2b00      	cmp	r3, #0
    e9dc:	d004      	beq.n	e9e8 <Ftm_Pwm_Ip_InitPair+0x70>
    {
        DevAssert(TRUE == UserPairCfg->ComplementaryModeEn);
    e9de:	9b00      	ldr	r3, [sp, #0]
    e9e0:	789b      	ldrb	r3, [r3, #2]
    e9e2:	4618      	mov	r0, r3
    e9e4:	f7f1 ff82 	bl	8ec <DevAssert>
    }
#endif

    /* Get channel ids for pair */
    MainChId = (uint8)(UserPairCfg->PairId * 2U);
    e9e8:	9b00      	ldr	r3, [sp, #0]
    e9ea:	781b      	ldrb	r3, [r3, #0]
    e9ec:	005b      	lsls	r3, r3, #1
    e9ee:	f88d 300b 	strb.w	r3, [sp, #11]
    PairChId = (uint8)(MainChId + 1U);
    e9f2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    e9f6:	3301      	adds	r3, #1
    e9f8:	f88d 300a 	strb.w	r3, [sp, #10]

    Ftm_Pwm_Ip_aPhaseShift[Instance][UserPairCfg->PairId] = UserPairCfg->PhaseShiftValue;
    e9fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ea00:	9a00      	ldr	r2, [sp, #0]
    ea02:	7812      	ldrb	r2, [r2, #0]
    ea04:	4610      	mov	r0, r2
    ea06:	9a00      	ldr	r2, [sp, #0]
    ea08:	8951      	ldrh	r1, [r2, #10]
    ea0a:	4a34      	ldr	r2, [pc, #208]	; (eadc <Ftm_Pwm_Ip_InitPair+0x164>)
    ea0c:	009b      	lsls	r3, r3, #2
    ea0e:	4403      	add	r3, r0
    ea10:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    /* Configure Complementary mode for the Pair */
    Ftm_Pwm_Ip_SetDualChnCompCmd(FtmBase, UserPairCfg->PairId, UserPairCfg->ComplementaryModeEn);
    ea14:	9b00      	ldr	r3, [sp, #0]
    ea16:	7819      	ldrb	r1, [r3, #0]
    ea18:	9b00      	ldr	r3, [sp, #0]
    ea1a:	789b      	ldrb	r3, [r3, #2]
    ea1c:	461a      	mov	r2, r3
    ea1e:	9803      	ldr	r0, [sp, #12]
    ea20:	f7ff f821 	bl	da66 <Ftm_Pwm_Ip_SetDualChnCompCmd>

    /* Configure polarity of the PWM signal taking into consideration POL of main channel */
    if (TRUE == UserPairCfg->ComplementaryModeEn)
    ea24:	9b00      	ldr	r3, [sp, #0]
    ea26:	789b      	ldrb	r3, [r3, #2]
    ea28:	2b00      	cmp	r3, #0
    ea2a:	d02f      	beq.n	ea8c <Ftm_Pwm_Ip_InitPair+0x114>
    {
        /* Complementary mode active. Second channel active state is inverted. */
        if (FTM_PWM_IP_POLARITY_LOW == Ftm_Pwm_Ip_GetChnOutputPolarity(FtmBase, MainChId))
    ea2c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    ea30:	4619      	mov	r1, r3
    ea32:	9803      	ldr	r0, [sp, #12]
    ea34:	f7ff f94c 	bl	dcd0 <Ftm_Pwm_Ip_GetChnOutputPolarity>
    ea38:	4603      	mov	r3, r0
    ea3a:	2b01      	cmp	r3, #1
    ea3c:	d113      	bne.n	ea66 <Ftm_Pwm_Ip_InitPair+0xee>
        {
            /* Main channel polarity is Active Low */
            if (FTM_PWM_IP_MAIN_DUPLICATED == UserPairCfg->PairChPolarity)
    ea3e:	9b00      	ldr	r3, [sp, #0]
    ea40:	685b      	ldr	r3, [r3, #4]
    ea42:	2b01      	cmp	r3, #1
    ea44:	d107      	bne.n	ea56 <Ftm_Pwm_Ip_InitPair+0xde>
            {
                /* User wants to duplicate main channel active state. Set polarity to Active High. */
                Ftm_Pwm_Ip_SetChnOutputPolarityCmd(FtmBase, PairChId, FTM_PWM_IP_POLARITY_HIGH);
    ea46:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ea4a:	2200      	movs	r2, #0
    ea4c:	4619      	mov	r1, r3
    ea4e:	9803      	ldr	r0, [sp, #12]
    ea50:	f7ff f91c 	bl	dc8c <Ftm_Pwm_Ip_SetChnOutputPolarityCmd>
    ea54:	e01a      	b.n	ea8c <Ftm_Pwm_Ip_InitPair+0x114>
            }
            else
            {
                /* User wants to invert main channel active state. Set polarity to Active Low. */
                Ftm_Pwm_Ip_SetChnOutputPolarityCmd(FtmBase, PairChId, FTM_PWM_IP_POLARITY_LOW);
    ea56:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ea5a:	2201      	movs	r2, #1
    ea5c:	4619      	mov	r1, r3
    ea5e:	9803      	ldr	r0, [sp, #12]
    ea60:	f7ff f914 	bl	dc8c <Ftm_Pwm_Ip_SetChnOutputPolarityCmd>
    ea64:	e012      	b.n	ea8c <Ftm_Pwm_Ip_InitPair+0x114>
            }
        }
        else
        {
            /* Main channel polarity is Active High */
            if (FTM_PWM_IP_MAIN_DUPLICATED == UserPairCfg->PairChPolarity)
    ea66:	9b00      	ldr	r3, [sp, #0]
    ea68:	685b      	ldr	r3, [r3, #4]
    ea6a:	2b01      	cmp	r3, #1
    ea6c:	d107      	bne.n	ea7e <Ftm_Pwm_Ip_InitPair+0x106>
            {
                /* User wants to duplicate main channel active state. Set polarity to Active Low. */
                Ftm_Pwm_Ip_SetChnOutputPolarityCmd(FtmBase, PairChId, FTM_PWM_IP_POLARITY_LOW);
    ea6e:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ea72:	2201      	movs	r2, #1
    ea74:	4619      	mov	r1, r3
    ea76:	9803      	ldr	r0, [sp, #12]
    ea78:	f7ff f908 	bl	dc8c <Ftm_Pwm_Ip_SetChnOutputPolarityCmd>
    ea7c:	e006      	b.n	ea8c <Ftm_Pwm_Ip_InitPair+0x114>
            }
            else
            {
                /* User wants to invert main channel active state. Set polarity to Active High. */
                Ftm_Pwm_Ip_SetChnOutputPolarityCmd(FtmBase, PairChId, FTM_PWM_IP_POLARITY_HIGH);
    ea7e:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ea82:	2200      	movs	r2, #0
    ea84:	4619      	mov	r1, r3
    ea86:	9803      	ldr	r0, [sp, #12]
    ea88:	f7ff f900 	bl	dc8c <Ftm_Pwm_Ip_SetChnOutputPolarityCmd>
            }
        }
    }
#if (defined(FTM_PWM_IP_HAS_CHANNEL_PWM_ENABLE) && (FTM_PWM_IP_HAS_CHANNEL_PWM_ENABLE == STD_ON))
    /* Enable PWM output */
    Ftm_Pwm_Ip_EnablePwmChannelOutputs(FtmBase, PairChId);
    ea8c:	f89d 300a 	ldrb.w	r3, [sp, #10]
    ea90:	4619      	mov	r1, r3
    ea92:	9803      	ldr	r0, [sp, #12]
    ea94:	f7fe fd22 	bl	d4dc <Ftm_Pwm_Ip_EnablePwmChannelOutputs>
#endif

    /* Configure sync control for channels CV registers */
    Ftm_Pwm_Ip_SetDualChnPwmSyncCmd(FtmBase, UserPairCfg->PairId, UserPairCfg->PairSyncEn);
    ea98:	9b00      	ldr	r3, [sp, #0]
    ea9a:	7819      	ldrb	r1, [r3, #0]
    ea9c:	9b00      	ldr	r3, [sp, #0]
    ea9e:	7a5b      	ldrb	r3, [r3, #9]
    eaa0:	461a      	mov	r2, r3
    eaa2:	9803      	ldr	r0, [sp, #12]
    eaa4:	f7ff f82d 	bl	db02 <Ftm_Pwm_Ip_SetDualChnPwmSyncCmd>
    /* Configure dead time */
    Ftm_Pwm_Ip_SetDualChnDeadtimeCmd(FtmBase, UserPairCfg->PairId, UserPairCfg->DeadtimeEn);
    eaa8:	9b00      	ldr	r3, [sp, #0]
    eaaa:	7819      	ldrb	r1, [r3, #0]
    eaac:	9b00      	ldr	r3, [sp, #0]
    eaae:	785b      	ldrb	r3, [r3, #1]
    eab0:	461a      	mov	r2, r3
    eab2:	9803      	ldr	r0, [sp, #12]
    eab4:	f7fe fffe 	bl	dab4 <Ftm_Pwm_Ip_SetDualChnDeadtimeCmd>
    /* Configure the generation of external trigger on the channel (n+1) */
    Ftm_Pwm_Ip_SetChnTriggerCmd(FtmBase, PairChId, UserPairCfg->PairExtTrigEn);
    eab8:	9b00      	ldr	r3, [sp, #0]
    eaba:	7a1a      	ldrb	r2, [r3, #8]
    eabc:	f89d 300a 	ldrb.w	r3, [sp, #10]
    eac0:	4619      	mov	r1, r3
    eac2:	9803      	ldr	r0, [sp, #12]
    eac4:	f7ff fd33 	bl	e52e <Ftm_Pwm_Ip_SetChnTriggerCmd>
    /* Sync Write buffered registers */
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, TRUE);
    eac8:	2101      	movs	r1, #1
    eaca:	9803      	ldr	r0, [sp, #12]
    eacc:	f7fe ff15 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
}
    ead0:	bf00      	nop
    ead2:	b005      	add	sp, #20
    ead4:	f85d fb04 	ldr.w	pc, [sp], #4
    ead8:	00019b58 	.word	0x00019b58
    eadc:	1fff8e74 	.word	0x1fff8e74

0000eae0 <Ftm_Pwm_Ip_DisableCmpIrq>:
 *                 time-overflow (TOIE, TOF) for the specified channel.
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_DisableCmpIrq(uint8 Instance,
                                     uint8 Channel)
{
    eae0:	b500      	push	{lr}
    eae2:	b085      	sub	sp, #20
    eae4:	4603      	mov	r3, r0
    eae6:	460a      	mov	r2, r1
    eae8:	f88d 3007 	strb.w	r3, [sp, #7]
    eaec:	4613      	mov	r3, r2
    eaee:	f88d 3006 	strb.w	r3, [sp, #6]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    eaf2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    eaf6:	4a0a      	ldr	r2, [pc, #40]	; (eb20 <Ftm_Pwm_Ip_DisableCmpIrq+0x40>)
    eaf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eafc:	9303      	str	r3, [sp, #12]

    Ftm_Pwm_Ip_ClearTimerOverflow(FtmBase);
#endif

    /* Clear CHIE bit in CnSC register for the given channel to disable match-compare interrupts */
    Ftm_Pwm_Ip_UpdateChnInt(FtmBase, Channel, FALSE);
    eafe:	f89d 3006 	ldrb.w	r3, [sp, #6]
    eb02:	2200      	movs	r2, #0
    eb04:	4619      	mov	r1, r3
    eb06:	9803      	ldr	r0, [sp, #12]
    eb08:	f7fe fdde 	bl	d6c8 <Ftm_Pwm_Ip_UpdateChnInt>
    /* Clear CHnF bit interrupt flag */
    Ftm_Pwm_Ip_ClearChnEventFlag(FtmBase, Channel);
    eb0c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    eb10:	4619      	mov	r1, r3
    eb12:	9803      	ldr	r0, [sp, #12]
    eb14:	f7fe fdfb 	bl	d70e <Ftm_Pwm_Ip_ClearChnEventFlag>
}
    eb18:	bf00      	nop
    eb1a:	b005      	add	sp, #20
    eb1c:	f85d fb04 	ldr.w	pc, [sp], #4
    eb20:	00019b58 	.word	0x00019b58

0000eb24 <Ftm_Pwm_Ip_ConfigureSWandHWSync>:

static void Ftm_Pwm_Ip_ConfigureSWandHWSync(uint8 Instance, const Ftm_Pwm_Ip_SyncCfgType * SyncCfg)
{
    eb24:	b500      	push	{lr}
    eb26:	b085      	sub	sp, #20
    eb28:	4603      	mov	r3, r0
    eb2a:	9100      	str	r1, [sp, #0]
    eb2c:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    eb30:	f89d 3007 	ldrb.w	r3, [sp, #7]
    eb34:	4a53      	ldr	r2, [pc, #332]	; (ec84 <Ftm_Pwm_Ip_ConfigureSWandHWSync+0x160>)
    eb36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eb3a:	9303      	str	r3, [sp, #12]
    switch (SyncCfg->SyncMode)
    eb3c:	9b00      	ldr	r3, [sp, #0]
    eb3e:	681b      	ldr	r3, [r3, #0]
    eb40:	2b00      	cmp	r3, #0
    eb42:	d002      	beq.n	eb4a <Ftm_Pwm_Ip_ConfigureSWandHWSync+0x26>
    eb44:	2b01      	cmp	r3, #1
    eb46:	d04c      	beq.n	ebe2 <Ftm_Pwm_Ip_ConfigureSWandHWSync+0xbe>
            Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd(FtmBase, FALSE);
            Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd(FtmBase, (SyncCfg->CounterSync != FTM_PWM_IP_SYNC_DISABLED));
            break;

        default:    /* Nothing to do */
            break;
    eb48:	e097      	b.n	ec7a <Ftm_Pwm_Ip_ConfigureSWandHWSync+0x156>
            Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd(FtmBase, (SyncCfg->OutMaskSync != FTM_PWM_IP_SYNC_DISABLED));
    eb4a:	9b00      	ldr	r3, [sp, #0]
    eb4c:	699b      	ldr	r3, [r3, #24]
    eb4e:	2b00      	cmp	r3, #0
    eb50:	bf14      	ite	ne
    eb52:	2301      	movne	r3, #1
    eb54:	2300      	moveq	r3, #0
    eb56:	b2db      	uxtb	r3, r3
    eb58:	4619      	mov	r1, r3
    eb5a:	9803      	ldr	r0, [sp, #12]
    eb5c:	f7ff f9b1 	bl	dec2 <Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd(FtmBase, FALSE);
    eb60:	2100      	movs	r1, #0
    eb62:	9803      	ldr	r0, [sp, #12]
    eb64:	f7ff fa2a 	bl	dfbc <Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd(FtmBase, (SyncCfg->InverterSync != FTM_PWM_IP_SYNC_DISABLED));
    eb68:	9b00      	ldr	r3, [sp, #0]
    eb6a:	691b      	ldr	r3, [r3, #16]
    eb6c:	2b00      	cmp	r3, #0
    eb6e:	bf14      	ite	ne
    eb70:	2301      	movne	r3, #1
    eb72:	2300      	moveq	r3, #0
    eb74:	b2db      	uxtb	r3, r3
    eb76:	4619      	mov	r1, r3
    eb78:	9803      	ldr	r0, [sp, #12]
    eb7a:	f7ff f9bb 	bl	def4 <Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd(FtmBase, FALSE);
    eb7e:	2100      	movs	r1, #0
    eb80:	9803      	ldr	r0, [sp, #12]
    eb82:	f7ff fa34 	bl	dfee <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd(FtmBase, (SyncCfg->OutRegSync != FTM_PWM_IP_SYNC_DISABLED));
    eb86:	9b00      	ldr	r3, [sp, #0]
    eb88:	695b      	ldr	r3, [r3, #20]
    eb8a:	2b00      	cmp	r3, #0
    eb8c:	bf14      	ite	ne
    eb8e:	2301      	movne	r3, #1
    eb90:	2300      	moveq	r3, #0
    eb92:	b2db      	uxtb	r3, r3
    eb94:	4619      	mov	r1, r3
    eb96:	9803      	ldr	r0, [sp, #12]
    eb98:	f7ff f9c5 	bl	df26 <Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd(FtmBase, FALSE);
    eb9c:	2100      	movs	r1, #0
    eb9e:	9803      	ldr	r0, [sp, #12]
    eba0:	f7ff fa25 	bl	dfee <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd(FtmBase, (SyncCfg->InitCounterSync != FTM_PWM_IP_SYNC_DISABLED));
    eba4:	9b00      	ldr	r3, [sp, #0]
    eba6:	69db      	ldr	r3, [r3, #28]
    eba8:	2b00      	cmp	r3, #0
    ebaa:	bf14      	ite	ne
    ebac:	2301      	movne	r3, #1
    ebae:	2300      	moveq	r3, #0
    ebb0:	b2db      	uxtb	r3, r3
    ebb2:	4619      	mov	r1, r3
    ebb4:	9803      	ldr	r0, [sp, #12]
    ebb6:	f7ff f96b 	bl	de90 <Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd(FtmBase, FALSE);
    ebba:	2100      	movs	r1, #0
    ebbc:	9803      	ldr	r0, [sp, #12]
    ebbe:	f7ff f9e4 	bl	df8a <Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd(FtmBase, (SyncCfg->CounterSync != FTM_PWM_IP_SYNC_DISABLED));
    ebc2:	9b00      	ldr	r3, [sp, #0]
    ebc4:	6a1b      	ldr	r3, [r3, #32]
    ebc6:	2b00      	cmp	r3, #0
    ebc8:	bf14      	ite	ne
    ebca:	2301      	movne	r3, #1
    ebcc:	2300      	moveq	r3, #0
    ebce:	b2db      	uxtb	r3, r3
    ebd0:	4619      	mov	r1, r3
    ebd2:	9803      	ldr	r0, [sp, #12]
    ebd4:	f7ff f943 	bl	de5e <Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd(FtmBase, FALSE);
    ebd8:	2100      	movs	r1, #0
    ebda:	9803      	ldr	r0, [sp, #12]
    ebdc:	f7ff f9bc 	bl	df58 <Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd>
            break;
    ebe0:	e04b      	b.n	ec7a <Ftm_Pwm_Ip_ConfigureSWandHWSync+0x156>
            Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd(FtmBase, FALSE);
    ebe2:	2100      	movs	r1, #0
    ebe4:	9803      	ldr	r0, [sp, #12]
    ebe6:	f7ff f96c 	bl	dec2 <Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd(FtmBase, (SyncCfg->OutMaskSync != FTM_PWM_IP_SYNC_DISABLED));
    ebea:	9b00      	ldr	r3, [sp, #0]
    ebec:	699b      	ldr	r3, [r3, #24]
    ebee:	2b00      	cmp	r3, #0
    ebf0:	bf14      	ite	ne
    ebf2:	2301      	movne	r3, #1
    ebf4:	2300      	moveq	r3, #0
    ebf6:	b2db      	uxtb	r3, r3
    ebf8:	4619      	mov	r1, r3
    ebfa:	9803      	ldr	r0, [sp, #12]
    ebfc:	f7ff f9de 	bl	dfbc <Ftm_Pwm_Ip_SetOutmaskHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd(FtmBase, FALSE);
    ec00:	2100      	movs	r1, #0
    ec02:	9803      	ldr	r0, [sp, #12]
    ec04:	f7ff f976 	bl	def4 <Ftm_Pwm_Ip_SetInvctrlSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd(FtmBase, (SyncCfg->InverterSync != FTM_PWM_IP_SYNC_DISABLED));
    ec08:	9b00      	ldr	r3, [sp, #0]
    ec0a:	691b      	ldr	r3, [r3, #16]
    ec0c:	2b00      	cmp	r3, #0
    ec0e:	bf14      	ite	ne
    ec10:	2301      	movne	r3, #1
    ec12:	2300      	moveq	r3, #0
    ec14:	b2db      	uxtb	r3, r3
    ec16:	4619      	mov	r1, r3
    ec18:	9803      	ldr	r0, [sp, #12]
    ec1a:	f7ff f9e8 	bl	dfee <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd(FtmBase, FALSE);
    ec1e:	2100      	movs	r1, #0
    ec20:	9803      	ldr	r0, [sp, #12]
    ec22:	f7ff f980 	bl	df26 <Ftm_Pwm_Ip_SetSwoctrlSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd(FtmBase, (SyncCfg->OutRegSync != FTM_PWM_IP_SYNC_DISABLED));
    ec26:	9b00      	ldr	r3, [sp, #0]
    ec28:	695b      	ldr	r3, [r3, #20]
    ec2a:	2b00      	cmp	r3, #0
    ec2c:	bf14      	ite	ne
    ec2e:	2301      	movne	r3, #1
    ec30:	2300      	moveq	r3, #0
    ec32:	b2db      	uxtb	r3, r3
    ec34:	4619      	mov	r1, r3
    ec36:	9803      	ldr	r0, [sp, #12]
    ec38:	f7ff f9d9 	bl	dfee <Ftm_Pwm_Ip_SetInvctrlHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd(FtmBase, FALSE);
    ec3c:	2100      	movs	r1, #0
    ec3e:	9803      	ldr	r0, [sp, #12]
    ec40:	f7ff f926 	bl	de90 <Ftm_Pwm_Ip_SetModCntinCvSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd(FtmBase, (SyncCfg->InitCounterSync != FTM_PWM_IP_SYNC_DISABLED));
    ec44:	9b00      	ldr	r3, [sp, #0]
    ec46:	69db      	ldr	r3, [r3, #28]
    ec48:	2b00      	cmp	r3, #0
    ec4a:	bf14      	ite	ne
    ec4c:	2301      	movne	r3, #1
    ec4e:	2300      	moveq	r3, #0
    ec50:	b2db      	uxtb	r3, r3
    ec52:	4619      	mov	r1, r3
    ec54:	9803      	ldr	r0, [sp, #12]
    ec56:	f7ff f998 	bl	df8a <Ftm_Pwm_Ip_SetModCntinCvHardwareSyncModeCmd>
            Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd(FtmBase, FALSE);
    ec5a:	2100      	movs	r1, #0
    ec5c:	9803      	ldr	r0, [sp, #12]
    ec5e:	f7ff f8fe 	bl	de5e <Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd>
            Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd(FtmBase, (SyncCfg->CounterSync != FTM_PWM_IP_SYNC_DISABLED));
    ec62:	9b00      	ldr	r3, [sp, #0]
    ec64:	6a1b      	ldr	r3, [r3, #32]
    ec66:	2b00      	cmp	r3, #0
    ec68:	bf14      	ite	ne
    ec6a:	2301      	movne	r3, #1
    ec6c:	2300      	moveq	r3, #0
    ec6e:	b2db      	uxtb	r3, r3
    ec70:	4619      	mov	r1, r3
    ec72:	9803      	ldr	r0, [sp, #12]
    ec74:	f7ff f970 	bl	df58 <Ftm_Pwm_Ip_SetCounterHardwareSyncModeCmd>
            break;
    ec78:	bf00      	nop
    }
}
    ec7a:	bf00      	nop
    ec7c:	b005      	add	sp, #20
    ec7e:	f85d fb04 	ldr.w	pc, [sp], #4
    ec82:	bf00      	nop
    ec84:	00019b58 	.word	0x00019b58

0000ec88 <Ftm_Pwm_Ip_ConfigureSyncType>:


static void Ftm_Pwm_Ip_ConfigureSyncType(uint8 Instance, const Ftm_Pwm_Ip_SyncCfgType * SyncCfg)
{
    ec88:	b500      	push	{lr}
    ec8a:	b085      	sub	sp, #20
    ec8c:	4603      	mov	r3, r0
    ec8e:	9100      	str	r1, [sp, #0]
    ec90:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    ec94:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ec98:	4a19      	ldr	r2, [pc, #100]	; (ed00 <Ftm_Pwm_Ip_ConfigureSyncType+0x78>)
    ec9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ec9e:	9303      	str	r3, [sp, #12]

    /* Configure sync for OUTMASK register */
    Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd(FtmBase, (SyncCfg->OutMaskSync  == FTM_PWM_IP_SYNC_DISABLED)? FALSE : TRUE);
    eca0:	9b00      	ldr	r3, [sp, #0]
    eca2:	699b      	ldr	r3, [r3, #24]
    eca4:	2b00      	cmp	r3, #0
    eca6:	bf14      	ite	ne
    eca8:	2301      	movne	r3, #1
    ecaa:	2300      	moveq	r3, #0
    ecac:	b2db      	uxtb	r3, r3
    ecae:	4619      	mov	r1, r3
    ecb0:	9803      	ldr	r0, [sp, #12]
    ecb2:	f7fe fde7 	bl	d884 <Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd>
    /* Configure sync for INVCTRL register */
    Ftm_Pwm_Ip_SetInvctrlPwmSyncModeCmd(FtmBase, (SyncCfg->InverterSync  == FTM_PWM_IP_SYNC_DISABLED)? FALSE : TRUE);
    ecb6:	9b00      	ldr	r3, [sp, #0]
    ecb8:	691b      	ldr	r3, [r3, #16]
    ecba:	2b00      	cmp	r3, #0
    ecbc:	bf14      	ite	ne
    ecbe:	2301      	movne	r3, #1
    ecc0:	2300      	moveq	r3, #0
    ecc2:	b2db      	uxtb	r3, r3
    ecc4:	4619      	mov	r1, r3
    ecc6:	9803      	ldr	r0, [sp, #12]
    ecc8:	f7ff f881 	bl	ddce <Ftm_Pwm_Ip_SetInvctrlPwmSyncModeCmd>
    /* Configure sync for SWOCTRL register */
    Ftm_Pwm_Ip_SetSwoctrlPwmSyncModeCmd(FtmBase, (SyncCfg->OutRegSync  == FTM_PWM_IP_SYNC_DISABLED)? FALSE : TRUE);
    eccc:	9b00      	ldr	r3, [sp, #0]
    ecce:	695b      	ldr	r3, [r3, #20]
    ecd0:	2b00      	cmp	r3, #0
    ecd2:	bf14      	ite	ne
    ecd4:	2301      	movne	r3, #1
    ecd6:	2300      	moveq	r3, #0
    ecd8:	b2db      	uxtb	r3, r3
    ecda:	4619      	mov	r1, r3
    ecdc:	9803      	ldr	r0, [sp, #12]
    ecde:	f7ff f88e 	bl	ddfe <Ftm_Pwm_Ip_SetSwoctrlPwmSyncModeCmd>
    /* Configure sync for MOD, HCR, CNTIN, and CV registers */
    Ftm_Pwm_Ip_SetCntinPwmSyncModeCmd(FtmBase, (SyncCfg->InitCounterSync  == FTM_PWM_IP_SYNC_DISABLED)? FALSE : TRUE);
    ece2:	9b00      	ldr	r3, [sp, #0]
    ece4:	69db      	ldr	r3, [r3, #28]
    ece6:	2b00      	cmp	r3, #0
    ece8:	bf14      	ite	ne
    ecea:	2301      	movne	r3, #1
    ecec:	2300      	moveq	r3, #0
    ecee:	b2db      	uxtb	r3, r3
    ecf0:	4619      	mov	r1, r3
    ecf2:	9803      	ldr	r0, [sp, #12]
    ecf4:	f7ff f853 	bl	dd9e <Ftm_Pwm_Ip_SetCntinPwmSyncModeCmd>
}
    ecf8:	bf00      	nop
    ecfa:	b005      	add	sp, #20
    ecfc:	f85d fb04 	ldr.w	pc, [sp], #4
    ed00:	00019b58 	.word	0x00019b58

0000ed04 <Ftm_Pwm_Ip_UpdateSync>:
 *
 * Implements : Ftm_Pwm_Ip_UpdateSync_Activity
 *END**************************************************************************/
static Ftm_Pwm_Ip_StatusType Ftm_Pwm_Ip_UpdateSync(uint8 Instance,
                                                   const Ftm_Pwm_Ip_SyncCfgType * SyncCfg)
{
    ed04:	b500      	push	{lr}
    ed06:	b087      	sub	sp, #28
    ed08:	4603      	mov	r3, r0
    ed0a:	9100      	str	r1, [sp, #0]
    ed0c:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    ed10:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ed14:	4a4b      	ldr	r2, [pc, #300]	; (ee44 <Ftm_Pwm_Ip_UpdateSync+0x140>)
    ed16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ed1a:	9304      	str	r3, [sp, #16]
    Ftm_Pwm_Ip_StatusType RetStatus = FTM_PWM_IP_STATUS_SUCCESS;
    ed1c:	2300      	movs	r3, #0
    ed1e:	9305      	str	r3, [sp, #20]
    boolean HardwareSync = FALSE;
    ed20:	2300      	movs	r3, #0
    ed22:	f88d 300f 	strb.w	r3, [sp, #15]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    ed26:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ed2a:	2b03      	cmp	r3, #3
    ed2c:	bf94      	ite	ls
    ed2e:	2301      	movls	r3, #1
    ed30:	2300      	movhi	r3, #0
    ed32:	b2db      	uxtb	r3, r3
    ed34:	4618      	mov	r0, r3
    ed36:	f7f1 fdd9 	bl	8ec <DevAssert>
    DevAssert(SyncCfg != NULL_PTR);
    ed3a:	9b00      	ldr	r3, [sp, #0]
    ed3c:	2b00      	cmp	r3, #0
    ed3e:	bf14      	ite	ne
    ed40:	2301      	movne	r3, #1
    ed42:	2300      	moveq	r3, #0
    ed44:	b2db      	uxtb	r3, r3
    ed46:	4618      	mov	r0, r3
    ed48:	f7f1 fdd0 	bl	8ec <DevAssert>
#endif

    HardwareSync = SyncCfg->HwSync0 || SyncCfg->HwSync1 || SyncCfg->HwSync2;
    ed4c:	9b00      	ldr	r3, [sp, #0]
    ed4e:	791b      	ldrb	r3, [r3, #4]
    ed50:	2b00      	cmp	r3, #0
    ed52:	d107      	bne.n	ed64 <Ftm_Pwm_Ip_UpdateSync+0x60>
    ed54:	9b00      	ldr	r3, [sp, #0]
    ed56:	795b      	ldrb	r3, [r3, #5]
    ed58:	2b00      	cmp	r3, #0
    ed5a:	d103      	bne.n	ed64 <Ftm_Pwm_Ip_UpdateSync+0x60>
    ed5c:	9b00      	ldr	r3, [sp, #0]
    ed5e:	799b      	ldrb	r3, [r3, #6]
    ed60:	2b00      	cmp	r3, #0
    ed62:	d001      	beq.n	ed68 <Ftm_Pwm_Ip_UpdateSync+0x64>
    ed64:	2301      	movs	r3, #1
    ed66:	e000      	b.n	ed6a <Ftm_Pwm_Ip_UpdateSync+0x66>
    ed68:	2300      	movs	r3, #0
    ed6a:	f88d 300f 	strb.w	r3, [sp, #15]
    ed6e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ed72:	f003 0301 	and.w	r3, r3, #1
    ed76:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Software and hardware triggers are not allowed at the same time */
    if ((SyncCfg->SyncMode == FTM_PWM_IP_SYNC_SWTRIGGER) && (HardwareSync == TRUE))
    ed7a:	9b00      	ldr	r3, [sp, #0]
    ed7c:	681b      	ldr	r3, [r3, #0]
    ed7e:	2b00      	cmp	r3, #0
    ed80:	d105      	bne.n	ed8e <Ftm_Pwm_Ip_UpdateSync+0x8a>
    ed82:	f89d 300f 	ldrb.w	r3, [sp, #15]
    ed86:	2b00      	cmp	r3, #0
    ed88:	d001      	beq.n	ed8e <Ftm_Pwm_Ip_UpdateSync+0x8a>
    {
        RetStatus = FTM_PWM_IP_STATUS_ERROR;
    ed8a:	2301      	movs	r3, #1
    ed8c:	9305      	str	r3, [sp, #20]
    }
    if (SyncCfg->CounterSync == FTM_PWM_IP_SYNC_ON_CLK)
    ed8e:	9b00      	ldr	r3, [sp, #0]
    ed90:	6a1b      	ldr	r3, [r3, #32]
    ed92:	2b02      	cmp	r3, #2
    ed94:	d101      	bne.n	ed9a <Ftm_Pwm_Ip_UpdateSync+0x96>
    {
        RetStatus = FTM_PWM_IP_STATUS_ERROR;
    ed96:	2301      	movs	r3, #1
    ed98:	9305      	str	r3, [sp, #20]
    }

    if (RetStatus == FTM_PWM_IP_STATUS_SUCCESS)
    ed9a:	9b05      	ldr	r3, [sp, #20]
    ed9c:	2b00      	cmp	r3, #0
    ed9e:	d14c      	bne.n	ee3a <Ftm_Pwm_Ip_UpdateSync+0x136>
    {
        Ftm_Pwm_Ip_ConfigureSWandHWSync(Instance, SyncCfg);
    eda0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    eda4:	9900      	ldr	r1, [sp, #0]
    eda6:	4618      	mov	r0, r3
    eda8:	f7ff febc 	bl	eb24 <Ftm_Pwm_Ip_ConfigureSWandHWSync>
        /* Enhanced PWM sync is used */
        Ftm_Pwm_Ip_SetPwmSyncModeCmd(FtmBase, TRUE);
    edac:	2101      	movs	r1, #1
    edae:	9804      	ldr	r0, [sp, #16]
    edb0:	f7ff f83d 	bl	de2e <Ftm_Pwm_Ip_SetPwmSyncModeCmd>
        /* Configure trigger source for sync */
        Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc(FtmBase, 0U, SyncCfg->HwSync0);
    edb4:	9b00      	ldr	r3, [sp, #0]
    edb6:	791b      	ldrb	r3, [r3, #4]
    edb8:	461a      	mov	r2, r3
    edba:	2100      	movs	r1, #0
    edbc:	9804      	ldr	r0, [sp, #16]
    edbe:	f7fe fd77 	bl	d8b0 <Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc>
        Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc(FtmBase, 1U, SyncCfg->HwSync1);
    edc2:	9b00      	ldr	r3, [sp, #0]
    edc4:	795b      	ldrb	r3, [r3, #5]
    edc6:	461a      	mov	r2, r3
    edc8:	2101      	movs	r1, #1
    edca:	9804      	ldr	r0, [sp, #16]
    edcc:	f7fe fd70 	bl	d8b0 <Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc>
        Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc(FtmBase, 2U, SyncCfg->HwSync2);
    edd0:	9b00      	ldr	r3, [sp, #0]
    edd2:	799b      	ldrb	r3, [r3, #6]
    edd4:	461a      	mov	r2, r3
    edd6:	2102      	movs	r1, #2
    edd8:	9804      	ldr	r0, [sp, #16]
    edda:	f7fe fd69 	bl	d8b0 <Ftm_Pwm_Ip_SetHardwareSyncTriggerSrc>
        /* Configure if FTM clears TRIGn (n=0,1,2) when the hardware trigger n is detected. */
        Ftm_Pwm_Ip_SetHwTriggerSyncModeCmd(FtmBase, SyncCfg->HwTriggerAutoClear);
    edde:	9b00      	ldr	r3, [sp, #0]
    ede0:	79db      	ldrb	r3, [r3, #7]
    ede2:	4619      	mov	r1, r3
    ede4:	9804      	ldr	r0, [sp, #16]
    ede6:	f7fe ffc2 	bl	dd6e <Ftm_Pwm_Ip_SetHwTriggerSyncModeCmd>

        /* Configure loading points */
        Ftm_Pwm_Ip_SetMaxLoadingCmd(FtmBase, SyncCfg->MaxLoadPoint);
    edea:	9b00      	ldr	r3, [sp, #0]
    edec:	7a1b      	ldrb	r3, [r3, #8]
    edee:	4619      	mov	r1, r3
    edf0:	9804      	ldr	r0, [sp, #16]
    edf2:	f7fe fd31 	bl	d858 <Ftm_Pwm_Ip_SetMaxLoadingCmd>
        Ftm_Pwm_Ip_SetMinLoadingCmd(FtmBase, SyncCfg->MinLoadPoint);
    edf6:	9b00      	ldr	r3, [sp, #0]
    edf8:	7a5b      	ldrb	r3, [r3, #9]
    edfa:	4619      	mov	r1, r3
    edfc:	9804      	ldr	r0, [sp, #16]
    edfe:	f7fe fd15 	bl	d82c <Ftm_Pwm_Ip_SetMinLoadingCmd>

#if (defined(FTM_PWM_IP_HAS_HALF_CYCLE_RELOAD) && (FTM_PWM_IP_HAS_HALF_CYCLE_RELOAD == STD_ON))
        if(TRUE == SyncCfg->HalfCycleLoadPoint)
    ee02:	9b00      	ldr	r3, [sp, #0]
    ee04:	7a9b      	ldrb	r3, [r3, #10]
    ee06:	2b00      	cmp	r3, #0
    ee08:	d005      	beq.n	ee16 <Ftm_Pwm_Ip_UpdateSync+0x112>
        {
            Ftm_Pwm_Ip_SetHalfCycleValue(FtmBase, SyncCfg->HalfCycleLoadPointValue);
    ee0a:	9b00      	ldr	r3, [sp, #0]
    ee0c:	899b      	ldrh	r3, [r3, #12]
    ee0e:	4619      	mov	r1, r3
    ee10:	9804      	ldr	r0, [sp, #16]
    ee12:	f7ff f9c1 	bl	e198 <Ftm_Pwm_Ip_SetHalfCycleValue>
        }
        Ftm_Pwm_Ip_SetHalfCycleCmd(FtmBase, SyncCfg->HalfCycleLoadPoint);
    ee16:	9b00      	ldr	r3, [sp, #0]
    ee18:	7a9b      	ldrb	r3, [r3, #10]
    ee1a:	4619      	mov	r1, r3
    ee1c:	9804      	ldr	r0, [sp, #16]
    ee1e:	f7ff f99e 	bl	e15e <Ftm_Pwm_Ip_SetHalfCycleCmd>
#endif

#if (defined(FTM_PWM_IP_HAS_RELOAD_POINT) && (FTM_PWM_IP_HAS_RELOAD_POINT == STD_ON))
        /* Sets the frequency of reload points */
        Ftm_Pwm_Ip_SetLoadFreq(FtmBase, SyncCfg->LoadPointFreq);
    ee22:	9b00      	ldr	r3, [sp, #0]
    ee24:	7b9b      	ldrb	r3, [r3, #14]
    ee26:	4619      	mov	r1, r3
    ee28:	9804      	ldr	r0, [sp, #16]
    ee2a:	f7fe ff66 	bl	dcfa <Ftm_Pwm_Ip_SetLoadFreq>
#endif        
        
        Ftm_Pwm_Ip_ConfigureSyncType(Instance, SyncCfg);
    ee2e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ee32:	9900      	ldr	r1, [sp, #0]
    ee34:	4618      	mov	r0, r3
    ee36:	f7ff ff27 	bl	ec88 <Ftm_Pwm_Ip_ConfigureSyncType>
    }

    return RetStatus;
    ee3a:	9b05      	ldr	r3, [sp, #20]
}
    ee3c:	4618      	mov	r0, r3
    ee3e:	b007      	add	sp, #28
    ee40:	f85d fb04 	ldr.w	pc, [sp], #4
    ee44:	00019b58 	.word	0x00019b58

0000ee48 <Ftm_Pwm_Ip_ResetAndFirstConfigure>:
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
#endif /* (STD_ON == FTM_PWM_IP_USER_ACCESS_ALLOWED_AVAILABLE) */


static void Ftm_Pwm_Ip_ResetAndFirstConfigure(uint8 Instance, const Ftm_Pwm_Ip_InstanceCfgType * UserInstCfg)
{
    ee48:	b500      	push	{lr}
    ee4a:	b085      	sub	sp, #20
    ee4c:	4603      	mov	r3, r0
    ee4e:	9100      	str	r1, [sp, #0]
    ee50:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    ee54:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ee58:	4a1f      	ldr	r2, [pc, #124]	; (eed8 <Ftm_Pwm_Ip_ResetAndFirstConfigure+0x90>)
    ee5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ee5e:	9303      	str	r3, [sp, #12]

    Ftm_Pwm_Ip_Reset(FtmBase);
    ee60:	9803      	ldr	r0, [sp, #12]
    ee62:	f7ff faef 	bl	e444 <Ftm_Pwm_Ip_Reset>
    /* Disable counter clock */
    Ftm_Pwm_Ip_SetClockSource(FtmBase, FTM_PWM_IP_CLOCK_SOURCE_NONE);
    ee66:	2100      	movs	r1, #0
    ee68:	9803      	ldr	r0, [sp, #12]
    ee6a:	f7fe fae0 	bl	d42e <Ftm_Pwm_Ip_SetClockSource>
    /* Clear the overflow flag */
    Ftm_Pwm_Ip_ClearTimerOverflow(FtmBase);
    ee6e:	9803      	ldr	r0, [sp, #12]
    ee70:	f7fe fb29 	bl	d4c6 <Ftm_Pwm_Ip_ClearTimerOverflow>
    /* Set Counter mode */
    Ftm_Pwm_Ip_SetCpwms(FtmBase, (UserInstCfg->CntMode == FTM_PWM_IP_EDGE_ALIGNED)? FALSE : TRUE);
    ee74:	9b00      	ldr	r3, [sp, #0]
    ee76:	68db      	ldr	r3, [r3, #12]
    ee78:	2b00      	cmp	r3, #0
    ee7a:	bf14      	ite	ne
    ee7c:	2301      	movne	r3, #1
    ee7e:	2300      	moveq	r3, #0
    ee80:	b2db      	uxtb	r3, r3
    ee82:	4619      	mov	r1, r3
    ee84:	9803      	ldr	r0, [sp, #12]
    ee86:	f7fe fae3 	bl	d450 <Ftm_Pwm_Ip_SetCpwms>
    /* Disable FTM mode */
    Ftm_Pwm_Ip_Enable(FtmBase, FALSE);
    ee8a:	2100      	movs	r1, #0
    ee8c:	9803      	ldr	r0, [sp, #12]
    ee8e:	f7fe fca1 	bl	d7d4 <Ftm_Pwm_Ip_Enable>
    /* Configure debug mode */
    Ftm_Pwm_Ip_SetBdmMode(FtmBase, UserInstCfg->DebugMode);
    ee92:	9b00      	ldr	r3, [sp, #0]
    ee94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    ee96:	4619      	mov	r1, r3
    ee98:	9803      	ldr	r0, [sp, #12]
    ee9a:	f7fe ff43 	bl	dd24 <Ftm_Pwm_Ip_SetBdmMode>
    /* Configure Deadtime insertion */
    Ftm_Pwm_Ip_SetDeadtimeCount(FtmBase, (uint8)(UserInstCfg->DeadTimeValue & FTM_DEADTIME_DTVAL_MASK));
    ee9e:	9b00      	ldr	r3, [sp, #0]
    eea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
    eea2:	b2db      	uxtb	r3, r3
    eea4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    eea8:	b2db      	uxtb	r3, r3
    eeaa:	4619      	mov	r1, r3
    eeac:	9803      	ldr	r0, [sp, #12]
    eeae:	f7fe fe76 	bl	db9e <Ftm_Pwm_Ip_SetDeadtimeCount>
    Ftm_Pwm_Ip_SetExtDeadtimeValue(FtmBase, (uint8)(UserInstCfg->DeadTimeValue >> FTM_DEADTIME_DTVAL_WIDTH));
    eeb2:	9b00      	ldr	r3, [sp, #0]
    eeb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
    eeb6:	099b      	lsrs	r3, r3, #6
    eeb8:	b29b      	uxth	r3, r3
    eeba:	b2db      	uxtb	r3, r3
    eebc:	4619      	mov	r1, r3
    eebe:	9803      	ldr	r0, [sp, #12]
    eec0:	f7fe fe9e 	bl	dc00 <Ftm_Pwm_Ip_SetExtDeadtimeValue>
    Ftm_Pwm_Ip_SetDeadtimePrescaler(FtmBase, UserInstCfg->DeadTimePs);
    eec4:	9b00      	ldr	r3, [sp, #0]
    eec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    eec8:	4619      	mov	r1, r3
    eeca:	9803      	ldr	r0, [sp, #12]
    eecc:	f7fe fe7a 	bl	dbc4 <Ftm_Pwm_Ip_SetDeadtimePrescaler>
}
    eed0:	bf00      	nop
    eed2:	b005      	add	sp, #20
    eed4:	f85d fb04 	ldr.w	pc, [sp], #4
    eed8:	00019b58 	.word	0x00019b58

0000eedc <Ftm_Pwm_Ip_InitInstance>:
 * Description   : Configures the FTM Instance in PWM mode and all general registers.
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_InitInstance(uint8 Instance,
                                    const Ftm_Pwm_Ip_InstanceCfgType * UserInstCfg)
{
    eedc:	b500      	push	{lr}
    eede:	b085      	sub	sp, #20
    eee0:	4603      	mov	r3, r0
    eee2:	9100      	str	r1, [sp, #0]
    eee4:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    eee8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    eeec:	4a48      	ldr	r2, [pc, #288]	; (f010 <Ftm_Pwm_Ip_InitInstance+0x134>)
    eeee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eef2:	9303      	str	r3, [sp, #12]

#if (defined(FTM_PWM_IP_SIM_AVAILABLE) && (FTM_PWM_IP_SIM_AVAILABLE == STD_ON))
    Ftm_Pwm_Ip_SimType * SimBase  = Ftm_Pwm_Ip_aSimBase[0U];
    eef4:	4b47      	ldr	r3, [pc, #284]	; (f014 <Ftm_Pwm_Ip_InitInstance+0x138>)
    eef6:	9302      	str	r3, [sp, #8]
#endif

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    eef8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    eefc:	2b03      	cmp	r3, #3
    eefe:	bf94      	ite	ls
    ef00:	2301      	movls	r3, #1
    ef02:	2300      	movhi	r3, #0
    ef04:	b2db      	uxtb	r3, r3
    ef06:	4618      	mov	r0, r3
    ef08:	f7f1 fcf0 	bl	8ec <DevAssert>
    DevAssert(NULL_PTR != UserInstCfg);
    ef0c:	9b00      	ldr	r3, [sp, #0]
    ef0e:	2b00      	cmp	r3, #0
    ef10:	bf14      	ite	ne
    ef12:	2301      	movne	r3, #1
    ef14:	2300      	moveq	r3, #0
    ef16:	b2db      	uxtb	r3, r3
    ef18:	4618      	mov	r0, r3
    ef1a:	f7f1 fce7 	bl	8ec <DevAssert>
    /* Maximum value for Deadtime is 1023 including the extension */
    DevAssert((uint16)0x3FF >= UserInstCfg->DeadTimeValue);
    ef1e:	9b00      	ldr	r3, [sp, #0]
    ef20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
    ef22:	f240 32ff 	movw	r2, #1023	; 0x3ff
    ef26:	4293      	cmp	r3, r2
    ef28:	bf94      	ite	ls
    ef2a:	2301      	movls	r3, #1
    ef2c:	2300      	movhi	r3, #0
    ef2e:	b2db      	uxtb	r3, r3
    ef30:	4618      	mov	r0, r3
    ef32:	f7f1 fcdb 	bl	8ec <DevAssert>
#ifdef MCAL_ENABLE_USER_MODE_SUPPORT
    /* The FTM channel output state is retained when the channel is in output mode.*/
    OsIf_Trusted_Call2params(Ftm_Pwm_Ip_SetSimOutputBufferEn, SimBase, Instance);
#else   
    /* The FTM channel output state is retained when the channel is in output mode.*/
    Ftm_Pwm_Ip_SetSimOutputBufferEn(SimBase, Instance);
    ef36:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef3a:	4619      	mov	r1, r3
    ef3c:	9802      	ldr	r0, [sp, #8]
    ef3e:	f7ff fc45 	bl	e7cc <Ftm_Pwm_Ip_SetSimOutputBufferEn>
#endif
#endif

    Ftm_Pwm_Ip_ResetAndFirstConfigure(Instance, UserInstCfg);
    ef42:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef46:	9900      	ldr	r1, [sp, #0]
    ef48:	4618      	mov	r0, r3
    ef4a:	f7ff ff7d 	bl	ee48 <Ftm_Pwm_Ip_ResetAndFirstConfigure>

    /* Configure the synchronization and reload points */
    (void)Ftm_Pwm_Ip_UpdateSync(Instance, UserInstCfg->SyncCfg);
    ef4e:	9b00      	ldr	r3, [sp, #0]
    ef50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    ef52:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef56:	4611      	mov	r1, r2
    ef58:	4618      	mov	r0, r3
    ef5a:	f7ff fed3 	bl	ed04 <Ftm_Pwm_Ip_UpdateSync>

    /* Configure PWM period */
    Ftm_Pwm_Ip_SetCounterInitVal(FtmBase, 0x00U);
    ef5e:	2100      	movs	r1, #0
    ef60:	9803      	ldr	r0, [sp, #12]
    ef62:	f7fe fc26 	bl	d7b2 <Ftm_Pwm_Ip_SetCounterInitVal>

    Ftm_Pwm_Ip_aPeriod[Instance] = UserInstCfg->PwmPeriod;
    ef66:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef6a:	9a00      	ldr	r2, [sp, #0]
    ef6c:	8e91      	ldrh	r1, [r2, #52]	; 0x34
    ef6e:	4a2a      	ldr	r2, [pc, #168]	; (f018 <Ftm_Pwm_Ip_InitInstance+0x13c>)
    ef70:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    Ftm_Pwm_Ip_aClockSource[Instance] = UserInstCfg->ClkSrc;
    ef74:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef78:	9a00      	ldr	r2, [sp, #0]
    ef7a:	6812      	ldr	r2, [r2, #0]
    ef7c:	4927      	ldr	r1, [pc, #156]	; (f01c <Ftm_Pwm_Ip_InitInstance+0x140>)
    ef7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    Ftm_Pwm_Ip_aClockPrescaler[Instance] = UserInstCfg->ClkPs;
    ef82:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef86:	9a00      	ldr	r2, [sp, #0]
    ef88:	6852      	ldr	r2, [r2, #4]
    ef8a:	4925      	ldr	r1, [pc, #148]	; (f020 <Ftm_Pwm_Ip_InitInstance+0x144>)
    ef8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    Ftm_Pwm_Ip_aAlternateClockPrescaler[Instance] = UserInstCfg->AlternateClkPs;
    ef90:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ef94:	9a00      	ldr	r2, [sp, #0]
    ef96:	6892      	ldr	r2, [r2, #8]
    ef98:	4922      	ldr	r1, [pc, #136]	; (f024 <Ftm_Pwm_Ip_InitInstance+0x148>)
    ef9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if (TRUE == UserInstCfg->OverflowIrqEn)
    ef9e:	9b00      	ldr	r3, [sp, #0]
    efa0:	7c1b      	ldrb	r3, [r3, #16]
    efa2:	2b00      	cmp	r3, #0
    efa4:	d00e      	beq.n	efc4 <Ftm_Pwm_Ip_InitInstance+0xe8>
    {
        Ftm_Pwm_Ip_pOverflowIrqCallback[Instance].FunctionCallback = UserInstCfg->OverflowCb.FunctionCallback;
    efa6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    efaa:	9a00      	ldr	r2, [sp, #0]
    efac:	6952      	ldr	r2, [r2, #20]
    efae:	491e      	ldr	r1, [pc, #120]	; (f028 <Ftm_Pwm_Ip_InitInstance+0x14c>)
    efb0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        Ftm_Pwm_Ip_pOverflowIrqCallback[Instance].CbParam = UserInstCfg->OverflowCb.CbParam;
    efb4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    efb8:	9a00      	ldr	r2, [sp, #0]
    efba:	6992      	ldr	r2, [r2, #24]
    efbc:	491a      	ldr	r1, [pc, #104]	; (f028 <Ftm_Pwm_Ip_InitInstance+0x14c>)
    efbe:	00db      	lsls	r3, r3, #3
    efc0:	440b      	add	r3, r1
    efc2:	605a      	str	r2, [r3, #4]
        Ftm_Pwm_Ip_pReloadIrqCallback[Instance].FunctionCallback = UserInstCfg->ReloadCb.FunctionCallback;
        Ftm_Pwm_Ip_pReloadIrqCallback[Instance].CbParam = UserInstCfg->ReloadCb.CbParam;
    }
#endif    

    if (FTM_PWM_IP_CENTER_ALIGNED == UserInstCfg->CntMode)
    efc4:	9b00      	ldr	r3, [sp, #0]
    efc6:	68db      	ldr	r3, [r3, #12]
    efc8:	2b01      	cmp	r3, #1
    efca:	d108      	bne.n	efde <Ftm_Pwm_Ip_InitInstance+0x102>
    {
        /* For Center Aligned mode MOD register should be divided by 2. Period is 2 * (MOD − CNTIN) */
        Ftm_Pwm_Ip_SetMod(FtmBase, (uint16)(UserInstCfg->PwmPeriod >> 1U));
    efcc:	9b00      	ldr	r3, [sp, #0]
    efce:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    efd0:	085b      	lsrs	r3, r3, #1
    efd2:	b29b      	uxth	r3, r3
    efd4:	4619      	mov	r1, r3
    efd6:	9803      	ldr	r0, [sp, #12]
    efd8:	f7fe faa3 	bl	d522 <Ftm_Pwm_Ip_SetMod>
    efdc:	e007      	b.n	efee <Ftm_Pwm_Ip_InitInstance+0x112>
    }
    else
    {
        /* For Edge Aligned mode period is determined by: MOD-CNTIN+1 */
        Ftm_Pwm_Ip_SetMod(FtmBase, (uint16)(UserInstCfg->PwmPeriod - 1U));
    efde:	9b00      	ldr	r3, [sp, #0]
    efe0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    efe2:	3b01      	subs	r3, #1
    efe4:	b29b      	uxth	r3, r3
    efe6:	4619      	mov	r1, r3
    efe8:	9803      	ldr	r0, [sp, #12]
    efea:	f7fe fa9a 	bl	d522 <Ftm_Pwm_Ip_SetMod>
    /* Configure PWM period dither */
    Ftm_Pwm_Ip_SetModFracVal(FtmBase, UserInstCfg->PwmPeriodDither);
#endif

    /* Configure Initialization feature */
    Ftm_Pwm_Ip_SetInitTriggerCmd(FtmBase, UserInstCfg->InitTriggerEn);
    efee:	9b00      	ldr	r3, [sp, #0]
    eff0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
    eff4:	4619      	mov	r1, r3
    eff6:	9803      	ldr	r0, [sp, #12]
    eff8:	f7fe fe16 	bl	dc28 <Ftm_Pwm_Ip_SetInitTriggerCmd>
#if (defined(FTM_PWM_IP_HAS_RELOAD_POINT) && (FTM_PWM_IP_HAS_RELOAD_POINT == STD_ON))
    Ftm_Pwm_Ip_SetInitTriggerMode(FtmBase, UserInstCfg->InitTrigMode);
    effc:	9b00      	ldr	r3, [sp, #0]
    effe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    f000:	4619      	mov	r1, r3
    f002:	9803      	ldr	r0, [sp, #12]
    f004:	f7fe fea0 	bl	dd48 <Ftm_Pwm_Ip_SetInitTriggerMode>
#endif
}
    f008:	bf00      	nop
    f00a:	b005      	add	sp, #20
    f00c:	f85d fb04 	ldr.w	pc, [sp], #4
    f010:	00019b58 	.word	0x00019b58
    f014:	40048000 	.word	0x40048000
    f018:	1fff8e2c 	.word	0x1fff8e2c
    f01c:	1fff9124 	.word	0x1fff9124
    f020:	1fff9134 	.word	0x1fff9134
    f024:	1fff9144 	.word	0x1fff9144
    f028:	1fff8fd4 	.word	0x1fff8fd4

0000f02c <Ftm_Pwm_Ip_InitInstanceStart>:
 * Description   : Configures the FTM clock and pre-scaler, enable FTM mode
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_InitInstanceStart(uint8 Instance,
                                         const Ftm_Pwm_Ip_InstanceCfgType * UserInstCfg)
{
    f02c:	b500      	push	{lr}
    f02e:	b085      	sub	sp, #20
    f030:	4603      	mov	r3, r0
    f032:	9100      	str	r1, [sp, #0]
    f034:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f038:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f03c:	4a23      	ldr	r2, [pc, #140]	; (f0cc <Ftm_Pwm_Ip_InitInstanceStart+0xa0>)
    f03e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f042:	9303      	str	r3, [sp, #12]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    f044:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f048:	2b03      	cmp	r3, #3
    f04a:	bf94      	ite	ls
    f04c:	2301      	movls	r3, #1
    f04e:	2300      	movhi	r3, #0
    f050:	b2db      	uxtb	r3, r3
    f052:	4618      	mov	r0, r3
    f054:	f7f1 fc4a 	bl	8ec <DevAssert>
    DevAssert(NULL_PTR != UserInstCfg);
    f058:	9b00      	ldr	r3, [sp, #0]
    f05a:	2b00      	cmp	r3, #0
    f05c:	bf14      	ite	ne
    f05e:	2301      	movne	r3, #1
    f060:	2300      	moveq	r3, #0
    f062:	b2db      	uxtb	r3, r3
    f064:	4618      	mov	r0, r3
    f066:	f7f1 fc41 	bl	8ec <DevAssert>
#endif

#if (defined(FTM_PWM_IP_HAS_FAULT) && (FTM_PWM_IP_HAS_FAULT == STD_ON))
    /* Set Fault Input Filter Value */  
    Ftm_Pwm_Ip_SetFaultFilterValue(FtmBase, UserInstCfg->FaultInFilter);
    f06a:	9b00      	ldr	r3, [sp, #0]
    f06c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f070:	4619      	mov	r1, r3
    f072:	9803      	ldr	r0, [sp, #12]
    f074:	f7ff fb16 	bl	e6a4 <Ftm_Pwm_Ip_SetFaultFilterValue>
    /* Set Fault output state */  
    Ftm_Pwm_Ip_SetFaultOutputState(FtmBase, UserInstCfg->FaultOutState);
    f078:	9b00      	ldr	r3, [sp, #0]
    f07a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f07c:	4619      	mov	r1, r3
    f07e:	9803      	ldr	r0, [sp, #12]
    f080:	f7ff fb24 	bl	e6cc <Ftm_Pwm_Ip_SetFaultOutputState>
    /* Defines the FTM fault control mode */
    Ftm_Pwm_Ip_SetFaultControlMode(FtmBase, UserInstCfg->FaultCtrMode);
    f084:	9b00      	ldr	r3, [sp, #0]
    f086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f088:	4619      	mov	r1, r3
    f08a:	9803      	ldr	r0, [sp, #12]
    f08c:	f7ff fa8d 	bl	e5aa <Ftm_Pwm_Ip_SetFaultControlMode>
#endif

    /* Enable FTM mode */
    Ftm_Pwm_Ip_Enable(FtmBase, TRUE);
    f090:	2101      	movs	r1, #1
    f092:	9803      	ldr	r0, [sp, #12]
    f094:	f7fe fb9e 	bl	d7d4 <Ftm_Pwm_Ip_Enable>

    Ftm_Pwm_Ip_SetPwmSyncMode(FtmBase, TRUE);
    f098:	2101      	movs	r1, #1
    f09a:	9803      	ldr	r0, [sp, #12]
    f09c:	f7fe fbb0 	bl	d800 <Ftm_Pwm_Ip_SetPwmSyncMode>

    /* Configure the clock prescaler */
    Ftm_Pwm_Ip_SetClockPs(FtmBase, UserInstCfg->ClkPs);
    f0a0:	9b00      	ldr	r3, [sp, #0]
    f0a2:	685b      	ldr	r3, [r3, #4]
    f0a4:	4619      	mov	r1, r3
    f0a6:	9803      	ldr	r0, [sp, #12]
    f0a8:	f7fe f9a6 	bl	d3f8 <Ftm_Pwm_Ip_SetClockPs>
    /* Configure the clock source */
    Ftm_Pwm_Ip_SetClockSource(FtmBase, UserInstCfg->ClkSrc);
    f0ac:	9b00      	ldr	r3, [sp, #0]
    f0ae:	681b      	ldr	r3, [r3, #0]
    f0b0:	4619      	mov	r1, r3
    f0b2:	9803      	ldr	r0, [sp, #12]
    f0b4:	f7fe f9bb 	bl	d42e <Ftm_Pwm_Ip_SetClockSource>
    /* Confirm the instance is active */
    Ftm_Pwm_Ip_aInstanceState[Instance] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING;
    f0b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f0bc:	4a04      	ldr	r2, [pc, #16]	; (f0d0 <Ftm_Pwm_Ip_InitInstanceStart+0xa4>)
    f0be:	2101      	movs	r1, #1
    f0c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
    f0c4:	bf00      	nop
    f0c6:	b005      	add	sp, #20
    f0c8:	f85d fb04 	ldr.w	pc, [sp], #4
    f0cc:	00019b58 	.word	0x00019b58
    f0d0:	1fff8ff4 	.word	0x1fff8ff4

0000f0d4 <Ftm_Pwm_Ip_ConfigurePairedChannel>:

static void Ftm_Pwm_Ip_ConfigurePairedChannel(uint8 Instance, const Ftm_Pwm_Ip_ChannelConfigType * UserChCfg)
{
    f0d4:	b500      	push	{lr}
    f0d6:	b085      	sub	sp, #20
    f0d8:	4603      	mov	r3, r0
    f0da:	9100      	str	r1, [sp, #0]
    f0dc:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f0e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f0e4:	4a37      	ldr	r2, [pc, #220]	; (f1c4 <Ftm_Pwm_Ip_ConfigurePairedChannel+0xf0>)
    f0e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f0ea:	9303      	str	r3, [sp, #12]
    uint8 ChannelId = 0U;
    f0ec:	2300      	movs	r3, #0
    f0ee:	f88d 300b 	strb.w	r3, [sp, #11]
    uint8 ChPairId = 0U;
    f0f2:	2300      	movs	r3, #0
    f0f4:	f88d 300a 	strb.w	r3, [sp, #10]
    
    /* Configure the PWM channel */
    ChannelId = UserChCfg->ChannelId;
    f0f8:	9b00      	ldr	r3, [sp, #0]
    f0fa:	781b      	ldrb	r3, [r3, #0]
    f0fc:	f88d 300b 	strb.w	r3, [sp, #11]
    ChPairId =  (uint8)(ChannelId >> 1U);
    f100:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f104:	085b      	lsrs	r3, r3, #1
    f106:	f88d 300a 	strb.w	r3, [sp, #10]
    /* Enable sync control for channels*/
    Ftm_Pwm_Ip_SetDualChnPwmSyncCmd(FtmBase, ChPairId, TRUE);
    f10a:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f10e:	2201      	movs	r2, #1
    f110:	4619      	mov	r1, r3
    f112:	9803      	ldr	r0, [sp, #12]
    f114:	f7fe fcf5 	bl	db02 <Ftm_Pwm_Ip_SetDualChnPwmSyncCmd>
#if (defined(FTM_PWM_IP_HAS_FAULT) && (FTM_PWM_IP_HAS_FAULT == STD_ON))
    /* Enables the fault control in pair of channels */
    Ftm_Pwm_Ip_SetDualChFaultCtr(FtmBase, ChPairId, TRUE);
    f118:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f11c:	2201      	movs	r2, #1
    f11e:	4619      	mov	r1, r3
    f120:	9803      	ldr	r0, [sp, #12]
    f122:	f7ff fa77 	bl	e614 <Ftm_Pwm_Ip_SetDualChFaultCtr>
#endif
    /* Configure Paired channel for combined/mCombined modes */
    if ((FTM_PWM_IP_MODE_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f126:	9b00      	ldr	r3, [sp, #0]
    f128:	685b      	ldr	r3, [r3, #4]
    f12a:	2b22      	cmp	r3, #34	; 0x22
    f12c:	d003      	beq.n	f136 <Ftm_Pwm_Ip_ConfigurePairedChannel+0x62>
        (FTM_PWM_IP_MODE_COMBINE_LOW == UserChCfg->ChannelMode))
    f12e:	9b00      	ldr	r3, [sp, #0]
    f130:	685b      	ldr	r3, [r3, #4]
    if ((FTM_PWM_IP_MODE_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f132:	2b21      	cmp	r3, #33	; 0x21
    f134:	d113      	bne.n	f15e <Ftm_Pwm_Ip_ConfigurePairedChannel+0x8a>
    {
        /* Configure ELSA/ELSB for an odd channel*/
        Ftm_Pwm_Ip_SetChnEdgeLevel(FtmBase, (uint8)((ChPairId * 2U) + 1U), UserChCfg->ChannelMode);
    f136:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f13a:	005b      	lsls	r3, r3, #1
    f13c:	b2db      	uxtb	r3, r3
    f13e:	3301      	adds	r3, #1
    f140:	b2d9      	uxtb	r1, r3
    f142:	9b00      	ldr	r3, [sp, #0]
    f144:	685b      	ldr	r3, [r3, #4]
    f146:	461a      	mov	r2, r3
    f148:	9803      	ldr	r0, [sp, #12]
    f14a:	f7fe fa25 	bl	d598 <Ftm_Pwm_Ip_SetChnEdgeLevel>
        /* Enable State of channel pair output combine mode */
        Ftm_Pwm_Ip_SetDualChnCombineCmd(FtmBase, ChPairId, TRUE);
    f14e:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f152:	2201      	movs	r2, #1
    f154:	4619      	mov	r1, r3
    f156:	9803      	ldr	r0, [sp, #12]
    f158:	f7fe fc48 	bl	d9ec <Ftm_Pwm_Ip_SetDualChnCombineCmd>
    f15c:	e021      	b.n	f1a2 <Ftm_Pwm_Ip_ConfigurePairedChannel+0xce>
    }
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
    else if ((FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f15e:	9b00      	ldr	r3, [sp, #0]
    f160:	685b      	ldr	r3, [r3, #4]
    f162:	2b62      	cmp	r3, #98	; 0x62
    f164:	d003      	beq.n	f16e <Ftm_Pwm_Ip_ConfigurePairedChannel+0x9a>
             (FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW == UserChCfg->ChannelMode))
    f166:	9b00      	ldr	r3, [sp, #0]
    f168:	685b      	ldr	r3, [r3, #4]
    else if ((FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f16a:	2b61      	cmp	r3, #97	; 0x61
    f16c:	d119      	bne.n	f1a2 <Ftm_Pwm_Ip_ConfigurePairedChannel+0xce>
    {
        /* Configure ELSA/ELSB for an odd channel*/
        Ftm_Pwm_Ip_SetChnEdgeLevel(FtmBase, (uint8)((ChPairId * 2U) + 1U), UserChCfg->ChannelMode);
    f16e:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f172:	005b      	lsls	r3, r3, #1
    f174:	b2db      	uxtb	r3, r3
    f176:	3301      	adds	r3, #1
    f178:	b2d9      	uxtb	r1, r3
    f17a:	9b00      	ldr	r3, [sp, #0]
    f17c:	685b      	ldr	r3, [r3, #4]
    f17e:	461a      	mov	r2, r3
    f180:	9803      	ldr	r0, [sp, #12]
    f182:	f7fe fa09 	bl	d598 <Ftm_Pwm_Ip_SetChnEdgeLevel>
        /* Enable State of channel pair output combine mode */
        Ftm_Pwm_Ip_SetDualChnCombineCmd(FtmBase, ChPairId, TRUE);
    f186:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f18a:	2201      	movs	r2, #1
    f18c:	4619      	mov	r1, r3
    f18e:	9803      	ldr	r0, [sp, #12]
    f190:	f7fe fc2c 	bl	d9ec <Ftm_Pwm_Ip_SetDualChnCombineCmd>
        /* Enables the FTM peripheral timer channel modified combine mode.*/
        Ftm_Pwm_Ip_SetDualChnMCombineCmd(FtmBase, ChPairId, TRUE);
    f194:	f89d 300a 	ldrb.w	r3, [sp, #10]
    f198:	2201      	movs	r2, #1
    f19a:	4619      	mov	r1, r3
    f19c:	9803      	ldr	r0, [sp, #12]
    f19e:	f7fe fcd7 	bl	db50 <Ftm_Pwm_Ip_SetDualChnMCombineCmd>
    {
        /* Do Nothing */
    }

    /* Configure paired channel and pair */
    if (NULL_PTR != UserChCfg->PairCfg)
    f1a2:	9b00      	ldr	r3, [sp, #0]
    f1a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f1a6:	2b00      	cmp	r3, #0
    f1a8:	d007      	beq.n	f1ba <Ftm_Pwm_Ip_ConfigurePairedChannel+0xe6>
    {
        Ftm_Pwm_Ip_InitPair(Instance, UserChCfg->PairCfg);
    f1aa:	9b00      	ldr	r3, [sp, #0]
    f1ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    f1ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f1b2:	4611      	mov	r1, r2
    f1b4:	4618      	mov	r0, r3
    f1b6:	f7ff fbdf 	bl	e978 <Ftm_Pwm_Ip_InitPair>
        {
            Ftm_Pwm_Ip_SetChnMatchFracVal(FtmBase, (uint8)((ChPairId * 2U) + 1U), UserChCfg->DutyCycleDither);
        }
#endif
    }
}
    f1ba:	bf00      	nop
    f1bc:	b005      	add	sp, #20
    f1be:	f85d fb04 	ldr.w	pc, [sp], #4
    f1c2:	bf00      	nop
    f1c4:	00019b58 	.word	0x00019b58

0000f1c8 <Ftm_Pwm_Ip_SetChnTriggerAndSoftwareCtrl>:

static void Ftm_Pwm_Ip_SetChnTriggerAndSoftwareCtrl(uint8 Instance, const Ftm_Pwm_Ip_ChannelConfigType * UserChCfg)
{
    f1c8:	b500      	push	{lr}
    f1ca:	b085      	sub	sp, #20
    f1cc:	4603      	mov	r3, r0
    f1ce:	9100      	str	r1, [sp, #0]
    f1d0:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f1d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f1d8:	4a15      	ldr	r2, [pc, #84]	; (f230 <Ftm_Pwm_Ip_SetChnTriggerAndSoftwareCtrl+0x68>)
    f1da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f1de:	9303      	str	r3, [sp, #12]

    /* Configure External Trigger */
    Ftm_Pwm_Ip_SetChnTriggerCmd(FtmBase, UserChCfg->ChannelId, UserChCfg->ExtTrigEn);
    f1e0:	9b00      	ldr	r3, [sp, #0]
    f1e2:	7819      	ldrb	r1, [r3, #0]
    f1e4:	9b00      	ldr	r3, [sp, #0]
    f1e6:	7ddb      	ldrb	r3, [r3, #23]
    f1e8:	461a      	mov	r2, r3
    f1ea:	9803      	ldr	r0, [sp, #12]
    f1ec:	f7ff f99f 	bl	e52e <Ftm_Pwm_Ip_SetChnTriggerCmd>

#if (defined(FTM_PWM_IP_HAS_RELOAD_POINT) && (FTM_PWM_IP_HAS_RELOAD_POINT == STD_ON))
    /* Configure Ch Match Reload point */
    Ftm_Pwm_Ip_SetPwmLoadChnSelCmd(FtmBase, UserChCfg->ChannelId, UserChCfg->ChMatchLoadEn);
    f1f0:	9b00      	ldr	r3, [sp, #0]
    f1f2:	7819      	ldrb	r1, [r3, #0]
    f1f4:	9b00      	ldr	r3, [sp, #0]
    f1f6:	7e1b      	ldrb	r3, [r3, #24]
    f1f8:	461a      	mov	r2, r3
    f1fa:	9803      	ldr	r0, [sp, #12]
    f1fc:	f7fe ff86 	bl	e10c <Ftm_Pwm_Ip_SetPwmLoadChnSelCmd>
#endif

    /* Configure  Software Output Control Enable */
    Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd(FtmBase, UserChCfg->ChannelId, UserChCfg->SwControlEn);
    f200:	9b00      	ldr	r3, [sp, #0]
    f202:	7819      	ldrb	r1, [r3, #0]
    f204:	9b00      	ldr	r3, [sp, #0]
    f206:	7d5b      	ldrb	r3, [r3, #21]
    f208:	461a      	mov	r2, r3
    f20a:	9803      	ldr	r0, [sp, #12]
    f20c:	f7fe ff48 	bl	e0a0 <Ftm_Pwm_Ip_SetChnSoftwareCtrlCmd>

    /* Configure Channel Software Output Control Value */
    Ftm_Pwm_Ip_SetChnSoftwareCtrlVal(FtmBase, UserChCfg->ChannelId, UserChCfg->SwControlVal);
    f210:	9b00      	ldr	r3, [sp, #0]
    f212:	7819      	ldrb	r1, [r3, #0]
    f214:	9b00      	ldr	r3, [sp, #0]
    f216:	7d9b      	ldrb	r3, [r3, #22]
    f218:	461a      	mov	r2, r3
    f21a:	9803      	ldr	r0, [sp, #12]
    f21c:	f7fe ff00 	bl	e020 <Ftm_Pwm_Ip_SetChnSoftwareCtrlVal>

    /* Sync Write buffered registers */
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, TRUE);
    f220:	2101      	movs	r1, #1
    f222:	9803      	ldr	r0, [sp, #12]
    f224:	f7fe fb69 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
}
    f228:	bf00      	nop
    f22a:	b005      	add	sp, #20
    f22c:	f85d fb04 	ldr.w	pc, [sp], #4
    f230:	00019b58 	.word	0x00019b58

0000f234 <Ftm_Pwm_Ip_InitChannel>:
 * Description   : Configures the PWM signal for the ftm channel.
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_InitChannel(uint8 Instance,
                                   const Ftm_Pwm_Ip_ChannelConfigType * UserChCfg)
{
    f234:	b500      	push	{lr}
    f236:	b085      	sub	sp, #20
    f238:	4603      	mov	r3, r0
    f23a:	9100      	str	r1, [sp, #0]
    f23c:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f240:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f244:	4a7b      	ldr	r2, [pc, #492]	; (f434 <Ftm_Pwm_Ip_InitChannel+0x200>)
    f246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f24a:	9303      	str	r3, [sp, #12]
    uint8 ChannelId = 0U;
    f24c:	2300      	movs	r3, #0
    f24e:	f88d 300b 	strb.w	r3, [sp, #11]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    f252:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f256:	2b03      	cmp	r3, #3
    f258:	bf94      	ite	ls
    f25a:	2301      	movls	r3, #1
    f25c:	2300      	movhi	r3, #0
    f25e:	b2db      	uxtb	r3, r3
    f260:	4618      	mov	r0, r3
    f262:	f7f1 fb43 	bl	8ec <DevAssert>
    DevAssert(NULL_PTR != UserChCfg);
    f266:	9b00      	ldr	r3, [sp, #0]
    f268:	2b00      	cmp	r3, #0
    f26a:	bf14      	ite	ne
    f26c:	2301      	movne	r3, #1
    f26e:	2300      	moveq	r3, #0
    f270:	b2db      	uxtb	r3, r3
    f272:	4618      	mov	r0, r3
    f274:	f7f1 fb3a 	bl	8ec <DevAssert>
#endif

    /* Configure the PWM channel */
    ChannelId = UserChCfg->ChannelId;
    f278:	9b00      	ldr	r3, [sp, #0]
    f27a:	781b      	ldrb	r3, [r3, #0]
    f27c:	f88d 300b 	strb.w	r3, [sp, #11]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)

    /* Center Aligned PWM is available only in FTM CPWM counter mode */
    if ((FTM_PWM_IP_MODE_CENTER_ALIGNED_HIGH == UserChCfg->ChannelMode) ||
    f280:	9b00      	ldr	r3, [sp, #0]
    f282:	685b      	ldr	r3, [r3, #4]
    f284:	2b12      	cmp	r3, #18
    f286:	d003      	beq.n	f290 <Ftm_Pwm_Ip_InitChannel+0x5c>
        (FTM_PWM_IP_MODE_CENTER_ALIGNED_LOW == UserChCfg->ChannelMode))
    f288:	9b00      	ldr	r3, [sp, #0]
    f28a:	685b      	ldr	r3, [r3, #4]
    if ((FTM_PWM_IP_MODE_CENTER_ALIGNED_HIGH == UserChCfg->ChannelMode) ||
    f28c:	2b11      	cmp	r3, #17
    f28e:	d10b      	bne.n	f2a8 <Ftm_Pwm_Ip_InitChannel+0x74>
    {
        DevAssert(FTM_PWM_IP_CENTER_ALIGNED == Ftm_Pwm_Ip_GetCpwms(FtmBase));
    f290:	9803      	ldr	r0, [sp, #12]
    f292:	f7fe f8f3 	bl	d47c <Ftm_Pwm_Ip_GetCpwms>
    f296:	4603      	mov	r3, r0
    f298:	2b01      	cmp	r3, #1
    f29a:	bf0c      	ite	eq
    f29c:	2301      	moveq	r3, #1
    f29e:	2300      	movne	r3, #0
    f2a0:	b2db      	uxtb	r3, r3
    f2a2:	4618      	mov	r0, r3
    f2a4:	f7f1 fb22 	bl	8ec <DevAssert>
    }
    /* Only the main channel of a pair can have the PairCfg pointer set */
    if (NULL_PTR != UserChCfg->PairCfg)
    f2a8:	9b00      	ldr	r3, [sp, #0]
    f2aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f2ac:	2b00      	cmp	r3, #0
    f2ae:	d015      	beq.n	f2dc <Ftm_Pwm_Ip_InitChannel+0xa8>
    {
        if (0x01U == (ChannelId % 2U))
    f2b0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f2b4:	f003 0301 	and.w	r3, r3, #1
    f2b8:	b2db      	uxtb	r3, r3
    f2ba:	2b00      	cmp	r3, #0
    f2bc:	d003      	beq.n	f2c6 <Ftm_Pwm_Ip_InitChannel+0x92>
        {
            DevAssert(FALSE);
    f2be:	2000      	movs	r0, #0
    f2c0:	f7f1 fb14 	bl	8ec <DevAssert>
    f2c4:	e00a      	b.n	f2dc <Ftm_Pwm_Ip_InitChannel+0xa8>
        }/* Check if pair configuration */
        else if ((UserChCfg->PairCfg->PairId * 2U) != ChannelId)
    f2c6:	9b00      	ldr	r3, [sp, #0]
    f2c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f2ca:	781b      	ldrb	r3, [r3, #0]
    f2cc:	005a      	lsls	r2, r3, #1
    f2ce:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f2d2:	429a      	cmp	r2, r3
    f2d4:	d002      	beq.n	f2dc <Ftm_Pwm_Ip_InitChannel+0xa8>
        {
            DevAssert(FALSE);
    f2d6:	2000      	movs	r0, #0
    f2d8:	f7f1 fb08 	bl	8ec <DevAssert>
        {
            /* MISRA Rule 15.7 All if...else if constructs shall be terminated with an else statement */
        }
    }

    if ((FTM_PWM_IP_MODE_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f2dc:	9b00      	ldr	r3, [sp, #0]
    f2de:	685b      	ldr	r3, [r3, #4]
    f2e0:	2b22      	cmp	r3, #34	; 0x22
    f2e2:	d00b      	beq.n	f2fc <Ftm_Pwm_Ip_InitChannel+0xc8>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
        (FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f2e4:	9b00      	ldr	r3, [sp, #0]
    f2e6:	685b      	ldr	r3, [r3, #4]
    if ((FTM_PWM_IP_MODE_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f2e8:	2b62      	cmp	r3, #98	; 0x62
    f2ea:	d007      	beq.n	f2fc <Ftm_Pwm_Ip_InitChannel+0xc8>
        (FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW == UserChCfg->ChannelMode) ||
    f2ec:	9b00      	ldr	r3, [sp, #0]
    f2ee:	685b      	ldr	r3, [r3, #4]
        (FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == UserChCfg->ChannelMode) ||
    f2f0:	2b61      	cmp	r3, #97	; 0x61
    f2f2:	d003      	beq.n	f2fc <Ftm_Pwm_Ip_InitChannel+0xc8>
#endif
        (FTM_PWM_IP_MODE_COMBINE_LOW == UserChCfg->ChannelMode))
    f2f4:	9b00      	ldr	r3, [sp, #0]
    f2f6:	685b      	ldr	r3, [r3, #4]
        (FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW == UserChCfg->ChannelMode) ||
    f2f8:	2b21      	cmp	r3, #33	; 0x21
    f2fa:	d114      	bne.n	f326 <Ftm_Pwm_Ip_InitChannel+0xf2>

    {
        DevAssert(NULL_PTR != UserChCfg->PairCfg);
    f2fc:	9b00      	ldr	r3, [sp, #0]
    f2fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f300:	2b00      	cmp	r3, #0
    f302:	bf14      	ite	ne
    f304:	2301      	movne	r3, #1
    f306:	2300      	moveq	r3, #0
    f308:	b2db      	uxtb	r3, r3
    f30a:	4618      	mov	r0, r3
    f30c:	f7f1 faee 	bl	8ec <DevAssert>
        Ftm_Pwm_Ip_aChannelState[Instance][ChannelId + 1U] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING;
    f310:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f314:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f318:	3301      	adds	r3, #1
    f31a:	4947      	ldr	r1, [pc, #284]	; (f438 <Ftm_Pwm_Ip_InitChannel+0x204>)
    f31c:	00d2      	lsls	r2, r2, #3
    f31e:	4413      	add	r3, r2
    f320:	2201      	movs	r2, #1
    f322:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

#if (defined(FTM_PWM_IP_NOTIFICATION_SUPPORTED) && (FTM_PWM_IP_NOTIFICATION_SUPPORTED == STD_ON))
    Ftm_Pwm_Ip_aNotifIrq[Instance][ChannelId] = (Ftm_Pwm_Ip_EdgeInterruptType)FTM_PWM_IP_NO_EDGE;
#endif

    Ftm_Pwm_Ip_aDutyCycle[Instance][ChannelId] = UserChCfg->DutyCycle;
    f326:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f32a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f32e:	9900      	ldr	r1, [sp, #0]
    f330:	8b48      	ldrh	r0, [r1, #26]
    f332:	4942      	ldr	r1, [pc, #264]	; (f43c <Ftm_Pwm_Ip_InitChannel+0x208>)
    f334:	00d2      	lsls	r2, r2, #3
    f336:	4413      	add	r3, r2
    f338:	4602      	mov	r2, r0
    f33a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    Ftm_Pwm_Ip_aIdleState[Instance][ChannelId] = UserChCfg->InitOut;
    f33e:	f89d 1007 	ldrb.w	r1, [sp, #7]
    f342:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f346:	9a00      	ldr	r2, [sp, #0]
    f348:	69d2      	ldr	r2, [r2, #28]
    f34a:	483d      	ldr	r0, [pc, #244]	; (f440 <Ftm_Pwm_Ip_InitChannel+0x20c>)
    f34c:	00c9      	lsls	r1, r1, #3
    f34e:	440b      	add	r3, r1
    f350:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

    /* Configure POL bits */
    Ftm_Pwm_Ip_SetChnOutputPolarityCmd(FtmBase, ChannelId, UserChCfg->Polarity);
    f354:	9b00      	ldr	r3, [sp, #0]
    f356:	6a1a      	ldr	r2, [r3, #32]
    f358:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f35c:	4619      	mov	r1, r3
    f35e:	9803      	ldr	r0, [sp, #12]
    f360:	f7fe fc94 	bl	dc8c <Ftm_Pwm_Ip_SetChnOutputPolarityCmd>
    /* Configure initial output state */
    Ftm_Pwm_Ip_SetChnOutputInitStateCmd(FtmBase, ChannelId, UserChCfg->InitOut);
    f364:	9b00      	ldr	r3, [sp, #0]
    f366:	69da      	ldr	r2, [r3, #28]
    f368:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f36c:	4619      	mov	r1, r3
    f36e:	9803      	ldr	r0, [sp, #12]
    f370:	f7fe fad9 	bl	d926 <Ftm_Pwm_Ip_SetChnOutputInitStateCmd>

    /* Configure Channel Mode */
    /* Configure ELSA/ELSB */
    Ftm_Pwm_Ip_SetChnEdgeLevel(FtmBase, ChannelId, UserChCfg->ChannelMode);
    f374:	9b00      	ldr	r3, [sp, #0]
    f376:	685a      	ldr	r2, [r3, #4]
    f378:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f37c:	4619      	mov	r1, r3
    f37e:	9803      	ldr	r0, [sp, #12]
    f380:	f7fe f90a 	bl	d598 <Ftm_Pwm_Ip_SetChnEdgeLevel>
    /* Set MSB and MSA bits*/
    Ftm_Pwm_Ip_SetChnMSBAMode(FtmBase, ChannelId, UserChCfg->ChannelMode);
    f384:	9b00      	ldr	r3, [sp, #0]
    f386:	685a      	ldr	r2, [r3, #4]
    f388:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f38c:	4619      	mov	r1, r3
    f38e:	9803      	ldr	r0, [sp, #12]
    f390:	f7fe f939 	bl	d606 <Ftm_Pwm_Ip_SetChnMSBAMode>

    Ftm_Pwm_Ip_ConfigurePairedChannel(Instance, UserChCfg);
    f394:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f398:	9900      	ldr	r1, [sp, #0]
    f39a:	4618      	mov	r0, r3
    f39c:	f7ff fe9a 	bl	f0d4 <Ftm_Pwm_Ip_ConfigurePairedChannel>

    Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel(Instance,
    f3a0:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f3a4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f3a8:	4924      	ldr	r1, [pc, #144]	; (f43c <Ftm_Pwm_Ip_InitChannel+0x208>)
    f3aa:	00d2      	lsls	r2, r2, #3
    f3ac:	4413      	add	r3, r2
    f3ae:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
    f3b2:	f89d 100b 	ldrb.w	r1, [sp, #11]
    f3b6:	f89d 0007 	ldrb.w	r0, [sp, #7]
    f3ba:	2301      	movs	r3, #1
    f3bc:	f000 f9f2 	bl	f7a4 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel>
                                         ChannelId,
                                         Ftm_Pwm_Ip_aDutyCycle[Instance][ChannelId],
                                         TRUE);

    Ftm_Pwm_Ip_SetChnTriggerAndSoftwareCtrl(Instance, UserChCfg);
    f3c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f3c4:	9900      	ldr	r1, [sp, #0]
    f3c6:	4618      	mov	r0, r3
    f3c8:	f7ff fefe 	bl	f1c8 <Ftm_Pwm_Ip_SetChnTriggerAndSoftwareCtrl>
    }
#endif

#if (defined(FTM_PWM_IP_HAS_CHANNEL_PWM_ENABLE) && (FTM_PWM_IP_HAS_CHANNEL_PWM_ENABLE == STD_ON))
    /* Enable PWM output */
    if(TRUE == UserChCfg->ChOutputEn)
    f3cc:	9b00      	ldr	r3, [sp, #0]
    f3ce:	7d1b      	ldrb	r3, [r3, #20]
    f3d0:	2b00      	cmp	r3, #0
    f3d2:	d005      	beq.n	f3e0 <Ftm_Pwm_Ip_InitChannel+0x1ac>
    {
        Ftm_Pwm_Ip_EnablePwmChannelOutputs(FtmBase, ChannelId);
    f3d4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f3d8:	4619      	mov	r1, r3
    f3da:	9803      	ldr	r0, [sp, #12]
    f3dc:	f7fe f87e 	bl	d4dc <Ftm_Pwm_Ip_EnablePwmChannelOutputs>
    }
#endif
    Ftm_Pwm_Ip_aChannelState[Instance][ChannelId] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING;
    f3e0:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f3e4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f3e8:	4913      	ldr	r1, [pc, #76]	; (f438 <Ftm_Pwm_Ip_InitChannel+0x204>)
    f3ea:	00d2      	lsls	r2, r2, #3
    f3ec:	4413      	add	r3, r2
    f3ee:	2201      	movs	r2, #1
    f3f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    if(TRUE == UserChCfg->ChIrqEn)
    f3f4:	9b00      	ldr	r3, [sp, #0]
    f3f6:	7a1b      	ldrb	r3, [r3, #8]
    f3f8:	2b00      	cmp	r3, #0
    f3fa:	d016      	beq.n	f42a <Ftm_Pwm_Ip_InitChannel+0x1f6>
    {
        Ftm_Pwm_Ip_aChIrqCallbacks[Instance][ChannelId].FunctionCallback = UserChCfg->ChannelCb.FunctionCallback;
    f3fc:	f89d 1007 	ldrb.w	r1, [sp, #7]
    f400:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f404:	9a00      	ldr	r2, [sp, #0]
    f406:	68d2      	ldr	r2, [r2, #12]
    f408:	480e      	ldr	r0, [pc, #56]	; (f444 <Ftm_Pwm_Ip_InitChannel+0x210>)
    f40a:	00c9      	lsls	r1, r1, #3
    f40c:	440b      	add	r3, r1
    f40e:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
        Ftm_Pwm_Ip_aChIrqCallbacks[Instance][ChannelId].CbParam          = UserChCfg->ChannelCb.CbParam;
    f412:	f89d 1007 	ldrb.w	r1, [sp, #7]
    f416:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f41a:	9a00      	ldr	r2, [sp, #0]
    f41c:	6912      	ldr	r2, [r2, #16]
    f41e:	4809      	ldr	r0, [pc, #36]	; (f444 <Ftm_Pwm_Ip_InitChannel+0x210>)
    f420:	00c9      	lsls	r1, r1, #3
    f422:	440b      	add	r3, r1
    f424:	00db      	lsls	r3, r3, #3
    f426:	4403      	add	r3, r0
    f428:	605a      	str	r2, [r3, #4]
    }

}
    f42a:	bf00      	nop
    f42c:	b005      	add	sp, #20
    f42e:	f85d fb04 	ldr.w	pc, [sp], #4
    f432:	bf00      	nop
    f434:	00019b58 	.word	0x00019b58
    f438:	1fff9004 	.word	0x1fff9004
    f43c:	1fff8e34 	.word	0x1fff8e34
    f440:	1fff90a4 	.word	0x1fff90a4
    f444:	1fff8ed4 	.word	0x1fff8ed4

0000f448 <Ftm_Pwm_Ip_DeInitInstance>:
 * Function Name : Ftm_Pwm_Ip_DeinitInstance
 * Description   : Stops all PWM channels.
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_DeInitInstance(uint8 Instance)
{
    f448:	b500      	push	{lr}
    f44a:	b085      	sub	sp, #20
    f44c:	4603      	mov	r3, r0
    f44e:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f452:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f456:	4a1c      	ldr	r2, [pc, #112]	; (f4c8 <Ftm_Pwm_Ip_DeInitInstance+0x80>)
    f458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f45c:	9303      	str	r3, [sp, #12]

#if (FTM_PWM_IP_DEV_ERROR_DETECT)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    f45e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f462:	2b03      	cmp	r3, #3
    f464:	bf94      	ite	ls
    f466:	2301      	movls	r3, #1
    f468:	2300      	movhi	r3, #0
    f46a:	b2db      	uxtb	r3, r3
    f46c:	4618      	mov	r0, r3
    f46e:	f7f1 fa3d 	bl	8ec <DevAssert>
#endif

    /* Stop the FTM counter */
    Ftm_Pwm_Ip_SetClockSource(FtmBase, FTM_PWM_IP_CLOCK_SOURCE_NONE);
    f472:	2100      	movs	r1, #0
    f474:	9803      	ldr	r0, [sp, #12]
    f476:	f7fd ffda 	bl	d42e <Ftm_Pwm_Ip_SetClockSource>

    /* Clear the dead-time pre-scaler and value */
    Ftm_Pwm_Ip_SetExtDeadtimeValue(FtmBase, 0U);
    f47a:	2100      	movs	r1, #0
    f47c:	9803      	ldr	r0, [sp, #12]
    f47e:	f7fe fbbf 	bl	dc00 <Ftm_Pwm_Ip_SetExtDeadtimeValue>
    Ftm_Pwm_Ip_SetDeadtimePrescaler(FtmBase, FTM_PWM_IP_DEADTIME_DIV_1);
    f482:	2101      	movs	r1, #1
    f484:	9803      	ldr	r0, [sp, #12]
    f486:	f7fe fb9d 	bl	dbc4 <Ftm_Pwm_Ip_SetDeadtimePrescaler>
    Ftm_Pwm_Ip_SetDeadtimeCount(FtmBase, 0U);
    f48a:	2100      	movs	r1, #0
    f48c:	9803      	ldr	r0, [sp, #12]
    f48e:	f7fe fb86 	bl	db9e <Ftm_Pwm_Ip_SetDeadtimeCount>

    /* Configure debug mode */
    Ftm_Pwm_Ip_SetBdmMode(FtmBase, FTM_PWM_IP_BDM_MODE_00);
    f492:	2100      	movs	r1, #0
    f494:	9803      	ldr	r0, [sp, #12]
    f496:	f7fe fc45 	bl	dd24 <Ftm_Pwm_Ip_SetBdmMode>
    /* Disable overflow interrupt */
    Ftm_Pwm_Ip_SetTimerOverflowInt(FtmBase, FALSE);
    f49a:	2100      	movs	r1, #0
    f49c:	9803      	ldr	r0, [sp, #12]
    f49e:	f7fd fffb 	bl	d498 <Ftm_Pwm_Ip_SetTimerOverflowInt>
    /* Clear the module value of the registers */
    Ftm_Pwm_Ip_SetMod(FtmBase, 0U);
    f4a2:	2100      	movs	r1, #0
    f4a4:	9803      	ldr	r0, [sp, #12]
    f4a6:	f7fe f83c 	bl	d522 <Ftm_Pwm_Ip_SetMod>
    Ftm_Pwm_Ip_SetCounter(FtmBase, 0U);
    f4aa:	2100      	movs	r1, #0
    f4ac:	9803      	ldr	r0, [sp, #12]
    f4ae:	f7fe f827 	bl	d500 <Ftm_Pwm_Ip_SetCounter>
    /* Confirm the instance is inactive */
    Ftm_Pwm_Ip_aInstanceState[Instance] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_UNINIT;
    f4b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f4b6:	4a05      	ldr	r2, [pc, #20]	; (f4cc <Ftm_Pwm_Ip_DeInitInstance+0x84>)
    f4b8:	2100      	movs	r1, #0
    f4ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    /* Clear the UAA bit in REG_PROT */
    OsIf_Trusted_Call1param(Ftm_Pwm_Ip_ClrUserAccessAllowed, Instance);
#endif
#endif

}
    f4be:	bf00      	nop
    f4c0:	b005      	add	sp, #20
    f4c2:	f85d fb04 	ldr.w	pc, [sp], #4
    f4c6:	bf00      	nop
    f4c8:	00019b58 	.word	0x00019b58
    f4cc:	1fff8ff4 	.word	0x1fff8ff4

0000f4d0 <Ftm_Pwm_Ip_DeInitChannel>:
 * Description   : Stops all PWM channels.
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_DeInitChannel(uint8 Instance,
                                     uint8 Channel)
{
    f4d0:	b500      	push	{lr}
    f4d2:	b085      	sub	sp, #20
    f4d4:	4603      	mov	r3, r0
    f4d6:	460a      	mov	r2, r1
    f4d8:	f88d 3007 	strb.w	r3, [sp, #7]
    f4dc:	4613      	mov	r3, r2
    f4de:	f88d 3006 	strb.w	r3, [sp, #6]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f4e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f4e6:	4a2e      	ldr	r2, [pc, #184]	; (f5a0 <Ftm_Pwm_Ip_DeInitChannel+0xd0>)
    f4e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f4ec:	9303      	str	r3, [sp, #12]
    uint8 PairId = (uint8)(Channel >> 1U);
    f4ee:	f89d 3006 	ldrb.w	r3, [sp, #6]
    f4f2:	085b      	lsrs	r3, r3, #1
    f4f4:	f88d 300b 	strb.w	r3, [sp, #11]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    f4f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f4fc:	2b03      	cmp	r3, #3
    f4fe:	bf94      	ite	ls
    f500:	2301      	movls	r3, #1
    f502:	2300      	movhi	r3, #0
    f504:	b2db      	uxtb	r3, r3
    f506:	4618      	mov	r0, r3
    f508:	f7f1 f9f0 	bl	8ec <DevAssert>
#endif

    /* Disable interrupts for given channel */
    Ftm_Pwm_Ip_DisableCmpIrq(Instance, Channel);
    f50c:	f89d 2006 	ldrb.w	r2, [sp, #6]
    f510:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f514:	4611      	mov	r1, r2
    f516:	4618      	mov	r0, r3
    f518:	f7ff fae2 	bl	eae0 <Ftm_Pwm_Ip_DisableCmpIrq>
    /* Set current channel channels to IDLE */
    Ftm_Pwm_Ip_SwOutputControl(Instance,
    f51c:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f520:	f89d 3006 	ldrb.w	r3, [sp, #6]
    f524:	491f      	ldr	r1, [pc, #124]	; (f5a4 <Ftm_Pwm_Ip_DeInitChannel+0xd4>)
    f526:	00d2      	lsls	r2, r2, #3
    f528:	4413      	add	r3, r2
    f52a:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    f52e:	f89d 1006 	ldrb.w	r1, [sp, #6]
    f532:	f89d 0007 	ldrb.w	r0, [sp, #7]
    f536:	2301      	movs	r3, #1
    f538:	f000 fa92 	bl	fa60 <Ftm_Pwm_Ip_SwOutputControl>
                               Channel,
                               Ftm_Pwm_Ip_aIdleState[Instance][Channel],
                               TRUE);
    /* Clear SWSYNC bit - has to be cleared to generate SW trigger */
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, FALSE);
    f53c:	2100      	movs	r1, #0
    f53e:	9803      	ldr	r0, [sp, #12]
    f540:	f7fe f9db 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
    /* OUTMASK register is updated with the value of its buffer only by the PWM synchronization */
    Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd(FtmBase, TRUE);
    f544:	2101      	movs	r1, #1
    f546:	9803      	ldr	r0, [sp, #12]
    f548:	f7fe f99c 	bl	d884 <Ftm_Pwm_Ip_SetOutmaskPwmSyncModeCmd>
    /* The software trigger activates the OUTMASK register synchronization */
    Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd(FtmBase, TRUE);
    f54c:	2101      	movs	r1, #1
    f54e:	9803      	ldr	r0, [sp, #12]
    f550:	f7fe fcb7 	bl	dec2 <Ftm_Pwm_Ip_SetOutmaskSoftwareSyncModeCmd>
    /* Channel output is not masked. It continues to operate normally */
    Ftm_Pwm_Ip_SetChnOutputMask(FtmBase, Channel, FALSE);
    f554:	f89d 3006 	ldrb.w	r3, [sp, #6]
    f558:	2200      	movs	r2, #0
    f55a:	4619      	mov	r1, r3
    f55c:	9803      	ldr	r0, [sp, #12]
    f55e:	f7fe fa04 	bl	d96a <Ftm_Pwm_Ip_SetChnOutputMask>
    /* set SWSYNC bit - has to be cleared to generate SW trigger */
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, TRUE);
    f562:	2101      	movs	r1, #1
    f564:	9803      	ldr	r0, [sp, #12]
    f566:	f7fe f9c8 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
    /* Clear the type of notification for each channel (n) in paired channel*/
    Ftm_Pwm_Ip_aNotifIrq[Instance][(PairId * 2U)] = (Ftm_Pwm_Ip_EdgeInterruptType)FTM_PWM_IP_NO_EDGE;
    f56a:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f56e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f572:	005b      	lsls	r3, r3, #1
    f574:	490c      	ldr	r1, [pc, #48]	; (f5a8 <Ftm_Pwm_Ip_DeInitChannel+0xd8>)
    f576:	00d2      	lsls	r2, r2, #3
    f578:	440a      	add	r2, r1
    f57a:	4413      	add	r3, r2
    f57c:	2200      	movs	r2, #0
    f57e:	701a      	strb	r2, [r3, #0]
    /* Clear the type of notification for each channel (n+1) in paired channel*/
    Ftm_Pwm_Ip_aNotifIrq[Instance][((PairId * 2U) + 1U)] = (Ftm_Pwm_Ip_EdgeInterruptType)FTM_PWM_IP_NO_EDGE;
    f580:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f584:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f588:	005b      	lsls	r3, r3, #1
    f58a:	3301      	adds	r3, #1
    f58c:	4906      	ldr	r1, [pc, #24]	; (f5a8 <Ftm_Pwm_Ip_DeInitChannel+0xd8>)
    f58e:	00d2      	lsls	r2, r2, #3
    f590:	440a      	add	r2, r1
    f592:	4413      	add	r3, r2
    f594:	2200      	movs	r2, #0
    f596:	701a      	strb	r2, [r3, #0]

}
    f598:	bf00      	nop
    f59a:	b005      	add	sp, #20
    f59c:	f85d fb04 	ldr.w	pc, [sp], #4
    f5a0:	00019b58 	.word	0x00019b58
    f5a4:	1fff90a4 	.word	0x1fff90a4
    f5a8:	1fff9084 	.word	0x1fff9084

0000f5ac <Ftm_Pwm_Ip_InitChFault>:
 * Description   : Configures the fault channels are available on the Pwm configuration.
 *
 *END**************************************************************************/
static void Ftm_Pwm_Ip_InitChFault(uint8 Instance,
                                   const Ftm_Pwm_Ip_FaultChCfgType * FaultChCfg)
{
    f5ac:	b500      	push	{lr}
    f5ae:	b085      	sub	sp, #20
    f5b0:	4603      	mov	r3, r0
    f5b2:	9100      	str	r1, [sp, #0]
    f5b4:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f5b8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f5bc:	4a15      	ldr	r2, [pc, #84]	; (f614 <Ftm_Pwm_Ip_InitChFault+0x68>)
    f5be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f5c2:	9303      	str	r3, [sp, #12]
    /* Set the fault inputs polarity. */
    Ftm_Pwm_Ip_SetFaultPolarity(FtmBase, FaultChCfg->FaultId, FaultChCfg->FaultPol);
    f5c4:	9b00      	ldr	r3, [sp, #0]
    f5c6:	7819      	ldrb	r1, [r3, #0]
    f5c8:	9b00      	ldr	r3, [sp, #0]
    f5ca:	685b      	ldr	r3, [r3, #4]
    f5cc:	461a      	mov	r2, r3
    f5ce:	9803      	ldr	r0, [sp, #12]
    f5d0:	f7ff f890 	bl	e6f4 <Ftm_Pwm_Ip_SetFaultPolarity>
    /* Enables/Disables the filter for the fault input. */
    Ftm_Pwm_Ip_SetFaultFilterEn(FtmBase, FaultChCfg->FaultId, FaultChCfg->FaultFilEn);
    f5d4:	9b00      	ldr	r3, [sp, #0]
    f5d6:	7819      	ldrb	r1, [r3, #0]
    f5d8:	9b00      	ldr	r3, [sp, #0]
    f5da:	7a1b      	ldrb	r3, [r3, #8]
    f5dc:	461a      	mov	r2, r3
    f5de:	9803      	ldr	r0, [sp, #12]
    f5e0:	f7ff f8cf 	bl	e782 <Ftm_Pwm_Ip_SetFaultFilterEn>
    /* Enables/Disables the fault inputs. */
    Ftm_Pwm_Ip_SetFaultInputEn(FtmBase, FaultChCfg->FaultId, TRUE);
    f5e4:	9b00      	ldr	r3, [sp, #0]
    f5e6:	781b      	ldrb	r3, [r3, #0]
    f5e8:	2201      	movs	r2, #1
    f5ea:	4619      	mov	r1, r3
    f5ec:	9803      	ldr	r0, [sp, #12]
    f5ee:	f7ff f8a4 	bl	e73a <Ftm_Pwm_Ip_SetFaultInputEn>
    /* Fault Irq Callback*/
    Ftm_Pwm_Ip_pFaultIrqCallback[Instance][FaultChCfg->FaultId] = FaultChCfg->FaultCb;
    f5f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f5f6:	9a00      	ldr	r2, [sp, #0]
    f5f8:	7812      	ldrb	r2, [r2, #0]
    f5fa:	4610      	mov	r0, r2
    f5fc:	9a00      	ldr	r2, [sp, #0]
    f5fe:	68d2      	ldr	r2, [r2, #12]
    f600:	4905      	ldr	r1, [pc, #20]	; (f618 <Ftm_Pwm_Ip_InitChFault+0x6c>)
    f602:	009b      	lsls	r3, r3, #2
    f604:	4403      	add	r3, r0
    f606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f60a:	bf00      	nop
    f60c:	b005      	add	sp, #20
    f60e:	f85d fb04 	ldr.w	pc, [sp], #4
    f612:	bf00      	nop
    f614:	00019b58 	.word	0x00019b58
    f618:	1fff8e94 	.word	0x1fff8e94

0000f61c <Ftm_Pwm_Ip_Init>:
 *
 * @implements Ftm_Pwm_Ip_Init_Activity
 */
void Ftm_Pwm_Ip_Init(uint8 Instance,
                     const Ftm_Pwm_Ip_UserCfgType * UserCfg)
{
    f61c:	b500      	push	{lr}
    f61e:	b085      	sub	sp, #20
    f620:	4603      	mov	r3, r0
    f622:	9100      	str	r1, [sp, #0]
    f624:	f88d 3007 	strb.w	r3, [sp, #7]

    uint8 Index = 0U;
    f628:	2300      	movs	r3, #0
    f62a:	f88d 300f 	strb.w	r3, [sp, #15]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    f62e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f632:	2b03      	cmp	r3, #3
    f634:	bf94      	ite	ls
    f636:	2301      	movls	r3, #1
    f638:	2300      	movhi	r3, #0
    f63a:	b2db      	uxtb	r3, r3
    f63c:	4618      	mov	r0, r3
    f63e:	f7f1 f955 	bl	8ec <DevAssert>
    DevAssert(NULL_PTR != UserCfg);
    f642:	9b00      	ldr	r3, [sp, #0]
    f644:	2b00      	cmp	r3, #0
    f646:	bf14      	ite	ne
    f648:	2301      	movne	r3, #1
    f64a:	2300      	moveq	r3, #0
    f64c:	b2db      	uxtb	r3, r3
    f64e:	4618      	mov	r0, r3
    f650:	f7f1 f94c 	bl	8ec <DevAssert>
#endif

#ifdef ERR_IPV_FTM_ERR010856
#if ((STD_ON == ERR_IPV_FTM_ERR010856) && (STD_ON == FTM_PWM_IP_HAS_FAULT))
    /* Set a variable to indicate that a fault was not detected when initializing */
    Ftm_Pwm_Ip_u8FaultCheck = (uint8)0U;
    f654:	4b29      	ldr	r3, [pc, #164]	; (f6fc <Ftm_Pwm_Ip_Init+0xe0>)
    f656:	2200      	movs	r2, #0
    f658:	701a      	strb	r2, [r3, #0]
#endif
#endif
    /* Configure FTM Instance in PWM mode */
    Ftm_Pwm_Ip_InitInstance(Instance, UserCfg->InstanceCfg);
    f65a:	9b00      	ldr	r3, [sp, #0]
    f65c:	681a      	ldr	r2, [r3, #0]
    f65e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f662:	4611      	mov	r1, r2
    f664:	4618      	mov	r0, r3
    f666:	f7ff fc39 	bl	eedc <Ftm_Pwm_Ip_InitInstance>

    /* Configure all channels in the user cfg */
    for (Index = 0; Index < UserCfg->NoOfConfiguredCh; Index++)
    f66a:	2300      	movs	r3, #0
    f66c:	f88d 300f 	strb.w	r3, [sp, #15]
    f670:	e011      	b.n	f696 <Ftm_Pwm_Ip_Init+0x7a>
    {
        /* Configure PWM channels */
        Ftm_Pwm_Ip_InitChannel(Instance, UserCfg->ConfiguredChArray[Index]);
    f672:	9b00      	ldr	r3, [sp, #0]
    f674:	685a      	ldr	r2, [r3, #4]
    f676:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f67a:	009b      	lsls	r3, r3, #2
    f67c:	4413      	add	r3, r2
    f67e:	681a      	ldr	r2, [r3, #0]
    f680:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f684:	4611      	mov	r1, r2
    f686:	4618      	mov	r0, r3
    f688:	f7ff fdd4 	bl	f234 <Ftm_Pwm_Ip_InitChannel>
    for (Index = 0; Index < UserCfg->NoOfConfiguredCh; Index++)
    f68c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f690:	3301      	adds	r3, #1
    f692:	f88d 300f 	strb.w	r3, [sp, #15]
    f696:	9b00      	ldr	r3, [sp, #0]
    f698:	7a1b      	ldrb	r3, [r3, #8]
    f69a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f69e:	429a      	cmp	r2, r3
    f6a0:	d3e7      	bcc.n	f672 <Ftm_Pwm_Ip_Init+0x56>
    }

#if (defined(FTM_PWM_IP_HAS_FAULT) && (FTM_PWM_IP_HAS_FAULT == STD_ON))
    if (UserCfg->NoOfFaultCfg > 0U)
    f6a2:	9b00      	ldr	r3, [sp, #0]
    f6a4:	7c1b      	ldrb	r3, [r3, #16]
    f6a6:	2b00      	cmp	r3, #0
    f6a8:	d01b      	beq.n	f6e2 <Ftm_Pwm_Ip_Init+0xc6>
    {
        for (Index = 0; Index < UserCfg->NoOfFaultCfg; Index++)
    f6aa:	2300      	movs	r3, #0
    f6ac:	f88d 300f 	strb.w	r3, [sp, #15]
    f6b0:	e011      	b.n	f6d6 <Ftm_Pwm_Ip_Init+0xba>
        {
            /* Configure fault channels */
            Ftm_Pwm_Ip_InitChFault(Instance, UserCfg->ConfiguredFaultArray[Index]);
    f6b2:	9b00      	ldr	r3, [sp, #0]
    f6b4:	68da      	ldr	r2, [r3, #12]
    f6b6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f6ba:	009b      	lsls	r3, r3, #2
    f6bc:	4413      	add	r3, r2
    f6be:	681a      	ldr	r2, [r3, #0]
    f6c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f6c4:	4611      	mov	r1, r2
    f6c6:	4618      	mov	r0, r3
    f6c8:	f7ff ff70 	bl	f5ac <Ftm_Pwm_Ip_InitChFault>
        for (Index = 0; Index < UserCfg->NoOfFaultCfg; Index++)
    f6cc:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f6d0:	3301      	adds	r3, #1
    f6d2:	f88d 300f 	strb.w	r3, [sp, #15]
    f6d6:	9b00      	ldr	r3, [sp, #0]
    f6d8:	7c1b      	ldrb	r3, [r3, #16]
    f6da:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f6de:	429a      	cmp	r2, r3
    f6e0:	d3e7      	bcc.n	f6b2 <Ftm_Pwm_Ip_Init+0x96>
        }
    }
#endif

    Ftm_Pwm_Ip_InitInstanceStart(Instance, UserCfg->InstanceCfg);
    f6e2:	9b00      	ldr	r3, [sp, #0]
    f6e4:	681a      	ldr	r2, [r3, #0]
    f6e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f6ea:	4611      	mov	r1, r2
    f6ec:	4618      	mov	r0, r3
    f6ee:	f7ff fc9d 	bl	f02c <Ftm_Pwm_Ip_InitInstanceStart>
}
    f6f2:	bf00      	nop
    f6f4:	b005      	add	sp, #20
    f6f6:	f85d fb04 	ldr.w	pc, [sp], #4
    f6fa:	bf00      	nop
    f6fc:	1fff8e28 	.word	0x1fff8e28

0000f700 <Ftm_Pwm_Ip_DeInit>:
 * Firstly, Ftm_Pwm_Ip_Init must be called. Then this function will disables the FTM module.
 *
 * @implements Ftm_Pwm_Ip_DeInit_Activity
 */
void Ftm_Pwm_Ip_DeInit(uint8 Instance)
{
    f700:	b500      	push	{lr}
    f702:	b085      	sub	sp, #20
    f704:	4603      	mov	r3, r0
    f706:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f70a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f70e:	4a23      	ldr	r2, [pc, #140]	; (f79c <Ftm_Pwm_Ip_DeInit+0x9c>)
    f710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f714:	9302      	str	r3, [sp, #8]
    uint8 ChannelId = 0U;
    f716:	2300      	movs	r3, #0
    f718:	f88d 300f 	strb.w	r3, [sp, #15]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    f71c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f720:	2b03      	cmp	r3, #3
    f722:	bf94      	ite	ls
    f724:	2301      	movls	r3, #1
    f726:	2300      	movhi	r3, #0
    f728:	b2db      	uxtb	r3, r3
    f72a:	4618      	mov	r0, r3
    f72c:	f7f1 f8de 	bl	8ec <DevAssert>
#endif
    /* Reset all FTM register */
    Ftm_Pwm_Ip_Reset(FtmBase);
    f730:	9802      	ldr	r0, [sp, #8]
    f732:	f7fe fe87 	bl	e444 <Ftm_Pwm_Ip_Reset>
    
    /* Configure all channels in the user cfg */
    for (ChannelId = 0U; ChannelId < FTM_PWM_IP_CHANNEL_COUNT; ChannelId++)
    f736:	2300      	movs	r3, #0
    f738:	f88d 300f 	strb.w	r3, [sp, #15]
    f73c:	e021      	b.n	f782 <Ftm_Pwm_Ip_DeInit+0x82>
    {
        if (FTM_PWM_IP_CHANNEL_UNINIT != Ftm_Pwm_Ip_aChannelState[Instance][ChannelId])
    f73e:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f742:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f746:	4916      	ldr	r1, [pc, #88]	; (f7a0 <Ftm_Pwm_Ip_DeInit+0xa0>)
    f748:	00d2      	lsls	r2, r2, #3
    f74a:	4413      	add	r3, r2
    f74c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    f750:	2b00      	cmp	r3, #0
    f752:	d011      	beq.n	f778 <Ftm_Pwm_Ip_DeInit+0x78>
        {
            /* De-Initialize FTM channels */
            Ftm_Pwm_Ip_DeInitChannel(Instance, ChannelId);
    f754:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f758:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f75c:	4611      	mov	r1, r2
    f75e:	4618      	mov	r0, r3
    f760:	f7ff feb6 	bl	f4d0 <Ftm_Pwm_Ip_DeInitChannel>
            /* The channels is inactive */
            Ftm_Pwm_Ip_aChannelState[Instance][ChannelId] = FTM_PWM_IP_CHANNEL_UNINIT;
    f764:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f768:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f76c:	490c      	ldr	r1, [pc, #48]	; (f7a0 <Ftm_Pwm_Ip_DeInit+0xa0>)
    f76e:	00d2      	lsls	r2, r2, #3
    f770:	4413      	add	r3, r2
    f772:	2200      	movs	r2, #0
    f774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (ChannelId = 0U; ChannelId < FTM_PWM_IP_CHANNEL_COUNT; ChannelId++)
    f778:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f77c:	3301      	adds	r3, #1
    f77e:	f88d 300f 	strb.w	r3, [sp, #15]
    f782:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f786:	2b07      	cmp	r3, #7
    f788:	d9d9      	bls.n	f73e <Ftm_Pwm_Ip_DeInit+0x3e>
        }
    }
    /* De-Initialize FTM Instance */
    Ftm_Pwm_Ip_DeInitInstance(Instance);
    f78a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f78e:	4618      	mov	r0, r3
    f790:	f7ff fe5a 	bl	f448 <Ftm_Pwm_Ip_DeInitInstance>
}
    f794:	bf00      	nop
    f796:	b005      	add	sp, #20
    f798:	f85d fb04 	ldr.w	pc, [sp], #4
    f79c:	00019b58 	.word	0x00019b58
    f7a0:	1fff9004 	.word	0x1fff9004

0000f7a4 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel>:
 *END**************************************************************************/
void Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel(uint8 Instance,
                                          uint8 Channel,
                                          uint16 DutyCycle,
                                          boolean SoftwareTrigger)
{
    f7a4:	b510      	push	{r4, lr}
    f7a6:	b088      	sub	sp, #32
    f7a8:	4604      	mov	r4, r0
    f7aa:	4608      	mov	r0, r1
    f7ac:	4611      	mov	r1, r2
    f7ae:	461a      	mov	r2, r3
    f7b0:	4623      	mov	r3, r4
    f7b2:	f88d 300f 	strb.w	r3, [sp, #15]
    f7b6:	4603      	mov	r3, r0
    f7b8:	f88d 300e 	strb.w	r3, [sp, #14]
    f7bc:	460b      	mov	r3, r1
    f7be:	f8ad 300c 	strh.w	r3, [sp, #12]
    f7c2:	4613      	mov	r3, r2
    f7c4:	f88d 300b 	strb.w	r3, [sp, #11]

    const Ftm_Pwm_Ip_HwAddrType *const  FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f7c8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f7cc:	4a5e      	ldr	r2, [pc, #376]	; (f948 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1a4>)
    f7ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f7d2:	9307      	str	r3, [sp, #28]
    uint16 FirstEdge = DutyCycle;
    f7d4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    f7d8:	f8ad 301a 	strh.w	r3, [sp, #26]
    uint8 PairId = Channel >> 1U;
    f7dc:	f89d 300e 	ldrb.w	r3, [sp, #14]
    f7e0:	085b      	lsrs	r3, r3, #1
    f7e2:	f88d 3019 	strb.w	r3, [sp, #25]
    Ftm_Pwm_Ip_ChannelModeType ChMode;
    
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    f7e6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f7ea:	2b03      	cmp	r3, #3
    f7ec:	bf94      	ite	ls
    f7ee:	2301      	movls	r3, #1
    f7f0:	2300      	movhi	r3, #0
    f7f2:	b2db      	uxtb	r3, r3
    f7f4:	4618      	mov	r0, r3
    f7f6:	f7f1 f879 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
    f7fa:	f89d 300e 	ldrb.w	r3, [sp, #14]
    f7fe:	2b07      	cmp	r3, #7
    f800:	bf94      	ite	ls
    f802:	2301      	movls	r3, #1
    f804:	2300      	movhi	r3, #0
    f806:	b2db      	uxtb	r3, r3
    f808:	4618      	mov	r0, r3
    f80a:	f7f1 f86f 	bl	8ec <DevAssert>
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00();
    f80e:	f007 f86b 	bl	168e8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00>

    /* Stores the new duty cycle */
    Ftm_Pwm_Ip_aDutyCycle[Instance][Channel] = DutyCycle;
    f812:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f816:	f89d 300e 	ldrb.w	r3, [sp, #14]
    f81a:	494c      	ldr	r1, [pc, #304]	; (f94c <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1a8>)
    f81c:	00d2      	lsls	r2, r2, #3
    f81e:	4413      	add	r3, r2
    f820:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    f824:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    ChMode = (Ftm_Pwm_Ip_ChannelModeType)Ftm_Pwm_Ip_GetChannelMode(FtmBase, Channel);
    f828:	f89d 300e 	ldrb.w	r3, [sp, #14]
    f82c:	4619      	mov	r1, r3
    f82e:	9807      	ldr	r0, [sp, #28]
    f830:	f7fe fd18 	bl	e264 <Ftm_Pwm_Ip_GetChannelMode>
    f834:	9005      	str	r0, [sp, #20]

#if (defined(FTM_PWM_IP_NOTIFICATION_SUPPORTED) && (FTM_PWM_IP_NOTIFICATION_SUPPORTED == STD_ON))
    Ftm_Pwm_Ip_CheckNotification(Instance, Channel);
#endif

    if((Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_IDLE == Ftm_Pwm_Ip_aChannelState[Instance][Channel])
    f836:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f83a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    f83e:	4944      	ldr	r1, [pc, #272]	; (f950 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1ac>)
    f840:	00d2      	lsls	r2, r2, #3
    f842:	4413      	add	r3, r2
    f844:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    f848:	2b02      	cmp	r3, #2
    f84a:	d111      	bne.n	f870 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0xcc>
    {
        /* Update the state of current channel*/
        Ftm_Pwm_Ip_aChannelState[Instance][Channel] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING;
    f84c:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f850:	f89d 300e 	ldrb.w	r3, [sp, #14]
    f854:	493e      	ldr	r1, [pc, #248]	; (f950 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1ac>)
    f856:	00d2      	lsls	r2, r2, #3
    f858:	4413      	add	r3, r2
    f85a:	2201      	movs	r2, #1
    f85c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        /* Set output for current channel*/
        Ftm_Pwm_Ip_SwOutputControl(Instance,
    f860:	f89d 100e 	ldrb.w	r1, [sp, #14]
    f864:	f89d 000f 	ldrb.w	r0, [sp, #15]
    f868:	2300      	movs	r3, #0
    f86a:	2200      	movs	r2, #0
    f86c:	f000 f8f8 	bl	fa60 <Ftm_Pwm_Ip_SwOutputControl>
                                   Channel,
                                   FTM_PWM_IP_OUTPUT_STATE_LOW,
                                   FALSE);
    }

    if ((FTM_PWM_IP_MODE_EDGE_ALIGNED_HIGH   == ChMode) ||
    f870:	9b05      	ldr	r3, [sp, #20]
    f872:	2b0a      	cmp	r3, #10
    f874:	d008      	beq.n	f888 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0xe4>
    f876:	9b05      	ldr	r3, [sp, #20]
    f878:	2b09      	cmp	r3, #9
    f87a:	d005      	beq.n	f888 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0xe4>
        (FTM_PWM_IP_MODE_EDGE_ALIGNED_LOW    == ChMode) ||
    f87c:	9b05      	ldr	r3, [sp, #20]
    f87e:	2b12      	cmp	r3, #18
    f880:	d002      	beq.n	f888 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0xe4>
        (FTM_PWM_IP_MODE_CENTER_ALIGNED_HIGH == ChMode) ||
    f882:	9b05      	ldr	r3, [sp, #20]
    f884:	2b11      	cmp	r3, #17
    f886:	d10c      	bne.n	f8a2 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0xfe>
        (FTM_PWM_IP_MODE_CENTER_ALIGNED_LOW  == ChMode))
    {
        /* Write CV registers and setup duty cycle and phase values */
        (void) Ftm_Pwm_Ip_UpdatePwmChannel(Instance,
    f888:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    f88c:	f89d 100e 	ldrb.w	r1, [sp, #14]
    f890:	f89d 000f 	ldrb.w	r0, [sp, #15]
    f894:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f898:	9300      	str	r3, [sp, #0]
    f89a:	2300      	movs	r3, #0
    f89c:	f000 f9ba 	bl	fc14 <Ftm_Pwm_Ip_UpdatePwmChannel>
    f8a0:	e04c      	b.n	f93c <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x198>
                                      Channel,
                                      FirstEdge,
                                      0U,
                                      SoftwareTrigger);
    }
    else if (( FTM_PWM_IP_MODE_COMBINE_HIGH          == ChMode) ||
    f8a2:	9b05      	ldr	r3, [sp, #20]
    f8a4:	2b22      	cmp	r3, #34	; 0x22
    f8a6:	d008      	beq.n	f8ba <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x116>
    f8a8:	9b05      	ldr	r3, [sp, #20]
    f8aa:	2b62      	cmp	r3, #98	; 0x62
    f8ac:	d005      	beq.n	f8ba <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x116>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
             ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == ChMode) ||
    f8ae:	9b05      	ldr	r3, [sp, #20]
    f8b0:	2b61      	cmp	r3, #97	; 0x61
    f8b2:	d002      	beq.n	f8ba <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x116>
             ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW  == ChMode) ||
    f8b4:	9b05      	ldr	r3, [sp, #20]
    f8b6:	2b21      	cmp	r3, #33	; 0x21
    f8b8:	d140      	bne.n	f93c <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x198>
#endif
             ( FTM_PWM_IP_MODE_COMBINE_LOW           == ChMode))

    {
        if((uint16)0U == Ftm_Pwm_Ip_aPhaseShift[Instance][PairId])
    f8ba:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f8be:	f89d 3019 	ldrb.w	r3, [sp, #25]
    f8c2:	4924      	ldr	r1, [pc, #144]	; (f954 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1b0>)
    f8c4:	0092      	lsls	r2, r2, #2
    f8c6:	4413      	add	r3, r2
    f8c8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    f8cc:	2b00      	cmp	r3, #0
    f8ce:	d10d      	bne.n	f8ec <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x148>
        {
            /* Write CV registers and setup duty cycle and phase values */
            (void) Ftm_Pwm_Ip_UpdatePwmChannel(Instance,
    f8d0:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    f8d4:	f89d 100e 	ldrb.w	r1, [sp, #14]
    f8d8:	f89d 000f 	ldrb.w	r0, [sp, #15]
    f8dc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f8e0:	9300      	str	r3, [sp, #0]
    f8e2:	4613      	mov	r3, r2
    f8e4:	2200      	movs	r2, #0
    f8e6:	f000 f995 	bl	fc14 <Ftm_Pwm_Ip_UpdatePwmChannel>
    f8ea:	e027      	b.n	f93c <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x198>
                                               FirstEdge,
                                               SoftwareTrigger);
        }
        else
        {
            FirstEdge = Ftm_Pwm_Ip_CalculatePhaseShift(Instance, DutyCycle, Ftm_Pwm_Ip_aPhaseShift[Instance][PairId]);
    f8ec:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f8f0:	f89d 3019 	ldrb.w	r3, [sp, #25]
    f8f4:	4917      	ldr	r1, [pc, #92]	; (f954 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1b0>)
    f8f6:	0092      	lsls	r2, r2, #2
    f8f8:	4413      	add	r3, r2
    f8fa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
    f8fe:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    f902:	f89d 300f 	ldrb.w	r3, [sp, #15]
    f906:	4618      	mov	r0, r3
    f908:	f7fe fff6 	bl	e8f8 <Ftm_Pwm_Ip_CalculatePhaseShift>
    f90c:	4603      	mov	r3, r0
    f90e:	f8ad 301a 	strh.w	r3, [sp, #26]
            /* Write CV registers and setup duty cycle and phase values */
            (void) Ftm_Pwm_Ip_UpdatePwmChannel(Instance,
    f912:	f89d 200f 	ldrb.w	r2, [sp, #15]
    f916:	f89d 3019 	ldrb.w	r3, [sp, #25]
    f91a:	490e      	ldr	r1, [pc, #56]	; (f954 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel+0x1b0>)
    f91c:	0092      	lsls	r2, r2, #2
    f91e:	4413      	add	r3, r2
    f920:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
    f924:	f8bd 401a 	ldrh.w	r4, [sp, #26]
    f928:	f89d 100e 	ldrb.w	r1, [sp, #14]
    f92c:	f89d 000f 	ldrb.w	r0, [sp, #15]
    f930:	f89d 300b 	ldrb.w	r3, [sp, #11]
    f934:	9300      	str	r3, [sp, #0]
    f936:	4623      	mov	r3, r4
    f938:	f000 f96c 	bl	fc14 <Ftm_Pwm_Ip_UpdatePwmChannel>
    else
    {
        /* Do Nothing */
    }

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00();
    f93c:	f007 f800 	bl	16940 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00>

}
    f940:	bf00      	nop
    f942:	b008      	add	sp, #32
    f944:	bd10      	pop	{r4, pc}
    f946:	bf00      	nop
    f948:	00019b58 	.word	0x00019b58
    f94c:	1fff8e34 	.word	0x1fff8e34
    f950:	1fff9004 	.word	0x1fff9004
    f954:	1fff8e74 	.word	0x1fff8e74

0000f958 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty>:
void Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty(uint8 Instance,
                                       uint8 Channel,
                                       uint16 Period,
                                       uint16 DutyCycle,
                                       boolean SoftwareTrigger)
{
    f958:	b510      	push	{r4, lr}
    f95a:	b084      	sub	sp, #16
    f95c:	4604      	mov	r4, r0
    f95e:	4608      	mov	r0, r1
    f960:	4611      	mov	r1, r2
    f962:	461a      	mov	r2, r3
    f964:	4623      	mov	r3, r4
    f966:	f88d 3007 	strb.w	r3, [sp, #7]
    f96a:	4603      	mov	r3, r0
    f96c:	f88d 3006 	strb.w	r3, [sp, #6]
    f970:	460b      	mov	r3, r1
    f972:	f8ad 3004 	strh.w	r3, [sp, #4]
    f976:	4613      	mov	r3, r2
    f978:	f8ad 3002 	strh.w	r3, [sp, #2]

    uint16 TempDutyCycle = 0U;
    f97c:	2300      	movs	r3, #0
    f97e:	f8ad 300e 	strh.w	r3, [sp, #14]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    f982:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f986:	4a33      	ldr	r2, [pc, #204]	; (fa54 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0xfc>)
    f988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f98c:	9302      	str	r3, [sp, #8]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    f98e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f992:	2b03      	cmp	r3, #3
    f994:	bf94      	ite	ls
    f996:	2301      	movls	r3, #1
    f998:	2300      	movhi	r3, #0
    f99a:	b2db      	uxtb	r3, r3
    f99c:	4618      	mov	r0, r3
    f99e:	f7f0 ffa5 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
    f9a2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    f9a6:	2b07      	cmp	r3, #7
    f9a8:	bf94      	ite	ls
    f9aa:	2301      	movls	r3, #1
    f9ac:	2300      	movhi	r3, #0
    f9ae:	b2db      	uxtb	r3, r3
    f9b0:	4618      	mov	r0, r3
    f9b2:	f7f0 ff9b 	bl	8ec <DevAssert>
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01();
    f9b6:	f006 ffe9 	bl	1698c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01>

    if((Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_IDLE == Ftm_Pwm_Ip_aChannelState[Instance][Channel])
    f9ba:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f9be:	f89d 3006 	ldrb.w	r3, [sp, #6]
    f9c2:	4925      	ldr	r1, [pc, #148]	; (fa58 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0x100>)
    f9c4:	00d2      	lsls	r2, r2, #3
    f9c6:	4413      	add	r3, r2
    f9c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    f9cc:	2b02      	cmp	r3, #2
    f9ce:	d111      	bne.n	f9f4 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0x9c>
    {
        /* Update the state of current channel*/
        Ftm_Pwm_Ip_aChannelState[Instance][Channel] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING;
    f9d0:	f89d 2007 	ldrb.w	r2, [sp, #7]
    f9d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    f9d8:	491f      	ldr	r1, [pc, #124]	; (fa58 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0x100>)
    f9da:	00d2      	lsls	r2, r2, #3
    f9dc:	4413      	add	r3, r2
    f9de:	2201      	movs	r2, #1
    f9e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        /* Set output for current channel*/
        Ftm_Pwm_Ip_SwOutputControl(Instance,
    f9e4:	f89d 1006 	ldrb.w	r1, [sp, #6]
    f9e8:	f89d 0007 	ldrb.w	r0, [sp, #7]
    f9ec:	2300      	movs	r3, #0
    f9ee:	2200      	movs	r2, #0
    f9f0:	f000 f836 	bl	fa60 <Ftm_Pwm_Ip_SwOutputControl>
    else
    {
        /* Do Nothing */
    }

    (void) Ftm_Pwm_Ip_UpdatePwmPeriod(Instance,
    f9f4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    f9f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    f9fc:	2200      	movs	r2, #0
    f9fe:	4618      	mov	r0, r3
    fa00:	f000 f9b0 	bl	fd64 <Ftm_Pwm_Ip_UpdatePwmPeriod>
                                      Period,
                                      FALSE);
    Ftm_Pwm_Ip_aPeriod[Instance] = Period;
    fa04:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fa08:	4914      	ldr	r1, [pc, #80]	; (fa5c <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0x104>)
    fa0a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    fa0e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    if (0U == Period)
    fa12:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    fa16:	2b00      	cmp	r3, #0
    fa18:	d103      	bne.n	fa22 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0xca>
    {
        TempDutyCycle = (uint16)0U;
    fa1a:	2300      	movs	r3, #0
    fa1c:	f8ad 300e 	strh.w	r3, [sp, #14]
    fa20:	e003      	b.n	fa2a <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty+0xd2>
    }
    else
    {
        TempDutyCycle = DutyCycle;
    fa22:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    fa26:	f8ad 300e 	strh.w	r3, [sp, #14]
    }


    Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel(Instance,
    fa2a:	f89d 3018 	ldrb.w	r3, [sp, #24]
    fa2e:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    fa32:	f89d 1006 	ldrb.w	r1, [sp, #6]
    fa36:	f89d 0007 	ldrb.w	r0, [sp, #7]
    fa3a:	f7ff feb3 	bl	f7a4 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel>
                                         Channel,
                                         TempDutyCycle,
                                         SoftwareTrigger);

    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
    fa3e:	f89d 3018 	ldrb.w	r3, [sp, #24]
    fa42:	4619      	mov	r1, r3
    fa44:	9802      	ldr	r0, [sp, #8]
    fa46:	f7fd ff58 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01();
    fa4a:	f006 ffcb 	bl	169e4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01>
}
    fa4e:	bf00      	nop
    fa50:	b004      	add	sp, #16
    fa52:	bd10      	pop	{r4, pc}
    fa54:	00019b58 	.word	0x00019b58
    fa58:	1fff9004 	.word	0x1fff9004
    fa5c:	1fff8e2c 	.word	0x1fff8e2c

0000fa60 <Ftm_Pwm_Ip_SwOutputControl>:
 **/
void Ftm_Pwm_Ip_SwOutputControl(uint8 Instance,
                                uint8 Channel,
                                Ftm_Pwm_Ip_OutputStateType OutputState,
                                boolean ActiveState)
{
    fa60:	b500      	push	{lr}
    fa62:	b089      	sub	sp, #36	; 0x24
    fa64:	9200      	str	r2, [sp, #0]
    fa66:	461a      	mov	r2, r3
    fa68:	4603      	mov	r3, r0
    fa6a:	f88d 3007 	strb.w	r3, [sp, #7]
    fa6e:	460b      	mov	r3, r1
    fa70:	f88d 3006 	strb.w	r3, [sp, #6]
    fa74:	4613      	mov	r3, r2
    fa76:	f88d 3005 	strb.w	r3, [sp, #5]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    fa7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fa7e:	4a62      	ldr	r2, [pc, #392]	; (fc08 <Ftm_Pwm_Ip_SwOutputControl+0x1a8>)
    fa80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fa84:	9305      	str	r3, [sp, #20]
    uint16 SwoCtrlRegVal = 0U;
    fa86:	2300      	movs	r3, #0
    fa88:	f8ad 301e 	strh.w	r3, [sp, #30]
    uint16 ChannelMask = 0U;
    fa8c:	2300      	movs	r3, #0
    fa8e:	f8ad 301c 	strh.w	r3, [sp, #28]
    uint16 SwoCtrlBitMask = 0U;
    fa92:	2300      	movs	r3, #0
    fa94:	f8ad 301a 	strh.w	r3, [sp, #26]
    uint16 TempPolVal = 0U;
    fa98:	2300      	movs	r3, #0
    fa9a:	f8ad 3012 	strh.w	r3, [sp, #18]
    
    Ftm_Pwm_Ip_ChannelModeType ChMode = (Ftm_Pwm_Ip_ChannelModeType)Ftm_Pwm_Ip_GetChannelMode(FtmBase, Channel);
    fa9e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    faa2:	4619      	mov	r1, r3
    faa4:	9805      	ldr	r0, [sp, #20]
    faa6:	f7fe fbdd 	bl	e264 <Ftm_Pwm_Ip_GetChannelMode>
    faaa:	9003      	str	r0, [sp, #12]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(FTM_PWM_IP_INSTANCE_COUNT > Instance);
    faac:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fab0:	2b03      	cmp	r3, #3
    fab2:	bf94      	ite	ls
    fab4:	2301      	movls	r3, #1
    fab6:	2300      	movhi	r3, #0
    fab8:	b2db      	uxtb	r3, r3
    faba:	4618      	mov	r0, r3
    fabc:	f7f0 ff16 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
    fac0:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fac4:	2b07      	cmp	r3, #7
    fac6:	bf94      	ite	ls
    fac8:	2301      	movls	r3, #1
    faca:	2300      	movhi	r3, #0
    facc:	b2db      	uxtb	r3, r3
    face:	4618      	mov	r0, r3
    fad0:	f7f0 ff0c 	bl	8ec <DevAssert>
#endif
    if((Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_IDLE == Ftm_Pwm_Ip_aChannelState[Instance][Channel])
    fad4:	f89d 2007 	ldrb.w	r2, [sp, #7]
    fad8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fadc:	494b      	ldr	r1, [pc, #300]	; (fc0c <Ftm_Pwm_Ip_SwOutputControl+0x1ac>)
    fade:	00d2      	lsls	r2, r2, #3
    fae0:	4413      	add	r3, r2
    fae2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    fae6:	2b02      	cmp	r3, #2
    fae8:	d109      	bne.n	fafe <Ftm_Pwm_Ip_SwOutputControl+0x9e>
    {
        Ftm_Pwm_Ip_aDutyCycle[Instance][Channel] = (uint16)0U;
    faea:	f89d 2007 	ldrb.w	r2, [sp, #7]
    faee:	f89d 3006 	ldrb.w	r3, [sp, #6]
    faf2:	4947      	ldr	r1, [pc, #284]	; (fc10 <Ftm_Pwm_Ip_SwOutputControl+0x1b0>)
    faf4:	00d2      	lsls	r2, r2, #3
    faf6:	4413      	add	r3, r2
    faf8:	2200      	movs	r2, #0
    fafa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    else
    {
        /* Do Nothing */
    }

    SwoCtrlRegVal = Ftm_Pwm_Ip_GetSoftwareOutputControl(FtmBase);
    fafe:	9805      	ldr	r0, [sp, #20]
    fb00:	f7fe fb57 	bl	e1b2 <Ftm_Pwm_Ip_GetSoftwareOutputControl>
    fb04:	4603      	mov	r3, r0
    fb06:	f8ad 301e 	strh.w	r3, [sp, #30]

    if ((FTM_PWM_IP_MODE_COMBINE_HIGH          == ChMode) ||
    fb0a:	9b03      	ldr	r3, [sp, #12]
    fb0c:	2b22      	cmp	r3, #34	; 0x22
    fb0e:	d008      	beq.n	fb22 <Ftm_Pwm_Ip_SwOutputControl+0xc2>
    fb10:	9b03      	ldr	r3, [sp, #12]
    fb12:	2b62      	cmp	r3, #98	; 0x62
    fb14:	d005      	beq.n	fb22 <Ftm_Pwm_Ip_SwOutputControl+0xc2>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
        (FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == ChMode) ||
    fb16:	9b03      	ldr	r3, [sp, #12]
    fb18:	2b61      	cmp	r3, #97	; 0x61
    fb1a:	d002      	beq.n	fb22 <Ftm_Pwm_Ip_SwOutputControl+0xc2>
        (FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW  == ChMode) ||
    fb1c:	9b03      	ldr	r3, [sp, #12]
    fb1e:	2b21      	cmp	r3, #33	; 0x21
    fb20:	d103      	bne.n	fb2a <Ftm_Pwm_Ip_SwOutputControl+0xca>
#endif
        (FTM_PWM_IP_MODE_COMBINE_LOW           == ChMode))
    {
        /* Two consecutive bits (n and n+1) */
        ChannelMask = (uint16)3U;
    fb22:	2303      	movs	r3, #3
    fb24:	f8ad 301c 	strh.w	r3, [sp, #28]
    fb28:	e002      	b.n	fb30 <Ftm_Pwm_Ip_SwOutputControl+0xd0>
    }
    else
    {
        ChannelMask = (uint16)1U;
    fb2a:	2301      	movs	r3, #1
    fb2c:	f8ad 301c 	strh.w	r3, [sp, #28]
    }

    TempPolVal = (uint16)Ftm_Pwm_Ip_GetPolInstance(FtmBase) & (uint16)((uint32)ChannelMask << (uint16)Channel);
    fb30:	9805      	ldr	r0, [sp, #20]
    fb32:	f7fe fb47 	bl	e1c4 <Ftm_Pwm_Ip_GetPolInstance>
    fb36:	4603      	mov	r3, r0
    fb38:	4619      	mov	r1, r3
    fb3a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    fb3e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fb42:	fa02 f303 	lsl.w	r3, r2, r3
    fb46:	b29b      	uxth	r3, r3
    fb48:	400b      	ands	r3, r1
    fb4a:	f8ad 3012 	strh.w	r3, [sp, #18]

    /* Shift the polarity bit to match the output control value position (CHnOCV) in SWOCTRL register */
    TempPolVal = (uint16)((uint32)TempPolVal << FTM_SWOCTRL_CH0OCV_SHIFT);
    fb4e:	f8bd 3012 	ldrh.w	r3, [sp, #18]
    fb52:	021b      	lsls	r3, r3, #8
    fb54:	f8ad 3012 	strh.w	r3, [sp, #18]

    /* Clear the CHnOCV bit(s) from the SwoCtrlRegVal for the given channel
       and next odd channel if phase-shifted or combined */
    SwoCtrlRegVal &= (uint16)(~((uint32)ChannelMask << ((uint16)Channel + FTM_SWOCTRL_CH0OCV_SHIFT)));
    fb58:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    fb5c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fb60:	3308      	adds	r3, #8
    fb62:	fa02 f303 	lsl.w	r3, r2, r3
    fb66:	b29b      	uxth	r3, r3
    fb68:	43db      	mvns	r3, r3
    fb6a:	b29a      	uxth	r2, r3
    fb6c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    fb70:	4013      	ands	r3, r2
    fb72:	f8ad 301e 	strh.w	r3, [sp, #30]

     /* If software output control is enabled */
    if (TRUE == ActiveState)
    fb76:	f89d 3005 	ldrb.w	r3, [sp, #5]
    fb7a:	2b00      	cmp	r3, #0
    fb7c:	d027      	beq.n	fbce <Ftm_Pwm_Ip_SwOutputControl+0x16e>
    {
        if (FTM_PWM_IP_OUTPUT_STATE_HIGH == OutputState)
    fb7e:	9b00      	ldr	r3, [sp, #0]
    fb80:	2b01      	cmp	r3, #1
    fb82:	d109      	bne.n	fb98 <Ftm_Pwm_Ip_SwOutputControl+0x138>
        {
            /* Sw control on given channel was requested so corresponding channel bits will be set to "1" */
            SwoCtrlBitMask = (uint16)((uint32)ChannelMask << ((uint16)Channel + FTM_SWOCTRL_CH0OCV_SHIFT));
    fb84:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    fb88:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fb8c:	3308      	adds	r3, #8
    fb8e:	fa02 f303 	lsl.w	r3, r2, r3
    fb92:	f8ad 301a 	strh.w	r3, [sp, #26]
    fb96:	e002      	b.n	fb9e <Ftm_Pwm_Ip_SwOutputControl+0x13e>
        }
        else
        {
            SwoCtrlBitMask = (uint16)0U;
    fb98:	2300      	movs	r3, #0
    fb9a:	f8ad 301a 	strh.w	r3, [sp, #26]
        }

        /* XOR between polarity bit(s) of the given channel register (shifted left by 8) and the desired sw output value
           will provide the correct values of the SWOCTRL*/
        SwoCtrlRegVal |= (SwoCtrlBitMask ^ TempPolVal);
    fb9e:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    fba2:	f8bd 3012 	ldrh.w	r3, [sp, #18]
    fba6:	4053      	eors	r3, r2
    fba8:	b29a      	uxth	r2, r3
    fbaa:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    fbae:	4313      	orrs	r3, r2
    fbb0:	f8ad 301e 	strh.w	r3, [sp, #30]

        /* Software output control is requested so CHnOC bit of given channel will be set */
        SwoCtrlRegVal |= (uint16)((uint32)ChannelMask << (uint16)Channel);
    fbb4:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    fbb8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fbbc:	fa02 f303 	lsl.w	r3, r2, r3
    fbc0:	b29a      	uxth	r2, r3
    fbc2:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    fbc6:	4313      	orrs	r3, r2
    fbc8:	f8ad 301e 	strh.w	r3, [sp, #30]
    fbcc:	e00d      	b.n	fbea <Ftm_Pwm_Ip_SwOutputControl+0x18a>
    }
    else
    {
        /* Software output control is disabled so CHnOC bit of given channel will be cleared */
        SwoCtrlRegVal &= (uint16)(~((uint32)ChannelMask << (uint16)Channel));
    fbce:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    fbd2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fbd6:	fa02 f303 	lsl.w	r3, r2, r3
    fbda:	b29b      	uxth	r3, r3
    fbdc:	43db      	mvns	r3, r3
    fbde:	b29a      	uxth	r2, r3
    fbe0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    fbe4:	4013      	ands	r3, r2
    fbe6:	f8ad 301e 	strh.w	r3, [sp, #30]
    }

    /* Write temporary variable into SWOCTRL register */
    Ftm_Pwm_Ip_SoftwareOutputControl(FtmBase, SwoCtrlRegVal);
    fbea:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    fbee:	4619      	mov	r1, r3
    fbf0:	9805      	ldr	r0, [sp, #20]
    fbf2:	f7fe fa7e 	bl	e0f2 <Ftm_Pwm_Ip_SoftwareOutputControl>

    /* Use software synchronization to update SWOCTRL register immediately */
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, TRUE);
    fbf6:	2101      	movs	r1, #1
    fbf8:	9805      	ldr	r0, [sp, #20]
    fbfa:	f7fd fe7e 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
}
    fbfe:	bf00      	nop
    fc00:	b009      	add	sp, #36	; 0x24
    fc02:	f85d fb04 	ldr.w	pc, [sp], #4
    fc06:	bf00      	nop
    fc08:	00019b58 	.word	0x00019b58
    fc0c:	1fff9004 	.word	0x1fff9004
    fc10:	1fff8e34 	.word	0x1fff8e34

0000fc14 <Ftm_Pwm_Ip_UpdatePwmChannel>:
Ftm_Pwm_Ip_StatusType Ftm_Pwm_Ip_UpdatePwmChannel(uint8 Instance,
                                                  uint8 Channel,
                                                  uint16 FirstEdge,
                                                  uint16 SecondEdge,
                                                  boolean SoftwareTrigger)
{
    fc14:	b510      	push	{r4, lr}
    fc16:	b086      	sub	sp, #24
    fc18:	4604      	mov	r4, r0
    fc1a:	4608      	mov	r0, r1
    fc1c:	4611      	mov	r1, r2
    fc1e:	461a      	mov	r2, r3
    fc20:	4623      	mov	r3, r4
    fc22:	f88d 3007 	strb.w	r3, [sp, #7]
    fc26:	4603      	mov	r3, r0
    fc28:	f88d 3006 	strb.w	r3, [sp, #6]
    fc2c:	460b      	mov	r3, r1
    fc2e:	f8ad 3004 	strh.w	r3, [sp, #4]
    fc32:	4613      	mov	r3, r2
    fc34:	f8ad 3002 	strh.w	r3, [sp, #2]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    fc38:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fc3c:	4a47      	ldr	r2, [pc, #284]	; (fd5c <Ftm_Pwm_Ip_UpdatePwmChannel+0x148>)
    fc3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fc42:	9303      	str	r3, [sp, #12]
    Ftm_Pwm_Ip_StatusType RetStatus = FTM_PWM_IP_STATUS_SUCCESS;
    fc44:	2300      	movs	r3, #0
    fc46:	9305      	str	r3, [sp, #20]
    uint16 HwFirstEdge = 0U;
    fc48:	2300      	movs	r3, #0
    fc4a:	f8ad 3012 	strh.w	r3, [sp, #18]
    uint16 HwSecondEdge = 0U;
    fc4e:	2300      	movs	r3, #0
    fc50:	f8ad 3010 	strh.w	r3, [sp, #16]
    uint16 FtmPeriod = 0U;
    fc54:	2300      	movs	r3, #0
    fc56:	f8ad 300a 	strh.w	r3, [sp, #10]
    uint8 ChPairId = (uint8)(Channel >> 1U);
    fc5a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fc5e:	085b      	lsrs	r3, r3, #1
    fc60:	f88d 3009 	strb.w	r3, [sp, #9]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    fc64:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fc68:	2b03      	cmp	r3, #3
    fc6a:	bf94      	ite	ls
    fc6c:	2301      	movls	r3, #1
    fc6e:	2300      	movhi	r3, #0
    fc70:	b2db      	uxtb	r3, r3
    fc72:	4618      	mov	r0, r3
    fc74:	f7f0 fe3a 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
    fc78:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fc7c:	2b07      	cmp	r3, #7
    fc7e:	bf94      	ite	ls
    fc80:	2301      	movls	r3, #1
    fc82:	2300      	movhi	r3, #0
    fc84:	b2db      	uxtb	r3, r3
    fc86:	4618      	mov	r0, r3
    fc88:	f7f0 fe30 	bl	8ec <DevAssert>
#endif

    /* Get the period in the FTM Instance */
    FtmPeriod = Ftm_Pwm_Ip_aPeriod[Instance];
    fc8c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fc90:	4a33      	ldr	r2, [pc, #204]	; (fd60 <Ftm_Pwm_Ip_UpdatePwmChannel+0x14c>)
    fc92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    fc96:	f8ad 300a 	strh.w	r3, [sp, #10]

    if (((FirstEdge <= FtmPeriod) && (SecondEdge <= FtmPeriod)) || (0U == FtmPeriod))
    fc9a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    fc9e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    fca2:	429a      	cmp	r2, r3
    fca4:	d805      	bhi.n	fcb2 <Ftm_Pwm_Ip_UpdatePwmChannel+0x9e>
    fca6:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    fcaa:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    fcae:	429a      	cmp	r2, r3
    fcb0:	d903      	bls.n	fcba <Ftm_Pwm_Ip_UpdatePwmChannel+0xa6>
    fcb2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    fcb6:	2b00      	cmp	r3, #0
    fcb8:	d108      	bne.n	fccc <Ftm_Pwm_Ip_UpdatePwmChannel+0xb8>
    {
        HwFirstEdge = FirstEdge;
    fcba:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    fcbe:	f8ad 3012 	strh.w	r3, [sp, #18]
        HwSecondEdge = SecondEdge;
    fcc2:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    fcc6:	f8ad 3010 	strh.w	r3, [sp, #16]
    fcca:	e001      	b.n	fcd0 <Ftm_Pwm_Ip_UpdatePwmChannel+0xbc>
    }
    else
    {
        RetStatus = FTM_PWM_IP_STATUS_ERROR;
    fccc:	2301      	movs	r3, #1
    fcce:	9305      	str	r3, [sp, #20]
    }

    if (FTM_PWM_IP_STATUS_SUCCESS == RetStatus)
    fcd0:	9b05      	ldr	r3, [sp, #20]
    fcd2:	2b00      	cmp	r3, #0
    fcd4:	d13e      	bne.n	fd54 <Ftm_Pwm_Ip_UpdatePwmChannel+0x140>
    {
        if (TRUE == Ftm_Pwm_Ip_GetDualChnCombineCmd(FtmBase, ChPairId))
    fcd6:	f89d 3009 	ldrb.w	r3, [sp, #9]
    fcda:	4619      	mov	r1, r3
    fcdc:	9803      	ldr	r0, [sp, #12]
    fcde:	f7fd feac 	bl	da3a <Ftm_Pwm_Ip_GetDualChnCombineCmd>
    fce2:	4603      	mov	r3, r0
    fce4:	2b00      	cmp	r3, #0
    fce6:	d016      	beq.n	fd16 <Ftm_Pwm_Ip_UpdatePwmChannel+0x102>
        {
            /* Modify the initial value in the channel n match edge */
            Ftm_Pwm_Ip_SetChnCountVal(FtmBase, (uint8)(ChPairId * 2U), HwFirstEdge);
    fce8:	f89d 3009 	ldrb.w	r3, [sp, #9]
    fcec:	005b      	lsls	r3, r3, #1
    fcee:	b2db      	uxtb	r3, r3
    fcf0:	f8bd 2012 	ldrh.w	r2, [sp, #18]
    fcf4:	4619      	mov	r1, r3
    fcf6:	9803      	ldr	r0, [sp, #12]
    fcf8:	f7fd fd37 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>

            /* Modify the initial value in the channel (n+1) match edge */
            Ftm_Pwm_Ip_SetChnCountVal(FtmBase, (uint8)((ChPairId * 2U) + 1U), HwSecondEdge);
    fcfc:	f89d 3009 	ldrb.w	r3, [sp, #9]
    fd00:	005b      	lsls	r3, r3, #1
    fd02:	b2db      	uxtb	r3, r3
    fd04:	3301      	adds	r3, #1
    fd06:	b2db      	uxtb	r3, r3
    fd08:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    fd0c:	4619      	mov	r1, r3
    fd0e:	9803      	ldr	r0, [sp, #12]
    fd10:	f7fd fd2b 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>
    fd14:	e018      	b.n	fd48 <Ftm_Pwm_Ip_UpdatePwmChannel+0x134>
        }
        else
        {
            /* Channel value is divided by 2 for up down counter mode to keep same duty */
            if (FTM_PWM_IP_CENTER_ALIGNED == Ftm_Pwm_Ip_GetCpwms(FtmBase))
    fd16:	9803      	ldr	r0, [sp, #12]
    fd18:	f7fd fbb0 	bl	d47c <Ftm_Pwm_Ip_GetCpwms>
    fd1c:	4603      	mov	r3, r0
    fd1e:	2b01      	cmp	r3, #1
    fd20:	d10a      	bne.n	fd38 <Ftm_Pwm_Ip_UpdatePwmChannel+0x124>
            {
                Ftm_Pwm_Ip_SetChnCountVal(FtmBase, Channel, (uint16)(HwFirstEdge >> 1U));
    fd22:	f8bd 3012 	ldrh.w	r3, [sp, #18]
    fd26:	085b      	lsrs	r3, r3, #1
    fd28:	b29a      	uxth	r2, r3
    fd2a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fd2e:	4619      	mov	r1, r3
    fd30:	9803      	ldr	r0, [sp, #12]
    fd32:	f7fd fd1a 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>
    fd36:	e007      	b.n	fd48 <Ftm_Pwm_Ip_UpdatePwmChannel+0x134>
            }
            else
            {
                Ftm_Pwm_Ip_SetChnCountVal(FtmBase, Channel, HwFirstEdge);
    fd38:	f8bd 2012 	ldrh.w	r2, [sp, #18]
    fd3c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fd40:	4619      	mov	r1, r3
    fd42:	9803      	ldr	r0, [sp, #12]
    fd44:	f7fd fd11 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>
            }
        }

        /* Software trigger is generated to change CV registers */
        /* Before this please configure sync mechanism to use software trigger */
        Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
    fd48:	f89d 3020 	ldrb.w	r3, [sp, #32]
    fd4c:	4619      	mov	r1, r3
    fd4e:	9803      	ldr	r0, [sp, #12]
    fd50:	f7fd fdd3 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
    }

    return RetStatus;
    fd54:	9b05      	ldr	r3, [sp, #20]
}
    fd56:	4618      	mov	r0, r3
    fd58:	b006      	add	sp, #24
    fd5a:	bd10      	pop	{r4, pc}
    fd5c:	00019b58 	.word	0x00019b58
    fd60:	1fff8e2c 	.word	0x1fff8e2c

0000fd64 <Ftm_Pwm_Ip_UpdatePwmPeriod>:
 * @implements Ftm_Pwm_Ip_UpdatePwmPeriod_Activity
 **/
Ftm_Pwm_Ip_StatusType Ftm_Pwm_Ip_UpdatePwmPeriod(uint8 Instance,
                                                 uint32 NewValue,
                                                 boolean SoftwareTrigger)
{
    fd64:	b500      	push	{lr}
    fd66:	b085      	sub	sp, #20
    fd68:	4603      	mov	r3, r0
    fd6a:	9100      	str	r1, [sp, #0]
    fd6c:	f88d 3007 	strb.w	r3, [sp, #7]
    fd70:	4613      	mov	r3, r2
    fd72:	f88d 3006 	strb.w	r3, [sp, #6]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    fd76:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fd7a:	4a1b      	ldr	r2, [pc, #108]	; (fde8 <Ftm_Pwm_Ip_UpdatePwmPeriod+0x84>)
    fd7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fd80:	9302      	str	r3, [sp, #8]
    uint32 FtmPeriod = 0U;
    fd82:	2300      	movs	r3, #0
    fd84:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    fd86:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fd8a:	2b03      	cmp	r3, #3
    fd8c:	bf94      	ite	ls
    fd8e:	2301      	movls	r3, #1
    fd90:	2300      	movhi	r3, #0
    fd92:	b2db      	uxtb	r3, r3
    fd94:	4618      	mov	r0, r3
    fd96:	f7f0 fda9 	bl	8ec <DevAssert>
#endif
    FtmPeriod = NewValue;
    fd9a:	9b00      	ldr	r3, [sp, #0]
    fd9c:	9303      	str	r3, [sp, #12]
    
    /* Store the new period */
    Ftm_Pwm_Ip_aPeriod[Instance] = (uint16)NewValue;
    fd9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fda2:	9a00      	ldr	r2, [sp, #0]
    fda4:	b291      	uxth	r1, r2
    fda6:	4a11      	ldr	r2, [pc, #68]	; (fdec <Ftm_Pwm_Ip_UpdatePwmPeriod+0x88>)
    fda8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    /* Check the signal operation in which PWM mode */
    if (FTM_PWM_IP_CENTER_ALIGNED == Ftm_Pwm_Ip_GetCpwms(FtmBase))
    fdac:	9802      	ldr	r0, [sp, #8]
    fdae:	f7fd fb65 	bl	d47c <Ftm_Pwm_Ip_GetCpwms>
    fdb2:	4603      	mov	r3, r0
    fdb4:	2b01      	cmp	r3, #1
    fdb6:	d103      	bne.n	fdc0 <Ftm_Pwm_Ip_UpdatePwmPeriod+0x5c>
    {
        FtmPeriod = (FtmPeriod >> 1U);
    fdb8:	9b03      	ldr	r3, [sp, #12]
    fdba:	085b      	lsrs	r3, r3, #1
    fdbc:	9303      	str	r3, [sp, #12]
    fdbe:	e002      	b.n	fdc6 <Ftm_Pwm_Ip_UpdatePwmPeriod+0x62>
    }
    else
    {
        FtmPeriod = (FtmPeriod - 1U);
    fdc0:	9b03      	ldr	r3, [sp, #12]
    fdc2:	3b01      	subs	r3, #1
    fdc4:	9303      	str	r3, [sp, #12]
    }
    /* Set the new modulo value into MOD register */
    Ftm_Pwm_Ip_SetMod(FtmBase, (uint16)(FtmPeriod));
    fdc6:	9b03      	ldr	r3, [sp, #12]
    fdc8:	b29b      	uxth	r3, r3
    fdca:	4619      	mov	r1, r3
    fdcc:	9802      	ldr	r0, [sp, #8]
    fdce:	f7fd fba8 	bl	d522 <Ftm_Pwm_Ip_SetMod>
    /* Software trigger is generated to change MOD registers */
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
    fdd2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fdd6:	4619      	mov	r1, r3
    fdd8:	9802      	ldr	r0, [sp, #8]
    fdda:	f7fd fd8e 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>

    return FTM_PWM_IP_STATUS_SUCCESS;
    fdde:	2300      	movs	r3, #0
}
    fde0:	4618      	mov	r0, r3
    fde2:	b005      	add	sp, #20
    fde4:	f85d fb04 	ldr.w	pc, [sp], #4
    fde8:	00019b58 	.word	0x00019b58
    fdec:	1fff8e2c 	.word	0x1fff8e2c

0000fdf0 <Ftm_Pwm_Ip_GetOutputState>:
 *
 * @implements Ftm_Pwm_Ip_GetOutputState_Activity
 **/
Ftm_Pwm_Ip_OutputStateType Ftm_Pwm_Ip_GetOutputState(uint8 Instance,
                                                     uint8 Channel)
{
    fdf0:	b500      	push	{lr}
    fdf2:	b085      	sub	sp, #20
    fdf4:	4603      	mov	r3, r0
    fdf6:	460a      	mov	r2, r1
    fdf8:	f88d 3007 	strb.w	r3, [sp, #7]
    fdfc:	4613      	mov	r3, r2
    fdfe:	f88d 3006 	strb.w	r3, [sp, #6]

    const Ftm_Pwm_Ip_HwAddrType *const FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    fe02:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fe06:	4a17      	ldr	r2, [pc, #92]	; (fe64 <Ftm_Pwm_Ip_GetOutputState+0x74>)
    fe08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe0c:	9302      	str	r3, [sp, #8]
    Ftm_Pwm_Ip_OutputStateType OutputValue;

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    fe0e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fe12:	2b03      	cmp	r3, #3
    fe14:	bf94      	ite	ls
    fe16:	2301      	movls	r3, #1
    fe18:	2300      	movhi	r3, #0
    fe1a:	b2db      	uxtb	r3, r3
    fe1c:	4618      	mov	r0, r3
    fe1e:	f7f0 fd65 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
    fe22:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fe26:	2b07      	cmp	r3, #7
    fe28:	bf94      	ite	ls
    fe2a:	2301      	movls	r3, #1
    fe2c:	2300      	movhi	r3, #0
    fe2e:	b2db      	uxtb	r3, r3
    fe30:	4618      	mov	r0, r3
    fe32:	f7f0 fd5b 	bl	8ec <DevAssert>
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03();
    fe36:	f006 fe4d 	bl	16ad4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03>

    if (TRUE == Ftm_Pwm_Ip_GetChOutputValue(FtmBase, Channel))
    fe3a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    fe3e:	4619      	mov	r1, r3
    fe40:	9802      	ldr	r0, [sp, #8]
    fe42:	f7fd fc7c 	bl	d73e <Ftm_Pwm_Ip_GetChOutputValue>
    fe46:	4603      	mov	r3, r0
    fe48:	2b00      	cmp	r3, #0
    fe4a:	d002      	beq.n	fe52 <Ftm_Pwm_Ip_GetOutputState+0x62>
    {
        OutputValue = FTM_PWM_IP_OUTPUT_STATE_HIGH;
    fe4c:	2301      	movs	r3, #1
    fe4e:	9303      	str	r3, [sp, #12]
    fe50:	e001      	b.n	fe56 <Ftm_Pwm_Ip_GetOutputState+0x66>
    }
    else
    {
        OutputValue = FTM_PWM_IP_OUTPUT_STATE_LOW;
    fe52:	2300      	movs	r3, #0
    fe54:	9303      	str	r3, [sp, #12]
    }

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03();
    fe56:	f006 fe69 	bl	16b2c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03>

    return OutputValue;
    fe5a:	9b03      	ldr	r3, [sp, #12]
}
    fe5c:	4618      	mov	r0, r3
    fe5e:	b005      	add	sp, #20
    fe60:	f85d fb04 	ldr.w	pc, [sp], #4
    fe64:	00019b58 	.word	0x00019b58

0000fe68 <Ftm_Pwm_Ip_DisableNotification>:
 * Description   : This function disables the user notifications for the corresponding type of notification
 *
 * @implements Ftm_Pwm_Ip_DisableNotification_Activity
 **/
void Ftm_Pwm_Ip_DisableNotification(uint8 Instance, Ftm_Pwm_Ip_NotifType NotifType)
{
    fe68:	b500      	push	{lr}
    fe6a:	b087      	sub	sp, #28
    fe6c:	4603      	mov	r3, r0
    fe6e:	9100      	str	r1, [sp, #0]
    fe70:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType *const FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    fe74:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fe78:	4a47      	ldr	r2, [pc, #284]	; (ff98 <Ftm_Pwm_Ip_DisableNotification+0x130>)
    fe7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe7e:	9305      	str	r3, [sp, #20]
    Ftm_Pwm_Ip_ChannelModeType ChMode;
    uint8 PairChId;
    uint8 ChannelId = (uint8)NotifType;
    fe80:	9b00      	ldr	r3, [sp, #0]
    fe82:	f88d 3013 	strb.w	r3, [sp, #19]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
    fe86:	f89d 3007 	ldrb.w	r3, [sp, #7]
    fe8a:	2b03      	cmp	r3, #3
    fe8c:	bf94      	ite	ls
    fe8e:	2301      	movls	r3, #1
    fe90:	2300      	movhi	r3, #0
    fe92:	b2db      	uxtb	r3, r3
    fe94:	4618      	mov	r0, r3
    fe96:	f7f0 fd29 	bl	8ec <DevAssert>
    if((FTM_PWM_IP_OVERFLOW_NOTIFICATION     != NotifType)  &&
    fe9a:	9b00      	ldr	r3, [sp, #0]
    fe9c:	2b08      	cmp	r3, #8
    fe9e:	d00f      	beq.n	fec0 <Ftm_Pwm_Ip_DisableNotification+0x58>
    fea0:	9b00      	ldr	r3, [sp, #0]
    fea2:	2b09      	cmp	r3, #9
    fea4:	d00c      	beq.n	fec0 <Ftm_Pwm_Ip_DisableNotification+0x58>
       (FTM_PWM_IP_RELOAD_POINT_NOTIFICATION != NotifType)  &&
    fea6:	9b00      	ldr	r3, [sp, #0]
    fea8:	2b0a      	cmp	r3, #10
    feaa:	d009      	beq.n	fec0 <Ftm_Pwm_Ip_DisableNotification+0x58>
       (FTM_PWM_IP_FAULT_NOTIFICATION        != NotifType))
    {
        DevAssert(ChannelId < (uint8)FTM_PWM_IP_CHANNEL_COUNT);
    feac:	f89d 3013 	ldrb.w	r3, [sp, #19]
    feb0:	2b07      	cmp	r3, #7
    feb2:	bf94      	ite	ls
    feb4:	2301      	movls	r3, #1
    feb6:	2300      	movhi	r3, #0
    feb8:	b2db      	uxtb	r3, r3
    feba:	4618      	mov	r0, r3
    febc:	f7f0 fd16 	bl	8ec <DevAssert>
    }
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04();
    fec0:	f006 fe5a 	bl	16b78 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04>

    if((FTM_PWM_IP_CHANNEL_0_NOTIFICATION == NotifType) ||
    fec4:	9b00      	ldr	r3, [sp, #0]
    fec6:	2b00      	cmp	r3, #0
    fec8:	d014      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
    feca:	9b00      	ldr	r3, [sp, #0]
    fecc:	2b01      	cmp	r3, #1
    fece:	d011      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_1_NOTIFICATION == NotifType) ||
    fed0:	9b00      	ldr	r3, [sp, #0]
    fed2:	2b02      	cmp	r3, #2
    fed4:	d00e      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_2_NOTIFICATION == NotifType) ||
    fed6:	9b00      	ldr	r3, [sp, #0]
    fed8:	2b03      	cmp	r3, #3
    feda:	d00b      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_3_NOTIFICATION == NotifType) ||
    fedc:	9b00      	ldr	r3, [sp, #0]
    fede:	2b04      	cmp	r3, #4
    fee0:	d008      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_4_NOTIFICATION == NotifType) ||
    fee2:	9b00      	ldr	r3, [sp, #0]
    fee4:	2b05      	cmp	r3, #5
    fee6:	d005      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_5_NOTIFICATION == NotifType) ||
    fee8:	9b00      	ldr	r3, [sp, #0]
    feea:	2b06      	cmp	r3, #6
    feec:	d002      	beq.n	fef4 <Ftm_Pwm_Ip_DisableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_6_NOTIFICATION == NotifType) ||
    feee:	9b00      	ldr	r3, [sp, #0]
    fef0:	2b07      	cmp	r3, #7
    fef2:	d136      	bne.n	ff62 <Ftm_Pwm_Ip_DisableNotification+0xfa>
       (FTM_PWM_IP_CHANNEL_7_NOTIFICATION == NotifType))
    {
        PairChId = (uint8)(ChannelId >> 1U);
    fef4:	f89d 3013 	ldrb.w	r3, [sp, #19]
    fef8:	085b      	lsrs	r3, r3, #1
    fefa:	f88d 3012 	strb.w	r3, [sp, #18]
        /* Get the mode of channels */
        ChMode = (Ftm_Pwm_Ip_ChannelModeType)Ftm_Pwm_Ip_GetChannelMode(FtmBase, ChannelId);
    fefe:	f89d 3013 	ldrb.w	r3, [sp, #19]
    ff02:	4619      	mov	r1, r3
    ff04:	9805      	ldr	r0, [sp, #20]
    ff06:	f7fe f9ad 	bl	e264 <Ftm_Pwm_Ip_GetChannelMode>
    ff0a:	9003      	str	r0, [sp, #12]
#if (defined(FTM_PWM_IP_NOTIFICATION_SUPPORTED) && (FTM_PWM_IP_NOTIFICATION_SUPPORTED == STD_ON))
        /* Clear notification state of given channel */
        Ftm_Pwm_Ip_aNotifIrq[Instance][ChannelId] = FTM_PWM_IP_NO_EDGE;
#endif
        /* Disable interrupts for given channel */
        Ftm_Pwm_Ip_DisableCmpIrq(Instance, ChannelId);
    ff0c:	f89d 2013 	ldrb.w	r2, [sp, #19]
    ff10:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ff14:	4611      	mov	r1, r2
    ff16:	4618      	mov	r0, r3
    ff18:	f7fe fde2 	bl	eae0 <Ftm_Pwm_Ip_DisableCmpIrq>

        if (( FTM_PWM_IP_MODE_COMBINE_HIGH          == ChMode) ||
    ff1c:	9b03      	ldr	r3, [sp, #12]
    ff1e:	2b22      	cmp	r3, #34	; 0x22
    ff20:	d008      	beq.n	ff34 <Ftm_Pwm_Ip_DisableNotification+0xcc>
    ff22:	9b03      	ldr	r3, [sp, #12]
    ff24:	2b62      	cmp	r3, #98	; 0x62
    ff26:	d005      	beq.n	ff34 <Ftm_Pwm_Ip_DisableNotification+0xcc>
    #if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
            ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == ChMode) ||
    ff28:	9b03      	ldr	r3, [sp, #12]
    ff2a:	2b61      	cmp	r3, #97	; 0x61
    ff2c:	d002      	beq.n	ff34 <Ftm_Pwm_Ip_DisableNotification+0xcc>
            ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW  == ChMode) ||
    ff2e:	9b03      	ldr	r3, [sp, #12]
    ff30:	2b21      	cmp	r3, #33	; 0x21
    ff32:	d129      	bne.n	ff88 <Ftm_Pwm_Ip_DisableNotification+0x120>
            Ftm_Pwm_Ip_aNotifIrq[Instance][(uint8)(PairChId * 2U)] = FTM_PWM_IP_NO_EDGE;
            /* Clear notification state of an odd channel */
            Ftm_Pwm_Ip_aNotifIrq[Instance][(uint8)((PairChId * 2U) + 1U)] = FTM_PWM_IP_NO_EDGE;
#endif
            /* Disable interrupts for an even channel */
            Ftm_Pwm_Ip_DisableCmpIrq(Instance,(uint8)(PairChId * 2U));
    ff34:	f89d 3012 	ldrb.w	r3, [sp, #18]
    ff38:	005b      	lsls	r3, r3, #1
    ff3a:	b2da      	uxtb	r2, r3
    ff3c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ff40:	4611      	mov	r1, r2
    ff42:	4618      	mov	r0, r3
    ff44:	f7fe fdcc 	bl	eae0 <Ftm_Pwm_Ip_DisableCmpIrq>
            /* Disable interrupts for an odd channel */
            Ftm_Pwm_Ip_DisableCmpIrq(Instance,(uint8)((PairChId * 2U) + 1U));
    ff48:	f89d 3012 	ldrb.w	r3, [sp, #18]
    ff4c:	005b      	lsls	r3, r3, #1
    ff4e:	b2db      	uxtb	r3, r3
    ff50:	3301      	adds	r3, #1
    ff52:	b2da      	uxtb	r2, r3
    ff54:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ff58:	4611      	mov	r1, r2
    ff5a:	4618      	mov	r0, r3
    ff5c:	f7fe fdc0 	bl	eae0 <Ftm_Pwm_Ip_DisableCmpIrq>
        if (( FTM_PWM_IP_MODE_COMBINE_HIGH          == ChMode) ||
    ff60:	e012      	b.n	ff88 <Ftm_Pwm_Ip_DisableNotification+0x120>
        (void) PairChId;
        (void) ChannelId;
    }
#endif
#if (defined(FTM_PWM_IP_HAS_FAULT) && (FTM_PWM_IP_HAS_FAULT == STD_ON))
    else if(FTM_PWM_IP_FAULT_NOTIFICATION == NotifType)
    ff62:	9b00      	ldr	r3, [sp, #0]
    ff64:	2b0a      	cmp	r3, #10
    ff66:	d107      	bne.n	ff78 <Ftm_Pwm_Ip_DisableNotification+0x110>
    {
        /* Disable the generation of an interrupt when a fault is detected by FTM and the FTM fault control is enabled.*/
        Ftm_Pwm_Ip_SetFaultInterruptEnable(FtmBase, FALSE);
    ff68:	2100      	movs	r1, #0
    ff6a:	9805      	ldr	r0, [sp, #20]
    ff6c:	f7fe fb79 	bl	e662 <Ftm_Pwm_Ip_SetFaultInterruptEnable>

        /* Clear fault interrupt flag of a given FTM module */
        Ftm_Pwm_Ip_ClearFaultFlag(FtmBase);
    ff70:	9805      	ldr	r0, [sp, #20]
    ff72:	f7fe fb8c 	bl	e68e <Ftm_Pwm_Ip_ClearFaultFlag>
    ff76:	e008      	b.n	ff8a <Ftm_Pwm_Ip_DisableNotification+0x122>
    }
#endif
    else
    {
        /* Clear time-overflow interrupt flag of given module */
        Ftm_Pwm_Ip_ClearTimerOverflow(FtmBase);
    ff78:	9805      	ldr	r0, [sp, #20]
    ff7a:	f7fd faa4 	bl	d4c6 <Ftm_Pwm_Ip_ClearTimerOverflow>

        /* Disable time-overflow interrupt */
        Ftm_Pwm_Ip_SetTimerOverflowInt(FtmBase, FALSE);
    ff7e:	2100      	movs	r1, #0
    ff80:	9805      	ldr	r0, [sp, #20]
    ff82:	f7fd fa89 	bl	d498 <Ftm_Pwm_Ip_SetTimerOverflowInt>
    ff86:	e000      	b.n	ff8a <Ftm_Pwm_Ip_DisableNotification+0x122>
        if (( FTM_PWM_IP_MODE_COMBINE_HIGH          == ChMode) ||
    ff88:	bf00      	nop
        (void) ChMode;
        (void) PairChId;
        (void) ChannelId;
    }

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04();
    ff8a:	f006 fe21 	bl	16bd0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04>
}
    ff8e:	bf00      	nop
    ff90:	b007      	add	sp, #28
    ff92:	f85d fb04 	ldr.w	pc, [sp], #4
    ff96:	bf00      	nop
    ff98:	00019b58 	.word	0x00019b58

0000ff9c <Ftm_Pwm_Ip_SetNormalNotificationCase>:

static void Ftm_Pwm_Ip_SetNormalNotificationCase(uint8 Instance, uint8 Channel)
{
    ff9c:	b500      	push	{lr}
    ff9e:	b087      	sub	sp, #28
    ffa0:	4603      	mov	r3, r0
    ffa2:	460a      	mov	r2, r1
    ffa4:	f88d 3007 	strb.w	r3, [sp, #7]
    ffa8:	4613      	mov	r3, r2
    ffaa:	f88d 3006 	strb.w	r3, [sp, #6]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
    ffae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    ffb2:	4a22      	ldr	r2, [pc, #136]	; (1003c <Ftm_Pwm_Ip_SetNormalNotificationCase+0xa0>)
    ffb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ffb8:	9305      	str	r3, [sp, #20]
    Ftm_Pwm_Ip_ChannelModeType ChMode;
    uint8 PairChId = (uint8)(Channel >> 1U);
    ffba:	f89d 3006 	ldrb.w	r3, [sp, #6]
    ffbe:	085b      	lsrs	r3, r3, #1
    ffc0:	f88d 3013 	strb.w	r3, [sp, #19]

    ChMode = (Ftm_Pwm_Ip_ChannelModeType)Ftm_Pwm_Ip_GetChannelMode(FtmBase, Channel);
    ffc4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    ffc8:	4619      	mov	r1, r3
    ffca:	9805      	ldr	r0, [sp, #20]
    ffcc:	f7fe f94a 	bl	e264 <Ftm_Pwm_Ip_GetChannelMode>
    ffd0:	9003      	str	r0, [sp, #12]
    }
    if (FTM_PWM_IP_CHF_IRQ_EDGE == (Ftm_Pwm_Ip_aNotifIrq[Instance][Channel] & FTM_PWM_IP_CHF_IRQ_EDGE))
    {
#endif
        /* Enable match-compare interrupt */
        Ftm_Pwm_Ip_UpdateChnInt(FtmBase, Channel, TRUE);
    ffd2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    ffd6:	2201      	movs	r2, #1
    ffd8:	4619      	mov	r1, r3
    ffda:	9805      	ldr	r0, [sp, #20]
    ffdc:	f7fd fb74 	bl	d6c8 <Ftm_Pwm_Ip_UpdateChnInt>
    {
        Ftm_Pwm_Ip_UpdateChnInt(FtmBase, Channel, FALSE);
    }
#endif

    if (( FTM_PWM_IP_MODE_COMBINE_HIGH          == ChMode) ||
    ffe0:	9b03      	ldr	r3, [sp, #12]
    ffe2:	2b22      	cmp	r3, #34	; 0x22
    ffe4:	d008      	beq.n	fff8 <Ftm_Pwm_Ip_SetNormalNotificationCase+0x5c>
    ffe6:	9b03      	ldr	r3, [sp, #12]
    ffe8:	2b62      	cmp	r3, #98	; 0x62
    ffea:	d005      	beq.n	fff8 <Ftm_Pwm_Ip_SetNormalNotificationCase+0x5c>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
     ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH == ChMode) ||
    ffec:	9b03      	ldr	r3, [sp, #12]
    ffee:	2b61      	cmp	r3, #97	; 0x61
    fff0:	d002      	beq.n	fff8 <Ftm_Pwm_Ip_SetNormalNotificationCase+0x5c>
     ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW  == ChMode) ||
    fff2:	9b03      	ldr	r3, [sp, #12]
    fff4:	2b21      	cmp	r3, #33	; 0x21
    fff6:	d11d      	bne.n	10034 <Ftm_Pwm_Ip_SetNormalNotificationCase+0x98>
#endif
     ( FTM_PWM_IP_MODE_COMBINE_LOW           == ChMode))
    {
        /* Clear match-compare interrupt flag of given channel (n+1) */
        Ftm_Pwm_Ip_ClearChnEventFlag(FtmBase, ((PairChId * 2U) + 1U));
    fff8:	f89d 3013 	ldrb.w	r3, [sp, #19]
    fffc:	005b      	lsls	r3, r3, #1
    fffe:	b2db      	uxtb	r3, r3
   10000:	3301      	adds	r3, #1
   10002:	b2db      	uxtb	r3, r3
   10004:	4619      	mov	r1, r3
   10006:	9805      	ldr	r0, [sp, #20]
   10008:	f7fd fb81 	bl	d70e <Ftm_Pwm_Ip_ClearChnEventFlag>
#if (defined(FTM_PWM_IP_NOTIFICATION_SUPPORTED) && (FTM_PWM_IP_NOTIFICATION_SUPPORTED == STD_ON))
        /* Check the edge of interrupt with an even channel */
        if (FTM_PWM_IP_CHF_IRQ_EDGE == (Ftm_Pwm_Ip_aNotifIrq[Instance][(uint8)(PairChId * 2U)] & FTM_PWM_IP_CHF_IRQ_EDGE))
        {
#endif
            Ftm_Pwm_Ip_UpdateChnInt(FtmBase, (uint8)(PairChId * 2U), TRUE);
   1000c:	f89d 3013 	ldrb.w	r3, [sp, #19]
   10010:	005b      	lsls	r3, r3, #1
   10012:	b2db      	uxtb	r3, r3
   10014:	2201      	movs	r2, #1
   10016:	4619      	mov	r1, r3
   10018:	9805      	ldr	r0, [sp, #20]
   1001a:	f7fd fb55 	bl	d6c8 <Ftm_Pwm_Ip_UpdateChnInt>
        }
        /* Check the edge of interrupt with an odd channel */
        if (FTM_PWM_IP_CHF_IRQ_EDGE == (Ftm_Pwm_Ip_aNotifIrq[Instance][(uint8)((PairChId * 2U) + 1U)] & FTM_PWM_IP_CHF_IRQ_EDGE))
        {
#endif
            Ftm_Pwm_Ip_UpdateChnInt(FtmBase, (uint8)((PairChId * 2U) + 1U), TRUE);
   1001e:	f89d 3013 	ldrb.w	r3, [sp, #19]
   10022:	005b      	lsls	r3, r3, #1
   10024:	b2db      	uxtb	r3, r3
   10026:	3301      	adds	r3, #1
   10028:	b2db      	uxtb	r3, r3
   1002a:	2201      	movs	r2, #1
   1002c:	4619      	mov	r1, r3
   1002e:	9805      	ldr	r0, [sp, #20]
   10030:	f7fd fb4a 	bl	d6c8 <Ftm_Pwm_Ip_UpdateChnInt>
        {
            Ftm_Pwm_Ip_UpdateChnInt(FtmBase, (uint8)((PairChId * 2U) + 1U), FALSE);
        }
#endif
    }
}
   10034:	bf00      	nop
   10036:	b007      	add	sp, #28
   10038:	f85d fb04 	ldr.w	pc, [sp], #4
   1003c:	00019b58 	.word	0x00019b58

00010040 <Ftm_Pwm_Ip_EnableNotification>:
 *
 * @implements Ftm_Pwm_Ip_EnableNotification_Activity
 **/
void Ftm_Pwm_Ip_EnableNotification(uint8 Instance,
                                   Ftm_Pwm_Ip_NotifType NotifType)
{
   10040:	b500      	push	{lr}
   10042:	b085      	sub	sp, #20
   10044:	4603      	mov	r3, r0
   10046:	9100      	str	r1, [sp, #0]
   10048:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   1004c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10050:	4a32      	ldr	r2, [pc, #200]	; (1011c <Ftm_Pwm_Ip_EnableNotification+0xdc>)
   10052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10056:	9303      	str	r3, [sp, #12]
    uint8 ChannelId = (uint8)NotifType;
   10058:	9b00      	ldr	r3, [sp, #0]
   1005a:	f88d 300b 	strb.w	r3, [sp, #11]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1005e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10062:	2b03      	cmp	r3, #3
   10064:	bf94      	ite	ls
   10066:	2301      	movls	r3, #1
   10068:	2300      	movhi	r3, #0
   1006a:	b2db      	uxtb	r3, r3
   1006c:	4618      	mov	r0, r3
   1006e:	f7f0 fc3d 	bl	8ec <DevAssert>
    if((FTM_PWM_IP_OVERFLOW_NOTIFICATION     != NotifType)  &&
   10072:	9b00      	ldr	r3, [sp, #0]
   10074:	2b08      	cmp	r3, #8
   10076:	d00f      	beq.n	10098 <Ftm_Pwm_Ip_EnableNotification+0x58>
   10078:	9b00      	ldr	r3, [sp, #0]
   1007a:	2b09      	cmp	r3, #9
   1007c:	d00c      	beq.n	10098 <Ftm_Pwm_Ip_EnableNotification+0x58>
       (FTM_PWM_IP_RELOAD_POINT_NOTIFICATION != NotifType)  &&
   1007e:	9b00      	ldr	r3, [sp, #0]
   10080:	2b0a      	cmp	r3, #10
   10082:	d009      	beq.n	10098 <Ftm_Pwm_Ip_EnableNotification+0x58>
       (FTM_PWM_IP_FAULT_NOTIFICATION        != NotifType))
    {
        DevAssert(ChannelId < (uint8)FTM_PWM_IP_CHANNEL_COUNT);
   10084:	f89d 300b 	ldrb.w	r3, [sp, #11]
   10088:	2b07      	cmp	r3, #7
   1008a:	bf94      	ite	ls
   1008c:	2301      	movls	r3, #1
   1008e:	2300      	movhi	r3, #0
   10090:	b2db      	uxtb	r3, r3
   10092:	4618      	mov	r0, r3
   10094:	f7f0 fc2a 	bl	8ec <DevAssert>
    }
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05();
   10098:	f006 fdc0 	bl	16c1c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05>
    
    if((FTM_PWM_IP_CHANNEL_0_NOTIFICATION == NotifType) ||
   1009c:	9b00      	ldr	r3, [sp, #0]
   1009e:	2b00      	cmp	r3, #0
   100a0:	d014      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
   100a2:	9b00      	ldr	r3, [sp, #0]
   100a4:	2b01      	cmp	r3, #1
   100a6:	d011      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_1_NOTIFICATION == NotifType) ||
   100a8:	9b00      	ldr	r3, [sp, #0]
   100aa:	2b02      	cmp	r3, #2
   100ac:	d00e      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_2_NOTIFICATION == NotifType) ||
   100ae:	9b00      	ldr	r3, [sp, #0]
   100b0:	2b03      	cmp	r3, #3
   100b2:	d00b      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_3_NOTIFICATION == NotifType) ||
   100b4:	9b00      	ldr	r3, [sp, #0]
   100b6:	2b04      	cmp	r3, #4
   100b8:	d008      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_4_NOTIFICATION == NotifType) ||
   100ba:	9b00      	ldr	r3, [sp, #0]
   100bc:	2b05      	cmp	r3, #5
   100be:	d005      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_5_NOTIFICATION == NotifType) ||
   100c0:	9b00      	ldr	r3, [sp, #0]
   100c2:	2b06      	cmp	r3, #6
   100c4:	d002      	beq.n	100cc <Ftm_Pwm_Ip_EnableNotification+0x8c>
       (FTM_PWM_IP_CHANNEL_6_NOTIFICATION == NotifType) ||
   100c6:	9b00      	ldr	r3, [sp, #0]
   100c8:	2b07      	cmp	r3, #7
   100ca:	d10e      	bne.n	100ea <Ftm_Pwm_Ip_EnableNotification+0xaa>
       (FTM_PWM_IP_CHANNEL_7_NOTIFICATION == NotifType))
    {
        /* Clear match-compare interrupt flag of given channel */
        Ftm_Pwm_Ip_ClearChnEventFlag(FtmBase, ChannelId);
   100cc:	f89d 300b 	ldrb.w	r3, [sp, #11]
   100d0:	4619      	mov	r1, r3
   100d2:	9803      	ldr	r0, [sp, #12]
   100d4:	f7fd fb1b 	bl	d70e <Ftm_Pwm_Ip_ClearChnEventFlag>
        /* If duty cycle is not 0% and 100% */
        if ((0U != Ftm_Pwm_Ip_aDutyCycle[Instance][ChannelId]) &&
            (Ftm_Pwm_Ip_aPeriod[Instance] != Ftm_Pwm_Ip_aDutyCycle[Instance][ChannelId]))
        {
#endif
            Ftm_Pwm_Ip_SetNormalNotificationCase(Instance, ChannelId);
   100d8:	f89d 200b 	ldrb.w	r2, [sp, #11]
   100dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
   100e0:	4611      	mov	r1, r2
   100e2:	4618      	mov	r0, r3
   100e4:	f7ff ff5a 	bl	ff9c <Ftm_Pwm_Ip_SetNormalNotificationCase>
   100e8:	e011      	b.n	1010e <Ftm_Pwm_Ip_EnableNotification+0xce>
        /* Avoid compiler warning */
        (void) ChannelId;
    }
#endif
#if (defined(FTM_PWM_IP_HAS_FAULT) && (FTM_PWM_IP_HAS_FAULT == STD_ON))
    else if(FTM_PWM_IP_FAULT_NOTIFICATION == NotifType)
   100ea:	9b00      	ldr	r3, [sp, #0]
   100ec:	2b0a      	cmp	r3, #10
   100ee:	d107      	bne.n	10100 <Ftm_Pwm_Ip_EnableNotification+0xc0>
    {
        /* Clear fault interrupt flag of a given FTM module */
        Ftm_Pwm_Ip_ClearFaultFlag(FtmBase);
   100f0:	9803      	ldr	r0, [sp, #12]
   100f2:	f7fe facc 	bl	e68e <Ftm_Pwm_Ip_ClearFaultFlag>

        /* Enables the generation of an interrupt when a fault is detected by FTM and the FTM fault control is enabled.*/
        Ftm_Pwm_Ip_SetFaultInterruptEnable(FtmBase, TRUE);
   100f6:	2101      	movs	r1, #1
   100f8:	9803      	ldr	r0, [sp, #12]
   100fa:	f7fe fab2 	bl	e662 <Ftm_Pwm_Ip_SetFaultInterruptEnable>
   100fe:	e006      	b.n	1010e <Ftm_Pwm_Ip_EnableNotification+0xce>
    }
#endif
    else
    {
        /* Clear time-overflow interrupt flag of given channel */
        Ftm_Pwm_Ip_ClearTimerOverflow(FtmBase);
   10100:	9803      	ldr	r0, [sp, #12]
   10102:	f7fd f9e0 	bl	d4c6 <Ftm_Pwm_Ip_ClearTimerOverflow>

        /* Enable time-overflow interrupt */
        Ftm_Pwm_Ip_SetTimerOverflowInt(FtmBase, TRUE);
   10106:	2101      	movs	r1, #1
   10108:	9803      	ldr	r0, [sp, #12]
   1010a:	f7fd f9c5 	bl	d498 <Ftm_Pwm_Ip_SetTimerOverflowInt>
        
        /* Avoid compiler warning */
        (void) ChannelId;
    }

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05();
   1010e:	f006 fdb1 	bl	16c74 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05>
}
   10112:	bf00      	nop
   10114:	b005      	add	sp, #20
   10116:	f85d fb04 	ldr.w	pc, [sp], #4
   1011a:	bf00      	nop
   1011c:	00019b58 	.word	0x00019b58

00010120 <Ftm_Pwm_Ip_SetPowerState>:
 *
 * @implements Ftm_Pwm_Ip_SetPowerState_Activity
 **/
void Ftm_Pwm_Ip_SetPowerState(uint8 Instance,
                              Ftm_Pwm_Ip_PowerStateType PowerState)
{
   10120:	b500      	push	{lr}
   10122:	b085      	sub	sp, #20
   10124:	4603      	mov	r3, r0
   10126:	9100      	str	r1, [sp, #0]
   10128:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   1012c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10130:	4a11      	ldr	r2, [pc, #68]	; (10178 <Ftm_Pwm_Ip_SetPowerState+0x58>)
   10132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10136:	9303      	str	r3, [sp, #12]
    
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   10138:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1013c:	2b03      	cmp	r3, #3
   1013e:	bf94      	ite	ls
   10140:	2301      	movls	r3, #1
   10142:	2300      	movhi	r3, #0
   10144:	b2db      	uxtb	r3, r3
   10146:	4618      	mov	r0, r3
   10148:	f7f0 fbd0 	bl	8ec <DevAssert>
#endif

    if (FTM_PWM_IP_LOW_POWER == PowerState)
   1014c:	9b00      	ldr	r3, [sp, #0]
   1014e:	2b01      	cmp	r3, #1
   10150:	d104      	bne.n	1015c <Ftm_Pwm_Ip_SetPowerState+0x3c>
    {
        /* Disable counter clock */
        Ftm_Pwm_Ip_SetClockSource(FtmBase, FTM_PWM_IP_CLOCK_SOURCE_NONE);
   10152:	2100      	movs	r1, #0
   10154:	9803      	ldr	r0, [sp, #12]
   10156:	f7fd f96a 	bl	d42e <Ftm_Pwm_Ip_SetClockSource>
    }
    else
    {
        Ftm_Pwm_Ip_SetClockSource(FtmBase, Ftm_Pwm_Ip_aClockSource[Instance]);
    }
}
   1015a:	e008      	b.n	1016e <Ftm_Pwm_Ip_SetPowerState+0x4e>
        Ftm_Pwm_Ip_SetClockSource(FtmBase, Ftm_Pwm_Ip_aClockSource[Instance]);
   1015c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10160:	4a06      	ldr	r2, [pc, #24]	; (1017c <Ftm_Pwm_Ip_SetPowerState+0x5c>)
   10162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10166:	4619      	mov	r1, r3
   10168:	9803      	ldr	r0, [sp, #12]
   1016a:	f7fd f960 	bl	d42e <Ftm_Pwm_Ip_SetClockSource>
}
   1016e:	bf00      	nop
   10170:	b005      	add	sp, #20
   10172:	f85d fb04 	ldr.w	pc, [sp], #4
   10176:	bf00      	nop
   10178:	00019b58 	.word	0x00019b58
   1017c:	1fff9124 	.word	0x1fff9124

00010180 <Ftm_Pwm_Ip_SetClockMode>:
 *
 * @implements Ftm_Pwm_Ip_SetClockMode_Activity
 **/
void Ftm_Pwm_Ip_SetClockMode(uint8 Instance,
                             Ftm_Pwm_Ip_PrescalerType Prescaler)
{
   10180:	b500      	push	{lr}
   10182:	b085      	sub	sp, #20
   10184:	4603      	mov	r3, r0
   10186:	9100      	str	r1, [sp, #0]
   10188:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   1018c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10190:	4a13      	ldr	r2, [pc, #76]	; (101e0 <Ftm_Pwm_Ip_SetClockMode+0x60>)
   10192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10196:	9303      	str	r3, [sp, #12]
    
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   10198:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1019c:	2b03      	cmp	r3, #3
   1019e:	bf94      	ite	ls
   101a0:	2301      	movls	r3, #1
   101a2:	2300      	movhi	r3, #0
   101a4:	b2db      	uxtb	r3, r3
   101a6:	4618      	mov	r0, r3
   101a8:	f7f0 fba0 	bl	8ec <DevAssert>
#endif

    if (FTM_PWM_IP_ALTERNATIVE_PRESCALER == Prescaler)
   101ac:	9b00      	ldr	r3, [sp, #0]
   101ae:	2b01      	cmp	r3, #1
   101b0:	d109      	bne.n	101c6 <Ftm_Pwm_Ip_SetClockMode+0x46>
    {
        Ftm_Pwm_Ip_SetClockPs(FtmBase, Ftm_Pwm_Ip_aAlternateClockPrescaler[Instance]);
   101b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
   101b6:	4a0b      	ldr	r2, [pc, #44]	; (101e4 <Ftm_Pwm_Ip_SetClockMode+0x64>)
   101b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   101bc:	4619      	mov	r1, r3
   101be:	9803      	ldr	r0, [sp, #12]
   101c0:	f7fd f91a 	bl	d3f8 <Ftm_Pwm_Ip_SetClockPs>
    }
    else
    {
        Ftm_Pwm_Ip_SetClockPs(FtmBase, Ftm_Pwm_Ip_aClockPrescaler[Instance]);
    }
}
   101c4:	e008      	b.n	101d8 <Ftm_Pwm_Ip_SetClockMode+0x58>
        Ftm_Pwm_Ip_SetClockPs(FtmBase, Ftm_Pwm_Ip_aClockPrescaler[Instance]);
   101c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
   101ca:	4a07      	ldr	r2, [pc, #28]	; (101e8 <Ftm_Pwm_Ip_SetClockMode+0x68>)
   101cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   101d0:	4619      	mov	r1, r3
   101d2:	9803      	ldr	r0, [sp, #12]
   101d4:	f7fd f910 	bl	d3f8 <Ftm_Pwm_Ip_SetClockPs>
}
   101d8:	bf00      	nop
   101da:	b005      	add	sp, #20
   101dc:	f85d fb04 	ldr.w	pc, [sp], #4
   101e0:	00019b58 	.word	0x00019b58
   101e4:	1fff9144 	.word	0x1fff9144
   101e8:	1fff9134 	.word	0x1fff9134

000101ec <Ftm_Pwm_Ip_ResetCounter>:
 *
 * @implements Ftm_Pwm_Ip_ResetCounter_Activity
 **/
void Ftm_Pwm_Ip_ResetCounter(uint8 Instance,
                             boolean IsResetCnt)
{
   101ec:	b500      	push	{lr}
   101ee:	b085      	sub	sp, #20
   101f0:	4603      	mov	r3, r0
   101f2:	460a      	mov	r2, r1
   101f4:	f88d 3007 	strb.w	r3, [sp, #7]
   101f8:	4613      	mov	r3, r2
   101fa:	f88d 3006 	strb.w	r3, [sp, #6]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   101fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10202:	4a0c      	ldr	r2, [pc, #48]	; (10234 <Ftm_Pwm_Ip_ResetCounter+0x48>)
   10204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10208:	9303      	str	r3, [sp, #12]

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1020a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1020e:	2b03      	cmp	r3, #3
   10210:	bf94      	ite	ls
   10212:	2301      	movls	r3, #1
   10214:	2300      	movhi	r3, #0
   10216:	b2db      	uxtb	r3, r3
   10218:	4618      	mov	r0, r3
   1021a:	f7f0 fb67 	bl	8ec <DevAssert>
#endif

    Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd(FtmBase, IsResetCnt);
   1021e:	f89d 3006 	ldrb.w	r3, [sp, #6]
   10222:	4619      	mov	r1, r3
   10224:	9803      	ldr	r0, [sp, #12]
   10226:	f7fd fe1a 	bl	de5e <Ftm_Pwm_Ip_SetCounterSoftwareSyncModeCmd>

}
   1022a:	bf00      	nop
   1022c:	b005      	add	sp, #20
   1022e:	f85d fb04 	ldr.w	pc, [sp], #4
   10232:	bf00      	nop
   10234:	00019b58 	.word	0x00019b58

00010238 <Ftm_Pwm_Ip_GetChannelState>:
 * Description   : The function shall return the duty cycle value of the selected channel.
 *
 * @implements  Ftm_Pwm_Ip_GetChannelState_Activity
 **/
uint16 Ftm_Pwm_Ip_GetChannelState(uint8 Instance, uint8 Channel)
{
   10238:	b500      	push	{lr}
   1023a:	b085      	sub	sp, #20
   1023c:	4603      	mov	r3, r0
   1023e:	460a      	mov	r2, r1
   10240:	f88d 3007 	strb.w	r3, [sp, #7]
   10244:	4613      	mov	r3, r2
   10246:	f88d 3006 	strb.w	r3, [sp, #6]
    uint16 DutyCycle;

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1024a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1024e:	2b03      	cmp	r3, #3
   10250:	bf94      	ite	ls
   10252:	2301      	movls	r3, #1
   10254:	2300      	movhi	r3, #0
   10256:	b2db      	uxtb	r3, r3
   10258:	4618      	mov	r0, r3
   1025a:	f7f0 fb47 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
   1025e:	f89d 3006 	ldrb.w	r3, [sp, #6]
   10262:	2b07      	cmp	r3, #7
   10264:	bf94      	ite	ls
   10266:	2301      	movls	r3, #1
   10268:	2300      	movhi	r3, #0
   1026a:	b2db      	uxtb	r3, r3
   1026c:	4618      	mov	r0, r3
   1026e:	f7f0 fb3d 	bl	8ec <DevAssert>
#endif
    DutyCycle = Ftm_Pwm_Ip_aDutyCycle[Instance][Channel];
   10272:	f89d 2007 	ldrb.w	r2, [sp, #7]
   10276:	f89d 3006 	ldrb.w	r3, [sp, #6]
   1027a:	4906      	ldr	r1, [pc, #24]	; (10294 <Ftm_Pwm_Ip_GetChannelState+0x5c>)
   1027c:	00d2      	lsls	r2, r2, #3
   1027e:	4413      	add	r3, r2
   10280:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
   10284:	f8ad 300e 	strh.w	r3, [sp, #14]

    return DutyCycle;
   10288:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
   1028c:	4618      	mov	r0, r3
   1028e:	b005      	add	sp, #20
   10290:	f85d fb04 	ldr.w	pc, [sp], #4
   10294:	1fff8e34 	.word	0x1fff8e34

00010298 <Ftm_Pwm_Ip_FastUpdatePwmDuty>:
void Ftm_Pwm_Ip_FastUpdatePwmDuty(uint8 Instance,
                                  uint8 NumberOfChannels,
                                  const uint8 * Channels,
                                  const uint16 * Duty,
                                  boolean SoftwareTrigger)
{
   10298:	b500      	push	{lr}
   1029a:	b087      	sub	sp, #28
   1029c:	9202      	str	r2, [sp, #8]
   1029e:	9301      	str	r3, [sp, #4]
   102a0:	4603      	mov	r3, r0
   102a2:	f88d 300f 	strb.w	r3, [sp, #15]
   102a6:	460b      	mov	r3, r1
   102a8:	f88d 300e 	strb.w	r3, [sp, #14]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   102ac:	f89d 300f 	ldrb.w	r3, [sp, #15]
   102b0:	4a29      	ldr	r2, [pc, #164]	; (10358 <Ftm_Pwm_Ip_FastUpdatePwmDuty+0xc0>)
   102b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   102b6:	9304      	str	r3, [sp, #16]
    uint8 Index;

#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   102b8:	f89d 300f 	ldrb.w	r3, [sp, #15]
   102bc:	2b03      	cmp	r3, #3
   102be:	bf94      	ite	ls
   102c0:	2301      	movls	r3, #1
   102c2:	2300      	movhi	r3, #0
   102c4:	b2db      	uxtb	r3, r3
   102c6:	4618      	mov	r0, r3
   102c8:	f7f0 fb10 	bl	8ec <DevAssert>
    DevAssert(NumberOfChannels <= FTM_PWM_IP_CHANNEL_COUNT);
   102cc:	f89d 300e 	ldrb.w	r3, [sp, #14]
   102d0:	2b08      	cmp	r3, #8
   102d2:	bf94      	ite	ls
   102d4:	2301      	movls	r3, #1
   102d6:	2300      	movhi	r3, #0
   102d8:	b2db      	uxtb	r3, r3
   102da:	4618      	mov	r0, r3
   102dc:	f7f0 fb06 	bl	8ec <DevAssert>
#endif
    for (Index = 0U; Index < NumberOfChannels; Index++)
   102e0:	2300      	movs	r3, #0
   102e2:	f88d 3017 	strb.w	r3, [sp, #23]
   102e6:	e026      	b.n	10336 <Ftm_Pwm_Ip_FastUpdatePwmDuty+0x9e>
    {
        Ftm_Pwm_Ip_SetChnCountVal(FtmBase, Channels[Index], Duty[Index]);
   102e8:	f89d 3017 	ldrb.w	r3, [sp, #23]
   102ec:	9a02      	ldr	r2, [sp, #8]
   102ee:	4413      	add	r3, r2
   102f0:	7819      	ldrb	r1, [r3, #0]
   102f2:	f89d 3017 	ldrb.w	r3, [sp, #23]
   102f6:	005b      	lsls	r3, r3, #1
   102f8:	9a01      	ldr	r2, [sp, #4]
   102fa:	4413      	add	r3, r2
   102fc:	881b      	ldrh	r3, [r3, #0]
   102fe:	461a      	mov	r2, r3
   10300:	9804      	ldr	r0, [sp, #16]
   10302:	f7fd fa32 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>
        Ftm_Pwm_Ip_aDutyCycle[Instance][Channels[Index]] = Duty[Index];
   10306:	f89d 3017 	ldrb.w	r3, [sp, #23]
   1030a:	005b      	lsls	r3, r3, #1
   1030c:	9a01      	ldr	r2, [sp, #4]
   1030e:	441a      	add	r2, r3
   10310:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10314:	f89d 1017 	ldrb.w	r1, [sp, #23]
   10318:	9802      	ldr	r0, [sp, #8]
   1031a:	4401      	add	r1, r0
   1031c:	7809      	ldrb	r1, [r1, #0]
   1031e:	4608      	mov	r0, r1
   10320:	8811      	ldrh	r1, [r2, #0]
   10322:	4a0e      	ldr	r2, [pc, #56]	; (1035c <Ftm_Pwm_Ip_FastUpdatePwmDuty+0xc4>)
   10324:	00db      	lsls	r3, r3, #3
   10326:	4403      	add	r3, r0
   10328:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (Index = 0U; Index < NumberOfChannels; Index++)
   1032c:	f89d 3017 	ldrb.w	r3, [sp, #23]
   10330:	3301      	adds	r3, #1
   10332:	f88d 3017 	strb.w	r3, [sp, #23]
   10336:	f89d 2017 	ldrb.w	r2, [sp, #23]
   1033a:	f89d 300e 	ldrb.w	r3, [sp, #14]
   1033e:	429a      	cmp	r2, r3
   10340:	d3d2      	bcc.n	102e8 <Ftm_Pwm_Ip_FastUpdatePwmDuty+0x50>
    }

    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
   10342:	f89d 3020 	ldrb.w	r3, [sp, #32]
   10346:	4619      	mov	r1, r3
   10348:	9804      	ldr	r0, [sp, #16]
   1034a:	f7fd fad6 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>
}
   1034e:	bf00      	nop
   10350:	b007      	add	sp, #28
   10352:	f85d fb04 	ldr.w	pc, [sp], #4
   10356:	bf00      	nop
   10358:	00019b58 	.word	0x00019b58
   1035c:	1fff8e34 	.word	0x1fff8e34

00010360 <Ftm_Pwm_Ip_MaskOutputChannels>:
 * @implements Ftm_Pwm_Ip_MaskOutputChannels_Activity
 */
void Ftm_Pwm_Ip_MaskOutputChannels(uint8 Instance,
                                   uint32 ChannelsMask,
                                   boolean SoftwareTrigger)
{
   10360:	b500      	push	{lr}
   10362:	b085      	sub	sp, #20
   10364:	4603      	mov	r3, r0
   10366:	9100      	str	r1, [sp, #0]
   10368:	f88d 3007 	strb.w	r3, [sp, #7]
   1036c:	4613      	mov	r3, r2
   1036e:	f88d 3006 	strb.w	r3, [sp, #6]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   10372:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10376:	4a10      	ldr	r2, [pc, #64]	; (103b8 <Ftm_Pwm_Ip_MaskOutputChannels+0x58>)
   10378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1037c:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1037e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10382:	2b03      	cmp	r3, #3
   10384:	bf94      	ite	ls
   10386:	2301      	movls	r3, #1
   10388:	2300      	movhi	r3, #0
   1038a:	b2db      	uxtb	r3, r3
   1038c:	4618      	mov	r0, r3
   1038e:	f7f0 faad 	bl	8ec <DevAssert>
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07();
   10392:	f006 fce7 	bl	16d64 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07>

    Ftm_Pwm_Ip_SetOutmaskReg(FtmBase, ChannelsMask);
   10396:	9900      	ldr	r1, [sp, #0]
   10398:	9803      	ldr	r0, [sp, #12]
   1039a:	f7fd fb0b 	bl	d9b4 <Ftm_Pwm_Ip_SetOutmaskReg>
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
   1039e:	f89d 3006 	ldrb.w	r3, [sp, #6]
   103a2:	4619      	mov	r1, r3
   103a4:	9803      	ldr	r0, [sp, #12]
   103a6:	f7fd faa8 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07();
   103aa:	f006 fd07 	bl	16dbc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07>
}
   103ae:	bf00      	nop
   103b0:	b005      	add	sp, #20
   103b2:	f85d fb04 	ldr.w	pc, [sp], #4
   103b6:	bf00      	nop
   103b8:	00019b58 	.word	0x00019b58

000103bc <Ftm_Pwm_Ip_UnMaskOutputChannels>:
 * @implements Ftm_Pwm_Ip_UnMaskOutputChannels_Activity
 **/
void Ftm_Pwm_Ip_UnMaskOutputChannels(uint8 Instance,
                                     uint32 ChannelsMask,
                                     boolean SoftwareTrigger)
{
   103bc:	b500      	push	{lr}
   103be:	b085      	sub	sp, #20
   103c0:	4603      	mov	r3, r0
   103c2:	9100      	str	r1, [sp, #0]
   103c4:	f88d 3007 	strb.w	r3, [sp, #7]
   103c8:	4613      	mov	r3, r2
   103ca:	f88d 3006 	strb.w	r3, [sp, #6]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   103ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
   103d2:	4a10      	ldr	r2, [pc, #64]	; (10414 <Ftm_Pwm_Ip_UnMaskOutputChannels+0x58>)
   103d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   103d8:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   103da:	f89d 3007 	ldrb.w	r3, [sp, #7]
   103de:	2b03      	cmp	r3, #3
   103e0:	bf94      	ite	ls
   103e2:	2301      	movls	r3, #1
   103e4:	2300      	movhi	r3, #0
   103e6:	b2db      	uxtb	r3, r3
   103e8:	4618      	mov	r0, r3
   103ea:	f7f0 fa7f 	bl	8ec <DevAssert>
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08();
   103ee:	f006 fd0b 	bl	16e08 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08>

    Ftm_Pwm_Ip_ClearOutmaskReg(FtmBase, ChannelsMask);
   103f2:	9900      	ldr	r1, [sp, #0]
   103f4:	9803      	ldr	r0, [sp, #12]
   103f6:	f7fd faec 	bl	d9d2 <Ftm_Pwm_Ip_ClearOutmaskReg>
    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
   103fa:	f89d 3006 	ldrb.w	r3, [sp, #6]
   103fe:	4619      	mov	r1, r3
   10400:	9803      	ldr	r0, [sp, #12]
   10402:	f7fd fa7a 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08();
   10406:	f006 fd2b 	bl	16e60 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08>
}
   1040a:	bf00      	nop
   1040c:	b005      	add	sp, #20
   1040e:	f85d fb04 	ldr.w	pc, [sp], #4
   10412:	bf00      	nop
   10414:	00019b58 	.word	0x00019b58

00010418 <Ftm_Pwm_Ip_SetPhaseShift>:
void Ftm_Pwm_Ip_SetPhaseShift(uint8 Instance,
                              uint8 Channel,
                              uint16 Period,
                              uint16 PhaseShift,
                              boolean SoftwareTrigger)
{
   10418:	b510      	push	{r4, lr}
   1041a:	b088      	sub	sp, #32
   1041c:	4604      	mov	r4, r0
   1041e:	4608      	mov	r0, r1
   10420:	4611      	mov	r1, r2
   10422:	461a      	mov	r2, r3
   10424:	4623      	mov	r3, r4
   10426:	f88d 3007 	strb.w	r3, [sp, #7]
   1042a:	4603      	mov	r3, r0
   1042c:	f88d 3006 	strb.w	r3, [sp, #6]
   10430:	460b      	mov	r3, r1
   10432:	f8ad 3004 	strh.w	r3, [sp, #4]
   10436:	4613      	mov	r3, r2
   10438:	f8ad 3002 	strh.w	r3, [sp, #2]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   1043c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10440:	4a59      	ldr	r2, [pc, #356]	; (105a8 <Ftm_Pwm_Ip_SetPhaseShift+0x190>)
   10442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10446:	9306      	str	r3, [sp, #24]
    uint8 PairChId;
    uint16 DutyCycleVal;
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    Ftm_Pwm_Ip_ChannelModeType ChMode;
    uint16  CnVValue = 0U;
   10448:	2300      	movs	r3, #0
   1044a:	f8ad 3016 	strh.w	r3, [sp, #22]
    boolean CheckChMode = TRUE;
   1044e:	2301      	movs	r3, #1
   10450:	f88d 301f 	strb.w	r3, [sp, #31]
    boolean RetVal = TRUE;
   10454:	2301      	movs	r3, #1
   10456:	f88d 301e 	strb.w	r3, [sp, #30]

    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1045a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1045e:	2b03      	cmp	r3, #3
   10460:	bf94      	ite	ls
   10462:	2301      	movls	r3, #1
   10464:	2300      	movhi	r3, #0
   10466:	b2db      	uxtb	r3, r3
   10468:	4618      	mov	r0, r3
   1046a:	f7f0 fa3f 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
   1046e:	f89d 3006 	ldrb.w	r3, [sp, #6]
   10472:	2b07      	cmp	r3, #7
   10474:	bf94      	ite	ls
   10476:	2301      	movls	r3, #1
   10478:	2300      	movhi	r3, #0
   1047a:	b2db      	uxtb	r3, r3
   1047c:	4618      	mov	r0, r3
   1047e:	f7f0 fa35 	bl	8ec <DevAssert>
    
    ChMode = (Ftm_Pwm_Ip_ChannelModeType)Ftm_Pwm_Ip_GetChannelMode(FtmBase, Channel);
   10482:	f89d 3006 	ldrb.w	r3, [sp, #6]
   10486:	4619      	mov	r1, r3
   10488:	9806      	ldr	r0, [sp, #24]
   1048a:	f7fd feeb 	bl	e264 <Ftm_Pwm_Ip_GetChannelMode>
   1048e:	9004      	str	r0, [sp, #16]
    
    if (( FTM_PWM_IP_MODE_COMBINE_HIGH          != ChMode) &&
   10490:	9b04      	ldr	r3, [sp, #16]
   10492:	2b22      	cmp	r3, #34	; 0x22
   10494:	d00b      	beq.n	104ae <Ftm_Pwm_Ip_SetPhaseShift+0x96>
   10496:	9b04      	ldr	r3, [sp, #16]
   10498:	2b62      	cmp	r3, #98	; 0x62
   1049a:	d008      	beq.n	104ae <Ftm_Pwm_Ip_SetPhaseShift+0x96>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
        ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH != ChMode) &&
   1049c:	9b04      	ldr	r3, [sp, #16]
   1049e:	2b61      	cmp	r3, #97	; 0x61
   104a0:	d005      	beq.n	104ae <Ftm_Pwm_Ip_SetPhaseShift+0x96>
        ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW  != ChMode) &&
   104a2:	9b04      	ldr	r3, [sp, #16]
   104a4:	2b21      	cmp	r3, #33	; 0x21
   104a6:	d002      	beq.n	104ae <Ftm_Pwm_Ip_SetPhaseShift+0x96>
#endif
        ( FTM_PWM_IP_MODE_COMBINE_LOW           != ChMode))
    {
        CheckChMode = FALSE;
   104a8:	2300      	movs	r3, #0
   104aa:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    DevAssert(CheckChMode != FALSE);
   104ae:	f89d 301f 	ldrb.w	r3, [sp, #31]
   104b2:	4618      	mov	r0, r3
   104b4:	f7f0 fa1a 	bl	8ec <DevAssert>
    
    CnVValue = PhaseShift + (uint16)(Period >> 1U);
   104b8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   104bc:	085b      	lsrs	r3, r3, #1
   104be:	b29a      	uxth	r2, r3
   104c0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   104c4:	4413      	add	r3, r2
   104c6:	f8ad 3016 	strh.w	r3, [sp, #22]
    if ((CnVValue <= PhaseShift) || (Period <= CnVValue))
   104ca:	f8bd 2016 	ldrh.w	r2, [sp, #22]
   104ce:	f8bd 3002 	ldrh.w	r3, [sp, #2]
   104d2:	429a      	cmp	r2, r3
   104d4:	d905      	bls.n	104e2 <Ftm_Pwm_Ip_SetPhaseShift+0xca>
   104d6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   104da:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   104de:	429a      	cmp	r2, r3
   104e0:	d802      	bhi.n	104e8 <Ftm_Pwm_Ip_SetPhaseShift+0xd0>
    {
        RetVal = FALSE;
   104e2:	2300      	movs	r3, #0
   104e4:	f88d 301e 	strb.w	r3, [sp, #30]
    }
    DevAssert(RetVal != FALSE);
   104e8:	f89d 301e 	ldrb.w	r3, [sp, #30]
   104ec:	4618      	mov	r0, r3
   104ee:	f7f0 f9fd 	bl	8ec <DevAssert>
#endif
    PairChId = Channel >> 1U;
   104f2:	f89d 3006 	ldrb.w	r3, [sp, #6]
   104f6:	085b      	lsrs	r3, r3, #1
   104f8:	f88d 300f 	strb.w	r3, [sp, #15]
    Ftm_Pwm_Ip_aPeriod[Instance] = Period;
   104fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10500:	492a      	ldr	r1, [pc, #168]	; (105ac <Ftm_Pwm_Ip_SetPhaseShift+0x194>)
   10502:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   10506:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09();
   1050a:	f006 fccf 	bl	16eac <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09>

    if (FTM_PWM_IP_CENTER_ALIGNED == Ftm_Pwm_Ip_GetCpwms(FtmBase))
   1050e:	9806      	ldr	r0, [sp, #24]
   10510:	f7fc ffb4 	bl	d47c <Ftm_Pwm_Ip_GetCpwms>
   10514:	4603      	mov	r3, r0
   10516:	2b01      	cmp	r3, #1
   10518:	d108      	bne.n	1052c <Ftm_Pwm_Ip_SetPhaseShift+0x114>
    {
        /* For Center Aligned mode MOD register should be divided by 2. Period is 2 * (MOD − CNTIN) */
        Ftm_Pwm_Ip_SetMod(FtmBase, (uint16)(Period >> 1U));
   1051a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   1051e:	085b      	lsrs	r3, r3, #1
   10520:	b29b      	uxth	r3, r3
   10522:	4619      	mov	r1, r3
   10524:	9806      	ldr	r0, [sp, #24]
   10526:	f7fc fffc 	bl	d522 <Ftm_Pwm_Ip_SetMod>
   1052a:	e007      	b.n	1053c <Ftm_Pwm_Ip_SetPhaseShift+0x124>
    }
    else
    {
        /* For Edge Aligned mode period is determined by: MOD-CNTIN+1 */
        Ftm_Pwm_Ip_SetMod(FtmBase, (uint16)(Period - 1U));
   1052c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10530:	3b01      	subs	r3, #1
   10532:	b29b      	uxth	r3, r3
   10534:	4619      	mov	r1, r3
   10536:	9806      	ldr	r0, [sp, #24]
   10538:	f7fc fff3 	bl	d522 <Ftm_Pwm_Ip_SetMod>
    }

    Ftm_Pwm_Ip_SetChnCountVal(FtmBase, (uint8)(PairChId * 2U), PhaseShift);
   1053c:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10540:	005b      	lsls	r3, r3, #1
   10542:	b2db      	uxtb	r3, r3
   10544:	f8bd 2002 	ldrh.w	r2, [sp, #2]
   10548:	4619      	mov	r1, r3
   1054a:	9806      	ldr	r0, [sp, #24]
   1054c:	f7fd f90d 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>

    /* Fix duty cycle to 50% */
    DutyCycleVal = (uint16)(Period >> 1U);
   10550:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10554:	085b      	lsrs	r3, r3, #1
   10556:	f8ad 300c 	strh.w	r3, [sp, #12]
    
    Ftm_Pwm_Ip_aDutyCycle[Instance][Channel] = DutyCycleVal;
   1055a:	f89d 2007 	ldrb.w	r2, [sp, #7]
   1055e:	f89d 3006 	ldrb.w	r3, [sp, #6]
   10562:	4913      	ldr	r1, [pc, #76]	; (105b0 <Ftm_Pwm_Ip_SetPhaseShift+0x198>)
   10564:	00d2      	lsls	r2, r2, #3
   10566:	4413      	add	r3, r2
   10568:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   1056c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    /* Write C(n+1)V register */
    Ftm_Pwm_Ip_SetChnCountVal(FtmBase, (uint8)((PairChId * 2U) + 1U), (PhaseShift + DutyCycleVal));
   10570:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10574:	005b      	lsls	r3, r3, #1
   10576:	b2db      	uxtb	r3, r3
   10578:	3301      	adds	r3, #1
   1057a:	b2d9      	uxtb	r1, r3
   1057c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
   10580:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   10584:	4413      	add	r3, r2
   10586:	b29b      	uxth	r3, r3
   10588:	461a      	mov	r2, r3
   1058a:	9806      	ldr	r0, [sp, #24]
   1058c:	f7fd f8ed 	bl	d76a <Ftm_Pwm_Ip_SetChnCountVal>

    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, SoftwareTrigger);
   10590:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   10594:	4619      	mov	r1, r3
   10596:	9806      	ldr	r0, [sp, #24]
   10598:	f7fd f9af 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09();
   1059c:	f006 fcb2 	bl	16f04 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09>
}
   105a0:	bf00      	nop
   105a2:	b008      	add	sp, #32
   105a4:	bd10      	pop	{r4, pc}
   105a6:	bf00      	nop
   105a8:	00019b58 	.word	0x00019b58
   105ac:	1fff8e2c 	.word	0x1fff8e2c
   105b0:	1fff8e34 	.word	0x1fff8e34

000105b4 <Ftm_Pwm_Ip_SetDutyPhaseShift>:
void Ftm_Pwm_Ip_SetDutyPhaseShift(uint8 Instance,
                                  uint8 Channel,
                                  uint16 DutyCycle,
                                  uint16 PhaseShift,
                                  boolean SyncUpdate)
{
   105b4:	b510      	push	{r4, lr}
   105b6:	b08a      	sub	sp, #40	; 0x28
   105b8:	4604      	mov	r4, r0
   105ba:	4608      	mov	r0, r1
   105bc:	4611      	mov	r1, r2
   105be:	461a      	mov	r2, r3
   105c0:	4623      	mov	r3, r4
   105c2:	f88d 300f 	strb.w	r3, [sp, #15]
   105c6:	4603      	mov	r3, r0
   105c8:	f88d 300e 	strb.w	r3, [sp, #14]
   105cc:	460b      	mov	r3, r1
   105ce:	f8ad 300c 	strh.w	r3, [sp, #12]
   105d2:	4613      	mov	r3, r2
   105d4:	f8ad 300a 	strh.w	r3, [sp, #10]
    uint16 FirstEdge;
    uint16 SecondEdgeEdge;
    uint8 PairId;
    boolean SoftwareTrigger;
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    const Ftm_Pwm_Ip_HwAddrType *const FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   105d8:	f89d 300f 	ldrb.w	r3, [sp, #15]
   105dc:	4a68      	ldr	r2, [pc, #416]	; (10780 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1cc>)
   105de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   105e2:	9308      	str	r3, [sp, #32]
    Ftm_Pwm_Ip_ChannelModeType ChMode;
    boolean CheckChMode = TRUE;
   105e4:	2301      	movs	r3, #1
   105e6:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    boolean RetVal = TRUE;
   105ea:	2301      	movs	r3, #1
   105ec:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25

    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   105f0:	f89d 300f 	ldrb.w	r3, [sp, #15]
   105f4:	2b03      	cmp	r3, #3
   105f6:	bf94      	ite	ls
   105f8:	2301      	movls	r3, #1
   105fa:	2300      	movhi	r3, #0
   105fc:	b2db      	uxtb	r3, r3
   105fe:	4618      	mov	r0, r3
   10600:	f7f0 f974 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
   10604:	f89d 300e 	ldrb.w	r3, [sp, #14]
   10608:	2b07      	cmp	r3, #7
   1060a:	bf94      	ite	ls
   1060c:	2301      	movls	r3, #1
   1060e:	2300      	movhi	r3, #0
   10610:	b2db      	uxtb	r3, r3
   10612:	4618      	mov	r0, r3
   10614:	f7f0 f96a 	bl	8ec <DevAssert>
    
    ChMode = (Ftm_Pwm_Ip_ChannelModeType)Ftm_Pwm_Ip_GetChannelMode(FtmBase, Channel);
   10618:	f89d 300e 	ldrb.w	r3, [sp, #14]
   1061c:	4619      	mov	r1, r3
   1061e:	9808      	ldr	r0, [sp, #32]
   10620:	f7fd fe20 	bl	e264 <Ftm_Pwm_Ip_GetChannelMode>
   10624:	9007      	str	r0, [sp, #28]
    
    if (( FTM_PWM_IP_MODE_COMBINE_HIGH          != ChMode) &&
   10626:	9b07      	ldr	r3, [sp, #28]
   10628:	2b22      	cmp	r3, #34	; 0x22
   1062a:	d00b      	beq.n	10644 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x90>
   1062c:	9b07      	ldr	r3, [sp, #28]
   1062e:	2b62      	cmp	r3, #98	; 0x62
   10630:	d008      	beq.n	10644 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x90>
#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
        ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH != ChMode) &&
   10632:	9b07      	ldr	r3, [sp, #28]
   10634:	2b61      	cmp	r3, #97	; 0x61
   10636:	d005      	beq.n	10644 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x90>
        ( FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW  != ChMode) &&
   10638:	9b07      	ldr	r3, [sp, #28]
   1063a:	2b21      	cmp	r3, #33	; 0x21
   1063c:	d002      	beq.n	10644 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x90>
#endif
        ( FTM_PWM_IP_MODE_COMBINE_LOW           != ChMode))
    {
        CheckChMode = FALSE;
   1063e:	2300      	movs	r3, #0
   10640:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    }
    DevAssert(CheckChMode != FALSE);
   10644:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
   10648:	4618      	mov	r0, r3
   1064a:	f7f0 f94f 	bl	8ec <DevAssert>

#if (defined(FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE) && (FTM_PWM_IP_HAS_MODIFIED_COMBINE_MODE == STD_ON))
    if (((FTM_PWM_IP_MODE_MODIFIED_COMBINE_HIGH          == ChMode) ||
   1064e:	9b07      	ldr	r3, [sp, #28]
   10650:	2b62      	cmp	r3, #98	; 0x62
   10652:	d002      	beq.n	1065a <Ftm_Pwm_Ip_SetDutyPhaseShift+0xa6>
   10654:	9b07      	ldr	r3, [sp, #28]
   10656:	2b61      	cmp	r3, #97	; 0x61
   10658:	d106      	bne.n	10668 <Ftm_Pwm_Ip_SetDutyPhaseShift+0xb4>
         (FTM_PWM_IP_MODE_MODIFIED_COMBINE_LOW           == ChMode)) &&
   1065a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
   1065e:	2b00      	cmp	r3, #0
   10660:	d002      	beq.n	10668 <Ftm_Pwm_Ip_SetDutyPhaseShift+0xb4>
        (TRUE == SyncUpdate))
    {
        RetVal = FALSE;
   10662:	2300      	movs	r3, #0
   10664:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    }
#endif

    if ((Ftm_Pwm_Ip_aPeriod[Instance] != DutyCycle) && (0U != DutyCycle))
   10668:	f89d 300f 	ldrb.w	r3, [sp, #15]
   1066c:	4a45      	ldr	r2, [pc, #276]	; (10784 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1d0>)
   1066e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
   10672:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   10676:	429a      	cmp	r2, r3
   10678:	d018      	beq.n	106ac <Ftm_Pwm_Ip_SetDutyPhaseShift+0xf8>
   1067a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   1067e:	2b00      	cmp	r3, #0
   10680:	d014      	beq.n	106ac <Ftm_Pwm_Ip_SetDutyPhaseShift+0xf8>
    {
        if ((Ftm_Pwm_Ip_aPeriod[Instance] <= PhaseShift) || (Ftm_Pwm_Ip_aPeriod[Instance] < DutyCycle))
   10682:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10686:	4a3f      	ldr	r2, [pc, #252]	; (10784 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1d0>)
   10688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
   1068c:	f8bd 200a 	ldrh.w	r2, [sp, #10]
   10690:	429a      	cmp	r2, r3
   10692:	d208      	bcs.n	106a6 <Ftm_Pwm_Ip_SetDutyPhaseShift+0xf2>
   10694:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10698:	4a3a      	ldr	r2, [pc, #232]	; (10784 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1d0>)
   1069a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
   1069e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   106a2:	429a      	cmp	r2, r3
   106a4:	d902      	bls.n	106ac <Ftm_Pwm_Ip_SetDutyPhaseShift+0xf8>
        {
            RetVal = FALSE;
   106a6:	2300      	movs	r3, #0
   106a8:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
        }
    }
    DevAssert(RetVal != FALSE);
   106ac:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
   106b0:	4618      	mov	r0, r3
   106b2:	f7f0 f91b 	bl	8ec <DevAssert>

#endif
    PairId = Channel >> 1U;
   106b6:	f89d 300e 	ldrb.w	r3, [sp, #14]
   106ba:	085b      	lsrs	r3, r3, #1
   106bc:	f88d 301b 	strb.w	r3, [sp, #27]

    Ftm_Pwm_Ip_aPhaseShift[Instance][PairId] = PhaseShift;
   106c0:	f89d 200f 	ldrb.w	r2, [sp, #15]
   106c4:	f89d 301b 	ldrb.w	r3, [sp, #27]
   106c8:	492f      	ldr	r1, [pc, #188]	; (10788 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1d4>)
   106ca:	0092      	lsls	r2, r2, #2
   106cc:	4413      	add	r3, r2
   106ce:	f8bd 200a 	ldrh.w	r2, [sp, #10]
   106d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    
    Ftm_Pwm_Ip_aDutyCycle[Instance][Channel] = DutyCycle;
   106d6:	f89d 200f 	ldrb.w	r2, [sp, #15]
   106da:	f89d 300e 	ldrb.w	r3, [sp, #14]
   106de:	492b      	ldr	r1, [pc, #172]	; (1078c <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1d8>)
   106e0:	00d2      	lsls	r2, r2, #3
   106e2:	4413      	add	r3, r2
   106e4:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   106e8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    FirstEdge = PhaseShift;
   106ec:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   106f0:	f8ad 3018 	strh.w	r3, [sp, #24]

    SecondEdgeEdge = Ftm_Pwm_Ip_CalculatePhaseShift(Instance, DutyCycle, PhaseShift);
   106f4:	f8bd 200a 	ldrh.w	r2, [sp, #10]
   106f8:	f8bd 100c 	ldrh.w	r1, [sp, #12]
   106fc:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10700:	4618      	mov	r0, r3
   10702:	f7fe f8f9 	bl	e8f8 <Ftm_Pwm_Ip_CalculatePhaseShift>
   10706:	4603      	mov	r3, r0
   10708:	f8ad 3016 	strh.w	r3, [sp, #22]

    if (TRUE == SyncUpdate)
   1070c:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
   10710:	2b00      	cmp	r3, #0
   10712:	d003      	beq.n	1071c <Ftm_Pwm_Ip_SetDutyPhaseShift+0x168>
    {
        SoftwareTrigger = FALSE;
   10714:	2300      	movs	r3, #0
   10716:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   1071a:	e002      	b.n	10722 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x16e>
    }
    else
    {
        SoftwareTrigger = TRUE;
   1071c:	2301      	movs	r3, #1
   1071e:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    }

    if((Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_IDLE == Ftm_Pwm_Ip_aChannelState[Instance][Channel])
   10722:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10726:	f89d 300e 	ldrb.w	r3, [sp, #14]
   1072a:	4919      	ldr	r1, [pc, #100]	; (10790 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1dc>)
   1072c:	00d2      	lsls	r2, r2, #3
   1072e:	4413      	add	r3, r2
   10730:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   10734:	2b02      	cmp	r3, #2
   10736:	d111      	bne.n	1075c <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1a8>
    {
        /* Update the state of current channel*/
        Ftm_Pwm_Ip_aChannelState[Instance][Channel] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING;
   10738:	f89d 200f 	ldrb.w	r2, [sp, #15]
   1073c:	f89d 300e 	ldrb.w	r3, [sp, #14]
   10740:	4913      	ldr	r1, [pc, #76]	; (10790 <Ftm_Pwm_Ip_SetDutyPhaseShift+0x1dc>)
   10742:	00d2      	lsls	r2, r2, #3
   10744:	4413      	add	r3, r2
   10746:	2201      	movs	r2, #1
   10748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        /* Set output for current channel*/
        Ftm_Pwm_Ip_SwOutputControl(Instance,
   1074c:	f89d 100e 	ldrb.w	r1, [sp, #14]
   10750:	f89d 000f 	ldrb.w	r0, [sp, #15]
   10754:	2300      	movs	r3, #0
   10756:	2200      	movs	r2, #0
   10758:	f7ff f982 	bl	fa60 <Ftm_Pwm_Ip_SwOutputControl>
                                   FTM_PWM_IP_OUTPUT_STATE_LOW,
                                   FALSE);
    }

    /* Write CV registers and setup duty cycle and phase values */
    (void)Ftm_Pwm_Ip_UpdatePwmChannel(Instance,
   1075c:	f8bd 4016 	ldrh.w	r4, [sp, #22]
   10760:	f8bd 2018 	ldrh.w	r2, [sp, #24]
   10764:	f89d 100e 	ldrb.w	r1, [sp, #14]
   10768:	f89d 000f 	ldrb.w	r0, [sp, #15]
   1076c:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   10770:	9300      	str	r3, [sp, #0]
   10772:	4623      	mov	r3, r4
   10774:	f7ff fa4e 	bl	fc14 <Ftm_Pwm_Ip_UpdatePwmChannel>
                                      Channel,
                                      FirstEdge,
                                      SecondEdgeEdge,
                                      SoftwareTrigger);
}
   10778:	bf00      	nop
   1077a:	b00a      	add	sp, #40	; 0x28
   1077c:	bd10      	pop	{r4, pc}
   1077e:	bf00      	nop
   10780:	00019b58 	.word	0x00019b58
   10784:	1fff8e2c 	.word	0x1fff8e2c
   10788:	1fff8e74 	.word	0x1fff8e74
   1078c:	1fff8e34 	.word	0x1fff8e34
   10790:	1fff9004 	.word	0x1fff9004

00010794 <Ftm_Pwm_Ip_DisableTrigger>:
*
* @implements Ftm_Pwm_Ip_DisableTrigger_Activity
**/
void  Ftm_Pwm_Ip_DisableTrigger(uint8 Instance,
                                uint32 TriggerMask)
{
   10794:	b500      	push	{lr}
   10796:	b085      	sub	sp, #20
   10798:	4603      	mov	r3, r0
   1079a:	9100      	str	r1, [sp, #0]
   1079c:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   107a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
   107a4:	4a0c      	ldr	r2, [pc, #48]	; (107d8 <Ftm_Pwm_Ip_DisableTrigger+0x44>)
   107a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   107aa:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   107ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
   107b0:	2b03      	cmp	r3, #3
   107b2:	bf94      	ite	ls
   107b4:	2301      	movls	r3, #1
   107b6:	2300      	movhi	r3, #0
   107b8:	b2db      	uxtb	r3, r3
   107ba:	4618      	mov	r0, r3
   107bc:	f7f0 f896 	bl	8ec <DevAssert>
#endif
    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10();
   107c0:	f006 fbc6 	bl	16f50 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10>

    Ftm_Pwm_Ip_DisableTriggerMask(FtmBase, TriggerMask);
   107c4:	9900      	ldr	r1, [sp, #0]
   107c6:	9803      	ldr	r0, [sp, #12]
   107c8:	f7fd fa44 	bl	dc54 <Ftm_Pwm_Ip_DisableTriggerMask>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10();
   107cc:	f006 fbec 	bl	16fa8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10>
}
   107d0:	bf00      	nop
   107d2:	b005      	add	sp, #20
   107d4:	f85d fb04 	ldr.w	pc, [sp], #4
   107d8:	00019b58 	.word	0x00019b58

000107dc <Ftm_Pwm_Ip_EnableTrigger>:
*
* @implements Ftm_Pwm_Ip_EnableTrigger_Activity
**/
void  Ftm_Pwm_Ip_EnableTrigger(uint8 Instance,
                               uint32 TriggerMask)
{
   107dc:	b500      	push	{lr}
   107de:	b085      	sub	sp, #20
   107e0:	4603      	mov	r3, r0
   107e2:	9100      	str	r1, [sp, #0]
   107e4:	f88d 3007 	strb.w	r3, [sp, #7]

    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   107e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   107ec:	4a0c      	ldr	r2, [pc, #48]	; (10820 <Ftm_Pwm_Ip_EnableTrigger+0x44>)
   107ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   107f2:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   107f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
   107f8:	2b03      	cmp	r3, #3
   107fa:	bf94      	ite	ls
   107fc:	2301      	movls	r3, #1
   107fe:	2300      	movhi	r3, #0
   10800:	b2db      	uxtb	r3, r3
   10802:	4618      	mov	r0, r3
   10804:	f7f0 f872 	bl	8ec <DevAssert>
#endif
    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11();
   10808:	f006 fbf4 	bl	16ff4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11>

    Ftm_Pwm_Ip_EnableTriggerMask(FtmBase, TriggerMask);
   1080c:	9900      	ldr	r1, [sp, #0]
   1080e:	9803      	ldr	r0, [sp, #12]
   10810:	f7fd fa2d 	bl	dc6e <Ftm_Pwm_Ip_EnableTriggerMask>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11();
   10814:	f006 fc1a 	bl	1704c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11>
}
   10818:	bf00      	nop
   1081a:	b005      	add	sp, #20
   1081c:	f85d fb04 	ldr.w	pc, [sp], #4
   10820:	00019b58 	.word	0x00019b58

00010824 <Ftm_Pwm_Ip_SyncUpdate>:
 * Description   : This function will allow synchronized loading
 *                of the duty registers for all the channels of a given FTM module
 * @implements Ftm_Pwm_Ip_SyncUpdate_Activity
 **/
void Ftm_Pwm_Ip_SyncUpdate(uint8 Instance)
{
   10824:	b500      	push	{lr}
   10826:	b085      	sub	sp, #20
   10828:	4603      	mov	r3, r0
   1082a:	f88d 3007 	strb.w	r3, [sp, #7]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   1082e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10832:	4a0d      	ldr	r2, [pc, #52]	; (10868 <Ftm_Pwm_Ip_SyncUpdate+0x44>)
   10834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10838:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1083a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1083e:	2b03      	cmp	r3, #3
   10840:	bf94      	ite	ls
   10842:	2301      	movls	r3, #1
   10844:	2300      	movhi	r3, #0
   10846:	b2db      	uxtb	r3, r3
   10848:	4618      	mov	r0, r3
   1084a:	f7f0 f84f 	bl	8ec <DevAssert>
#endif
    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12();
   1084e:	f006 fc23 	bl	17098 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12>

    Ftm_Pwm_Ip_SetSoftwareTriggerCmd(FtmBase, TRUE);
   10852:	2101      	movs	r1, #1
   10854:	9803      	ldr	r0, [sp, #12]
   10856:	f7fd f850 	bl	d8fa <Ftm_Pwm_Ip_SetSoftwareTriggerCmd>

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12();
   1085a:	f006 fc49 	bl	170f0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12>
}
   1085e:	bf00      	nop
   10860:	b005      	add	sp, #20
   10862:	f85d fb04 	ldr.w	pc, [sp], #4
   10866:	bf00      	nop
   10868:	00019b58 	.word	0x00019b58

0001086c <Ftm_Pwm_Ip_SetChannelDeadTime>:
 * @implements Ftm_Pwm_Ip_SetChannelDeadTime_Activity
 **/
void Ftm_Pwm_Ip_SetChannelDeadTime(uint8 Instance,
                                   uint8 Channel,
                                   uint16 DeadTimeVal)
{
   1086c:	b500      	push	{lr}
   1086e:	b085      	sub	sp, #20
   10870:	4603      	mov	r3, r0
   10872:	f88d 3007 	strb.w	r3, [sp, #7]
   10876:	460b      	mov	r3, r1
   10878:	f88d 3006 	strb.w	r3, [sp, #6]
   1087c:	4613      	mov	r3, r2
   1087e:	f8ad 3004 	strh.w	r3, [sp, #4]
    Ftm_Pwm_Ip_HwAddrType * FtmBase = Ftm_Pwm_Ip_aFtmBase[Instance];
   10882:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10886:	4a32      	ldr	r2, [pc, #200]	; (10950 <Ftm_Pwm_Ip_SetChannelDeadTime+0xe4>)
   10888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1088c:	9303      	str	r3, [sp, #12]
#if (FTM_PWM_IP_DEV_ERROR_DETECT == STD_ON)

    DevAssert(Instance < FTM_PWM_IP_INSTANCE_COUNT);
   1088e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10892:	2b03      	cmp	r3, #3
   10894:	bf94      	ite	ls
   10896:	2301      	movls	r3, #1
   10898:	2300      	movhi	r3, #0
   1089a:	b2db      	uxtb	r3, r3
   1089c:	4618      	mov	r0, r3
   1089e:	f7f0 f825 	bl	8ec <DevAssert>
    DevAssert(Channel < FTM_PWM_IP_CHANNEL_COUNT);
   108a2:	f89d 3006 	ldrb.w	r3, [sp, #6]
   108a6:	2b07      	cmp	r3, #7
   108a8:	bf94      	ite	ls
   108aa:	2301      	movls	r3, #1
   108ac:	2300      	movhi	r3, #0
   108ae:	b2db      	uxtb	r3, r3
   108b0:	4618      	mov	r0, r3
   108b2:	f7f0 f81b 	bl	8ec <DevAssert>
    DevAssert(TRUE == Ftm_Pwm_Ip_GetDualChnCompCmd(FtmBase, Channel));
   108b6:	f89d 3006 	ldrb.w	r3, [sp, #6]
   108ba:	4619      	mov	r1, r3
   108bc:	9803      	ldr	r0, [sp, #12]
   108be:	f7fd fc89 	bl	e1d4 <Ftm_Pwm_Ip_GetDualChnCompCmd>
   108c2:	4603      	mov	r3, r0
   108c4:	4618      	mov	r0, r3
   108c6:	f7f0 f811 	bl	8ec <DevAssert>
    DevAssert(TRUE == Ftm_Pwm_Ip_GetDualChnDeadtimeCmd(FtmBase, Channel));
   108ca:	f89d 3006 	ldrb.w	r3, [sp, #6]
   108ce:	4619      	mov	r1, r3
   108d0:	9803      	ldr	r0, [sp, #12]
   108d2:	f7fd fca3 	bl	e21c <Ftm_Pwm_Ip_GetDualChnDeadtimeCmd>
   108d6:	4603      	mov	r3, r0
   108d8:	4618      	mov	r0, r3
   108da:	f7f0 f807 	bl	8ec <DevAssert>
    DevAssert(TRUE == Ftm_Pwm_Ip_ValidateParamDeadTime(Instance, Channel, DeadTimeVal));
   108de:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   108e2:	f89d 1006 	ldrb.w	r1, [sp, #6]
   108e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
   108ea:	4618      	mov	r0, r3
   108ec:	f7fd ff80 	bl	e7f0 <Ftm_Pwm_Ip_ValidateParamDeadTime>
   108f0:	4603      	mov	r3, r0
   108f2:	4618      	mov	r0, r3
   108f4:	f7ef fffa 	bl	8ec <DevAssert>
   
#else
    (void)Channel;
#endif

    SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13();
   108f8:	f006 fc20 	bl	1713c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13>

    if (DeadTimeVal < 64U)
   108fc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10900:	2b3f      	cmp	r3, #63	; 0x3f
   10902:	d80b      	bhi.n	1091c <Ftm_Pwm_Ip_SetChannelDeadTime+0xb0>
    {   /* Set the Deadtime Value */
        Ftm_Pwm_Ip_SetDeadtimeCount(FtmBase, (uint8)DeadTimeVal);
   10904:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10908:	b2db      	uxtb	r3, r3
   1090a:	4619      	mov	r1, r3
   1090c:	9803      	ldr	r0, [sp, #12]
   1090e:	f7fd f946 	bl	db9e <Ftm_Pwm_Ip_SetDeadtimeCount>
        /* Set the Extended Deadtime Value */
        Ftm_Pwm_Ip_SetExtDeadtimeValue(FtmBase, 0U);
   10912:	2100      	movs	r1, #0
   10914:	9803      	ldr	r0, [sp, #12]
   10916:	f7fd f973 	bl	dc00 <Ftm_Pwm_Ip_SetExtDeadtimeValue>
   1091a:	e012      	b.n	10942 <Ftm_Pwm_Ip_SetChannelDeadTime+0xd6>
    }
    else
    {
        /* Set the Deadtime Value */
        Ftm_Pwm_Ip_SetDeadtimeCount (FtmBase, (uint8)(DeadTimeVal & (uint8)0x3F));
   1091c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10920:	b2db      	uxtb	r3, r3
   10922:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   10926:	b2db      	uxtb	r3, r3
   10928:	4619      	mov	r1, r3
   1092a:	9803      	ldr	r0, [sp, #12]
   1092c:	f7fd f937 	bl	db9e <Ftm_Pwm_Ip_SetDeadtimeCount>
        /* Set the Extended Deadtime Value */
        Ftm_Pwm_Ip_SetExtDeadtimeValue(FtmBase, (uint8)(DeadTimeVal >> 6U));
   10930:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10934:	099b      	lsrs	r3, r3, #6
   10936:	b29b      	uxth	r3, r3
   10938:	b2db      	uxtb	r3, r3
   1093a:	4619      	mov	r1, r3
   1093c:	9803      	ldr	r0, [sp, #12]
   1093e:	f7fd f95f 	bl	dc00 <Ftm_Pwm_Ip_SetExtDeadtimeValue>
    }

    SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13();
   10942:	f006 fc27 	bl	17194 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13>
}
   10946:	bf00      	nop
   10948:	b005      	add	sp, #20
   1094a:	f85d fb04 	ldr.w	pc, [sp], #4
   1094e:	bf00      	nop
   10950:	00019b58 	.word	0x00019b58

00010954 <Pwm_GetPartitionChannelIdx>:
     (PWM_FAST_UPDATE_API                   == STD_ON) || \
     (PWM_SET_DUTY_PHASE_SHIFT_API          == STD_ON))

static inline uint8 Pwm_GetPartitionChannelIdx(uint32          CoreId,
                                               Pwm_ChannelType ChannelNumber)
{
   10954:	b082      	sub	sp, #8
   10956:	9001      	str	r0, [sp, #4]
   10958:	460b      	mov	r3, r1
   1095a:	f88d 3003 	strb.w	r3, [sp, #3]
    return (*(Pwm_aState[CoreId].PwmConfig)->PwmLogicalToPartitionMap)[ChannelNumber];
#else
    /* Avoid compiler warning */
    (void)CoreId;

    return ChannelNumber;
   1095e:	f89d 3003 	ldrb.w	r3, [sp, #3]
#endif
}
   10962:	4618      	mov	r0, r3
   10964:	b002      	add	sp, #8
   10966:	4770      	bx	lr

00010968 <Pwm_ValidateGlobalConfigCall>:
* @retval       E_NOT_OK            Caller of the function should drop execution
*
*/
static Std_ReturnType Pwm_ValidateGlobalConfigCall(uint32   CoreId,
                                                   uint8    ServiceId)
{
   10968:	b500      	push	{lr}
   1096a:	b085      	sub	sp, #20
   1096c:	9001      	str	r0, [sp, #4]
   1096e:	460b      	mov	r3, r1
   10970:	f88d 3003 	strb.w	r3, [sp, #3]
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType                      RetVal = (Std_ReturnType)E_OK;
   10974:	2300      	movs	r3, #0
   10976:	f88d 300f 	strb.w	r3, [sp, #15]

    if (PWM_STATE_UNINIT == Pwm_aState[CoreId].PwmDriverState)
   1097a:	4916      	ldr	r1, [pc, #88]	; (109d4 <Pwm_ValidateGlobalConfigCall+0x6c>)
   1097c:	9a01      	ldr	r2, [sp, #4]
   1097e:	4613      	mov	r3, r2
   10980:	005b      	lsls	r3, r3, #1
   10982:	4413      	add	r3, r2
   10984:	00db      	lsls	r3, r3, #3
   10986:	440b      	add	r3, r1
   10988:	681b      	ldr	r3, [r3, #0]
   1098a:	2b00      	cmp	r3, #0
   1098c:	d10e      	bne.n	109ac <Pwm_ValidateGlobalConfigCall+0x44>
    {
        if (PWM_INIT_ID != ServiceId)
   1098e:	f89d 3003 	ldrb.w	r3, [sp, #3]
   10992:	2b00      	cmp	r3, #0
   10994:	d018      	beq.n	109c8 <Pwm_ValidateGlobalConfigCall+0x60>
        {
            (void)Det_ReportError
   10996:	f89d 2003 	ldrb.w	r2, [sp, #3]
   1099a:	2311      	movs	r3, #17
   1099c:	2100      	movs	r1, #0
   1099e:	2079      	movs	r0, #121	; 0x79
   109a0:	f008 f824 	bl	189ec <Det_ReportError>
                (uint8)  PWM_INDEX,
                (uint8)  ServiceId,
                (uint8)  PWM_E_UNINIT
            );

            RetVal = (Std_ReturnType)E_NOT_OK;
   109a4:	2301      	movs	r3, #1
   109a6:	f88d 300f 	strb.w	r3, [sp, #15]
   109aa:	e00d      	b.n	109c8 <Pwm_ValidateGlobalConfigCall+0x60>
        }
    }
    else
    {
        if (PWM_INIT_ID == ServiceId)
   109ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
   109b0:	2b00      	cmp	r3, #0
   109b2:	d109      	bne.n	109c8 <Pwm_ValidateGlobalConfigCall+0x60>
        {
            (void)Det_ReportError
   109b4:	f89d 2003 	ldrb.w	r2, [sp, #3]
   109b8:	2314      	movs	r3, #20
   109ba:	2100      	movs	r1, #0
   109bc:	2079      	movs	r0, #121	; 0x79
   109be:	f008 f815 	bl	189ec <Det_ReportError>
                (uint8)  PWM_INDEX,
                (uint8)  ServiceId,
                (uint8)  PWM_E_ALREADY_INITIALIZED
            );

            RetVal = (Std_ReturnType)E_NOT_OK;
   109c2:	2301      	movs	r3, #1
   109c4:	f88d 300f 	strb.w	r3, [sp, #15]
        }
    }

    return RetVal;
   109c8:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   109cc:	4618      	mov	r0, r3
   109ce:	b005      	add	sp, #20
   109d0:	f85d fb04 	ldr.w	pc, [sp], #4
   109d4:	1fff8b3c 	.word	0x1fff8b3c

000109d8 <Pwm_EndValidateGlobalConfigCall>:
*
*/
static inline void Pwm_EndValidateGlobalConfigCall(uint32           CoreId,
                                                   Std_ReturnType   ValidCall,
                                                   uint8            ServiceId)
{
   109d8:	b082      	sub	sp, #8
   109da:	9001      	str	r0, [sp, #4]
   109dc:	460b      	mov	r3, r1
   109de:	f88d 3003 	strb.w	r3, [sp, #3]
   109e2:	4613      	mov	r3, r2
   109e4:	f88d 3002 	strb.w	r3, [sp, #2]
    /* Change the state of the driver only if the previous call to
    Pwm_ValidateGlobalConfigCall() stated that the API call is valid */
    if ((Std_ReturnType)E_OK == ValidCall)
   109e8:	f89d 3003 	ldrb.w	r3, [sp, #3]
   109ec:	2b00      	cmp	r3, #0
   109ee:	d116      	bne.n	10a1e <Pwm_EndValidateGlobalConfigCall+0x46>
    {
        if (PWM_DEINIT_ID == ServiceId)
   109f0:	f89d 3002 	ldrb.w	r3, [sp, #2]
   109f4:	2b01      	cmp	r3, #1
   109f6:	d109      	bne.n	10a0c <Pwm_EndValidateGlobalConfigCall+0x34>
        {
            Pwm_aState[CoreId].PwmDriverState = PWM_STATE_UNINIT;
   109f8:	490a      	ldr	r1, [pc, #40]	; (10a24 <Pwm_EndValidateGlobalConfigCall+0x4c>)
   109fa:	9a01      	ldr	r2, [sp, #4]
   109fc:	4613      	mov	r3, r2
   109fe:	005b      	lsls	r3, r3, #1
   10a00:	4413      	add	r3, r2
   10a02:	00db      	lsls	r3, r3, #3
   10a04:	440b      	add	r3, r1
   10a06:	2200      	movs	r2, #0
   10a08:	601a      	str	r2, [r3, #0]
        else
        {
            Pwm_aState[CoreId].PwmDriverState = PWM_STATE_IDLE;
        }
    }
}
   10a0a:	e008      	b.n	10a1e <Pwm_EndValidateGlobalConfigCall+0x46>
            Pwm_aState[CoreId].PwmDriverState = PWM_STATE_IDLE;
   10a0c:	4905      	ldr	r1, [pc, #20]	; (10a24 <Pwm_EndValidateGlobalConfigCall+0x4c>)
   10a0e:	9a01      	ldr	r2, [sp, #4]
   10a10:	4613      	mov	r3, r2
   10a12:	005b      	lsls	r3, r3, #1
   10a14:	4413      	add	r3, r2
   10a16:	00db      	lsls	r3, r3, #3
   10a18:	440b      	add	r3, r1
   10a1a:	2201      	movs	r2, #1
   10a1c:	601a      	str	r2, [r3, #0]
}
   10a1e:	bf00      	nop
   10a20:	b002      	add	sp, #8
   10a22:	4770      	bx	lr
   10a24:	1fff8b3c 	.word	0x1fff8b3c

00010a28 <Pwm_ValidateChannelConfigCall>:
*
*/
static inline Std_ReturnType Pwm_ValidateChannelConfigCall(uint32          CoreId,
                                                           Pwm_ChannelType ChannelNumber,
                                                           uint8           ServiceId)
{
   10a28:	b500      	push	{lr}
   10a2a:	b085      	sub	sp, #20
   10a2c:	9001      	str	r0, [sp, #4]
   10a2e:	460b      	mov	r3, r1
   10a30:	f88d 3003 	strb.w	r3, [sp, #3]
   10a34:	4613      	mov	r3, r2
   10a36:	f88d 3002 	strb.w	r3, [sp, #2]
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType          RetVal = (Std_ReturnType)E_OK;
   10a3a:	2300      	movs	r3, #0
   10a3c:	f88d 300f 	strb.w	r3, [sp, #15]
    Pwm_ChannelType         PartitionChannelIdx;

    /* Check if the driver is initialized */
    if (PWM_STATE_UNINIT == Pwm_aState[CoreId].PwmDriverState)
   10a40:	4925      	ldr	r1, [pc, #148]	; (10ad8 <Pwm_ValidateChannelConfigCall+0xb0>)
   10a42:	9a01      	ldr	r2, [sp, #4]
   10a44:	4613      	mov	r3, r2
   10a46:	005b      	lsls	r3, r3, #1
   10a48:	4413      	add	r3, r2
   10a4a:	00db      	lsls	r3, r3, #3
   10a4c:	440b      	add	r3, r1
   10a4e:	681b      	ldr	r3, [r3, #0]
   10a50:	2b00      	cmp	r3, #0
   10a52:	d10a      	bne.n	10a6a <Pwm_ValidateChannelConfigCall+0x42>
    {
        RetVal = (Std_ReturnType)E_NOT_OK;
   10a54:	2301      	movs	r3, #1
   10a56:	f88d 300f 	strb.w	r3, [sp, #15]

        /* Driver not initialized yet */
        (void)Det_ReportError
   10a5a:	f89d 2002 	ldrb.w	r2, [sp, #2]
   10a5e:	2311      	movs	r3, #17
   10a60:	2100      	movs	r1, #0
   10a62:	2079      	movs	r0, #121	; 0x79
   10a64:	f007 ffc2 	bl	189ec <Det_ReportError>
   10a68:	e02f      	b.n	10aca <Pwm_ValidateChannelConfigCall+0xa2>
        );
    }
    else
    {
        /* Check that the channel is in valid range */
        if (PWM_CONFIG_LOGIC_CHANNELS <= ChannelNumber)
   10a6a:	f89d 3003 	ldrb.w	r3, [sp, #3]
   10a6e:	2b00      	cmp	r3, #0
   10a70:	d00a      	beq.n	10a88 <Pwm_ValidateChannelConfigCall+0x60>
        {
            RetVal = (Std_ReturnType)E_NOT_OK;
   10a72:	2301      	movs	r3, #1
   10a74:	f88d 300f 	strb.w	r3, [sp, #15]

            (void)Det_ReportError
   10a78:	f89d 2002 	ldrb.w	r2, [sp, #2]
   10a7c:	2312      	movs	r3, #18
   10a7e:	2100      	movs	r1, #0
   10a80:	2079      	movs	r0, #121	; 0x79
   10a82:	f007 ffb3 	bl	189ec <Det_ReportError>
   10a86:	e020      	b.n	10aca <Pwm_ValidateChannelConfigCall+0xa2>
                (uint8)  PWM_E_PARAM_CHANNEL
            );
        }
        else
        {
            PartitionChannelIdx = Pwm_GetPartitionChannelIdx(CoreId, ChannelNumber);
   10a88:	f89d 3003 	ldrb.w	r3, [sp, #3]
   10a8c:	4619      	mov	r1, r3
   10a8e:	9801      	ldr	r0, [sp, #4]
   10a90:	f7ff ff60 	bl	10954 <Pwm_GetPartitionChannelIdx>
   10a94:	4603      	mov	r3, r0
   10a96:	f88d 300e 	strb.w	r3, [sp, #14]

            /* Check that the channel is not in current partition */
            if (PartitionChannelIdx >= Pwm_aState[CoreId].PwmConfig->NumChannels)
   10a9a:	490f      	ldr	r1, [pc, #60]	; (10ad8 <Pwm_ValidateChannelConfigCall+0xb0>)
   10a9c:	9a01      	ldr	r2, [sp, #4]
   10a9e:	4613      	mov	r3, r2
   10aa0:	005b      	lsls	r3, r3, #1
   10aa2:	4413      	add	r3, r2
   10aa4:	00db      	lsls	r3, r3, #3
   10aa6:	440b      	add	r3, r1
   10aa8:	3304      	adds	r3, #4
   10aaa:	681b      	ldr	r3, [r3, #0]
   10aac:	781b      	ldrb	r3, [r3, #0]
   10aae:	f89d 200e 	ldrb.w	r2, [sp, #14]
   10ab2:	429a      	cmp	r2, r3
   10ab4:	d309      	bcc.n	10aca <Pwm_ValidateChannelConfigCall+0xa2>
            {
                RetVal = (Std_ReturnType)E_NOT_OK;
   10ab6:	2301      	movs	r3, #1
   10ab8:	f88d 300f 	strb.w	r3, [sp, #15]

                (void)Det_ReportError
   10abc:	f89d 2002 	ldrb.w	r2, [sp, #2]
   10ac0:	2340      	movs	r3, #64	; 0x40
   10ac2:	2100      	movs	r1, #0
   10ac4:	2079      	movs	r0, #121	; 0x79
   10ac6:	f007 ff91 	bl	189ec <Det_ReportError>
            /* Do nothing */
            }
        }
    }

    return RetVal;
   10aca:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   10ace:	4618      	mov	r0, r3
   10ad0:	b005      	add	sp, #20
   10ad2:	f85d fb04 	ldr.w	pc, [sp], #4
   10ad6:	bf00      	nop
   10ad8:	1fff8b3c 	.word	0x1fff8b3c

00010adc <Pwm_EndValidateChannelConfigCall>:
*
* @return       void
*
*/
static inline void Pwm_EndValidateChannelConfigCall(Pwm_ChannelType ChannelNumber)
{
   10adc:	b082      	sub	sp, #8
   10ade:	4603      	mov	r3, r0
   10ae0:	f88d 3007 	strb.w	r3, [sp, #7]
    /* Avoid compiler warning */
    (void)ChannelNumber;
}
   10ae4:	bf00      	nop
   10ae6:	b002      	add	sp, #8
   10ae8:	4770      	bx	lr

00010aea <Pwm_ValidateParamPtrInit>:
* @retval       E_NOT_OK        Pointer is invalid
*
*/
static inline Std_ReturnType Pwm_ValidateParamPtrInit(uint32                 CoreId,
                                                      const Pwm_ConfigType * ConfigPtr)
{
   10aea:	b500      	push	{lr}
   10aec:	b085      	sub	sp, #20
   10aee:	9001      	str	r0, [sp, #4]
   10af0:	9100      	str	r1, [sp, #0]
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType      RetVal = (Std_ReturnType)E_OK;
   10af2:	2300      	movs	r3, #0
   10af4:	f88d 300f 	strb.w	r3, [sp, #15]
    /* For pre-compile, check DET error if the received config pointer is not NULL_PTR */
    if (NULL_PTR != ConfigPtr)
    {
#else
    /* For post build, check DET error if the received config pointer is NULL_PTR */
    if (NULL_PTR == ConfigPtr)
   10af8:	9b00      	ldr	r3, [sp, #0]
   10afa:	2b00      	cmp	r3, #0
   10afc:	d108      	bne.n	10b10 <Pwm_ValidateParamPtrInit+0x26>
    {
#endif
        /* Avoid compiler warning */
        (void)CoreId;

        (void)Det_ReportError
   10afe:	2310      	movs	r3, #16
   10b00:	2200      	movs	r2, #0
   10b02:	2100      	movs	r1, #0
   10b04:	2079      	movs	r0, #121	; 0x79
   10b06:	f007 ff71 	bl	189ec <Det_ReportError>
            (uint8)  PWM_INDEX,
            (uint8)  PWM_INIT_ID,
            (uint8)  PWM_E_INIT_FAILED
        );

        RetVal = (Std_ReturnType)E_NOT_OK;
   10b0a:	2301      	movs	r3, #1
   10b0c:	f88d 300f 	strb.w	r3, [sp, #15]
    #endif
        /* Do nothing */
    }
#endif

    return RetVal;
   10b10:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   10b14:	4618      	mov	r0, r3
   10b16:	b005      	add	sp, #20
   10b18:	f85d fb04 	ldr.w	pc, [sp], #4

00010b1c <Pwm_ValidateParamDuty>:
* @retval       E_NOT_OK          Duty Cycle is invalid
*
*/
static inline Std_ReturnType Pwm_ValidateParamDuty(uint16   DutyCycle,
                                                   uint8    ServiceId)
{
   10b1c:	b500      	push	{lr}
   10b1e:	b085      	sub	sp, #20
   10b20:	4603      	mov	r3, r0
   10b22:	460a      	mov	r2, r1
   10b24:	f8ad 3006 	strh.w	r3, [sp, #6]
   10b28:	4613      	mov	r3, r2
   10b2a:	f88d 3005 	strb.w	r3, [sp, #5]
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType                      RetVal = (Std_ReturnType)E_OK;
   10b2e:	2300      	movs	r3, #0
   10b30:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Check if the DutyCycle is in valid range */
    if (DutyCycle > PWM_DUTY_CYCLE_100)
   10b34:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   10b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   10b3c:	d909      	bls.n	10b52 <Pwm_ValidateParamDuty+0x36>
    {
        (void)Det_ReportError
   10b3e:	f89d 2005 	ldrb.w	r2, [sp, #5]
   10b42:	2332      	movs	r3, #50	; 0x32
   10b44:	2100      	movs	r1, #0
   10b46:	2079      	movs	r0, #121	; 0x79
   10b48:	f007 ff50 	bl	189ec <Det_ReportError>
            (uint8)  PWM_INDEX,
            (uint8)  ServiceId,
            (uint8)  PWM_E_DUTYCYCLE_RANGE
        );

        RetVal = (Std_ReturnType)E_NOT_OK;
   10b4c:	2301      	movs	r3, #1
   10b4e:	f88d 300f 	strb.w	r3, [sp, #15]
    }

    return RetVal;
   10b52:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   10b56:	4618      	mov	r0, r3
   10b58:	b005      	add	sp, #20
   10b5a:	f85d fb04 	ldr.w	pc, [sp], #4

00010b5e <Pwm_ValidateParamsPeriodClass>:
static inline Std_ReturnType Pwm_ValidateParamsPeriodClass(uint32                CoreId,
                                                           Pwm_ChannelType       ChannelNumber,
                                                           Pwm_ChannelClassType  ChannelClass,
                                                           Pwm_PeriodType        Period,
                                                           uint8                 ServiceId)
{
   10b5e:	b500      	push	{lr}
   10b60:	b087      	sub	sp, #28
   10b62:	9003      	str	r0, [sp, #12]
   10b64:	9201      	str	r2, [sp, #4]
   10b66:	461a      	mov	r2, r3
   10b68:	460b      	mov	r3, r1
   10b6a:	f88d 300b 	strb.w	r3, [sp, #11]
   10b6e:	4613      	mov	r3, r2
   10b70:	f8ad 3008 	strh.w	r3, [sp, #8]
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType              RetVal = (Std_ReturnType)E_OK;
   10b74:	2300      	movs	r3, #0
   10b76:	f88d 3017 	strb.w	r3, [sp, #23]
#if (PWM_MAX_PERIOD_PLAUSABILITY == STD_ON)
    uint32                      PeriodMaxValue = (uint32)0U;
   10b7a:	2300      	movs	r3, #0
   10b7c:	9304      	str	r3, [sp, #16]
    (void)ChannelNumber;
    (void)CoreId;
#endif

    /* Check if channel supports updates of the period */
    if (PWM_VARIABLE_PERIOD != ChannelClass)
   10b7e:	9b01      	ldr	r3, [sp, #4]
   10b80:	2b00      	cmp	r3, #0
   10b82:	d00a      	beq.n	10b9a <Pwm_ValidateParamsPeriodClass+0x3c>
    {
        (void)Det_ReportError
   10b84:	f89d 2020 	ldrb.w	r2, [sp, #32]
   10b88:	2313      	movs	r3, #19
   10b8a:	2100      	movs	r1, #0
   10b8c:	2079      	movs	r0, #121	; 0x79
   10b8e:	f007 ff2d 	bl	189ec <Det_ReportError>
            (uint8)  PWM_INDEX,
            (uint8)  ServiceId,
            (uint8)  PWM_E_PERIOD_UNCHANGEABLE
        );

        RetVal = (Std_ReturnType)E_NOT_OK;
   10b92:	2301      	movs	r3, #1
   10b94:	f88d 3017 	strb.w	r3, [sp, #23]
   10b98:	e023      	b.n	10be2 <Pwm_ValidateParamsPeriodClass+0x84>
    }
    else
    {
#if (PWM_MAX_PERIOD_PLAUSABILITY == STD_ON)
        PeriodMaxValue = (uint32)Pwm_Ipw_GetMaxPeriodValue(&((*Pwm_aState[CoreId].PwmChannelConfigs)[ChannelNumber].IpwChannelCfg));
   10b9a:	4915      	ldr	r1, [pc, #84]	; (10bf0 <Pwm_ValidateParamsPeriodClass+0x92>)
   10b9c:	9a03      	ldr	r2, [sp, #12]
   10b9e:	4613      	mov	r3, r2
   10ba0:	005b      	lsls	r3, r3, #1
   10ba2:	4413      	add	r3, r2
   10ba4:	00db      	lsls	r3, r3, #3
   10ba6:	440b      	add	r3, r1
   10ba8:	3310      	adds	r3, #16
   10baa:	6819      	ldr	r1, [r3, #0]
   10bac:	f89d 200b 	ldrb.w	r2, [sp, #11]
   10bb0:	4613      	mov	r3, r2
   10bb2:	005b      	lsls	r3, r3, #1
   10bb4:	4413      	add	r3, r2
   10bb6:	00db      	lsls	r3, r3, #3
   10bb8:	440b      	add	r3, r1
   10bba:	3308      	adds	r3, #8
   10bbc:	4618      	mov	r0, r3
   10bbe:	f000 fc8b 	bl	114d8 <Pwm_Ipw_GetMaxPeriodValue>
   10bc2:	9004      	str	r0, [sp, #16]

        /* Check if period is in range */
        if ((uint32)Period > PeriodMaxValue)
   10bc4:	f8bd 3008 	ldrh.w	r3, [sp, #8]
   10bc8:	9a04      	ldr	r2, [sp, #16]
   10bca:	429a      	cmp	r2, r3
   10bcc:	d209      	bcs.n	10be2 <Pwm_ValidateParamsPeriodClass+0x84>
        {
            (void)Det_ReportError
   10bce:	f89d 2020 	ldrb.w	r2, [sp, #32]
   10bd2:	231a      	movs	r3, #26
   10bd4:	2100      	movs	r1, #0
   10bd6:	2079      	movs	r0, #121	; 0x79
   10bd8:	f007 ff08 	bl	189ec <Det_ReportError>
                (uint8)  PWM_INDEX,
                (uint8)  ServiceId,
                (uint8)  PWM_E_PERIODVALUE
            );

            RetVal = (Std_ReturnType)E_NOT_OK;
   10bdc:	2301      	movs	r3, #1
   10bde:	f88d 3017 	strb.w	r3, [sp, #23]
#else
        /* Nothing to do in this branch */
#endif
    }

    return RetVal;
   10be2:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
   10be6:	4618      	mov	r0, r3
   10be8:	b007      	add	sp, #28
   10bea:	f85d fb04 	ldr.w	pc, [sp], #4
   10bee:	bf00      	nop
   10bf0:	1fff8b3c 	.word	0x1fff8b3c

00010bf4 <Pwm_ValidateSetOutPutToIdle>:
* @retval           RetVal          E_NOT_OK  Set output to idle is not valid
                                    E_OK      Set output to idle is valid
*/
static inline Std_ReturnType Pwm_ValidateSetOutPutToIdle(uint32            CoreId,
                                                         Pwm_ChannelType   ChannelNumber)
{
   10bf4:	b500      	push	{lr}
   10bf6:	b085      	sub	sp, #20
   10bf8:	9001      	str	r0, [sp, #4]
   10bfa:	460b      	mov	r3, r1
   10bfc:	f88d 3003 	strb.w	r3, [sp, #3]
    
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType                      RetVal = (Std_ReturnType)E_OK;
   10c00:	2300      	movs	r3, #0
   10c02:	f88d 300f 	strb.w	r3, [sp, #15]

    RetVal = Pwm_Ipw_ValidateSetOutPutToIdle(&((*Pwm_aState[CoreId].PwmChannelConfigs)[ChannelNumber].IpwChannelCfg));
   10c06:	4913      	ldr	r1, [pc, #76]	; (10c54 <Pwm_ValidateSetOutPutToIdle+0x60>)
   10c08:	9a01      	ldr	r2, [sp, #4]
   10c0a:	4613      	mov	r3, r2
   10c0c:	005b      	lsls	r3, r3, #1
   10c0e:	4413      	add	r3, r2
   10c10:	00db      	lsls	r3, r3, #3
   10c12:	440b      	add	r3, r1
   10c14:	3310      	adds	r3, #16
   10c16:	6819      	ldr	r1, [r3, #0]
   10c18:	f89d 2003 	ldrb.w	r2, [sp, #3]
   10c1c:	4613      	mov	r3, r2
   10c1e:	005b      	lsls	r3, r3, #1
   10c20:	4413      	add	r3, r2
   10c22:	00db      	lsls	r3, r3, #3
   10c24:	440b      	add	r3, r1
   10c26:	3308      	adds	r3, #8
   10c28:	4618      	mov	r0, r3
   10c2a:	f000 fc3f 	bl	114ac <Pwm_Ipw_ValidateSetOutPutToIdle>
   10c2e:	4603      	mov	r3, r0
   10c30:	f88d 300f 	strb.w	r3, [sp, #15]

    if((Std_ReturnType)E_OK != RetVal)
   10c34:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10c38:	2b00      	cmp	r3, #0
   10c3a:	d005      	beq.n	10c48 <Pwm_ValidateSetOutPutToIdle+0x54>
    {
        (void)Det_ReportError
   10c3c:	2342      	movs	r3, #66	; 0x42
   10c3e:	2204      	movs	r2, #4
   10c40:	2100      	movs	r1, #0
   10c42:	2079      	movs	r0, #121	; 0x79
   10c44:	f007 fed2 	bl	189ec <Det_ReportError>
            (uint8)  PWM_SETOUTPUTTOIDLE_ID,
            (uint8)  PWM_E_SETOUTPUTTOIDLE_NOT_SUPPORTED
        );
    }

    return RetVal;
   10c48:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   10c4c:	4618      	mov	r0, r3
   10c4e:	b005      	add	sp, #20
   10c50:	f85d fb04 	ldr.w	pc, [sp], #4
   10c54:	1fff8b3c 	.word	0x1fff8b3c

00010c58 <Pwm_Init>:
*
* @implements   Pwm_Init_Activity
*
*/
void Pwm_Init(const Pwm_ConfigType * ConfigPtr)
{
   10c58:	b510      	push	{r4, lr}
   10c5a:	b084      	sub	sp, #16
   10c5c:	9001      	str	r0, [sp, #4]
#endif
    uint32                      CoreId;
    uint8                       Index;

    /* Get core ID of current processor */
    CoreId = Pwm_GetCoreID();
   10c5e:	2300      	movs	r3, #0
   10c60:	9302      	str	r3, [sp, #8]

#if (PWM_VALIDATE_GLOBAL_CONFIG_CALL == STD_ON)
    CallIsValid = Pwm_ValidateGlobalConfigCall(CoreId, PWM_INIT_ID);
   10c62:	2100      	movs	r1, #0
   10c64:	9802      	ldr	r0, [sp, #8]
   10c66:	f7ff fe7f 	bl	10968 <Pwm_ValidateGlobalConfigCall>
   10c6a:	4603      	mov	r3, r0
   10c6c:	f88d 300f 	strb.w	r3, [sp, #15]

    if ((Std_ReturnType)E_OK == CallIsValid)
   10c70:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10c74:	2b00      	cmp	r3, #0
   10c76:	f040 8089 	bne.w	10d8c <Pwm_Init+0x134>
    {
#endif

#if (PWM_PARAM_CHECK == STD_ON)
        CallIsValid = Pwm_ValidateParamPtrInit(CoreId, ConfigPtr);
   10c7a:	9901      	ldr	r1, [sp, #4]
   10c7c:	9802      	ldr	r0, [sp, #8]
   10c7e:	f7ff ff34 	bl	10aea <Pwm_ValidateParamPtrInit>
   10c82:	4603      	mov	r3, r0
   10c84:	f88d 300f 	strb.w	r3, [sp, #15]

        if ((Std_ReturnType)E_OK == CallIsValid)
   10c88:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10c8c:	2b00      	cmp	r3, #0
   10c8e:	d17d      	bne.n	10d8c <Pwm_Init+0x134>
#else
            Pwm_aState[CoreId].PwmConfig = &Pwm_Config;
#endif
            (void)ConfigPtr;
#else
            Pwm_aState[CoreId].PwmConfig = ConfigPtr;
   10c90:	4943      	ldr	r1, [pc, #268]	; (10da0 <Pwm_Init+0x148>)
   10c92:	9a02      	ldr	r2, [sp, #8]
   10c94:	4613      	mov	r3, r2
   10c96:	005b      	lsls	r3, r3, #1
   10c98:	4413      	add	r3, r2
   10c9a:	00db      	lsls	r3, r3, #3
   10c9c:	440b      	add	r3, r1
   10c9e:	3304      	adds	r3, #4
   10ca0:	9a01      	ldr	r2, [sp, #4]
   10ca2:	601a      	str	r2, [r3, #0]
#endif

#if (PWM_HW_INSTANCE_USED == STD_ON)
            /* IPW call to hw instance initialization when PWM controls the entire hw instance */
            for (Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumInstances; Index++)
   10ca4:	2300      	movs	r3, #0
   10ca6:	f88d 300e 	strb.w	r3, [sp, #14]
   10caa:	e018      	b.n	10cde <Pwm_Init+0x86>
            {
                Pwm_Ipw_InitInstance(&((*Pwm_aState[CoreId].PwmConfig->PwmInstancesConfig)[Index]));
   10cac:	493c      	ldr	r1, [pc, #240]	; (10da0 <Pwm_Init+0x148>)
   10cae:	9a02      	ldr	r2, [sp, #8]
   10cb0:	4613      	mov	r3, r2
   10cb2:	005b      	lsls	r3, r3, #1
   10cb4:	4413      	add	r3, r2
   10cb6:	00db      	lsls	r3, r3, #3
   10cb8:	440b      	add	r3, r1
   10cba:	3304      	adds	r3, #4
   10cbc:	681b      	ldr	r3, [r3, #0]
   10cbe:	68d9      	ldr	r1, [r3, #12]
   10cc0:	f89d 200e 	ldrb.w	r2, [sp, #14]
   10cc4:	4613      	mov	r3, r2
   10cc6:	005b      	lsls	r3, r3, #1
   10cc8:	4413      	add	r3, r2
   10cca:	009b      	lsls	r3, r3, #2
   10ccc:	440b      	add	r3, r1
   10cce:	4618      	mov	r0, r3
   10cd0:	f000 fa7a 	bl	111c8 <Pwm_Ipw_InitInstance>
            for (Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumInstances; Index++)
   10cd4:	f89d 300e 	ldrb.w	r3, [sp, #14]
   10cd8:	3301      	adds	r3, #1
   10cda:	f88d 300e 	strb.w	r3, [sp, #14]
   10cde:	4930      	ldr	r1, [pc, #192]	; (10da0 <Pwm_Init+0x148>)
   10ce0:	9a02      	ldr	r2, [sp, #8]
   10ce2:	4613      	mov	r3, r2
   10ce4:	005b      	lsls	r3, r3, #1
   10ce6:	4413      	add	r3, r2
   10ce8:	00db      	lsls	r3, r3, #3
   10cea:	440b      	add	r3, r1
   10cec:	3304      	adds	r3, #4
   10cee:	681b      	ldr	r3, [r3, #0]
   10cf0:	7a1b      	ldrb	r3, [r3, #8]
   10cf2:	f89d 200e 	ldrb.w	r2, [sp, #14]
   10cf6:	429a      	cmp	r2, r3
   10cf8:	d3d8      	bcc.n	10cac <Pwm_Init+0x54>
            }
#endif

            /* All validations passed. Here starts the actual functional code of the function */
            for(Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumChannels; Index++)
   10cfa:	2300      	movs	r3, #0
   10cfc:	f88d 300e 	strb.w	r3, [sp, #14]
   10d00:	e036      	b.n	10d70 <Pwm_Init+0x118>
            {
                Pwm_aState[CoreId].PwmChannelConfigs[Index] = &((*Pwm_aState[CoreId].PwmConfig->PwmChannelsConfig)[Index]);
   10d02:	4927      	ldr	r1, [pc, #156]	; (10da0 <Pwm_Init+0x148>)
   10d04:	9a02      	ldr	r2, [sp, #8]
   10d06:	4613      	mov	r3, r2
   10d08:	005b      	lsls	r3, r3, #1
   10d0a:	4413      	add	r3, r2
   10d0c:	00db      	lsls	r3, r3, #3
   10d0e:	440b      	add	r3, r1
   10d10:	3304      	adds	r3, #4
   10d12:	681b      	ldr	r3, [r3, #0]
   10d14:	6859      	ldr	r1, [r3, #4]
   10d16:	f89d 200e 	ldrb.w	r2, [sp, #14]
   10d1a:	f89d 000e 	ldrb.w	r0, [sp, #14]
   10d1e:	4613      	mov	r3, r2
   10d20:	005b      	lsls	r3, r3, #1
   10d22:	4413      	add	r3, r2
   10d24:	00db      	lsls	r3, r3, #3
   10d26:	4419      	add	r1, r3
   10d28:	4c1d      	ldr	r4, [pc, #116]	; (10da0 <Pwm_Init+0x148>)
   10d2a:	9a02      	ldr	r2, [sp, #8]
   10d2c:	4613      	mov	r3, r2
   10d2e:	005b      	lsls	r3, r3, #1
   10d30:	4413      	add	r3, r2
   10d32:	005b      	lsls	r3, r3, #1
   10d34:	4403      	add	r3, r0
   10d36:	3304      	adds	r3, #4
   10d38:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
                /* Continue to hw channel initialization */
                Pwm_Ipw_Init(&((*Pwm_aState[CoreId].PwmConfig->PwmChannelsConfig)[Index].IpwChannelCfg));
   10d3c:	4918      	ldr	r1, [pc, #96]	; (10da0 <Pwm_Init+0x148>)
   10d3e:	9a02      	ldr	r2, [sp, #8]
   10d40:	4613      	mov	r3, r2
   10d42:	005b      	lsls	r3, r3, #1
   10d44:	4413      	add	r3, r2
   10d46:	00db      	lsls	r3, r3, #3
   10d48:	440b      	add	r3, r1
   10d4a:	3304      	adds	r3, #4
   10d4c:	681b      	ldr	r3, [r3, #0]
   10d4e:	6859      	ldr	r1, [r3, #4]
   10d50:	f89d 200e 	ldrb.w	r2, [sp, #14]
   10d54:	4613      	mov	r3, r2
   10d56:	005b      	lsls	r3, r3, #1
   10d58:	4413      	add	r3, r2
   10d5a:	00db      	lsls	r3, r3, #3
   10d5c:	3308      	adds	r3, #8
   10d5e:	440b      	add	r3, r1
   10d60:	4618      	mov	r0, r3
   10d62:	f000 fa0f 	bl	11184 <Pwm_Ipw_Init>
            for(Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumChannels; Index++)
   10d66:	f89d 300e 	ldrb.w	r3, [sp, #14]
   10d6a:	3301      	adds	r3, #1
   10d6c:	f88d 300e 	strb.w	r3, [sp, #14]
   10d70:	490b      	ldr	r1, [pc, #44]	; (10da0 <Pwm_Init+0x148>)
   10d72:	9a02      	ldr	r2, [sp, #8]
   10d74:	4613      	mov	r3, r2
   10d76:	005b      	lsls	r3, r3, #1
   10d78:	4413      	add	r3, r2
   10d7a:	00db      	lsls	r3, r3, #3
   10d7c:	440b      	add	r3, r1
   10d7e:	3304      	adds	r3, #4
   10d80:	681b      	ldr	r3, [r3, #0]
   10d82:	781b      	ldrb	r3, [r3, #0]
   10d84:	f89d 200e 	ldrb.w	r2, [sp, #14]
   10d88:	429a      	cmp	r2, r3
   10d8a:	d3ba      	bcc.n	10d02 <Pwm_Init+0xaa>
#endif

#if (PWM_VALIDATE_GLOBAL_CONFIG_CALL == STD_ON)
    }

    Pwm_EndValidateGlobalConfigCall(CoreId, CallIsValid, PWM_INIT_ID);
   10d8c:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10d90:	2200      	movs	r2, #0
   10d92:	4619      	mov	r1, r3
   10d94:	9802      	ldr	r0, [sp, #8]
   10d96:	f7ff fe1f 	bl	109d8 <Pwm_EndValidateGlobalConfigCall>
#endif
}
   10d9a:	bf00      	nop
   10d9c:	b004      	add	sp, #16
   10d9e:	bd10      	pop	{r4, pc}
   10da0:	1fff8b3c 	.word	0x1fff8b3c

00010da4 <Pwm_DeInit>:
*
* @implements   Pwm_DeInit_Activity
*
*/
void Pwm_DeInit(void)
{
   10da4:	b500      	push	{lr}
   10da6:	b085      	sub	sp, #20
#endif
    uint32                      CoreId;
    uint8                       Index;

    /* Get core ID of current processor */
    CoreId = Pwm_GetCoreID();
   10da8:	2300      	movs	r3, #0
   10daa:	9302      	str	r3, [sp, #8]

#if (PWM_VALIDATE_GLOBAL_CONFIG_CALL == STD_ON)
    CallIsValid = Pwm_ValidateGlobalConfigCall(CoreId, PWM_DEINIT_ID);
   10dac:	2101      	movs	r1, #1
   10dae:	9802      	ldr	r0, [sp, #8]
   10db0:	f7ff fdda 	bl	10968 <Pwm_ValidateGlobalConfigCall>
   10db4:	4603      	mov	r3, r0
   10db6:	f88d 3007 	strb.w	r3, [sp, #7]

    if ((Std_ReturnType)E_OK == CallIsValid)
   10dba:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10dbe:	2b00      	cmp	r3, #0
   10dc0:	f040 808e 	bne.w	10ee0 <Pwm_DeInit+0x13c>
    {
#endif

        /* All validations passed. Here starts the actual functional code of the function */
        /* Deinitialize all channels */
        for(Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumChannels; Index++)
   10dc4:	2300      	movs	r3, #0
   10dc6:	f88d 300f 	strb.w	r3, [sp, #15]
   10dca:	e02a      	b.n	10e22 <Pwm_DeInit+0x7e>
        {
            Pwm_Ipw_DeInit(&((*Pwm_aState[CoreId].PwmChannelConfigs)[Index].IpwChannelCfg), (*Pwm_aState[CoreId].PwmChannelConfigs)[Index].ChannelIdleState);
   10dcc:	494a      	ldr	r1, [pc, #296]	; (10ef8 <Pwm_DeInit+0x154>)
   10dce:	9a02      	ldr	r2, [sp, #8]
   10dd0:	4613      	mov	r3, r2
   10dd2:	005b      	lsls	r3, r3, #1
   10dd4:	4413      	add	r3, r2
   10dd6:	00db      	lsls	r3, r3, #3
   10dd8:	440b      	add	r3, r1
   10dda:	3310      	adds	r3, #16
   10ddc:	6819      	ldr	r1, [r3, #0]
   10dde:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10de2:	4613      	mov	r3, r2
   10de4:	005b      	lsls	r3, r3, #1
   10de6:	4413      	add	r3, r2
   10de8:	00db      	lsls	r3, r3, #3
   10dea:	440b      	add	r3, r1
   10dec:	f103 0008 	add.w	r0, r3, #8
   10df0:	4941      	ldr	r1, [pc, #260]	; (10ef8 <Pwm_DeInit+0x154>)
   10df2:	9a02      	ldr	r2, [sp, #8]
   10df4:	4613      	mov	r3, r2
   10df6:	005b      	lsls	r3, r3, #1
   10df8:	4413      	add	r3, r2
   10dfa:	00db      	lsls	r3, r3, #3
   10dfc:	440b      	add	r3, r1
   10dfe:	3310      	adds	r3, #16
   10e00:	6819      	ldr	r1, [r3, #0]
   10e02:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10e06:	4613      	mov	r3, r2
   10e08:	005b      	lsls	r3, r3, #1
   10e0a:	4413      	add	r3, r2
   10e0c:	00db      	lsls	r3, r3, #3
   10e0e:	440b      	add	r3, r1
   10e10:	695b      	ldr	r3, [r3, #20]
   10e12:	4619      	mov	r1, r3
   10e14:	f000 fa2e 	bl	11274 <Pwm_Ipw_DeInit>
        for(Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumChannels; Index++)
   10e18:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10e1c:	3301      	adds	r3, #1
   10e1e:	f88d 300f 	strb.w	r3, [sp, #15]
   10e22:	4935      	ldr	r1, [pc, #212]	; (10ef8 <Pwm_DeInit+0x154>)
   10e24:	9a02      	ldr	r2, [sp, #8]
   10e26:	4613      	mov	r3, r2
   10e28:	005b      	lsls	r3, r3, #1
   10e2a:	4413      	add	r3, r2
   10e2c:	00db      	lsls	r3, r3, #3
   10e2e:	440b      	add	r3, r1
   10e30:	3304      	adds	r3, #4
   10e32:	681b      	ldr	r3, [r3, #0]
   10e34:	781b      	ldrb	r3, [r3, #0]
   10e36:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10e3a:	429a      	cmp	r2, r3
   10e3c:	d3c6      	bcc.n	10dcc <Pwm_DeInit+0x28>
        }

#if (PWM_HW_INSTANCE_USED == STD_ON)
        ConfigPtr =  Pwm_aState[CoreId].PwmConfig;
   10e3e:	492e      	ldr	r1, [pc, #184]	; (10ef8 <Pwm_DeInit+0x154>)
   10e40:	9a02      	ldr	r2, [sp, #8]
   10e42:	4613      	mov	r3, r2
   10e44:	005b      	lsls	r3, r3, #1
   10e46:	4413      	add	r3, r2
   10e48:	00db      	lsls	r3, r3, #3
   10e4a:	440b      	add	r3, r1
   10e4c:	3304      	adds	r3, #4
   10e4e:	681b      	ldr	r3, [r3, #0]
   10e50:	9300      	str	r3, [sp, #0]
        /* IPW call to hw instance initialization when PWM controls the entire hw instance */
        for (Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumInstances; Index++)
   10e52:	2300      	movs	r3, #0
   10e54:	f88d 300f 	strb.w	r3, [sp, #15]
   10e58:	e010      	b.n	10e7c <Pwm_DeInit+0xd8>
        {
            Pwm_Ipw_DeInitInstance(&((*ConfigPtr->PwmInstancesConfig)[Index]));
   10e5a:	9b00      	ldr	r3, [sp, #0]
   10e5c:	68d9      	ldr	r1, [r3, #12]
   10e5e:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10e62:	4613      	mov	r3, r2
   10e64:	005b      	lsls	r3, r3, #1
   10e66:	4413      	add	r3, r2
   10e68:	009b      	lsls	r3, r3, #2
   10e6a:	440b      	add	r3, r1
   10e6c:	4618      	mov	r0, r3
   10e6e:	f000 fa21 	bl	112b4 <Pwm_Ipw_DeInitInstance>
        for (Index = 0; Index < Pwm_aState[CoreId].PwmConfig->NumInstances; Index++)
   10e72:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10e76:	3301      	adds	r3, #1
   10e78:	f88d 300f 	strb.w	r3, [sp, #15]
   10e7c:	491e      	ldr	r1, [pc, #120]	; (10ef8 <Pwm_DeInit+0x154>)
   10e7e:	9a02      	ldr	r2, [sp, #8]
   10e80:	4613      	mov	r3, r2
   10e82:	005b      	lsls	r3, r3, #1
   10e84:	4413      	add	r3, r2
   10e86:	00db      	lsls	r3, r3, #3
   10e88:	440b      	add	r3, r1
   10e8a:	3304      	adds	r3, #4
   10e8c:	681b      	ldr	r3, [r3, #0]
   10e8e:	7a1b      	ldrb	r3, [r3, #8]
   10e90:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10e94:	429a      	cmp	r2, r3
   10e96:	d3e0      	bcc.n	10e5a <Pwm_DeInit+0xb6>
        }
#endif
        /* Set global configuration pointer back to NULL_PTR */
        Pwm_aState[CoreId].PwmConfig = NULL_PTR;
   10e98:	4917      	ldr	r1, [pc, #92]	; (10ef8 <Pwm_DeInit+0x154>)
   10e9a:	9a02      	ldr	r2, [sp, #8]
   10e9c:	4613      	mov	r3, r2
   10e9e:	005b      	lsls	r3, r3, #1
   10ea0:	4413      	add	r3, r2
   10ea2:	00db      	lsls	r3, r3, #3
   10ea4:	440b      	add	r3, r1
   10ea6:	3304      	adds	r3, #4
   10ea8:	2200      	movs	r2, #0
   10eaa:	601a      	str	r2, [r3, #0]

        /* Set all channels config to NULL_PTR */
        for(Index = 0; Index < PWM_CONFIG_LOGIC_CHANNELS; Index++)
   10eac:	2300      	movs	r3, #0
   10eae:	f88d 300f 	strb.w	r3, [sp, #15]
   10eb2:	e011      	b.n	10ed8 <Pwm_DeInit+0x134>
        {
            Pwm_aState[CoreId].PwmChannelConfigs[Index] = NULL_PTR;
   10eb4:	f89d 100f 	ldrb.w	r1, [sp, #15]
   10eb8:	480f      	ldr	r0, [pc, #60]	; (10ef8 <Pwm_DeInit+0x154>)
   10eba:	9a02      	ldr	r2, [sp, #8]
   10ebc:	4613      	mov	r3, r2
   10ebe:	005b      	lsls	r3, r3, #1
   10ec0:	4413      	add	r3, r2
   10ec2:	005b      	lsls	r3, r3, #1
   10ec4:	440b      	add	r3, r1
   10ec6:	3304      	adds	r3, #4
   10ec8:	2200      	movs	r2, #0
   10eca:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        for(Index = 0; Index < PWM_CONFIG_LOGIC_CHANNELS; Index++)
   10ece:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10ed2:	3301      	adds	r3, #1
   10ed4:	f88d 300f 	strb.w	r3, [sp, #15]
   10ed8:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10edc:	2b00      	cmp	r3, #0
   10ede:	d0e9      	beq.n	10eb4 <Pwm_DeInit+0x110>
#endif

#if (PWM_VALIDATE_GLOBAL_CONFIG_CALL == STD_ON)
    }

    Pwm_EndValidateGlobalConfigCall(CoreId, CallIsValid, PWM_DEINIT_ID);
   10ee0:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10ee4:	2201      	movs	r2, #1
   10ee6:	4619      	mov	r1, r3
   10ee8:	9802      	ldr	r0, [sp, #8]
   10eea:	f7ff fd75 	bl	109d8 <Pwm_EndValidateGlobalConfigCall>
#endif

}
   10eee:	bf00      	nop
   10ef0:	b005      	add	sp, #20
   10ef2:	f85d fb04 	ldr.w	pc, [sp], #4
   10ef6:	bf00      	nop
   10ef8:	1fff8b3c 	.word	0x1fff8b3c

00010efc <Pwm_SetDutyCycle>:
* @implements   Pwm_SetDutyCycle_Activity
*
*/
void Pwm_SetDutyCycle(Pwm_ChannelType   ChannelNumber,
                      uint16            DutyCycle)
{
   10efc:	b500      	push	{lr}
   10efe:	b087      	sub	sp, #28
   10f00:	4603      	mov	r3, r0
   10f02:	460a      	mov	r2, r1
   10f04:	f88d 3007 	strb.w	r3, [sp, #7]
   10f08:	4613      	mov	r3, r2
   10f0a:	f8ad 3004 	strh.w	r3, [sp, #4]
    uint32          CoreId;
    Pwm_ChannelType PartitionChannelIdx;
    Std_ReturnType  RetVal = (Std_ReturnType)E_OK;
   10f0e:	2300      	movs	r3, #0
   10f10:	f88d 3017 	strb.w	r3, [sp, #23]

    /* Get core ID of current processor */
    CoreId = Pwm_GetCoreID();
   10f14:	2300      	movs	r3, #0
   10f16:	9304      	str	r3, [sp, #16]

#if (PWM_VALIDATE_CHANNEL_CONFIG_CALL == STD_ON)
    if ((Std_ReturnType)E_OK == Pwm_ValidateChannelConfigCall(CoreId, ChannelNumber, PWM_SETDUTYCYCLE_ID))
   10f18:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10f1c:	2202      	movs	r2, #2
   10f1e:	4619      	mov	r1, r3
   10f20:	9804      	ldr	r0, [sp, #16]
   10f22:	f7ff fd81 	bl	10a28 <Pwm_ValidateChannelConfigCall>
   10f26:	4603      	mov	r3, r0
   10f28:	2b00      	cmp	r3, #0
   10f2a:	d136      	bne.n	10f9a <Pwm_SetDutyCycle+0x9e>
    {
#endif
        PartitionChannelIdx = Pwm_GetPartitionChannelIdx(CoreId, ChannelNumber);
   10f2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10f30:	4619      	mov	r1, r3
   10f32:	9804      	ldr	r0, [sp, #16]
   10f34:	f7ff fd0e 	bl	10954 <Pwm_GetPartitionChannelIdx>
   10f38:	4603      	mov	r3, r0
   10f3a:	f88d 300f 	strb.w	r3, [sp, #15]

#if (PWM_PARAM_CHECK == STD_ON)
        if ((Std_ReturnType)E_OK == Pwm_ValidateParamDuty(DutyCycle, PWM_SETDUTYCYCLE_ID))
   10f3e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10f42:	2102      	movs	r1, #2
   10f44:	4618      	mov	r0, r3
   10f46:	f7ff fde9 	bl	10b1c <Pwm_ValidateParamDuty>
   10f4a:	4603      	mov	r3, r0
   10f4c:	2b00      	cmp	r3, #0
   10f4e:	d124      	bne.n	10f9a <Pwm_SetDutyCycle+0x9e>
        {
#endif
            /* All validations passed. Here starts the actual functional code of the function */
            RetVal = Pwm_Ipw_SetDutyCycle(DutyCycle, &((*Pwm_aState[CoreId].PwmChannelConfigs)[PartitionChannelIdx].IpwChannelCfg));
   10f50:	4916      	ldr	r1, [pc, #88]	; (10fac <Pwm_SetDutyCycle+0xb0>)
   10f52:	9a04      	ldr	r2, [sp, #16]
   10f54:	4613      	mov	r3, r2
   10f56:	005b      	lsls	r3, r3, #1
   10f58:	4413      	add	r3, r2
   10f5a:	00db      	lsls	r3, r3, #3
   10f5c:	440b      	add	r3, r1
   10f5e:	3310      	adds	r3, #16
   10f60:	6819      	ldr	r1, [r3, #0]
   10f62:	f89d 200f 	ldrb.w	r2, [sp, #15]
   10f66:	4613      	mov	r3, r2
   10f68:	005b      	lsls	r3, r3, #1
   10f6a:	4413      	add	r3, r2
   10f6c:	00db      	lsls	r3, r3, #3
   10f6e:	440b      	add	r3, r1
   10f70:	f103 0208 	add.w	r2, r3, #8
   10f74:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   10f78:	4611      	mov	r1, r2
   10f7a:	4618      	mov	r0, r3
   10f7c:	f000 f9b6 	bl	112ec <Pwm_Ipw_SetDutyCycle>
   10f80:	4603      	mov	r3, r0
   10f82:	f88d 3017 	strb.w	r3, [sp, #23]

            /* Avoid compiler warning */
            (void)RetVal;

#if (PWM_PARAM_CHECK == STD_ON)
            if ((Std_ReturnType)E_OK != RetVal)
   10f86:	f89d 3017 	ldrb.w	r3, [sp, #23]
   10f8a:	2b00      	cmp	r3, #0
   10f8c:	d005      	beq.n	10f9a <Pwm_SetDutyCycle+0x9e>
            {
                (void)Det_ReportError
   10f8e:	2334      	movs	r3, #52	; 0x34
   10f90:	2202      	movs	r2, #2
   10f92:	2100      	movs	r1, #0
   10f94:	2079      	movs	r0, #121	; 0x79
   10f96:	f007 fd29 	bl	189ec <Det_ReportError>
#endif

#if (PWM_VALIDATE_CHANNEL_CONFIG_CALL == STD_ON)
    }

    Pwm_EndValidateChannelConfigCall(ChannelNumber);
   10f9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   10f9e:	4618      	mov	r0, r3
   10fa0:	f7ff fd9c 	bl	10adc <Pwm_EndValidateChannelConfigCall>
#endif

}
   10fa4:	bf00      	nop
   10fa6:	b007      	add	sp, #28
   10fa8:	f85d fb04 	ldr.w	pc, [sp], #4
   10fac:	1fff8b3c 	.word	0x1fff8b3c

00010fb0 <Pwm_SetPeriodAndDuty>:
*
*/
void Pwm_SetPeriodAndDuty(Pwm_ChannelType   ChannelNumber,
                          Pwm_PeriodType    Period,
                          uint16            DutyCycle)
{
   10fb0:	b500      	push	{lr}
   10fb2:	b087      	sub	sp, #28
   10fb4:	4603      	mov	r3, r0
   10fb6:	f88d 300f 	strb.w	r3, [sp, #15]
   10fba:	460b      	mov	r3, r1
   10fbc:	f8ad 300c 	strh.w	r3, [sp, #12]
   10fc0:	4613      	mov	r3, r2
   10fc2:	f8ad 300a 	strh.w	r3, [sp, #10]
    uint32          CoreId;
    Pwm_ChannelType PartitionChannelIdx;

    /* Get core ID of current processor */
    CoreId = Pwm_GetCoreID();
   10fc6:	2300      	movs	r3, #0
   10fc8:	9305      	str	r3, [sp, #20]

#if (PWM_VALIDATE_CHANNEL_CONFIG_CALL == STD_ON)
    if ((Std_ReturnType)E_OK == Pwm_ValidateChannelConfigCall(CoreId, ChannelNumber, PWM_SETPERIODANDDUTY_ID))
   10fca:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10fce:	2203      	movs	r2, #3
   10fd0:	4619      	mov	r1, r3
   10fd2:	9805      	ldr	r0, [sp, #20]
   10fd4:	f7ff fd28 	bl	10a28 <Pwm_ValidateChannelConfigCall>
   10fd8:	4603      	mov	r3, r0
   10fda:	2b00      	cmp	r3, #0
   10fdc:	d147      	bne.n	1106e <Pwm_SetPeriodAndDuty+0xbe>
    {
#endif
        PartitionChannelIdx = Pwm_GetPartitionChannelIdx(CoreId, ChannelNumber);
   10fde:	f89d 300f 	ldrb.w	r3, [sp, #15]
   10fe2:	4619      	mov	r1, r3
   10fe4:	9805      	ldr	r0, [sp, #20]
   10fe6:	f7ff fcb5 	bl	10954 <Pwm_GetPartitionChannelIdx>
   10fea:	4603      	mov	r3, r0
   10fec:	f88d 3013 	strb.w	r3, [sp, #19]

#if (PWM_PARAM_CHECK == STD_ON)
        if ((Std_ReturnType)E_OK == Pwm_ValidateParamsPeriodClass(CoreId, PartitionChannelIdx, (*Pwm_aState[CoreId].PwmChannelConfigs)[PartitionChannelIdx].PwmChannelClass, Period, PWM_SETPERIODANDDUTY_ID))
   10ff0:	4923      	ldr	r1, [pc, #140]	; (11080 <Pwm_SetPeriodAndDuty+0xd0>)
   10ff2:	9a05      	ldr	r2, [sp, #20]
   10ff4:	4613      	mov	r3, r2
   10ff6:	005b      	lsls	r3, r3, #1
   10ff8:	4413      	add	r3, r2
   10ffa:	00db      	lsls	r3, r3, #3
   10ffc:	440b      	add	r3, r1
   10ffe:	3310      	adds	r3, #16
   11000:	6819      	ldr	r1, [r3, #0]
   11002:	f89d 2013 	ldrb.w	r2, [sp, #19]
   11006:	4613      	mov	r3, r2
   11008:	005b      	lsls	r3, r3, #1
   1100a:	4413      	add	r3, r2
   1100c:	00db      	lsls	r3, r3, #3
   1100e:	440b      	add	r3, r1
   11010:	685a      	ldr	r2, [r3, #4]
   11012:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   11016:	f89d 1013 	ldrb.w	r1, [sp, #19]
   1101a:	2003      	movs	r0, #3
   1101c:	9000      	str	r0, [sp, #0]
   1101e:	9805      	ldr	r0, [sp, #20]
   11020:	f7ff fd9d 	bl	10b5e <Pwm_ValidateParamsPeriodClass>
   11024:	4603      	mov	r3, r0
   11026:	2b00      	cmp	r3, #0
   11028:	d121      	bne.n	1106e <Pwm_SetPeriodAndDuty+0xbe>
        {
            if ((Std_ReturnType)E_OK == Pwm_ValidateParamDuty(DutyCycle, PWM_SETPERIODANDDUTY_ID))
   1102a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1102e:	2103      	movs	r1, #3
   11030:	4618      	mov	r0, r3
   11032:	f7ff fd73 	bl	10b1c <Pwm_ValidateParamDuty>
   11036:	4603      	mov	r3, r0
   11038:	2b00      	cmp	r3, #0
   1103a:	d118      	bne.n	1106e <Pwm_SetPeriodAndDuty+0xbe>
            {
#endif

                /* All validations passed. Here starts the actual functional code of the function */
                (void)Pwm_Ipw_SetPeriodAndDuty(Period, DutyCycle, &((*Pwm_aState[CoreId].PwmChannelConfigs)[PartitionChannelIdx].IpwChannelCfg));
   1103c:	4910      	ldr	r1, [pc, #64]	; (11080 <Pwm_SetPeriodAndDuty+0xd0>)
   1103e:	9a05      	ldr	r2, [sp, #20]
   11040:	4613      	mov	r3, r2
   11042:	005b      	lsls	r3, r3, #1
   11044:	4413      	add	r3, r2
   11046:	00db      	lsls	r3, r3, #3
   11048:	440b      	add	r3, r1
   1104a:	3310      	adds	r3, #16
   1104c:	6819      	ldr	r1, [r3, #0]
   1104e:	f89d 2013 	ldrb.w	r2, [sp, #19]
   11052:	4613      	mov	r3, r2
   11054:	005b      	lsls	r3, r3, #1
   11056:	4413      	add	r3, r2
   11058:	00db      	lsls	r3, r3, #3
   1105a:	440b      	add	r3, r1
   1105c:	f103 0208 	add.w	r2, r3, #8
   11060:	f8bd 100a 	ldrh.w	r1, [sp, #10]
   11064:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   11068:	4618      	mov	r0, r3
   1106a:	f000 f98b 	bl	11384 <Pwm_Ipw_SetPeriodAndDuty>
#endif

#if (PWM_VALIDATE_CHANNEL_CONFIG_CALL == STD_ON)
    }

    Pwm_EndValidateChannelConfigCall(ChannelNumber);
   1106e:	f89d 300f 	ldrb.w	r3, [sp, #15]
   11072:	4618      	mov	r0, r3
   11074:	f7ff fd32 	bl	10adc <Pwm_EndValidateChannelConfigCall>
#endif

}
   11078:	bf00      	nop
   1107a:	b007      	add	sp, #28
   1107c:	f85d fb04 	ldr.w	pc, [sp], #4
   11080:	1fff8b3c 	.word	0x1fff8b3c

00011084 <Pwm_SetOutputToIdle>:
*
* @implements   Pwm_SetOutputToIdle_Activity
*
*/
void Pwm_SetOutputToIdle(Pwm_ChannelType ChannelNumber)
{
   11084:	b500      	push	{lr}
   11086:	b085      	sub	sp, #20
   11088:	4603      	mov	r3, r0
   1108a:	f88d 3007 	strb.w	r3, [sp, #7]
    uint32          CoreId;
    Pwm_ChannelType PartitionChannelIdx;

    /* Get core ID of current processor */
    CoreId = Pwm_GetCoreID();
   1108e:	2300      	movs	r3, #0
   11090:	9303      	str	r3, [sp, #12]

#if (PWM_VALIDATE_CHANNEL_CONFIG_CALL == STD_ON)
    if ((Std_ReturnType)E_OK == Pwm_ValidateChannelConfigCall(CoreId, ChannelNumber, PWM_SETOUTPUTTOIDLE_ID))
   11092:	f89d 3007 	ldrb.w	r3, [sp, #7]
   11096:	2204      	movs	r2, #4
   11098:	4619      	mov	r1, r3
   1109a:	9803      	ldr	r0, [sp, #12]
   1109c:	f7ff fcc4 	bl	10a28 <Pwm_ValidateChannelConfigCall>
   110a0:	4603      	mov	r3, r0
   110a2:	2b00      	cmp	r3, #0
   110a4:	d143      	bne.n	1112e <Pwm_SetOutputToIdle+0xaa>
    {
#endif

        PartitionChannelIdx = Pwm_GetPartitionChannelIdx(CoreId, ChannelNumber);
   110a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
   110aa:	4619      	mov	r1, r3
   110ac:	9803      	ldr	r0, [sp, #12]
   110ae:	f7ff fc51 	bl	10954 <Pwm_GetPartitionChannelIdx>
   110b2:	4603      	mov	r3, r0
   110b4:	f88d 300b 	strb.w	r3, [sp, #11]

#if (defined(PWM_SETOUTPUTTOIDLE_PLAUSABILITY) && (PWM_SETOUTPUTTOIDLE_PLAUSABILITY == STD_ON) && (PWM_PARAM_CHECK == STD_ON))
        if((Std_ReturnType)E_OK == Pwm_ValidateSetOutPutToIdle(CoreId, PartitionChannelIdx))
   110b8:	f89d 300b 	ldrb.w	r3, [sp, #11]
   110bc:	4619      	mov	r1, r3
   110be:	9803      	ldr	r0, [sp, #12]
   110c0:	f7ff fd98 	bl	10bf4 <Pwm_ValidateSetOutPutToIdle>
   110c4:	4603      	mov	r3, r0
   110c6:	2b00      	cmp	r3, #0
   110c8:	d131      	bne.n	1112e <Pwm_SetOutputToIdle+0xaa>
        {
#endif /* PWM_SETOUTPUTTOIDLE_PLAUSABILITY && PWM_PARAM_CHECK */

            /* All validations passed. Here starts the actual functional code of the function */
            Pwm_Ipw_SetOutputToIdle((*Pwm_aState[CoreId].PwmChannelConfigs)[PartitionChannelIdx].ChannelIdleState, &((*Pwm_aState[CoreId].PwmChannelConfigs)[PartitionChannelIdx].IpwChannelCfg));
   110ca:	491d      	ldr	r1, [pc, #116]	; (11140 <Pwm_SetOutputToIdle+0xbc>)
   110cc:	9a03      	ldr	r2, [sp, #12]
   110ce:	4613      	mov	r3, r2
   110d0:	005b      	lsls	r3, r3, #1
   110d2:	4413      	add	r3, r2
   110d4:	00db      	lsls	r3, r3, #3
   110d6:	440b      	add	r3, r1
   110d8:	3310      	adds	r3, #16
   110da:	6819      	ldr	r1, [r3, #0]
   110dc:	f89d 200b 	ldrb.w	r2, [sp, #11]
   110e0:	4613      	mov	r3, r2
   110e2:	005b      	lsls	r3, r3, #1
   110e4:	4413      	add	r3, r2
   110e6:	00db      	lsls	r3, r3, #3
   110e8:	440b      	add	r3, r1
   110ea:	6958      	ldr	r0, [r3, #20]
   110ec:	4914      	ldr	r1, [pc, #80]	; (11140 <Pwm_SetOutputToIdle+0xbc>)
   110ee:	9a03      	ldr	r2, [sp, #12]
   110f0:	4613      	mov	r3, r2
   110f2:	005b      	lsls	r3, r3, #1
   110f4:	4413      	add	r3, r2
   110f6:	00db      	lsls	r3, r3, #3
   110f8:	440b      	add	r3, r1
   110fa:	3310      	adds	r3, #16
   110fc:	6819      	ldr	r1, [r3, #0]
   110fe:	f89d 200b 	ldrb.w	r2, [sp, #11]
   11102:	4613      	mov	r3, r2
   11104:	005b      	lsls	r3, r3, #1
   11106:	4413      	add	r3, r2
   11108:	00db      	lsls	r3, r3, #3
   1110a:	440b      	add	r3, r1
   1110c:	3308      	adds	r3, #8
   1110e:	4619      	mov	r1, r3
   11110:	f000 f97e 	bl	11410 <Pwm_Ipw_SetOutputToIdle>

            /* Mark the channel in idle output mode */
            Pwm_aState[CoreId].PwmChannelIdleState[PartitionChannelIdx] = TRUE;
   11114:	f89d 100b 	ldrb.w	r1, [sp, #11]
   11118:	4809      	ldr	r0, [pc, #36]	; (11140 <Pwm_SetOutputToIdle+0xbc>)
   1111a:	9a03      	ldr	r2, [sp, #12]
   1111c:	4613      	mov	r3, r2
   1111e:	005b      	lsls	r3, r3, #1
   11120:	4413      	add	r3, r2
   11122:	00db      	lsls	r3, r3, #3
   11124:	4403      	add	r3, r0
   11126:	440b      	add	r3, r1
   11128:	3314      	adds	r3, #20
   1112a:	2201      	movs	r2, #1
   1112c:	701a      	strb	r2, [r3, #0]
#endif /* PWM_SETOUTPUTTOIDLE_PLAUSABILITY && PWM_PARAM_CHECK */

#if (PWM_VALIDATE_CHANNEL_CONFIG_CALL == STD_ON)
    }

    Pwm_EndValidateChannelConfigCall(ChannelNumber);
   1112e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   11132:	4618      	mov	r0, r3
   11134:	f7ff fcd2 	bl	10adc <Pwm_EndValidateChannelConfigCall>
#endif

}
   11138:	bf00      	nop
   1113a:	b005      	add	sp, #20
   1113c:	f85d fb04 	ldr.w	pc, [sp], #4
   11140:	1fff8b3c 	.word	0x1fff8b3c

00011144 <Pwm_GetVersionInfo>:
*
* @implements   Pwm_GetVersionInfo_Activity
*
*/
void Pwm_GetVersionInfo(Std_VersionInfoType * versioninfo)
{
   11144:	b500      	push	{lr}
   11146:	b083      	sub	sp, #12
   11148:	9001      	str	r0, [sp, #4]
#if (PWM_DEV_ERROR_DETECT == STD_ON)
    if (NULL_PTR != versioninfo)
   1114a:	9b01      	ldr	r3, [sp, #4]
   1114c:	2b00      	cmp	r3, #0
   1114e:	d00f      	beq.n	11170 <Pwm_GetVersionInfo+0x2c>
    {
#endif

        (versioninfo)->vendorID         = (uint16)PWM_VENDOR_ID;
   11150:	9b01      	ldr	r3, [sp, #4]
   11152:	222b      	movs	r2, #43	; 0x2b
   11154:	801a      	strh	r2, [r3, #0]
        (versioninfo)->moduleID         = (uint16)PWM_MODULE_ID;
   11156:	9b01      	ldr	r3, [sp, #4]
   11158:	2279      	movs	r2, #121	; 0x79
   1115a:	805a      	strh	r2, [r3, #2]

        (versioninfo)->sw_major_version = (uint8)PWM_SW_MAJOR_VERSION;
   1115c:	9b01      	ldr	r3, [sp, #4]
   1115e:	2202      	movs	r2, #2
   11160:	711a      	strb	r2, [r3, #4]
        (versioninfo)->sw_minor_version = (uint8)PWM_SW_MINOR_VERSION;
   11162:	9b01      	ldr	r3, [sp, #4]
   11164:	2200      	movs	r2, #0
   11166:	715a      	strb	r2, [r3, #5]
        (versioninfo)->sw_patch_version = (uint8)PWM_SW_PATCH_VERSION;
   11168:	9b01      	ldr	r3, [sp, #4]
   1116a:	2200      	movs	r2, #0
   1116c:	719a      	strb	r2, [r3, #6]
            (uint8)  PWM_E_PARAM_POINTER
        );
    }
#endif

}
   1116e:	e005      	b.n	1117c <Pwm_GetVersionInfo+0x38>
        (void)Det_ReportError
   11170:	2315      	movs	r3, #21
   11172:	2208      	movs	r2, #8
   11174:	2100      	movs	r1, #0
   11176:	2079      	movs	r0, #121	; 0x79
   11178:	f007 fc38 	bl	189ec <Det_ReportError>
}
   1117c:	bf00      	nop
   1117e:	b003      	add	sp, #12
   11180:	f85d fb04 	ldr.w	pc, [sp], #4

00011184 <Pwm_Ipw_Init>:
*
* @return       void
*
*/
void Pwm_Ipw_Init(const Pwm_IpwChannelConfigType * const IpConfig)
{
   11184:	b410      	push	{r4}
   11186:	b083      	sub	sp, #12
   11188:	9001      	str	r0, [sp, #4]

    switch(IpConfig->ChannelType)
   1118a:	9b01      	ldr	r3, [sp, #4]
   1118c:	681b      	ldr	r3, [r3, #0]
   1118e:	2b00      	cmp	r3, #0
   11190:	d010      	beq.n	111b4 <Pwm_Ipw_Init+0x30>
   11192:	2b01      	cmp	r3, #1
   11194:	d110      	bne.n	111b8 <Pwm_Ipw_Init+0x34>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            /* Duty cycle of Ftm Ip */
            Pwm_Ipw_aFtmDutyCycle[IpConfig->ChannelInstanceId][((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId] = IpConfig->ChannelDutyCycle;
   11196:	9b01      	ldr	r3, [sp, #4]
   11198:	7a1b      	ldrb	r3, [r3, #8]
   1119a:	461c      	mov	r4, r3
   1119c:	9b01      	ldr	r3, [sp, #4]
   1119e:	685b      	ldr	r3, [r3, #4]
   111a0:	781b      	ldrb	r3, [r3, #0]
   111a2:	4618      	mov	r0, r3
   111a4:	9b01      	ldr	r3, [sp, #4]
   111a6:	8959      	ldrh	r1, [r3, #10]
   111a8:	4a06      	ldr	r2, [pc, #24]	; (111c4 <Pwm_Ipw_Init+0x40>)
   111aa:	00e3      	lsls	r3, r4, #3
   111ac:	4403      	add	r3, r0
   111ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            break;
   111b2:	e002      	b.n	111ba <Pwm_Ipw_Init+0x36>
            }
            break;
#endif
        case PWM_CHANNEL_NONE:
            /* Nothing to do. No hw channel assigned to the logical channel */
            break;
   111b4:	bf00      	nop
   111b6:	e000      	b.n	111ba <Pwm_Ipw_Init+0x36>
        default:
            /* Nothing to do. */
            break;
   111b8:	bf00      	nop
    }
}
   111ba:	bf00      	nop
   111bc:	b003      	add	sp, #12
   111be:	f85d 4b04 	ldr.w	r4, [sp], #4
   111c2:	4770      	bx	lr
   111c4:	1fff91d4 	.word	0x1fff91d4

000111c8 <Pwm_Ipw_InitInstance>:
*
* @return       void
*
*/
void Pwm_Ipw_InitInstance(const Pwm_IpwInstanceConfigType * const IpConfig)
{
   111c8:	b500      	push	{lr}
   111ca:	b085      	sub	sp, #20
   111cc:	9001      	str	r0, [sp, #4]
#if (PWM_FTM_USED == STD_ON)
    uint8 Index = 0U;
   111ce:	2300      	movs	r3, #0
   111d0:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 ChannelId = 0U;
   111d4:	2300      	movs	r3, #0
   111d6:	f88d 300e 	strb.w	r3, [sp, #14]
#endif
    switch(IpConfig->InstanceType)
   111da:	9b01      	ldr	r3, [sp, #4]
   111dc:	685b      	ldr	r3, [r3, #4]
   111de:	2b00      	cmp	r3, #0
   111e0:	d03c      	beq.n	1125c <Pwm_Ipw_InitInstance+0x94>
   111e2:	2b01      	cmp	r3, #1
   111e4:	d13c      	bne.n	11260 <Pwm_Ipw_InitInstance+0x98>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_INSTANCE_FTM:
            if (NULL_PTR != IpConfig->FtmInsConfig)
   111e6:	9b01      	ldr	r3, [sp, #4]
   111e8:	689b      	ldr	r3, [r3, #8]
   111ea:	2b00      	cmp	r3, #0
   111ec:	d03a      	beq.n	11264 <Pwm_Ipw_InitInstance+0x9c>
            {
                /* Call Ftm IP initialize instances */
                Ftm_Pwm_Ip_Init(IpConfig->InstanceId, (const Ftm_Pwm_Ip_UserCfgType *)IpConfig->FtmInsConfig);
   111ee:	9b01      	ldr	r3, [sp, #4]
   111f0:	781a      	ldrb	r2, [r3, #0]
   111f2:	9b01      	ldr	r3, [sp, #4]
   111f4:	689b      	ldr	r3, [r3, #8]
   111f6:	4619      	mov	r1, r3
   111f8:	4610      	mov	r0, r2
   111fa:	f7fe fa0f 	bl	f61c <Ftm_Pwm_Ip_Init>

                /* Configure all channels in the user cfg */
                for (Index = 0; Index < IpConfig->FtmInsConfig->NoOfConfiguredCh; Index++)
   111fe:	2300      	movs	r3, #0
   11200:	f88d 300f 	strb.w	r3, [sp, #15]
   11204:	e022      	b.n	1124c <Pwm_Ipw_InitInstance+0x84>
                {
                    ChannelId = IpConfig->FtmInsConfig->ConfiguredChArray[Index]->ChannelId;
   11206:	9b01      	ldr	r3, [sp, #4]
   11208:	689b      	ldr	r3, [r3, #8]
   1120a:	685a      	ldr	r2, [r3, #4]
   1120c:	f89d 300f 	ldrb.w	r3, [sp, #15]
   11210:	009b      	lsls	r3, r3, #2
   11212:	4413      	add	r3, r2
   11214:	681b      	ldr	r3, [r3, #0]
   11216:	781b      	ldrb	r3, [r3, #0]
   11218:	f88d 300e 	strb.w	r3, [sp, #14]
                    /* Update the polarity of each channel */
                    Ftm_Pwm_Ip_aPolarity[IpConfig->InstanceId][ChannelId] = IpConfig->FtmInsConfig->ConfiguredChArray[Index]->Polarity;
   1121c:	9b01      	ldr	r3, [sp, #4]
   1121e:	689b      	ldr	r3, [r3, #8]
   11220:	685a      	ldr	r2, [r3, #4]
   11222:	f89d 300f 	ldrb.w	r3, [sp, #15]
   11226:	009b      	lsls	r3, r3, #2
   11228:	4413      	add	r3, r2
   1122a:	681a      	ldr	r2, [r3, #0]
   1122c:	9b01      	ldr	r3, [sp, #4]
   1122e:	781b      	ldrb	r3, [r3, #0]
   11230:	4619      	mov	r1, r3
   11232:	f89d 300e 	ldrb.w	r3, [sp, #14]
   11236:	6a12      	ldr	r2, [r2, #32]
   11238:	480d      	ldr	r0, [pc, #52]	; (11270 <Pwm_Ipw_InitInstance+0xa8>)
   1123a:	00c9      	lsls	r1, r1, #3
   1123c:	440b      	add	r3, r1
   1123e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                for (Index = 0; Index < IpConfig->FtmInsConfig->NoOfConfiguredCh; Index++)
   11242:	f89d 300f 	ldrb.w	r3, [sp, #15]
   11246:	3301      	adds	r3, #1
   11248:	f88d 300f 	strb.w	r3, [sp, #15]
   1124c:	9b01      	ldr	r3, [sp, #4]
   1124e:	689b      	ldr	r3, [r3, #8]
   11250:	7a1b      	ldrb	r3, [r3, #8]
   11252:	f89d 200f 	ldrb.w	r2, [sp, #15]
   11256:	429a      	cmp	r2, r3
   11258:	d3d5      	bcc.n	11206 <Pwm_Ipw_InitInstance+0x3e>
                }
            }
            break;
   1125a:	e003      	b.n	11264 <Pwm_Ipw_InitInstance+0x9c>
#endif
        case PWM_INSTANCE_NONE:
            /* Nothing to do. No hw instance assigned to the logical instance */
            break;
   1125c:	bf00      	nop
   1125e:	e002      	b.n	11266 <Pwm_Ipw_InitInstance+0x9e>
        default:
            /* Nothing to do. */
            break;
   11260:	bf00      	nop
   11262:	e000      	b.n	11266 <Pwm_Ipw_InitInstance+0x9e>
            break;
   11264:	bf00      	nop
    }
}
   11266:	bf00      	nop
   11268:	b005      	add	sp, #20
   1126a:	f85d fb04 	ldr.w	pc, [sp], #4
   1126e:	bf00      	nop
   11270:	1fff9154 	.word	0x1fff9154

00011274 <Pwm_Ipw_DeInit>:
*
* @return       void
*
*/
void Pwm_Ipw_DeInit(const Pwm_IpwChannelConfigType * const IpConfig, Pwm_OutputStateType ChannelIdleState)
{
   11274:	b082      	sub	sp, #8
   11276:	9001      	str	r0, [sp, #4]
   11278:	9100      	str	r1, [sp, #0]

    switch(IpConfig->ChannelType)
   1127a:	9b01      	ldr	r3, [sp, #4]
   1127c:	681b      	ldr	r3, [r3, #0]
   1127e:	2b00      	cmp	r3, #0
   11280:	d00f      	beq.n	112a2 <Pwm_Ipw_DeInit+0x2e>
   11282:	2b01      	cmp	r3, #1
   11284:	d10f      	bne.n	112a6 <Pwm_Ipw_DeInit+0x32>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            /* Duty cycle of Ftm Ip */
            Pwm_Ipw_aFtmDutyCycle[IpConfig->ChannelInstanceId][((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId] = 0U;
   11286:	9b01      	ldr	r3, [sp, #4]
   11288:	7a1b      	ldrb	r3, [r3, #8]
   1128a:	4618      	mov	r0, r3
   1128c:	9b01      	ldr	r3, [sp, #4]
   1128e:	685b      	ldr	r3, [r3, #4]
   11290:	781b      	ldrb	r3, [r3, #0]
   11292:	4619      	mov	r1, r3
   11294:	4a06      	ldr	r2, [pc, #24]	; (112b0 <Pwm_Ipw_DeInit+0x3c>)
   11296:	00c3      	lsls	r3, r0, #3
   11298:	440b      	add	r3, r1
   1129a:	2100      	movs	r1, #0
   1129c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            break;
   112a0:	e002      	b.n	112a8 <Pwm_Ipw_DeInit+0x34>
            }
            break;
#endif
        case PWM_CHANNEL_NONE:
            /* Nothing to do. No hw channel assigned to the logical channel */
            break;
   112a2:	bf00      	nop
   112a4:	e000      	b.n	112a8 <Pwm_Ipw_DeInit+0x34>
        default:
            /* Nothing to do. */
            break;
   112a6:	bf00      	nop
    }
    (void) ChannelIdleState;

}
   112a8:	bf00      	nop
   112aa:	b002      	add	sp, #8
   112ac:	4770      	bx	lr
   112ae:	bf00      	nop
   112b0:	1fff91d4 	.word	0x1fff91d4

000112b4 <Pwm_Ipw_DeInitInstance>:
*
* @return       void
*
*/
void Pwm_Ipw_DeInitInstance(const Pwm_IpwInstanceConfigType * const IpConfig)
{
   112b4:	b500      	push	{lr}
   112b6:	b083      	sub	sp, #12
   112b8:	9001      	str	r0, [sp, #4]

    switch(IpConfig->InstanceType)
   112ba:	9b01      	ldr	r3, [sp, #4]
   112bc:	685b      	ldr	r3, [r3, #4]
   112be:	2b00      	cmp	r3, #0
   112c0:	d00b      	beq.n	112da <Pwm_Ipw_DeInitInstance+0x26>
   112c2:	2b01      	cmp	r3, #1
   112c4:	d10b      	bne.n	112de <Pwm_Ipw_DeInitInstance+0x2a>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_INSTANCE_FTM:
            if (NULL_PTR != IpConfig->FtmInsConfig)
   112c6:	9b01      	ldr	r3, [sp, #4]
   112c8:	689b      	ldr	r3, [r3, #8]
   112ca:	2b00      	cmp	r3, #0
   112cc:	d009      	beq.n	112e2 <Pwm_Ipw_DeInitInstance+0x2e>
            {
                /* Call Ftm IP initialize instances */
                Ftm_Pwm_Ip_DeInit(IpConfig->InstanceId);
   112ce:	9b01      	ldr	r3, [sp, #4]
   112d0:	781b      	ldrb	r3, [r3, #0]
   112d2:	4618      	mov	r0, r3
   112d4:	f7fe fa14 	bl	f700 <Ftm_Pwm_Ip_DeInit>
            }
            break;
   112d8:	e003      	b.n	112e2 <Pwm_Ipw_DeInitInstance+0x2e>
#endif
        case PWM_INSTANCE_NONE:
            /* Nothing to do. No hw instance assigned to the logical instance */
            break;
   112da:	bf00      	nop
   112dc:	e002      	b.n	112e4 <Pwm_Ipw_DeInitInstance+0x30>
        default:
            /* Nothing to do. */
            break;
   112de:	bf00      	nop
   112e0:	e000      	b.n	112e4 <Pwm_Ipw_DeInitInstance+0x30>
            break;
   112e2:	bf00      	nop
    }
}
   112e4:	bf00      	nop
   112e6:	b003      	add	sp, #12
   112e8:	f85d fb04 	ldr.w	pc, [sp], #4

000112ec <Pwm_Ipw_SetDutyCycle>:
*               E_OK            The duty cycle is set to the new value
*
*/
Std_ReturnType Pwm_Ipw_SetDutyCycle(uint16                           DutyCycle,
                                    const Pwm_IpwChannelConfigType * const IpConfig)
{
   112ec:	b500      	push	{lr}
   112ee:	b085      	sub	sp, #20
   112f0:	4603      	mov	r3, r0
   112f2:	9100      	str	r1, [sp, #0]
   112f4:	f8ad 3006 	strh.w	r3, [sp, #6]

    Std_ReturnType RetVal = (Std_ReturnType)E_OK;
   112f8:	2300      	movs	r3, #0
   112fa:	f88d 300f 	strb.w	r3, [sp, #15]
#if (PWM_FTM_USED == STD_ON)
    uint16 FtmDutyCycle = 0U;
   112fe:	2300      	movs	r3, #0
   11300:	f8ad 300c 	strh.w	r3, [sp, #12]
#endif
#if (PWM_FLEXIO_USED == STD_ON)
    uint16 FlexioChDuty = 0U;
    uint16 FlexioPeriod = 0U;
#endif
    switch(IpConfig->ChannelType)
   11304:	9b00      	ldr	r3, [sp, #0]
   11306:	681b      	ldr	r3, [r3, #0]
   11308:	2b00      	cmp	r3, #0
   1130a:	d02c      	beq.n	11366 <Pwm_Ipw_SetDutyCycle+0x7a>
   1130c:	2b01      	cmp	r3, #1
   1130e:	d12c      	bne.n	1136a <Pwm_Ipw_SetDutyCycle+0x7e>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            if (NULL_PTR != IpConfig->FtmChConfig)
   11310:	9b00      	ldr	r3, [sp, #0]
   11312:	685b      	ldr	r3, [r3, #4]
   11314:	2b00      	cmp	r3, #0
   11316:	d02a      	beq.n	1136e <Pwm_Ipw_SetDutyCycle+0x82>
            {
                FtmDutyCycle = (uint16)(((uint32)Ftm_Pwm_Ip_aPeriod[IpConfig->ChannelInstanceId] * DutyCycle) / 0x8000U);
   11318:	9b00      	ldr	r3, [sp, #0]
   1131a:	7a1b      	ldrb	r3, [r3, #8]
   1131c:	461a      	mov	r2, r3
   1131e:	4b17      	ldr	r3, [pc, #92]	; (1137c <Pwm_Ipw_SetDutyCycle+0x90>)
   11320:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   11324:	461a      	mov	r2, r3
   11326:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   1132a:	fb02 f303 	mul.w	r3, r2, r3
   1132e:	0bdb      	lsrs	r3, r3, #15
   11330:	f8ad 300c 	strh.w	r3, [sp, #12]
                /* Call Ftm IP initialize function */
                Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel(IpConfig->ChannelInstanceId,
   11334:	9b00      	ldr	r3, [sp, #0]
   11336:	7a18      	ldrb	r0, [r3, #8]
                                                     ((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId,
   11338:	9b00      	ldr	r3, [sp, #0]
   1133a:	685b      	ldr	r3, [r3, #4]
                Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel(IpConfig->ChannelInstanceId,
   1133c:	7819      	ldrb	r1, [r3, #0]
   1133e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   11342:	2301      	movs	r3, #1
   11344:	f7fe fa2e 	bl	f7a4 <Ftm_Pwm_Ip_UpdatePwmDutyCycleChannel>
                                                     FtmDutyCycle,
                                                     TRUE);
                /* Duty cycle of Ftm Ip */
                Pwm_Ipw_aFtmDutyCycle[IpConfig->ChannelInstanceId][((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId] = DutyCycle;
   11348:	9b00      	ldr	r3, [sp, #0]
   1134a:	7a1b      	ldrb	r3, [r3, #8]
   1134c:	4618      	mov	r0, r3
   1134e:	9b00      	ldr	r3, [sp, #0]
   11350:	685b      	ldr	r3, [r3, #4]
   11352:	781b      	ldrb	r3, [r3, #0]
   11354:	461a      	mov	r2, r3
   11356:	490a      	ldr	r1, [pc, #40]	; (11380 <Pwm_Ipw_SetDutyCycle+0x94>)
   11358:	00c3      	lsls	r3, r0, #3
   1135a:	4413      	add	r3, r2
   1135c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   11360:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            }
            break;
   11364:	e003      	b.n	1136e <Pwm_Ipw_SetDutyCycle+0x82>
            Pwm_Ipw_aFlexioDutyCycle[IpConfig->ChannelInstanceId][(IpConfig->FlexioChConfig)->TimerId] = DutyCycle;
            break;
#endif
        case PWM_CHANNEL_NONE:
            /* Nothing to do. No hw channel assigned to the logical channel */
            break;
   11366:	bf00      	nop
   11368:	e002      	b.n	11370 <Pwm_Ipw_SetDutyCycle+0x84>
        default:
            /* Nothing to do. */
            break;
   1136a:	bf00      	nop
   1136c:	e000      	b.n	11370 <Pwm_Ipw_SetDutyCycle+0x84>
            break;
   1136e:	bf00      	nop
    }

    return RetVal;
   11370:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   11374:	4618      	mov	r0, r3
   11376:	b005      	add	sp, #20
   11378:	f85d fb04 	ldr.w	pc, [sp], #4
   1137c:	1fff8e2c 	.word	0x1fff8e2c
   11380:	1fff91d4 	.word	0x1fff91d4

00011384 <Pwm_Ipw_SetPeriodAndDuty>:
*
*/
void Pwm_Ipw_SetPeriodAndDuty(Pwm_PeriodType                   Period,
                              uint16                           DutyCycle,
                              const Pwm_IpwChannelConfigType * const IpConfig)
{
   11384:	b510      	push	{r4, lr}
   11386:	b086      	sub	sp, #24
   11388:	4603      	mov	r3, r0
   1138a:	9202      	str	r2, [sp, #8]
   1138c:	f8ad 300e 	strh.w	r3, [sp, #14]
   11390:	460b      	mov	r3, r1
   11392:	f8ad 300c 	strh.w	r3, [sp, #12]

#if (PWM_FTM_USED == STD_ON)
    uint16 FtmDutyCycle = 0U;
   11396:	2300      	movs	r3, #0
   11398:	f8ad 3016 	strh.w	r3, [sp, #22]
#endif
#if (PWM_FLEXIO_USED == STD_ON)
    uint16 FlexioChDuty = 0U;
#endif

    switch(IpConfig->ChannelType)
   1139c:	9b02      	ldr	r3, [sp, #8]
   1139e:	681b      	ldr	r3, [r3, #0]
   113a0:	2b00      	cmp	r3, #0
   113a2:	d02a      	beq.n	113fa <Pwm_Ipw_SetPeriodAndDuty+0x76>
   113a4:	2b01      	cmp	r3, #1
   113a6:	d12a      	bne.n	113fe <Pwm_Ipw_SetPeriodAndDuty+0x7a>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            if (NULL_PTR != IpConfig->FtmChConfig)
   113a8:	9b02      	ldr	r3, [sp, #8]
   113aa:	685b      	ldr	r3, [r3, #4]
   113ac:	2b00      	cmp	r3, #0
   113ae:	d028      	beq.n	11402 <Pwm_Ipw_SetPeriodAndDuty+0x7e>
            {
                FtmDutyCycle = (uint16)(((uint32)Period * DutyCycle) / 0x8000U);
   113b0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
   113b4:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   113b8:	fb02 f303 	mul.w	r3, r2, r3
   113bc:	0bdb      	lsrs	r3, r3, #15
   113be:	f8ad 3016 	strh.w	r3, [sp, #22]
                /* Call Ftm IP initialize function */
                Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty(IpConfig->ChannelInstanceId,
   113c2:	9b02      	ldr	r3, [sp, #8]
   113c4:	7a18      	ldrb	r0, [r3, #8]
                                                  ((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId,
   113c6:	9b02      	ldr	r3, [sp, #8]
   113c8:	685b      	ldr	r3, [r3, #4]
                Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty(IpConfig->ChannelInstanceId,
   113ca:	7819      	ldrb	r1, [r3, #0]
   113cc:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   113d0:	f8bd 200e 	ldrh.w	r2, [sp, #14]
   113d4:	2401      	movs	r4, #1
   113d6:	9400      	str	r4, [sp, #0]
   113d8:	f7fe fabe 	bl	f958 <Ftm_Pwm_Ip_UpdatePwmPeriodAndDuty>
                                                  Period,
                                                  FtmDutyCycle,
                                                  TRUE);
                /* Duty cycle of Ftm Ip */
                Pwm_Ipw_aFtmDutyCycle[IpConfig->ChannelInstanceId][((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId] = DutyCycle;
   113dc:	9b02      	ldr	r3, [sp, #8]
   113de:	7a1b      	ldrb	r3, [r3, #8]
   113e0:	4618      	mov	r0, r3
   113e2:	9b02      	ldr	r3, [sp, #8]
   113e4:	685b      	ldr	r3, [r3, #4]
   113e6:	781b      	ldrb	r3, [r3, #0]
   113e8:	461a      	mov	r2, r3
   113ea:	4908      	ldr	r1, [pc, #32]	; (1140c <Pwm_Ipw_SetPeriodAndDuty+0x88>)
   113ec:	00c3      	lsls	r3, r0, #3
   113ee:	4413      	add	r3, r2
   113f0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   113f4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            }
            break;
   113f8:	e003      	b.n	11402 <Pwm_Ipw_SetPeriodAndDuty+0x7e>
            Pwm_Ipw_aFlexioDutyCycle[IpConfig->ChannelInstanceId][(IpConfig->FlexioChConfig)->TimerId] = DutyCycle;
            break;
#endif
        case PWM_CHANNEL_NONE:
            /* Nothing to do. No hw channel assigned to the logical channel */
            break;
   113fa:	bf00      	nop
   113fc:	e002      	b.n	11404 <Pwm_Ipw_SetPeriodAndDuty+0x80>
        default:
            /* Nothing to do. */
            break;
   113fe:	bf00      	nop
   11400:	e000      	b.n	11404 <Pwm_Ipw_SetPeriodAndDuty+0x80>
            break;
   11402:	bf00      	nop
    }
}
   11404:	bf00      	nop
   11406:	b006      	add	sp, #24
   11408:	bd10      	pop	{r4, pc}
   1140a:	bf00      	nop
   1140c:	1fff91d4 	.word	0x1fff91d4

00011410 <Pwm_Ipw_SetOutputToIdle>:
*
* @return       void
*
*/
void Pwm_Ipw_SetOutputToIdle(const Pwm_OutputStateType IdleState, const Pwm_IpwChannelConfigType * const IpConfig)
{
   11410:	b500      	push	{lr}
   11412:	b085      	sub	sp, #20
   11414:	9001      	str	r0, [sp, #4]
   11416:	9100      	str	r1, [sp, #0]
#if (PWM_FTM_USED == STD_ON)
    uint8 Instance  =  IpConfig->ChannelInstanceId;
   11418:	9b00      	ldr	r3, [sp, #0]
   1141a:	7a1b      	ldrb	r3, [r3, #8]
   1141c:	f88d 300f 	strb.w	r3, [sp, #15]
    uint8 Channel   =  ((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId;
   11420:	9b00      	ldr	r3, [sp, #0]
   11422:	685b      	ldr	r3, [r3, #4]
   11424:	781b      	ldrb	r3, [r3, #0]
   11426:	f88d 300e 	strb.w	r3, [sp, #14]
#endif

    switch(IpConfig->ChannelType)
   1142a:	9b00      	ldr	r3, [sp, #0]
   1142c:	681b      	ldr	r3, [r3, #0]
   1142e:	2b00      	cmp	r3, #0
   11430:	d02e      	beq.n	11490 <Pwm_Ipw_SetOutputToIdle+0x80>
   11432:	2b01      	cmp	r3, #1
   11434:	d12e      	bne.n	11494 <Pwm_Ipw_SetOutputToIdle+0x84>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            if ((Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_RUNNING == Ftm_Pwm_Ip_aChannelState[Instance][Channel])
   11436:	f89d 200f 	ldrb.w	r2, [sp, #15]
   1143a:	f89d 300e 	ldrb.w	r3, [sp, #14]
   1143e:	4919      	ldr	r1, [pc, #100]	; (114a4 <Pwm_Ipw_SetOutputToIdle+0x94>)
   11440:	00d2      	lsls	r2, r2, #3
   11442:	4413      	add	r3, r2
   11444:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   11448:	2b01      	cmp	r3, #1
   1144a:	d125      	bne.n	11498 <Pwm_Ipw_SetOutputToIdle+0x88>
            {
                /* update new state of channel */
                Ftm_Pwm_Ip_aChannelState[Instance][Channel] = (Ftm_Pwm_Ip_ChannelStateType)FTM_PWM_IP_CHANNEL_IDLE;
   1144c:	f89d 200f 	ldrb.w	r2, [sp, #15]
   11450:	f89d 300e 	ldrb.w	r3, [sp, #14]
   11454:	4913      	ldr	r1, [pc, #76]	; (114a4 <Pwm_Ipw_SetOutputToIdle+0x94>)
   11456:	00d2      	lsls	r2, r2, #3
   11458:	4413      	add	r3, r2
   1145a:	2202      	movs	r2, #2
   1145c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                
                Ftm_Pwm_Ip_SwOutputControl(Instance,
                                           Channel,
                                           ((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->InitOut,
   11460:	9b00      	ldr	r3, [sp, #0]
   11462:	685b      	ldr	r3, [r3, #4]
                Ftm_Pwm_Ip_SwOutputControl(Instance,
   11464:	69da      	ldr	r2, [r3, #28]
   11466:	f89d 100e 	ldrb.w	r1, [sp, #14]
   1146a:	f89d 000f 	ldrb.w	r0, [sp, #15]
   1146e:	2301      	movs	r3, #1
   11470:	f7fe faf6 	bl	fa60 <Ftm_Pwm_Ip_SwOutputControl>
                                           TRUE);
                /* Duty cycle of Ftm Ip */
                Pwm_Ipw_aFtmDutyCycle[IpConfig->ChannelInstanceId][((const Ftm_Pwm_Ip_ChannelConfigType *)IpConfig->FtmChConfig)->ChannelId] = 0U;
   11474:	9b00      	ldr	r3, [sp, #0]
   11476:	7a1b      	ldrb	r3, [r3, #8]
   11478:	4618      	mov	r0, r3
   1147a:	9b00      	ldr	r3, [sp, #0]
   1147c:	685b      	ldr	r3, [r3, #4]
   1147e:	781b      	ldrb	r3, [r3, #0]
   11480:	4619      	mov	r1, r3
   11482:	4a09      	ldr	r2, [pc, #36]	; (114a8 <Pwm_Ipw_SetOutputToIdle+0x98>)
   11484:	00c3      	lsls	r3, r0, #3
   11486:	440b      	add	r3, r1
   11488:	2100      	movs	r1, #0
   1148a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }
            else
            {
                /* Do Nothing */
            }
            break;
   1148e:	e003      	b.n	11498 <Pwm_Ipw_SetOutputToIdle+0x88>
            /* Nothing to do. this feature is not supported for Flexio */
            break;
#endif
        case PWM_CHANNEL_NONE:
            /* Nothing to do. No hw channel assigned to the logical channel */
            break;
   11490:	bf00      	nop
   11492:	e002      	b.n	1149a <Pwm_Ipw_SetOutputToIdle+0x8a>
        default:
            /* Nothing to do. */
            break;
   11494:	bf00      	nop
   11496:	e000      	b.n	1149a <Pwm_Ipw_SetOutputToIdle+0x8a>
            break;
   11498:	bf00      	nop
    }

    (void) IdleState;

}
   1149a:	bf00      	nop
   1149c:	b005      	add	sp, #20
   1149e:	f85d fb04 	ldr.w	pc, [sp], #4
   114a2:	bf00      	nop
   114a4:	1fff9004 	.word	0x1fff9004
   114a8:	1fff91d4 	.word	0x1fff91d4

000114ac <Pwm_Ipw_ValidateSetOutPutToIdle>:
*               E_NOT_OK        The Idle state is not ready
*               E_OK            The Idle state is ready
*
*/
Std_ReturnType Pwm_Ipw_ValidateSetOutPutToIdle(const Pwm_IpwChannelConfigType * const IpConfig)
{
   114ac:	b084      	sub	sp, #16
   114ae:	9001      	str	r0, [sp, #4]
    /** @brief  Variable to store the value returned by the function */
    Std_ReturnType      RetVal = (Std_ReturnType)E_OK;
   114b0:	2300      	movs	r3, #0
   114b2:	f88d 300f 	strb.w	r3, [sp, #15]
    
    switch(IpConfig->ChannelType)
   114b6:	9b01      	ldr	r3, [sp, #4]
   114b8:	681b      	ldr	r3, [r3, #0]
   114ba:	2b01      	cmp	r3, #1
   114bc:	d103      	bne.n	114c6 <Pwm_Ipw_ValidateSetOutPutToIdle+0x1a>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            RetVal = (Std_ReturnType)E_OK;
   114be:	2300      	movs	r3, #0
   114c0:	f88d 300f 	strb.w	r3, [sp, #15]
            break;
   114c4:	e003      	b.n	114ce <Pwm_Ipw_ValidateSetOutPutToIdle+0x22>
            RetVal = (Std_ReturnType)E_NOT_OK;
            break;
#endif
        case PWM_CHANNEL_NONE:
        default:
            RetVal = (Std_ReturnType)E_NOT_OK;
   114c6:	2301      	movs	r3, #1
   114c8:	f88d 300f 	strb.w	r3, [sp, #15]
            break;
   114cc:	bf00      	nop

    }

    return RetVal; 
   114ce:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
   114d2:	4618      	mov	r0, r3
   114d4:	b004      	add	sp, #16
   114d6:	4770      	bx	lr

000114d8 <Pwm_Ipw_GetMaxPeriodValue>:
*
* @return       uint32
*
*/  
uint32 Pwm_Ipw_GetMaxPeriodValue(const Pwm_IpwChannelConfigType * const IpConfig)
{
   114d8:	b084      	sub	sp, #16
   114da:	9001      	str	r0, [sp, #4]
    /** @brief  Store return value */
    uint32               RetVal = (uint32)0xFFFFU;
   114dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   114e0:	9303      	str	r3, [sp, #12]

    switch(IpConfig->ChannelType)
   114e2:	9b01      	ldr	r3, [sp, #4]
   114e4:	681b      	ldr	r3, [r3, #0]
   114e6:	2b01      	cmp	r3, #1
   114e8:	d103      	bne.n	114f2 <Pwm_Ipw_GetMaxPeriodValue+0x1a>
    {
#if (PWM_FTM_USED == STD_ON)
        case PWM_CHANNEL_FTM:
            RetVal = (uint32)0xFFFEU;
   114ea:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   114ee:	9303      	str	r3, [sp, #12]
            break;
   114f0:	e000      	b.n	114f4 <Pwm_Ipw_GetMaxPeriodValue+0x1c>
            break;
#endif
        case PWM_CHANNEL_NONE:
        default:
            /* Do Nothing */
            break;
   114f2:	bf00      	nop
    }

    return RetVal;
   114f4:	9b03      	ldr	r3, [sp, #12]
}
   114f6:	4618      	mov	r0, r3
   114f8:	b004      	add	sp, #16
   114fa:	4770      	bx	lr

000114fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00(void)
{
   114fc:	b500      	push	{lr}
   114fe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11500:	f7f0 f98a 	bl	1818 <Sys_GetCoreID>
   11504:	4603      	mov	r3, r0
   11506:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId])
   11508:	4a10      	ldr	r2, [pc, #64]	; (1154c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x50>)
   1150a:	9b01      	ldr	r3, [sp, #4]
   1150c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11510:	2b00      	cmp	r3, #0
   11512:	d10d      	bne.n	11530 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11514:	f7ef f9f8 	bl	908 <Adc_schm_read_msr>
   11518:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1151a:	9b00      	ldr	r3, [sp, #0]
   1151c:	f003 0301 	and.w	r3, r3, #1
   11520:	2b00      	cmp	r3, #0
   11522:	d100      	bne.n	11526 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11524:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_00[u32CoreId] = msr;
   11526:	490a      	ldr	r1, [pc, #40]	; (11550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x54>)
   11528:	9b01      	ldr	r3, [sp, #4]
   1152a:	9a00      	ldr	r2, [sp, #0]
   1152c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId]++;
   11530:	4a06      	ldr	r2, [pc, #24]	; (1154c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x50>)
   11532:	9b01      	ldr	r3, [sp, #4]
   11534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11538:	1c5a      	adds	r2, r3, #1
   1153a:	4904      	ldr	r1, [pc, #16]	; (1154c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x50>)
   1153c:	9b01      	ldr	r3, [sp, #4]
   1153e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11542:	bf00      	nop
   11544:	b003      	add	sp, #12
   11546:	f85d fb04 	ldr.w	pc, [sp], #4
   1154a:	bf00      	nop
   1154c:	1fff9218 	.word	0x1fff9218
   11550:	1fff9214 	.word	0x1fff9214

00011554 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00(void)
{
   11554:	b500      	push	{lr}
   11556:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11558:	f7f0 f95e 	bl	1818 <Sys_GetCoreID>
   1155c:	4603      	mov	r3, r0
   1155e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId]--;
   11560:	4a0d      	ldr	r2, [pc, #52]	; (11598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x44>)
   11562:	9b01      	ldr	r3, [sp, #4]
   11564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11568:	1e5a      	subs	r2, r3, #1
   1156a:	490b      	ldr	r1, [pc, #44]	; (11598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x44>)
   1156c:	9b01      	ldr	r3, [sp, #4]
   1156e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
   11572:	4a0a      	ldr	r2, [pc, #40]	; (1159c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x48>)
   11574:	9b01      	ldr	r3, [sp, #4]
   11576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1157a:	f003 0301 	and.w	r3, r3, #1
   1157e:	2b00      	cmp	r3, #0
   11580:	d106      	bne.n	11590 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x3c>
   11582:	4a05      	ldr	r2, [pc, #20]	; (11598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x44>)
   11584:	9b01      	ldr	r3, [sp, #4]
   11586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1158a:	2b00      	cmp	r3, #0
   1158c:	d100      	bne.n	11590 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1158e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11590:	bf00      	nop
   11592:	b003      	add	sp, #12
   11594:	f85d fb04 	ldr.w	pc, [sp], #4
   11598:	1fff9218 	.word	0x1fff9218
   1159c:	1fff9214 	.word	0x1fff9214

000115a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01(void)
{
   115a0:	b500      	push	{lr}
   115a2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   115a4:	f7f0 f938 	bl	1818 <Sys_GetCoreID>
   115a8:	4603      	mov	r3, r0
   115aa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId])
   115ac:	4a10      	ldr	r2, [pc, #64]	; (115f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x50>)
   115ae:	9b01      	ldr	r3, [sp, #4]
   115b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   115b4:	2b00      	cmp	r3, #0
   115b6:	d10d      	bne.n	115d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   115b8:	f7ef f9a6 	bl	908 <Adc_schm_read_msr>
   115bc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   115be:	9b00      	ldr	r3, [sp, #0]
   115c0:	f003 0301 	and.w	r3, r3, #1
   115c4:	2b00      	cmp	r3, #0
   115c6:	d100      	bne.n	115ca <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   115c8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_01[u32CoreId] = msr;
   115ca:	490a      	ldr	r1, [pc, #40]	; (115f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x54>)
   115cc:	9b01      	ldr	r3, [sp, #4]
   115ce:	9a00      	ldr	r2, [sp, #0]
   115d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId]++;
   115d4:	4a06      	ldr	r2, [pc, #24]	; (115f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x50>)
   115d6:	9b01      	ldr	r3, [sp, #4]
   115d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   115dc:	1c5a      	adds	r2, r3, #1
   115de:	4904      	ldr	r1, [pc, #16]	; (115f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x50>)
   115e0:	9b01      	ldr	r3, [sp, #4]
   115e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   115e6:	bf00      	nop
   115e8:	b003      	add	sp, #12
   115ea:	f85d fb04 	ldr.w	pc, [sp], #4
   115ee:	bf00      	nop
   115f0:	1fff9220 	.word	0x1fff9220
   115f4:	1fff921c 	.word	0x1fff921c

000115f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01(void)
{
   115f8:	b500      	push	{lr}
   115fa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   115fc:	f7f0 f90c 	bl	1818 <Sys_GetCoreID>
   11600:	4603      	mov	r3, r0
   11602:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId]--;
   11604:	4a0d      	ldr	r2, [pc, #52]	; (1163c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x44>)
   11606:	9b01      	ldr	r3, [sp, #4]
   11608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1160c:	1e5a      	subs	r2, r3, #1
   1160e:	490b      	ldr	r1, [pc, #44]	; (1163c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x44>)
   11610:	9b01      	ldr	r3, [sp, #4]
   11612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
   11616:	4a0a      	ldr	r2, [pc, #40]	; (11640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x48>)
   11618:	9b01      	ldr	r3, [sp, #4]
   1161a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1161e:	f003 0301 	and.w	r3, r3, #1
   11622:	2b00      	cmp	r3, #0
   11624:	d106      	bne.n	11634 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x3c>
   11626:	4a05      	ldr	r2, [pc, #20]	; (1163c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x44>)
   11628:	9b01      	ldr	r3, [sp, #4]
   1162a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1162e:	2b00      	cmp	r3, #0
   11630:	d100      	bne.n	11634 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11632:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11634:	bf00      	nop
   11636:	b003      	add	sp, #12
   11638:	f85d fb04 	ldr.w	pc, [sp], #4
   1163c:	1fff9220 	.word	0x1fff9220
   11640:	1fff921c 	.word	0x1fff921c

00011644 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02(void)
{
   11644:	b500      	push	{lr}
   11646:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11648:	f7f0 f8e6 	bl	1818 <Sys_GetCoreID>
   1164c:	4603      	mov	r3, r0
   1164e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId])
   11650:	4a10      	ldr	r2, [pc, #64]	; (11694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x50>)
   11652:	9b01      	ldr	r3, [sp, #4]
   11654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11658:	2b00      	cmp	r3, #0
   1165a:	d10d      	bne.n	11678 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1165c:	f7ef f954 	bl	908 <Adc_schm_read_msr>
   11660:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11662:	9b00      	ldr	r3, [sp, #0]
   11664:	f003 0301 	and.w	r3, r3, #1
   11668:	2b00      	cmp	r3, #0
   1166a:	d100      	bne.n	1166e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1166c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_02[u32CoreId] = msr;
   1166e:	490a      	ldr	r1, [pc, #40]	; (11698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x54>)
   11670:	9b01      	ldr	r3, [sp, #4]
   11672:	9a00      	ldr	r2, [sp, #0]
   11674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId]++;
   11678:	4a06      	ldr	r2, [pc, #24]	; (11694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x50>)
   1167a:	9b01      	ldr	r3, [sp, #4]
   1167c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11680:	1c5a      	adds	r2, r3, #1
   11682:	4904      	ldr	r1, [pc, #16]	; (11694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x50>)
   11684:	9b01      	ldr	r3, [sp, #4]
   11686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1168a:	bf00      	nop
   1168c:	b003      	add	sp, #12
   1168e:	f85d fb04 	ldr.w	pc, [sp], #4
   11692:	bf00      	nop
   11694:	1fff9228 	.word	0x1fff9228
   11698:	1fff9224 	.word	0x1fff9224

0001169c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02(void)
{
   1169c:	b500      	push	{lr}
   1169e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   116a0:	f7f0 f8ba 	bl	1818 <Sys_GetCoreID>
   116a4:	4603      	mov	r3, r0
   116a6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId]--;
   116a8:	4a0d      	ldr	r2, [pc, #52]	; (116e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x44>)
   116aa:	9b01      	ldr	r3, [sp, #4]
   116ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   116b0:	1e5a      	subs	r2, r3, #1
   116b2:	490b      	ldr	r1, [pc, #44]	; (116e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x44>)
   116b4:	9b01      	ldr	r3, [sp, #4]
   116b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
   116ba:	4a0a      	ldr	r2, [pc, #40]	; (116e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x48>)
   116bc:	9b01      	ldr	r3, [sp, #4]
   116be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   116c2:	f003 0301 	and.w	r3, r3, #1
   116c6:	2b00      	cmp	r3, #0
   116c8:	d106      	bne.n	116d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x3c>
   116ca:	4a05      	ldr	r2, [pc, #20]	; (116e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x44>)
   116cc:	9b01      	ldr	r3, [sp, #4]
   116ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   116d2:	2b00      	cmp	r3, #0
   116d4:	d100      	bne.n	116d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   116d6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   116d8:	bf00      	nop
   116da:	b003      	add	sp, #12
   116dc:	f85d fb04 	ldr.w	pc, [sp], #4
   116e0:	1fff9228 	.word	0x1fff9228
   116e4:	1fff9224 	.word	0x1fff9224

000116e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03(void)
{
   116e8:	b500      	push	{lr}
   116ea:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   116ec:	f7f0 f894 	bl	1818 <Sys_GetCoreID>
   116f0:	4603      	mov	r3, r0
   116f2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId])
   116f4:	4a10      	ldr	r2, [pc, #64]	; (11738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x50>)
   116f6:	9b01      	ldr	r3, [sp, #4]
   116f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   116fc:	2b00      	cmp	r3, #0
   116fe:	d10d      	bne.n	1171c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11700:	f7ef f902 	bl	908 <Adc_schm_read_msr>
   11704:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11706:	9b00      	ldr	r3, [sp, #0]
   11708:	f003 0301 	and.w	r3, r3, #1
   1170c:	2b00      	cmp	r3, #0
   1170e:	d100      	bne.n	11712 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11710:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_03[u32CoreId] = msr;
   11712:	490a      	ldr	r1, [pc, #40]	; (1173c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x54>)
   11714:	9b01      	ldr	r3, [sp, #4]
   11716:	9a00      	ldr	r2, [sp, #0]
   11718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId]++;
   1171c:	4a06      	ldr	r2, [pc, #24]	; (11738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x50>)
   1171e:	9b01      	ldr	r3, [sp, #4]
   11720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11724:	1c5a      	adds	r2, r3, #1
   11726:	4904      	ldr	r1, [pc, #16]	; (11738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x50>)
   11728:	9b01      	ldr	r3, [sp, #4]
   1172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1172e:	bf00      	nop
   11730:	b003      	add	sp, #12
   11732:	f85d fb04 	ldr.w	pc, [sp], #4
   11736:	bf00      	nop
   11738:	1fff9230 	.word	0x1fff9230
   1173c:	1fff922c 	.word	0x1fff922c

00011740 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03(void)
{
   11740:	b500      	push	{lr}
   11742:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11744:	f7f0 f868 	bl	1818 <Sys_GetCoreID>
   11748:	4603      	mov	r3, r0
   1174a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId]--;
   1174c:	4a0d      	ldr	r2, [pc, #52]	; (11784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x44>)
   1174e:	9b01      	ldr	r3, [sp, #4]
   11750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11754:	1e5a      	subs	r2, r3, #1
   11756:	490b      	ldr	r1, [pc, #44]	; (11784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x44>)
   11758:	9b01      	ldr	r3, [sp, #4]
   1175a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
   1175e:	4a0a      	ldr	r2, [pc, #40]	; (11788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x48>)
   11760:	9b01      	ldr	r3, [sp, #4]
   11762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11766:	f003 0301 	and.w	r3, r3, #1
   1176a:	2b00      	cmp	r3, #0
   1176c:	d106      	bne.n	1177c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x3c>
   1176e:	4a05      	ldr	r2, [pc, #20]	; (11784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x44>)
   11770:	9b01      	ldr	r3, [sp, #4]
   11772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11776:	2b00      	cmp	r3, #0
   11778:	d100      	bne.n	1177c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1177a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1177c:	bf00      	nop
   1177e:	b003      	add	sp, #12
   11780:	f85d fb04 	ldr.w	pc, [sp], #4
   11784:	1fff9230 	.word	0x1fff9230
   11788:	1fff922c 	.word	0x1fff922c

0001178c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04(void)
{
   1178c:	b500      	push	{lr}
   1178e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11790:	f7f0 f842 	bl	1818 <Sys_GetCoreID>
   11794:	4603      	mov	r3, r0
   11796:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId])
   11798:	4a10      	ldr	r2, [pc, #64]	; (117dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x50>)
   1179a:	9b01      	ldr	r3, [sp, #4]
   1179c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   117a0:	2b00      	cmp	r3, #0
   117a2:	d10d      	bne.n	117c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   117a4:	f7ef f8b0 	bl	908 <Adc_schm_read_msr>
   117a8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   117aa:	9b00      	ldr	r3, [sp, #0]
   117ac:	f003 0301 	and.w	r3, r3, #1
   117b0:	2b00      	cmp	r3, #0
   117b2:	d100      	bne.n	117b6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   117b4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_04[u32CoreId] = msr;
   117b6:	490a      	ldr	r1, [pc, #40]	; (117e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x54>)
   117b8:	9b01      	ldr	r3, [sp, #4]
   117ba:	9a00      	ldr	r2, [sp, #0]
   117bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId]++;
   117c0:	4a06      	ldr	r2, [pc, #24]	; (117dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x50>)
   117c2:	9b01      	ldr	r3, [sp, #4]
   117c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   117c8:	1c5a      	adds	r2, r3, #1
   117ca:	4904      	ldr	r1, [pc, #16]	; (117dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x50>)
   117cc:	9b01      	ldr	r3, [sp, #4]
   117ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   117d2:	bf00      	nop
   117d4:	b003      	add	sp, #12
   117d6:	f85d fb04 	ldr.w	pc, [sp], #4
   117da:	bf00      	nop
   117dc:	1fff9238 	.word	0x1fff9238
   117e0:	1fff9234 	.word	0x1fff9234

000117e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04(void)
{
   117e4:	b500      	push	{lr}
   117e6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   117e8:	f7f0 f816 	bl	1818 <Sys_GetCoreID>
   117ec:	4603      	mov	r3, r0
   117ee:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId]--;
   117f0:	4a0d      	ldr	r2, [pc, #52]	; (11828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x44>)
   117f2:	9b01      	ldr	r3, [sp, #4]
   117f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   117f8:	1e5a      	subs	r2, r3, #1
   117fa:	490b      	ldr	r1, [pc, #44]	; (11828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x44>)
   117fc:	9b01      	ldr	r3, [sp, #4]
   117fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
   11802:	4a0a      	ldr	r2, [pc, #40]	; (1182c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x48>)
   11804:	9b01      	ldr	r3, [sp, #4]
   11806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1180a:	f003 0301 	and.w	r3, r3, #1
   1180e:	2b00      	cmp	r3, #0
   11810:	d106      	bne.n	11820 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x3c>
   11812:	4a05      	ldr	r2, [pc, #20]	; (11828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x44>)
   11814:	9b01      	ldr	r3, [sp, #4]
   11816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1181a:	2b00      	cmp	r3, #0
   1181c:	d100      	bne.n	11820 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1181e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11820:	bf00      	nop
   11822:	b003      	add	sp, #12
   11824:	f85d fb04 	ldr.w	pc, [sp], #4
   11828:	1fff9238 	.word	0x1fff9238
   1182c:	1fff9234 	.word	0x1fff9234

00011830 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05(void)
{
   11830:	b500      	push	{lr}
   11832:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11834:	f7ef fff0 	bl	1818 <Sys_GetCoreID>
   11838:	4603      	mov	r3, r0
   1183a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId])
   1183c:	4a10      	ldr	r2, [pc, #64]	; (11880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x50>)
   1183e:	9b01      	ldr	r3, [sp, #4]
   11840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11844:	2b00      	cmp	r3, #0
   11846:	d10d      	bne.n	11864 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11848:	f7ef f85e 	bl	908 <Adc_schm_read_msr>
   1184c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1184e:	9b00      	ldr	r3, [sp, #0]
   11850:	f003 0301 	and.w	r3, r3, #1
   11854:	2b00      	cmp	r3, #0
   11856:	d100      	bne.n	1185a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11858:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_05[u32CoreId] = msr;
   1185a:	490a      	ldr	r1, [pc, #40]	; (11884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x54>)
   1185c:	9b01      	ldr	r3, [sp, #4]
   1185e:	9a00      	ldr	r2, [sp, #0]
   11860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId]++;
   11864:	4a06      	ldr	r2, [pc, #24]	; (11880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x50>)
   11866:	9b01      	ldr	r3, [sp, #4]
   11868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1186c:	1c5a      	adds	r2, r3, #1
   1186e:	4904      	ldr	r1, [pc, #16]	; (11880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x50>)
   11870:	9b01      	ldr	r3, [sp, #4]
   11872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11876:	bf00      	nop
   11878:	b003      	add	sp, #12
   1187a:	f85d fb04 	ldr.w	pc, [sp], #4
   1187e:	bf00      	nop
   11880:	1fff9240 	.word	0x1fff9240
   11884:	1fff923c 	.word	0x1fff923c

00011888 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05(void)
{
   11888:	b500      	push	{lr}
   1188a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1188c:	f7ef ffc4 	bl	1818 <Sys_GetCoreID>
   11890:	4603      	mov	r3, r0
   11892:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId]--;
   11894:	4a0d      	ldr	r2, [pc, #52]	; (118cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x44>)
   11896:	9b01      	ldr	r3, [sp, #4]
   11898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1189c:	1e5a      	subs	r2, r3, #1
   1189e:	490b      	ldr	r1, [pc, #44]	; (118cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x44>)
   118a0:	9b01      	ldr	r3, [sp, #4]
   118a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
   118a6:	4a0a      	ldr	r2, [pc, #40]	; (118d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x48>)
   118a8:	9b01      	ldr	r3, [sp, #4]
   118aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   118ae:	f003 0301 	and.w	r3, r3, #1
   118b2:	2b00      	cmp	r3, #0
   118b4:	d106      	bne.n	118c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x3c>
   118b6:	4a05      	ldr	r2, [pc, #20]	; (118cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x44>)
   118b8:	9b01      	ldr	r3, [sp, #4]
   118ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   118be:	2b00      	cmp	r3, #0
   118c0:	d100      	bne.n	118c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   118c2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   118c4:	bf00      	nop
   118c6:	b003      	add	sp, #12
   118c8:	f85d fb04 	ldr.w	pc, [sp], #4
   118cc:	1fff9240 	.word	0x1fff9240
   118d0:	1fff923c 	.word	0x1fff923c

000118d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10(void)
{
   118d4:	b500      	push	{lr}
   118d6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   118d8:	f7ef ff9e 	bl	1818 <Sys_GetCoreID>
   118dc:	4603      	mov	r3, r0
   118de:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId])
   118e0:	4a10      	ldr	r2, [pc, #64]	; (11924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x50>)
   118e2:	9b01      	ldr	r3, [sp, #4]
   118e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   118e8:	2b00      	cmp	r3, #0
   118ea:	d10d      	bne.n	11908 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   118ec:	f7ef f80c 	bl	908 <Adc_schm_read_msr>
   118f0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   118f2:	9b00      	ldr	r3, [sp, #0]
   118f4:	f003 0301 	and.w	r3, r3, #1
   118f8:	2b00      	cmp	r3, #0
   118fa:	d100      	bne.n	118fe <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   118fc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_10[u32CoreId] = msr;
   118fe:	490a      	ldr	r1, [pc, #40]	; (11928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x54>)
   11900:	9b01      	ldr	r3, [sp, #4]
   11902:	9a00      	ldr	r2, [sp, #0]
   11904:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId]++;
   11908:	4a06      	ldr	r2, [pc, #24]	; (11924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x50>)
   1190a:	9b01      	ldr	r3, [sp, #4]
   1190c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11910:	1c5a      	adds	r2, r3, #1
   11912:	4904      	ldr	r1, [pc, #16]	; (11924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x50>)
   11914:	9b01      	ldr	r3, [sp, #4]
   11916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1191a:	bf00      	nop
   1191c:	b003      	add	sp, #12
   1191e:	f85d fb04 	ldr.w	pc, [sp], #4
   11922:	bf00      	nop
   11924:	1fff9248 	.word	0x1fff9248
   11928:	1fff9244 	.word	0x1fff9244

0001192c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10(void)
{
   1192c:	b500      	push	{lr}
   1192e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11930:	f7ef ff72 	bl	1818 <Sys_GetCoreID>
   11934:	4603      	mov	r3, r0
   11936:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId]--;
   11938:	4a0d      	ldr	r2, [pc, #52]	; (11970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x44>)
   1193a:	9b01      	ldr	r3, [sp, #4]
   1193c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11940:	1e5a      	subs	r2, r3, #1
   11942:	490b      	ldr	r1, [pc, #44]	; (11970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x44>)
   11944:	9b01      	ldr	r3, [sp, #4]
   11946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
   1194a:	4a0a      	ldr	r2, [pc, #40]	; (11974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x48>)
   1194c:	9b01      	ldr	r3, [sp, #4]
   1194e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11952:	f003 0301 	and.w	r3, r3, #1
   11956:	2b00      	cmp	r3, #0
   11958:	d106      	bne.n	11968 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x3c>
   1195a:	4a05      	ldr	r2, [pc, #20]	; (11970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x44>)
   1195c:	9b01      	ldr	r3, [sp, #4]
   1195e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11962:	2b00      	cmp	r3, #0
   11964:	d100      	bne.n	11968 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11966:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11968:	bf00      	nop
   1196a:	b003      	add	sp, #12
   1196c:	f85d fb04 	ldr.w	pc, [sp], #4
   11970:	1fff9248 	.word	0x1fff9248
   11974:	1fff9244 	.word	0x1fff9244

00011978 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100(void)
{
   11978:	b500      	push	{lr}
   1197a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1197c:	f7ef ff4c 	bl	1818 <Sys_GetCoreID>
   11980:	4603      	mov	r3, r0
   11982:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId])
   11984:	4a10      	ldr	r2, [pc, #64]	; (119c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x50>)
   11986:	9b01      	ldr	r3, [sp, #4]
   11988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1198c:	2b00      	cmp	r3, #0
   1198e:	d10d      	bne.n	119ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11990:	f7ee ffba 	bl	908 <Adc_schm_read_msr>
   11994:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11996:	9b00      	ldr	r3, [sp, #0]
   11998:	f003 0301 	and.w	r3, r3, #1
   1199c:	2b00      	cmp	r3, #0
   1199e:	d100      	bne.n	119a2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   119a0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_100[u32CoreId] = msr;
   119a2:	490a      	ldr	r1, [pc, #40]	; (119cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x54>)
   119a4:	9b01      	ldr	r3, [sp, #4]
   119a6:	9a00      	ldr	r2, [sp, #0]
   119a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId]++;
   119ac:	4a06      	ldr	r2, [pc, #24]	; (119c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x50>)
   119ae:	9b01      	ldr	r3, [sp, #4]
   119b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   119b4:	1c5a      	adds	r2, r3, #1
   119b6:	4904      	ldr	r1, [pc, #16]	; (119c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x50>)
   119b8:	9b01      	ldr	r3, [sp, #4]
   119ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   119be:	bf00      	nop
   119c0:	b003      	add	sp, #12
   119c2:	f85d fb04 	ldr.w	pc, [sp], #4
   119c6:	bf00      	nop
   119c8:	1fff9250 	.word	0x1fff9250
   119cc:	1fff924c 	.word	0x1fff924c

000119d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100(void)
{
   119d0:	b500      	push	{lr}
   119d2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   119d4:	f7ef ff20 	bl	1818 <Sys_GetCoreID>
   119d8:	4603      	mov	r3, r0
   119da:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId]--;
   119dc:	4a0d      	ldr	r2, [pc, #52]	; (11a14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x44>)
   119de:	9b01      	ldr	r3, [sp, #4]
   119e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   119e4:	1e5a      	subs	r2, r3, #1
   119e6:	490b      	ldr	r1, [pc, #44]	; (11a14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x44>)
   119e8:	9b01      	ldr	r3, [sp, #4]
   119ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_100[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId]))         /*if interrupts were enabled*/
   119ee:	4a0a      	ldr	r2, [pc, #40]	; (11a18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x48>)
   119f0:	9b01      	ldr	r3, [sp, #4]
   119f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   119f6:	f003 0301 	and.w	r3, r3, #1
   119fa:	2b00      	cmp	r3, #0
   119fc:	d106      	bne.n	11a0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x3c>
   119fe:	4a05      	ldr	r2, [pc, #20]	; (11a14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x44>)
   11a00:	9b01      	ldr	r3, [sp, #4]
   11a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11a06:	2b00      	cmp	r3, #0
   11a08:	d100      	bne.n	11a0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11a0a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11a0c:	bf00      	nop
   11a0e:	b003      	add	sp, #12
   11a10:	f85d fb04 	ldr.w	pc, [sp], #4
   11a14:	1fff9250 	.word	0x1fff9250
   11a18:	1fff924c 	.word	0x1fff924c

00011a1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101(void)
{
   11a1c:	b500      	push	{lr}
   11a1e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11a20:	f7ef fefa 	bl	1818 <Sys_GetCoreID>
   11a24:	4603      	mov	r3, r0
   11a26:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId])
   11a28:	4a10      	ldr	r2, [pc, #64]	; (11a6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x50>)
   11a2a:	9b01      	ldr	r3, [sp, #4]
   11a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11a30:	2b00      	cmp	r3, #0
   11a32:	d10d      	bne.n	11a50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11a34:	f7ee ff68 	bl	908 <Adc_schm_read_msr>
   11a38:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11a3a:	9b00      	ldr	r3, [sp, #0]
   11a3c:	f003 0301 	and.w	r3, r3, #1
   11a40:	2b00      	cmp	r3, #0
   11a42:	d100      	bne.n	11a46 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11a44:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_101[u32CoreId] = msr;
   11a46:	490a      	ldr	r1, [pc, #40]	; (11a70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x54>)
   11a48:	9b01      	ldr	r3, [sp, #4]
   11a4a:	9a00      	ldr	r2, [sp, #0]
   11a4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId]++;
   11a50:	4a06      	ldr	r2, [pc, #24]	; (11a6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x50>)
   11a52:	9b01      	ldr	r3, [sp, #4]
   11a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11a58:	1c5a      	adds	r2, r3, #1
   11a5a:	4904      	ldr	r1, [pc, #16]	; (11a6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x50>)
   11a5c:	9b01      	ldr	r3, [sp, #4]
   11a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11a62:	bf00      	nop
   11a64:	b003      	add	sp, #12
   11a66:	f85d fb04 	ldr.w	pc, [sp], #4
   11a6a:	bf00      	nop
   11a6c:	1fff9258 	.word	0x1fff9258
   11a70:	1fff9254 	.word	0x1fff9254

00011a74 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101(void)
{
   11a74:	b500      	push	{lr}
   11a76:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11a78:	f7ef fece 	bl	1818 <Sys_GetCoreID>
   11a7c:	4603      	mov	r3, r0
   11a7e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId]--;
   11a80:	4a0d      	ldr	r2, [pc, #52]	; (11ab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x44>)
   11a82:	9b01      	ldr	r3, [sp, #4]
   11a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11a88:	1e5a      	subs	r2, r3, #1
   11a8a:	490b      	ldr	r1, [pc, #44]	; (11ab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x44>)
   11a8c:	9b01      	ldr	r3, [sp, #4]
   11a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_101[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId]))         /*if interrupts were enabled*/
   11a92:	4a0a      	ldr	r2, [pc, #40]	; (11abc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x48>)
   11a94:	9b01      	ldr	r3, [sp, #4]
   11a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11a9a:	f003 0301 	and.w	r3, r3, #1
   11a9e:	2b00      	cmp	r3, #0
   11aa0:	d106      	bne.n	11ab0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x3c>
   11aa2:	4a05      	ldr	r2, [pc, #20]	; (11ab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x44>)
   11aa4:	9b01      	ldr	r3, [sp, #4]
   11aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11aaa:	2b00      	cmp	r3, #0
   11aac:	d100      	bne.n	11ab0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11aae:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11ab0:	bf00      	nop
   11ab2:	b003      	add	sp, #12
   11ab4:	f85d fb04 	ldr.w	pc, [sp], #4
   11ab8:	1fff9258 	.word	0x1fff9258
   11abc:	1fff9254 	.word	0x1fff9254

00011ac0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102(void)
{
   11ac0:	b500      	push	{lr}
   11ac2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11ac4:	f7ef fea8 	bl	1818 <Sys_GetCoreID>
   11ac8:	4603      	mov	r3, r0
   11aca:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId])
   11acc:	4a10      	ldr	r2, [pc, #64]	; (11b10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x50>)
   11ace:	9b01      	ldr	r3, [sp, #4]
   11ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11ad4:	2b00      	cmp	r3, #0
   11ad6:	d10d      	bne.n	11af4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11ad8:	f7ee ff16 	bl	908 <Adc_schm_read_msr>
   11adc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11ade:	9b00      	ldr	r3, [sp, #0]
   11ae0:	f003 0301 	and.w	r3, r3, #1
   11ae4:	2b00      	cmp	r3, #0
   11ae6:	d100      	bne.n	11aea <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11ae8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_102[u32CoreId] = msr;
   11aea:	490a      	ldr	r1, [pc, #40]	; (11b14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x54>)
   11aec:	9b01      	ldr	r3, [sp, #4]
   11aee:	9a00      	ldr	r2, [sp, #0]
   11af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId]++;
   11af4:	4a06      	ldr	r2, [pc, #24]	; (11b10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x50>)
   11af6:	9b01      	ldr	r3, [sp, #4]
   11af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11afc:	1c5a      	adds	r2, r3, #1
   11afe:	4904      	ldr	r1, [pc, #16]	; (11b10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x50>)
   11b00:	9b01      	ldr	r3, [sp, #4]
   11b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11b06:	bf00      	nop
   11b08:	b003      	add	sp, #12
   11b0a:	f85d fb04 	ldr.w	pc, [sp], #4
   11b0e:	bf00      	nop
   11b10:	1fff9260 	.word	0x1fff9260
   11b14:	1fff925c 	.word	0x1fff925c

00011b18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102(void)
{
   11b18:	b500      	push	{lr}
   11b1a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11b1c:	f7ef fe7c 	bl	1818 <Sys_GetCoreID>
   11b20:	4603      	mov	r3, r0
   11b22:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId]--;
   11b24:	4a0d      	ldr	r2, [pc, #52]	; (11b5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x44>)
   11b26:	9b01      	ldr	r3, [sp, #4]
   11b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11b2c:	1e5a      	subs	r2, r3, #1
   11b2e:	490b      	ldr	r1, [pc, #44]	; (11b5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x44>)
   11b30:	9b01      	ldr	r3, [sp, #4]
   11b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_102[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId]))         /*if interrupts were enabled*/
   11b36:	4a0a      	ldr	r2, [pc, #40]	; (11b60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x48>)
   11b38:	9b01      	ldr	r3, [sp, #4]
   11b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11b3e:	f003 0301 	and.w	r3, r3, #1
   11b42:	2b00      	cmp	r3, #0
   11b44:	d106      	bne.n	11b54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x3c>
   11b46:	4a05      	ldr	r2, [pc, #20]	; (11b5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x44>)
   11b48:	9b01      	ldr	r3, [sp, #4]
   11b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11b4e:	2b00      	cmp	r3, #0
   11b50:	d100      	bne.n	11b54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11b52:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11b54:	bf00      	nop
   11b56:	b003      	add	sp, #12
   11b58:	f85d fb04 	ldr.w	pc, [sp], #4
   11b5c:	1fff9260 	.word	0x1fff9260
   11b60:	1fff925c 	.word	0x1fff925c

00011b64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103(void)
{
   11b64:	b500      	push	{lr}
   11b66:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11b68:	f7ef fe56 	bl	1818 <Sys_GetCoreID>
   11b6c:	4603      	mov	r3, r0
   11b6e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId])
   11b70:	4a10      	ldr	r2, [pc, #64]	; (11bb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x50>)
   11b72:	9b01      	ldr	r3, [sp, #4]
   11b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11b78:	2b00      	cmp	r3, #0
   11b7a:	d10d      	bne.n	11b98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11b7c:	f7ee fec4 	bl	908 <Adc_schm_read_msr>
   11b80:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11b82:	9b00      	ldr	r3, [sp, #0]
   11b84:	f003 0301 	and.w	r3, r3, #1
   11b88:	2b00      	cmp	r3, #0
   11b8a:	d100      	bne.n	11b8e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11b8c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_103[u32CoreId] = msr;
   11b8e:	490a      	ldr	r1, [pc, #40]	; (11bb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x54>)
   11b90:	9b01      	ldr	r3, [sp, #4]
   11b92:	9a00      	ldr	r2, [sp, #0]
   11b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId]++;
   11b98:	4a06      	ldr	r2, [pc, #24]	; (11bb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x50>)
   11b9a:	9b01      	ldr	r3, [sp, #4]
   11b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11ba0:	1c5a      	adds	r2, r3, #1
   11ba2:	4904      	ldr	r1, [pc, #16]	; (11bb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x50>)
   11ba4:	9b01      	ldr	r3, [sp, #4]
   11ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11baa:	bf00      	nop
   11bac:	b003      	add	sp, #12
   11bae:	f85d fb04 	ldr.w	pc, [sp], #4
   11bb2:	bf00      	nop
   11bb4:	1fff9268 	.word	0x1fff9268
   11bb8:	1fff9264 	.word	0x1fff9264

00011bbc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103(void)
{
   11bbc:	b500      	push	{lr}
   11bbe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11bc0:	f7ef fe2a 	bl	1818 <Sys_GetCoreID>
   11bc4:	4603      	mov	r3, r0
   11bc6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId]--;
   11bc8:	4a0d      	ldr	r2, [pc, #52]	; (11c00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x44>)
   11bca:	9b01      	ldr	r3, [sp, #4]
   11bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11bd0:	1e5a      	subs	r2, r3, #1
   11bd2:	490b      	ldr	r1, [pc, #44]	; (11c00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x44>)
   11bd4:	9b01      	ldr	r3, [sp, #4]
   11bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_103[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId]))         /*if interrupts were enabled*/
   11bda:	4a0a      	ldr	r2, [pc, #40]	; (11c04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x48>)
   11bdc:	9b01      	ldr	r3, [sp, #4]
   11bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11be2:	f003 0301 	and.w	r3, r3, #1
   11be6:	2b00      	cmp	r3, #0
   11be8:	d106      	bne.n	11bf8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x3c>
   11bea:	4a05      	ldr	r2, [pc, #20]	; (11c00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x44>)
   11bec:	9b01      	ldr	r3, [sp, #4]
   11bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11bf2:	2b00      	cmp	r3, #0
   11bf4:	d100      	bne.n	11bf8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11bf6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11bf8:	bf00      	nop
   11bfa:	b003      	add	sp, #12
   11bfc:	f85d fb04 	ldr.w	pc, [sp], #4
   11c00:	1fff9268 	.word	0x1fff9268
   11c04:	1fff9264 	.word	0x1fff9264

00011c08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11(void)
{
   11c08:	b500      	push	{lr}
   11c0a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11c0c:	f7ef fe04 	bl	1818 <Sys_GetCoreID>
   11c10:	4603      	mov	r3, r0
   11c12:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId])
   11c14:	4a10      	ldr	r2, [pc, #64]	; (11c58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x50>)
   11c16:	9b01      	ldr	r3, [sp, #4]
   11c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11c1c:	2b00      	cmp	r3, #0
   11c1e:	d10d      	bne.n	11c3c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11c20:	f7ee fe72 	bl	908 <Adc_schm_read_msr>
   11c24:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11c26:	9b00      	ldr	r3, [sp, #0]
   11c28:	f003 0301 	and.w	r3, r3, #1
   11c2c:	2b00      	cmp	r3, #0
   11c2e:	d100      	bne.n	11c32 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11c30:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_11[u32CoreId] = msr;
   11c32:	490a      	ldr	r1, [pc, #40]	; (11c5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x54>)
   11c34:	9b01      	ldr	r3, [sp, #4]
   11c36:	9a00      	ldr	r2, [sp, #0]
   11c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId]++;
   11c3c:	4a06      	ldr	r2, [pc, #24]	; (11c58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x50>)
   11c3e:	9b01      	ldr	r3, [sp, #4]
   11c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11c44:	1c5a      	adds	r2, r3, #1
   11c46:	4904      	ldr	r1, [pc, #16]	; (11c58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x50>)
   11c48:	9b01      	ldr	r3, [sp, #4]
   11c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11c4e:	bf00      	nop
   11c50:	b003      	add	sp, #12
   11c52:	f85d fb04 	ldr.w	pc, [sp], #4
   11c56:	bf00      	nop
   11c58:	1fff9270 	.word	0x1fff9270
   11c5c:	1fff926c 	.word	0x1fff926c

00011c60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11(void)
{
   11c60:	b500      	push	{lr}
   11c62:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11c64:	f7ef fdd8 	bl	1818 <Sys_GetCoreID>
   11c68:	4603      	mov	r3, r0
   11c6a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId]--;
   11c6c:	4a0d      	ldr	r2, [pc, #52]	; (11ca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x44>)
   11c6e:	9b01      	ldr	r3, [sp, #4]
   11c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11c74:	1e5a      	subs	r2, r3, #1
   11c76:	490b      	ldr	r1, [pc, #44]	; (11ca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x44>)
   11c78:	9b01      	ldr	r3, [sp, #4]
   11c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
   11c7e:	4a0a      	ldr	r2, [pc, #40]	; (11ca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x48>)
   11c80:	9b01      	ldr	r3, [sp, #4]
   11c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11c86:	f003 0301 	and.w	r3, r3, #1
   11c8a:	2b00      	cmp	r3, #0
   11c8c:	d106      	bne.n	11c9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x3c>
   11c8e:	4a05      	ldr	r2, [pc, #20]	; (11ca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x44>)
   11c90:	9b01      	ldr	r3, [sp, #4]
   11c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11c96:	2b00      	cmp	r3, #0
   11c98:	d100      	bne.n	11c9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11c9a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11c9c:	bf00      	nop
   11c9e:	b003      	add	sp, #12
   11ca0:	f85d fb04 	ldr.w	pc, [sp], #4
   11ca4:	1fff9270 	.word	0x1fff9270
   11ca8:	1fff926c 	.word	0x1fff926c

00011cac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12(void)
{
   11cac:	b500      	push	{lr}
   11cae:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11cb0:	f7ef fdb2 	bl	1818 <Sys_GetCoreID>
   11cb4:	4603      	mov	r3, r0
   11cb6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId])
   11cb8:	4a10      	ldr	r2, [pc, #64]	; (11cfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x50>)
   11cba:	9b01      	ldr	r3, [sp, #4]
   11cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11cc0:	2b00      	cmp	r3, #0
   11cc2:	d10d      	bne.n	11ce0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11cc4:	f7ee fe20 	bl	908 <Adc_schm_read_msr>
   11cc8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11cca:	9b00      	ldr	r3, [sp, #0]
   11ccc:	f003 0301 	and.w	r3, r3, #1
   11cd0:	2b00      	cmp	r3, #0
   11cd2:	d100      	bne.n	11cd6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11cd4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_12[u32CoreId] = msr;
   11cd6:	490a      	ldr	r1, [pc, #40]	; (11d00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x54>)
   11cd8:	9b01      	ldr	r3, [sp, #4]
   11cda:	9a00      	ldr	r2, [sp, #0]
   11cdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId]++;
   11ce0:	4a06      	ldr	r2, [pc, #24]	; (11cfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x50>)
   11ce2:	9b01      	ldr	r3, [sp, #4]
   11ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11ce8:	1c5a      	adds	r2, r3, #1
   11cea:	4904      	ldr	r1, [pc, #16]	; (11cfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x50>)
   11cec:	9b01      	ldr	r3, [sp, #4]
   11cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11cf2:	bf00      	nop
   11cf4:	b003      	add	sp, #12
   11cf6:	f85d fb04 	ldr.w	pc, [sp], #4
   11cfa:	bf00      	nop
   11cfc:	1fff9278 	.word	0x1fff9278
   11d00:	1fff9274 	.word	0x1fff9274

00011d04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12(void)
{
   11d04:	b500      	push	{lr}
   11d06:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11d08:	f7ef fd86 	bl	1818 <Sys_GetCoreID>
   11d0c:	4603      	mov	r3, r0
   11d0e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId]--;
   11d10:	4a0d      	ldr	r2, [pc, #52]	; (11d48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x44>)
   11d12:	9b01      	ldr	r3, [sp, #4]
   11d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11d18:	1e5a      	subs	r2, r3, #1
   11d1a:	490b      	ldr	r1, [pc, #44]	; (11d48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x44>)
   11d1c:	9b01      	ldr	r3, [sp, #4]
   11d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
   11d22:	4a0a      	ldr	r2, [pc, #40]	; (11d4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x48>)
   11d24:	9b01      	ldr	r3, [sp, #4]
   11d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11d2a:	f003 0301 	and.w	r3, r3, #1
   11d2e:	2b00      	cmp	r3, #0
   11d30:	d106      	bne.n	11d40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x3c>
   11d32:	4a05      	ldr	r2, [pc, #20]	; (11d48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x44>)
   11d34:	9b01      	ldr	r3, [sp, #4]
   11d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11d3a:	2b00      	cmp	r3, #0
   11d3c:	d100      	bne.n	11d40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11d3e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11d40:	bf00      	nop
   11d42:	b003      	add	sp, #12
   11d44:	f85d fb04 	ldr.w	pc, [sp], #4
   11d48:	1fff9278 	.word	0x1fff9278
   11d4c:	1fff9274 	.word	0x1fff9274

00011d50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13(void)
{
   11d50:	b500      	push	{lr}
   11d52:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11d54:	f7ef fd60 	bl	1818 <Sys_GetCoreID>
   11d58:	4603      	mov	r3, r0
   11d5a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId])
   11d5c:	4a10      	ldr	r2, [pc, #64]	; (11da0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x50>)
   11d5e:	9b01      	ldr	r3, [sp, #4]
   11d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11d64:	2b00      	cmp	r3, #0
   11d66:	d10d      	bne.n	11d84 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11d68:	f7ee fdce 	bl	908 <Adc_schm_read_msr>
   11d6c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11d6e:	9b00      	ldr	r3, [sp, #0]
   11d70:	f003 0301 	and.w	r3, r3, #1
   11d74:	2b00      	cmp	r3, #0
   11d76:	d100      	bne.n	11d7a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11d78:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_13[u32CoreId] = msr;
   11d7a:	490a      	ldr	r1, [pc, #40]	; (11da4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x54>)
   11d7c:	9b01      	ldr	r3, [sp, #4]
   11d7e:	9a00      	ldr	r2, [sp, #0]
   11d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId]++;
   11d84:	4a06      	ldr	r2, [pc, #24]	; (11da0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x50>)
   11d86:	9b01      	ldr	r3, [sp, #4]
   11d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11d8c:	1c5a      	adds	r2, r3, #1
   11d8e:	4904      	ldr	r1, [pc, #16]	; (11da0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x50>)
   11d90:	9b01      	ldr	r3, [sp, #4]
   11d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11d96:	bf00      	nop
   11d98:	b003      	add	sp, #12
   11d9a:	f85d fb04 	ldr.w	pc, [sp], #4
   11d9e:	bf00      	nop
   11da0:	1fff9280 	.word	0x1fff9280
   11da4:	1fff927c 	.word	0x1fff927c

00011da8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13(void)
{
   11da8:	b500      	push	{lr}
   11daa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11dac:	f7ef fd34 	bl	1818 <Sys_GetCoreID>
   11db0:	4603      	mov	r3, r0
   11db2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId]--;
   11db4:	4a0d      	ldr	r2, [pc, #52]	; (11dec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x44>)
   11db6:	9b01      	ldr	r3, [sp, #4]
   11db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11dbc:	1e5a      	subs	r2, r3, #1
   11dbe:	490b      	ldr	r1, [pc, #44]	; (11dec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x44>)
   11dc0:	9b01      	ldr	r3, [sp, #4]
   11dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
   11dc6:	4a0a      	ldr	r2, [pc, #40]	; (11df0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x48>)
   11dc8:	9b01      	ldr	r3, [sp, #4]
   11dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11dce:	f003 0301 	and.w	r3, r3, #1
   11dd2:	2b00      	cmp	r3, #0
   11dd4:	d106      	bne.n	11de4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x3c>
   11dd6:	4a05      	ldr	r2, [pc, #20]	; (11dec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x44>)
   11dd8:	9b01      	ldr	r3, [sp, #4]
   11dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11dde:	2b00      	cmp	r3, #0
   11de0:	d100      	bne.n	11de4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11de2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11de4:	bf00      	nop
   11de6:	b003      	add	sp, #12
   11de8:	f85d fb04 	ldr.w	pc, [sp], #4
   11dec:	1fff9280 	.word	0x1fff9280
   11df0:	1fff927c 	.word	0x1fff927c

00011df4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14(void)
{
   11df4:	b500      	push	{lr}
   11df6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11df8:	f7ef fd0e 	bl	1818 <Sys_GetCoreID>
   11dfc:	4603      	mov	r3, r0
   11dfe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId])
   11e00:	4a10      	ldr	r2, [pc, #64]	; (11e44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x50>)
   11e02:	9b01      	ldr	r3, [sp, #4]
   11e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11e08:	2b00      	cmp	r3, #0
   11e0a:	d10d      	bne.n	11e28 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11e0c:	f7ee fd7c 	bl	908 <Adc_schm_read_msr>
   11e10:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11e12:	9b00      	ldr	r3, [sp, #0]
   11e14:	f003 0301 	and.w	r3, r3, #1
   11e18:	2b00      	cmp	r3, #0
   11e1a:	d100      	bne.n	11e1e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11e1c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_14[u32CoreId] = msr;
   11e1e:	490a      	ldr	r1, [pc, #40]	; (11e48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x54>)
   11e20:	9b01      	ldr	r3, [sp, #4]
   11e22:	9a00      	ldr	r2, [sp, #0]
   11e24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId]++;
   11e28:	4a06      	ldr	r2, [pc, #24]	; (11e44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x50>)
   11e2a:	9b01      	ldr	r3, [sp, #4]
   11e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11e30:	1c5a      	adds	r2, r3, #1
   11e32:	4904      	ldr	r1, [pc, #16]	; (11e44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x50>)
   11e34:	9b01      	ldr	r3, [sp, #4]
   11e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11e3a:	bf00      	nop
   11e3c:	b003      	add	sp, #12
   11e3e:	f85d fb04 	ldr.w	pc, [sp], #4
   11e42:	bf00      	nop
   11e44:	1fff9288 	.word	0x1fff9288
   11e48:	1fff9284 	.word	0x1fff9284

00011e4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14(void)
{
   11e4c:	b500      	push	{lr}
   11e4e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11e50:	f7ef fce2 	bl	1818 <Sys_GetCoreID>
   11e54:	4603      	mov	r3, r0
   11e56:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId]--;
   11e58:	4a0d      	ldr	r2, [pc, #52]	; (11e90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x44>)
   11e5a:	9b01      	ldr	r3, [sp, #4]
   11e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11e60:	1e5a      	subs	r2, r3, #1
   11e62:	490b      	ldr	r1, [pc, #44]	; (11e90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x44>)
   11e64:	9b01      	ldr	r3, [sp, #4]
   11e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
   11e6a:	4a0a      	ldr	r2, [pc, #40]	; (11e94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x48>)
   11e6c:	9b01      	ldr	r3, [sp, #4]
   11e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11e72:	f003 0301 	and.w	r3, r3, #1
   11e76:	2b00      	cmp	r3, #0
   11e78:	d106      	bne.n	11e88 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x3c>
   11e7a:	4a05      	ldr	r2, [pc, #20]	; (11e90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x44>)
   11e7c:	9b01      	ldr	r3, [sp, #4]
   11e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11e82:	2b00      	cmp	r3, #0
   11e84:	d100      	bne.n	11e88 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11e86:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11e88:	bf00      	nop
   11e8a:	b003      	add	sp, #12
   11e8c:	f85d fb04 	ldr.w	pc, [sp], #4
   11e90:	1fff9288 	.word	0x1fff9288
   11e94:	1fff9284 	.word	0x1fff9284

00011e98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15(void)
{
   11e98:	b500      	push	{lr}
   11e9a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11e9c:	f7ef fcbc 	bl	1818 <Sys_GetCoreID>
   11ea0:	4603      	mov	r3, r0
   11ea2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId])
   11ea4:	4a10      	ldr	r2, [pc, #64]	; (11ee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x50>)
   11ea6:	9b01      	ldr	r3, [sp, #4]
   11ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11eac:	2b00      	cmp	r3, #0
   11eae:	d10d      	bne.n	11ecc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11eb0:	f7ee fd2a 	bl	908 <Adc_schm_read_msr>
   11eb4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11eb6:	9b00      	ldr	r3, [sp, #0]
   11eb8:	f003 0301 	and.w	r3, r3, #1
   11ebc:	2b00      	cmp	r3, #0
   11ebe:	d100      	bne.n	11ec2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11ec0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_15[u32CoreId] = msr;
   11ec2:	490a      	ldr	r1, [pc, #40]	; (11eec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x54>)
   11ec4:	9b01      	ldr	r3, [sp, #4]
   11ec6:	9a00      	ldr	r2, [sp, #0]
   11ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId]++;
   11ecc:	4a06      	ldr	r2, [pc, #24]	; (11ee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x50>)
   11ece:	9b01      	ldr	r3, [sp, #4]
   11ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11ed4:	1c5a      	adds	r2, r3, #1
   11ed6:	4904      	ldr	r1, [pc, #16]	; (11ee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x50>)
   11ed8:	9b01      	ldr	r3, [sp, #4]
   11eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11ede:	bf00      	nop
   11ee0:	b003      	add	sp, #12
   11ee2:	f85d fb04 	ldr.w	pc, [sp], #4
   11ee6:	bf00      	nop
   11ee8:	1fff9290 	.word	0x1fff9290
   11eec:	1fff928c 	.word	0x1fff928c

00011ef0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15(void)
{
   11ef0:	b500      	push	{lr}
   11ef2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11ef4:	f7ef fc90 	bl	1818 <Sys_GetCoreID>
   11ef8:	4603      	mov	r3, r0
   11efa:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId]--;
   11efc:	4a0d      	ldr	r2, [pc, #52]	; (11f34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x44>)
   11efe:	9b01      	ldr	r3, [sp, #4]
   11f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11f04:	1e5a      	subs	r2, r3, #1
   11f06:	490b      	ldr	r1, [pc, #44]	; (11f34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x44>)
   11f08:	9b01      	ldr	r3, [sp, #4]
   11f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
   11f0e:	4a0a      	ldr	r2, [pc, #40]	; (11f38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x48>)
   11f10:	9b01      	ldr	r3, [sp, #4]
   11f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11f16:	f003 0301 	and.w	r3, r3, #1
   11f1a:	2b00      	cmp	r3, #0
   11f1c:	d106      	bne.n	11f2c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x3c>
   11f1e:	4a05      	ldr	r2, [pc, #20]	; (11f34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x44>)
   11f20:	9b01      	ldr	r3, [sp, #4]
   11f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11f26:	2b00      	cmp	r3, #0
   11f28:	d100      	bne.n	11f2c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11f2a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11f2c:	bf00      	nop
   11f2e:	b003      	add	sp, #12
   11f30:	f85d fb04 	ldr.w	pc, [sp], #4
   11f34:	1fff9290 	.word	0x1fff9290
   11f38:	1fff928c 	.word	0x1fff928c

00011f3c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16(void)
{
   11f3c:	b500      	push	{lr}
   11f3e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11f40:	f7ef fc6a 	bl	1818 <Sys_GetCoreID>
   11f44:	4603      	mov	r3, r0
   11f46:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId])
   11f48:	4a10      	ldr	r2, [pc, #64]	; (11f8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x50>)
   11f4a:	9b01      	ldr	r3, [sp, #4]
   11f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11f50:	2b00      	cmp	r3, #0
   11f52:	d10d      	bne.n	11f70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11f54:	f7ee fcd8 	bl	908 <Adc_schm_read_msr>
   11f58:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11f5a:	9b00      	ldr	r3, [sp, #0]
   11f5c:	f003 0301 	and.w	r3, r3, #1
   11f60:	2b00      	cmp	r3, #0
   11f62:	d100      	bne.n	11f66 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   11f64:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_16[u32CoreId] = msr;
   11f66:	490a      	ldr	r1, [pc, #40]	; (11f90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x54>)
   11f68:	9b01      	ldr	r3, [sp, #4]
   11f6a:	9a00      	ldr	r2, [sp, #0]
   11f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId]++;
   11f70:	4a06      	ldr	r2, [pc, #24]	; (11f8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x50>)
   11f72:	9b01      	ldr	r3, [sp, #4]
   11f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11f78:	1c5a      	adds	r2, r3, #1
   11f7a:	4904      	ldr	r1, [pc, #16]	; (11f8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x50>)
   11f7c:	9b01      	ldr	r3, [sp, #4]
   11f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   11f82:	bf00      	nop
   11f84:	b003      	add	sp, #12
   11f86:	f85d fb04 	ldr.w	pc, [sp], #4
   11f8a:	bf00      	nop
   11f8c:	1fff9298 	.word	0x1fff9298
   11f90:	1fff9294 	.word	0x1fff9294

00011f94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16(void)
{
   11f94:	b500      	push	{lr}
   11f96:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11f98:	f7ef fc3e 	bl	1818 <Sys_GetCoreID>
   11f9c:	4603      	mov	r3, r0
   11f9e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId]--;
   11fa0:	4a0d      	ldr	r2, [pc, #52]	; (11fd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x44>)
   11fa2:	9b01      	ldr	r3, [sp, #4]
   11fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11fa8:	1e5a      	subs	r2, r3, #1
   11faa:	490b      	ldr	r1, [pc, #44]	; (11fd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x44>)
   11fac:	9b01      	ldr	r3, [sp, #4]
   11fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
   11fb2:	4a0a      	ldr	r2, [pc, #40]	; (11fdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x48>)
   11fb4:	9b01      	ldr	r3, [sp, #4]
   11fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11fba:	f003 0301 	and.w	r3, r3, #1
   11fbe:	2b00      	cmp	r3, #0
   11fc0:	d106      	bne.n	11fd0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x3c>
   11fc2:	4a05      	ldr	r2, [pc, #20]	; (11fd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x44>)
   11fc4:	9b01      	ldr	r3, [sp, #4]
   11fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11fca:	2b00      	cmp	r3, #0
   11fcc:	d100      	bne.n	11fd0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   11fce:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   11fd0:	bf00      	nop
   11fd2:	b003      	add	sp, #12
   11fd4:	f85d fb04 	ldr.w	pc, [sp], #4
   11fd8:	1fff9298 	.word	0x1fff9298
   11fdc:	1fff9294 	.word	0x1fff9294

00011fe0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17(void)
{
   11fe0:	b500      	push	{lr}
   11fe2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   11fe4:	f7ef fc18 	bl	1818 <Sys_GetCoreID>
   11fe8:	4603      	mov	r3, r0
   11fea:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId])
   11fec:	4a10      	ldr	r2, [pc, #64]	; (12030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x50>)
   11fee:	9b01      	ldr	r3, [sp, #4]
   11ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   11ff4:	2b00      	cmp	r3, #0
   11ff6:	d10d      	bne.n	12014 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   11ff8:	f7ee fc86 	bl	908 <Adc_schm_read_msr>
   11ffc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   11ffe:	9b00      	ldr	r3, [sp, #0]
   12000:	f003 0301 	and.w	r3, r3, #1
   12004:	2b00      	cmp	r3, #0
   12006:	d100      	bne.n	1200a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12008:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_17[u32CoreId] = msr;
   1200a:	490a      	ldr	r1, [pc, #40]	; (12034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x54>)
   1200c:	9b01      	ldr	r3, [sp, #4]
   1200e:	9a00      	ldr	r2, [sp, #0]
   12010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId]++;
   12014:	4a06      	ldr	r2, [pc, #24]	; (12030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x50>)
   12016:	9b01      	ldr	r3, [sp, #4]
   12018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1201c:	1c5a      	adds	r2, r3, #1
   1201e:	4904      	ldr	r1, [pc, #16]	; (12030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x50>)
   12020:	9b01      	ldr	r3, [sp, #4]
   12022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12026:	bf00      	nop
   12028:	b003      	add	sp, #12
   1202a:	f85d fb04 	ldr.w	pc, [sp], #4
   1202e:	bf00      	nop
   12030:	1fff92a0 	.word	0x1fff92a0
   12034:	1fff929c 	.word	0x1fff929c

00012038 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17(void)
{
   12038:	b500      	push	{lr}
   1203a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1203c:	f7ef fbec 	bl	1818 <Sys_GetCoreID>
   12040:	4603      	mov	r3, r0
   12042:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId]--;
   12044:	4a0d      	ldr	r2, [pc, #52]	; (1207c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x44>)
   12046:	9b01      	ldr	r3, [sp, #4]
   12048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1204c:	1e5a      	subs	r2, r3, #1
   1204e:	490b      	ldr	r1, [pc, #44]	; (1207c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x44>)
   12050:	9b01      	ldr	r3, [sp, #4]
   12052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
   12056:	4a0a      	ldr	r2, [pc, #40]	; (12080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x48>)
   12058:	9b01      	ldr	r3, [sp, #4]
   1205a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1205e:	f003 0301 	and.w	r3, r3, #1
   12062:	2b00      	cmp	r3, #0
   12064:	d106      	bne.n	12074 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x3c>
   12066:	4a05      	ldr	r2, [pc, #20]	; (1207c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x44>)
   12068:	9b01      	ldr	r3, [sp, #4]
   1206a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1206e:	2b00      	cmp	r3, #0
   12070:	d100      	bne.n	12074 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12072:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12074:	bf00      	nop
   12076:	b003      	add	sp, #12
   12078:	f85d fb04 	ldr.w	pc, [sp], #4
   1207c:	1fff92a0 	.word	0x1fff92a0
   12080:	1fff929c 	.word	0x1fff929c

00012084 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18(void)
{
   12084:	b500      	push	{lr}
   12086:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12088:	f7ef fbc6 	bl	1818 <Sys_GetCoreID>
   1208c:	4603      	mov	r3, r0
   1208e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId])
   12090:	4a10      	ldr	r2, [pc, #64]	; (120d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x50>)
   12092:	9b01      	ldr	r3, [sp, #4]
   12094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12098:	2b00      	cmp	r3, #0
   1209a:	d10d      	bne.n	120b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1209c:	f7ee fc34 	bl	908 <Adc_schm_read_msr>
   120a0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   120a2:	9b00      	ldr	r3, [sp, #0]
   120a4:	f003 0301 	and.w	r3, r3, #1
   120a8:	2b00      	cmp	r3, #0
   120aa:	d100      	bne.n	120ae <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   120ac:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_18[u32CoreId] = msr;
   120ae:	490a      	ldr	r1, [pc, #40]	; (120d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x54>)
   120b0:	9b01      	ldr	r3, [sp, #4]
   120b2:	9a00      	ldr	r2, [sp, #0]
   120b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId]++;
   120b8:	4a06      	ldr	r2, [pc, #24]	; (120d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x50>)
   120ba:	9b01      	ldr	r3, [sp, #4]
   120bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   120c0:	1c5a      	adds	r2, r3, #1
   120c2:	4904      	ldr	r1, [pc, #16]	; (120d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x50>)
   120c4:	9b01      	ldr	r3, [sp, #4]
   120c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   120ca:	bf00      	nop
   120cc:	b003      	add	sp, #12
   120ce:	f85d fb04 	ldr.w	pc, [sp], #4
   120d2:	bf00      	nop
   120d4:	1fff92a8 	.word	0x1fff92a8
   120d8:	1fff92a4 	.word	0x1fff92a4

000120dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18(void)
{
   120dc:	b500      	push	{lr}
   120de:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   120e0:	f7ef fb9a 	bl	1818 <Sys_GetCoreID>
   120e4:	4603      	mov	r3, r0
   120e6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId]--;
   120e8:	4a0d      	ldr	r2, [pc, #52]	; (12120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x44>)
   120ea:	9b01      	ldr	r3, [sp, #4]
   120ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   120f0:	1e5a      	subs	r2, r3, #1
   120f2:	490b      	ldr	r1, [pc, #44]	; (12120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x44>)
   120f4:	9b01      	ldr	r3, [sp, #4]
   120f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
   120fa:	4a0a      	ldr	r2, [pc, #40]	; (12124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x48>)
   120fc:	9b01      	ldr	r3, [sp, #4]
   120fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12102:	f003 0301 	and.w	r3, r3, #1
   12106:	2b00      	cmp	r3, #0
   12108:	d106      	bne.n	12118 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x3c>
   1210a:	4a05      	ldr	r2, [pc, #20]	; (12120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x44>)
   1210c:	9b01      	ldr	r3, [sp, #4]
   1210e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12112:	2b00      	cmp	r3, #0
   12114:	d100      	bne.n	12118 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12116:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12118:	bf00      	nop
   1211a:	b003      	add	sp, #12
   1211c:	f85d fb04 	ldr.w	pc, [sp], #4
   12120:	1fff92a8 	.word	0x1fff92a8
   12124:	1fff92a4 	.word	0x1fff92a4

00012128 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19(void)
{
   12128:	b500      	push	{lr}
   1212a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1212c:	f7ef fb74 	bl	1818 <Sys_GetCoreID>
   12130:	4603      	mov	r3, r0
   12132:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId])
   12134:	4a10      	ldr	r2, [pc, #64]	; (12178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x50>)
   12136:	9b01      	ldr	r3, [sp, #4]
   12138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1213c:	2b00      	cmp	r3, #0
   1213e:	d10d      	bne.n	1215c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12140:	f7ee fbe2 	bl	908 <Adc_schm_read_msr>
   12144:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12146:	9b00      	ldr	r3, [sp, #0]
   12148:	f003 0301 	and.w	r3, r3, #1
   1214c:	2b00      	cmp	r3, #0
   1214e:	d100      	bne.n	12152 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12150:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_19[u32CoreId] = msr;
   12152:	490a      	ldr	r1, [pc, #40]	; (1217c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x54>)
   12154:	9b01      	ldr	r3, [sp, #4]
   12156:	9a00      	ldr	r2, [sp, #0]
   12158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId]++;
   1215c:	4a06      	ldr	r2, [pc, #24]	; (12178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x50>)
   1215e:	9b01      	ldr	r3, [sp, #4]
   12160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12164:	1c5a      	adds	r2, r3, #1
   12166:	4904      	ldr	r1, [pc, #16]	; (12178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x50>)
   12168:	9b01      	ldr	r3, [sp, #4]
   1216a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1216e:	bf00      	nop
   12170:	b003      	add	sp, #12
   12172:	f85d fb04 	ldr.w	pc, [sp], #4
   12176:	bf00      	nop
   12178:	1fff92b0 	.word	0x1fff92b0
   1217c:	1fff92ac 	.word	0x1fff92ac

00012180 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19(void)
{
   12180:	b500      	push	{lr}
   12182:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12184:	f7ef fb48 	bl	1818 <Sys_GetCoreID>
   12188:	4603      	mov	r3, r0
   1218a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId]--;
   1218c:	4a0d      	ldr	r2, [pc, #52]	; (121c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x44>)
   1218e:	9b01      	ldr	r3, [sp, #4]
   12190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12194:	1e5a      	subs	r2, r3, #1
   12196:	490b      	ldr	r1, [pc, #44]	; (121c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x44>)
   12198:	9b01      	ldr	r3, [sp, #4]
   1219a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
   1219e:	4a0a      	ldr	r2, [pc, #40]	; (121c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x48>)
   121a0:	9b01      	ldr	r3, [sp, #4]
   121a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   121a6:	f003 0301 	and.w	r3, r3, #1
   121aa:	2b00      	cmp	r3, #0
   121ac:	d106      	bne.n	121bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x3c>
   121ae:	4a05      	ldr	r2, [pc, #20]	; (121c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x44>)
   121b0:	9b01      	ldr	r3, [sp, #4]
   121b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   121b6:	2b00      	cmp	r3, #0
   121b8:	d100      	bne.n	121bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   121ba:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   121bc:	bf00      	nop
   121be:	b003      	add	sp, #12
   121c0:	f85d fb04 	ldr.w	pc, [sp], #4
   121c4:	1fff92b0 	.word	0x1fff92b0
   121c8:	1fff92ac 	.word	0x1fff92ac

000121cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20(void)
{
   121cc:	b500      	push	{lr}
   121ce:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   121d0:	f7ef fb22 	bl	1818 <Sys_GetCoreID>
   121d4:	4603      	mov	r3, r0
   121d6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId])
   121d8:	4a10      	ldr	r2, [pc, #64]	; (1221c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x50>)
   121da:	9b01      	ldr	r3, [sp, #4]
   121dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   121e0:	2b00      	cmp	r3, #0
   121e2:	d10d      	bne.n	12200 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   121e4:	f7ee fb90 	bl	908 <Adc_schm_read_msr>
   121e8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   121ea:	9b00      	ldr	r3, [sp, #0]
   121ec:	f003 0301 	and.w	r3, r3, #1
   121f0:	2b00      	cmp	r3, #0
   121f2:	d100      	bne.n	121f6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   121f4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_20[u32CoreId] = msr;
   121f6:	490a      	ldr	r1, [pc, #40]	; (12220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x54>)
   121f8:	9b01      	ldr	r3, [sp, #4]
   121fa:	9a00      	ldr	r2, [sp, #0]
   121fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId]++;
   12200:	4a06      	ldr	r2, [pc, #24]	; (1221c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x50>)
   12202:	9b01      	ldr	r3, [sp, #4]
   12204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12208:	1c5a      	adds	r2, r3, #1
   1220a:	4904      	ldr	r1, [pc, #16]	; (1221c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x50>)
   1220c:	9b01      	ldr	r3, [sp, #4]
   1220e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12212:	bf00      	nop
   12214:	b003      	add	sp, #12
   12216:	f85d fb04 	ldr.w	pc, [sp], #4
   1221a:	bf00      	nop
   1221c:	1fff92b8 	.word	0x1fff92b8
   12220:	1fff92b4 	.word	0x1fff92b4

00012224 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20(void)
{
   12224:	b500      	push	{lr}
   12226:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12228:	f7ef faf6 	bl	1818 <Sys_GetCoreID>
   1222c:	4603      	mov	r3, r0
   1222e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId]--;
   12230:	4a0d      	ldr	r2, [pc, #52]	; (12268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x44>)
   12232:	9b01      	ldr	r3, [sp, #4]
   12234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12238:	1e5a      	subs	r2, r3, #1
   1223a:	490b      	ldr	r1, [pc, #44]	; (12268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x44>)
   1223c:	9b01      	ldr	r3, [sp, #4]
   1223e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
   12242:	4a0a      	ldr	r2, [pc, #40]	; (1226c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x48>)
   12244:	9b01      	ldr	r3, [sp, #4]
   12246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1224a:	f003 0301 	and.w	r3, r3, #1
   1224e:	2b00      	cmp	r3, #0
   12250:	d106      	bne.n	12260 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x3c>
   12252:	4a05      	ldr	r2, [pc, #20]	; (12268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x44>)
   12254:	9b01      	ldr	r3, [sp, #4]
   12256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1225a:	2b00      	cmp	r3, #0
   1225c:	d100      	bne.n	12260 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1225e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12260:	bf00      	nop
   12262:	b003      	add	sp, #12
   12264:	f85d fb04 	ldr.w	pc, [sp], #4
   12268:	1fff92b8 	.word	0x1fff92b8
   1226c:	1fff92b4 	.word	0x1fff92b4

00012270 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21(void)
{
   12270:	b500      	push	{lr}
   12272:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12274:	f7ef fad0 	bl	1818 <Sys_GetCoreID>
   12278:	4603      	mov	r3, r0
   1227a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId])
   1227c:	4a10      	ldr	r2, [pc, #64]	; (122c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x50>)
   1227e:	9b01      	ldr	r3, [sp, #4]
   12280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12284:	2b00      	cmp	r3, #0
   12286:	d10d      	bne.n	122a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12288:	f7ee fb3e 	bl	908 <Adc_schm_read_msr>
   1228c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1228e:	9b00      	ldr	r3, [sp, #0]
   12290:	f003 0301 	and.w	r3, r3, #1
   12294:	2b00      	cmp	r3, #0
   12296:	d100      	bne.n	1229a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12298:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_21[u32CoreId] = msr;
   1229a:	490a      	ldr	r1, [pc, #40]	; (122c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x54>)
   1229c:	9b01      	ldr	r3, [sp, #4]
   1229e:	9a00      	ldr	r2, [sp, #0]
   122a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId]++;
   122a4:	4a06      	ldr	r2, [pc, #24]	; (122c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x50>)
   122a6:	9b01      	ldr	r3, [sp, #4]
   122a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   122ac:	1c5a      	adds	r2, r3, #1
   122ae:	4904      	ldr	r1, [pc, #16]	; (122c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x50>)
   122b0:	9b01      	ldr	r3, [sp, #4]
   122b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   122b6:	bf00      	nop
   122b8:	b003      	add	sp, #12
   122ba:	f85d fb04 	ldr.w	pc, [sp], #4
   122be:	bf00      	nop
   122c0:	1fff92c0 	.word	0x1fff92c0
   122c4:	1fff92bc 	.word	0x1fff92bc

000122c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21(void)
{
   122c8:	b500      	push	{lr}
   122ca:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   122cc:	f7ef faa4 	bl	1818 <Sys_GetCoreID>
   122d0:	4603      	mov	r3, r0
   122d2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId]--;
   122d4:	4a0d      	ldr	r2, [pc, #52]	; (1230c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x44>)
   122d6:	9b01      	ldr	r3, [sp, #4]
   122d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   122dc:	1e5a      	subs	r2, r3, #1
   122de:	490b      	ldr	r1, [pc, #44]	; (1230c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x44>)
   122e0:	9b01      	ldr	r3, [sp, #4]
   122e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_21[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId]))         /*if interrupts were enabled*/
   122e6:	4a0a      	ldr	r2, [pc, #40]	; (12310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x48>)
   122e8:	9b01      	ldr	r3, [sp, #4]
   122ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   122ee:	f003 0301 	and.w	r3, r3, #1
   122f2:	2b00      	cmp	r3, #0
   122f4:	d106      	bne.n	12304 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x3c>
   122f6:	4a05      	ldr	r2, [pc, #20]	; (1230c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x44>)
   122f8:	9b01      	ldr	r3, [sp, #4]
   122fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   122fe:	2b00      	cmp	r3, #0
   12300:	d100      	bne.n	12304 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12302:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12304:	bf00      	nop
   12306:	b003      	add	sp, #12
   12308:	f85d fb04 	ldr.w	pc, [sp], #4
   1230c:	1fff92c0 	.word	0x1fff92c0
   12310:	1fff92bc 	.word	0x1fff92bc

00012314 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22(void)
{
   12314:	b500      	push	{lr}
   12316:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12318:	f7ef fa7e 	bl	1818 <Sys_GetCoreID>
   1231c:	4603      	mov	r3, r0
   1231e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId])
   12320:	4a10      	ldr	r2, [pc, #64]	; (12364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x50>)
   12322:	9b01      	ldr	r3, [sp, #4]
   12324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12328:	2b00      	cmp	r3, #0
   1232a:	d10d      	bne.n	12348 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1232c:	f7ee faec 	bl	908 <Adc_schm_read_msr>
   12330:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12332:	9b00      	ldr	r3, [sp, #0]
   12334:	f003 0301 	and.w	r3, r3, #1
   12338:	2b00      	cmp	r3, #0
   1233a:	d100      	bne.n	1233e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1233c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_22[u32CoreId] = msr;
   1233e:	490a      	ldr	r1, [pc, #40]	; (12368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x54>)
   12340:	9b01      	ldr	r3, [sp, #4]
   12342:	9a00      	ldr	r2, [sp, #0]
   12344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId]++;
   12348:	4a06      	ldr	r2, [pc, #24]	; (12364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x50>)
   1234a:	9b01      	ldr	r3, [sp, #4]
   1234c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12350:	1c5a      	adds	r2, r3, #1
   12352:	4904      	ldr	r1, [pc, #16]	; (12364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x50>)
   12354:	9b01      	ldr	r3, [sp, #4]
   12356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1235a:	bf00      	nop
   1235c:	b003      	add	sp, #12
   1235e:	f85d fb04 	ldr.w	pc, [sp], #4
   12362:	bf00      	nop
   12364:	1fff92c8 	.word	0x1fff92c8
   12368:	1fff92c4 	.word	0x1fff92c4

0001236c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22(void)
{
   1236c:	b500      	push	{lr}
   1236e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12370:	f7ef fa52 	bl	1818 <Sys_GetCoreID>
   12374:	4603      	mov	r3, r0
   12376:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId]--;
   12378:	4a0d      	ldr	r2, [pc, #52]	; (123b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x44>)
   1237a:	9b01      	ldr	r3, [sp, #4]
   1237c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12380:	1e5a      	subs	r2, r3, #1
   12382:	490b      	ldr	r1, [pc, #44]	; (123b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x44>)
   12384:	9b01      	ldr	r3, [sp, #4]
   12386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_22[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId]))         /*if interrupts were enabled*/
   1238a:	4a0a      	ldr	r2, [pc, #40]	; (123b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x48>)
   1238c:	9b01      	ldr	r3, [sp, #4]
   1238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12392:	f003 0301 	and.w	r3, r3, #1
   12396:	2b00      	cmp	r3, #0
   12398:	d106      	bne.n	123a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x3c>
   1239a:	4a05      	ldr	r2, [pc, #20]	; (123b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x44>)
   1239c:	9b01      	ldr	r3, [sp, #4]
   1239e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   123a2:	2b00      	cmp	r3, #0
   123a4:	d100      	bne.n	123a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   123a6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   123a8:	bf00      	nop
   123aa:	b003      	add	sp, #12
   123ac:	f85d fb04 	ldr.w	pc, [sp], #4
   123b0:	1fff92c8 	.word	0x1fff92c8
   123b4:	1fff92c4 	.word	0x1fff92c4

000123b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23(void)
{
   123b8:	b500      	push	{lr}
   123ba:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   123bc:	f7ef fa2c 	bl	1818 <Sys_GetCoreID>
   123c0:	4603      	mov	r3, r0
   123c2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId])
   123c4:	4a10      	ldr	r2, [pc, #64]	; (12408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x50>)
   123c6:	9b01      	ldr	r3, [sp, #4]
   123c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   123cc:	2b00      	cmp	r3, #0
   123ce:	d10d      	bne.n	123ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   123d0:	f7ee fa9a 	bl	908 <Adc_schm_read_msr>
   123d4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   123d6:	9b00      	ldr	r3, [sp, #0]
   123d8:	f003 0301 	and.w	r3, r3, #1
   123dc:	2b00      	cmp	r3, #0
   123de:	d100      	bne.n	123e2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   123e0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_23[u32CoreId] = msr;
   123e2:	490a      	ldr	r1, [pc, #40]	; (1240c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x54>)
   123e4:	9b01      	ldr	r3, [sp, #4]
   123e6:	9a00      	ldr	r2, [sp, #0]
   123e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId]++;
   123ec:	4a06      	ldr	r2, [pc, #24]	; (12408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x50>)
   123ee:	9b01      	ldr	r3, [sp, #4]
   123f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   123f4:	1c5a      	adds	r2, r3, #1
   123f6:	4904      	ldr	r1, [pc, #16]	; (12408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x50>)
   123f8:	9b01      	ldr	r3, [sp, #4]
   123fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   123fe:	bf00      	nop
   12400:	b003      	add	sp, #12
   12402:	f85d fb04 	ldr.w	pc, [sp], #4
   12406:	bf00      	nop
   12408:	1fff92d0 	.word	0x1fff92d0
   1240c:	1fff92cc 	.word	0x1fff92cc

00012410 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23(void)
{
   12410:	b500      	push	{lr}
   12412:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12414:	f7ef fa00 	bl	1818 <Sys_GetCoreID>
   12418:	4603      	mov	r3, r0
   1241a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId]--;
   1241c:	4a0d      	ldr	r2, [pc, #52]	; (12454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x44>)
   1241e:	9b01      	ldr	r3, [sp, #4]
   12420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12424:	1e5a      	subs	r2, r3, #1
   12426:	490b      	ldr	r1, [pc, #44]	; (12454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x44>)
   12428:	9b01      	ldr	r3, [sp, #4]
   1242a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_23[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId]))         /*if interrupts were enabled*/
   1242e:	4a0a      	ldr	r2, [pc, #40]	; (12458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x48>)
   12430:	9b01      	ldr	r3, [sp, #4]
   12432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12436:	f003 0301 	and.w	r3, r3, #1
   1243a:	2b00      	cmp	r3, #0
   1243c:	d106      	bne.n	1244c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x3c>
   1243e:	4a05      	ldr	r2, [pc, #20]	; (12454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x44>)
   12440:	9b01      	ldr	r3, [sp, #4]
   12442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12446:	2b00      	cmp	r3, #0
   12448:	d100      	bne.n	1244c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1244a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1244c:	bf00      	nop
   1244e:	b003      	add	sp, #12
   12450:	f85d fb04 	ldr.w	pc, [sp], #4
   12454:	1fff92d0 	.word	0x1fff92d0
   12458:	1fff92cc 	.word	0x1fff92cc

0001245c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24(void)
{
   1245c:	b500      	push	{lr}
   1245e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12460:	f7ef f9da 	bl	1818 <Sys_GetCoreID>
   12464:	4603      	mov	r3, r0
   12466:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId])
   12468:	4a10      	ldr	r2, [pc, #64]	; (124ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x50>)
   1246a:	9b01      	ldr	r3, [sp, #4]
   1246c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12470:	2b00      	cmp	r3, #0
   12472:	d10d      	bne.n	12490 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12474:	f7ee fa48 	bl	908 <Adc_schm_read_msr>
   12478:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1247a:	9b00      	ldr	r3, [sp, #0]
   1247c:	f003 0301 	and.w	r3, r3, #1
   12480:	2b00      	cmp	r3, #0
   12482:	d100      	bne.n	12486 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12484:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_24[u32CoreId] = msr;
   12486:	490a      	ldr	r1, [pc, #40]	; (124b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x54>)
   12488:	9b01      	ldr	r3, [sp, #4]
   1248a:	9a00      	ldr	r2, [sp, #0]
   1248c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId]++;
   12490:	4a06      	ldr	r2, [pc, #24]	; (124ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x50>)
   12492:	9b01      	ldr	r3, [sp, #4]
   12494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12498:	1c5a      	adds	r2, r3, #1
   1249a:	4904      	ldr	r1, [pc, #16]	; (124ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x50>)
   1249c:	9b01      	ldr	r3, [sp, #4]
   1249e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   124a2:	bf00      	nop
   124a4:	b003      	add	sp, #12
   124a6:	f85d fb04 	ldr.w	pc, [sp], #4
   124aa:	bf00      	nop
   124ac:	1fff92d8 	.word	0x1fff92d8
   124b0:	1fff92d4 	.word	0x1fff92d4

000124b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24(void)
{
   124b4:	b500      	push	{lr}
   124b6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   124b8:	f7ef f9ae 	bl	1818 <Sys_GetCoreID>
   124bc:	4603      	mov	r3, r0
   124be:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId]--;
   124c0:	4a0d      	ldr	r2, [pc, #52]	; (124f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x44>)
   124c2:	9b01      	ldr	r3, [sp, #4]
   124c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   124c8:	1e5a      	subs	r2, r3, #1
   124ca:	490b      	ldr	r1, [pc, #44]	; (124f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x44>)
   124cc:	9b01      	ldr	r3, [sp, #4]
   124ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_24[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId]))         /*if interrupts were enabled*/
   124d2:	4a0a      	ldr	r2, [pc, #40]	; (124fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x48>)
   124d4:	9b01      	ldr	r3, [sp, #4]
   124d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   124da:	f003 0301 	and.w	r3, r3, #1
   124de:	2b00      	cmp	r3, #0
   124e0:	d106      	bne.n	124f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x3c>
   124e2:	4a05      	ldr	r2, [pc, #20]	; (124f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x44>)
   124e4:	9b01      	ldr	r3, [sp, #4]
   124e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   124ea:	2b00      	cmp	r3, #0
   124ec:	d100      	bne.n	124f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   124ee:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   124f0:	bf00      	nop
   124f2:	b003      	add	sp, #12
   124f4:	f85d fb04 	ldr.w	pc, [sp], #4
   124f8:	1fff92d8 	.word	0x1fff92d8
   124fc:	1fff92d4 	.word	0x1fff92d4

00012500 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25(void)
{
   12500:	b500      	push	{lr}
   12502:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12504:	f7ef f988 	bl	1818 <Sys_GetCoreID>
   12508:	4603      	mov	r3, r0
   1250a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId])
   1250c:	4a10      	ldr	r2, [pc, #64]	; (12550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x50>)
   1250e:	9b01      	ldr	r3, [sp, #4]
   12510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12514:	2b00      	cmp	r3, #0
   12516:	d10d      	bne.n	12534 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12518:	f7ee f9f6 	bl	908 <Adc_schm_read_msr>
   1251c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1251e:	9b00      	ldr	r3, [sp, #0]
   12520:	f003 0301 	and.w	r3, r3, #1
   12524:	2b00      	cmp	r3, #0
   12526:	d100      	bne.n	1252a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12528:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_25[u32CoreId] = msr;
   1252a:	490a      	ldr	r1, [pc, #40]	; (12554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x54>)
   1252c:	9b01      	ldr	r3, [sp, #4]
   1252e:	9a00      	ldr	r2, [sp, #0]
   12530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId]++;
   12534:	4a06      	ldr	r2, [pc, #24]	; (12550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x50>)
   12536:	9b01      	ldr	r3, [sp, #4]
   12538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1253c:	1c5a      	adds	r2, r3, #1
   1253e:	4904      	ldr	r1, [pc, #16]	; (12550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x50>)
   12540:	9b01      	ldr	r3, [sp, #4]
   12542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12546:	bf00      	nop
   12548:	b003      	add	sp, #12
   1254a:	f85d fb04 	ldr.w	pc, [sp], #4
   1254e:	bf00      	nop
   12550:	1fff92e0 	.word	0x1fff92e0
   12554:	1fff92dc 	.word	0x1fff92dc

00012558 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25(void)
{
   12558:	b500      	push	{lr}
   1255a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1255c:	f7ef f95c 	bl	1818 <Sys_GetCoreID>
   12560:	4603      	mov	r3, r0
   12562:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId]--;
   12564:	4a0d      	ldr	r2, [pc, #52]	; (1259c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x44>)
   12566:	9b01      	ldr	r3, [sp, #4]
   12568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1256c:	1e5a      	subs	r2, r3, #1
   1256e:	490b      	ldr	r1, [pc, #44]	; (1259c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x44>)
   12570:	9b01      	ldr	r3, [sp, #4]
   12572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_25[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId]))         /*if interrupts were enabled*/
   12576:	4a0a      	ldr	r2, [pc, #40]	; (125a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x48>)
   12578:	9b01      	ldr	r3, [sp, #4]
   1257a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1257e:	f003 0301 	and.w	r3, r3, #1
   12582:	2b00      	cmp	r3, #0
   12584:	d106      	bne.n	12594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x3c>
   12586:	4a05      	ldr	r2, [pc, #20]	; (1259c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x44>)
   12588:	9b01      	ldr	r3, [sp, #4]
   1258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1258e:	2b00      	cmp	r3, #0
   12590:	d100      	bne.n	12594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12592:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12594:	bf00      	nop
   12596:	b003      	add	sp, #12
   12598:	f85d fb04 	ldr.w	pc, [sp], #4
   1259c:	1fff92e0 	.word	0x1fff92e0
   125a0:	1fff92dc 	.word	0x1fff92dc

000125a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26(void)
{
   125a4:	b500      	push	{lr}
   125a6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   125a8:	f7ef f936 	bl	1818 <Sys_GetCoreID>
   125ac:	4603      	mov	r3, r0
   125ae:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId])
   125b0:	4a10      	ldr	r2, [pc, #64]	; (125f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x50>)
   125b2:	9b01      	ldr	r3, [sp, #4]
   125b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   125b8:	2b00      	cmp	r3, #0
   125ba:	d10d      	bne.n	125d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   125bc:	f7ee f9a4 	bl	908 <Adc_schm_read_msr>
   125c0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   125c2:	9b00      	ldr	r3, [sp, #0]
   125c4:	f003 0301 	and.w	r3, r3, #1
   125c8:	2b00      	cmp	r3, #0
   125ca:	d100      	bne.n	125ce <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   125cc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_26[u32CoreId] = msr;
   125ce:	490a      	ldr	r1, [pc, #40]	; (125f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x54>)
   125d0:	9b01      	ldr	r3, [sp, #4]
   125d2:	9a00      	ldr	r2, [sp, #0]
   125d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId]++;
   125d8:	4a06      	ldr	r2, [pc, #24]	; (125f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x50>)
   125da:	9b01      	ldr	r3, [sp, #4]
   125dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   125e0:	1c5a      	adds	r2, r3, #1
   125e2:	4904      	ldr	r1, [pc, #16]	; (125f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x50>)
   125e4:	9b01      	ldr	r3, [sp, #4]
   125e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   125ea:	bf00      	nop
   125ec:	b003      	add	sp, #12
   125ee:	f85d fb04 	ldr.w	pc, [sp], #4
   125f2:	bf00      	nop
   125f4:	1fff92e8 	.word	0x1fff92e8
   125f8:	1fff92e4 	.word	0x1fff92e4

000125fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26(void)
{
   125fc:	b500      	push	{lr}
   125fe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12600:	f7ef f90a 	bl	1818 <Sys_GetCoreID>
   12604:	4603      	mov	r3, r0
   12606:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId]--;
   12608:	4a0d      	ldr	r2, [pc, #52]	; (12640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x44>)
   1260a:	9b01      	ldr	r3, [sp, #4]
   1260c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12610:	1e5a      	subs	r2, r3, #1
   12612:	490b      	ldr	r1, [pc, #44]	; (12640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x44>)
   12614:	9b01      	ldr	r3, [sp, #4]
   12616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_26[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId]))         /*if interrupts were enabled*/
   1261a:	4a0a      	ldr	r2, [pc, #40]	; (12644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x48>)
   1261c:	9b01      	ldr	r3, [sp, #4]
   1261e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12622:	f003 0301 	and.w	r3, r3, #1
   12626:	2b00      	cmp	r3, #0
   12628:	d106      	bne.n	12638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x3c>
   1262a:	4a05      	ldr	r2, [pc, #20]	; (12640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x44>)
   1262c:	9b01      	ldr	r3, [sp, #4]
   1262e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12632:	2b00      	cmp	r3, #0
   12634:	d100      	bne.n	12638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12636:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12638:	bf00      	nop
   1263a:	b003      	add	sp, #12
   1263c:	f85d fb04 	ldr.w	pc, [sp], #4
   12640:	1fff92e8 	.word	0x1fff92e8
   12644:	1fff92e4 	.word	0x1fff92e4

00012648 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27(void)
{
   12648:	b500      	push	{lr}
   1264a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1264c:	f7ef f8e4 	bl	1818 <Sys_GetCoreID>
   12650:	4603      	mov	r3, r0
   12652:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId])
   12654:	4a10      	ldr	r2, [pc, #64]	; (12698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x50>)
   12656:	9b01      	ldr	r3, [sp, #4]
   12658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1265c:	2b00      	cmp	r3, #0
   1265e:	d10d      	bne.n	1267c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12660:	f7ee f952 	bl	908 <Adc_schm_read_msr>
   12664:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12666:	9b00      	ldr	r3, [sp, #0]
   12668:	f003 0301 	and.w	r3, r3, #1
   1266c:	2b00      	cmp	r3, #0
   1266e:	d100      	bne.n	12672 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12670:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_27[u32CoreId] = msr;
   12672:	490a      	ldr	r1, [pc, #40]	; (1269c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x54>)
   12674:	9b01      	ldr	r3, [sp, #4]
   12676:	9a00      	ldr	r2, [sp, #0]
   12678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId]++;
   1267c:	4a06      	ldr	r2, [pc, #24]	; (12698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x50>)
   1267e:	9b01      	ldr	r3, [sp, #4]
   12680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12684:	1c5a      	adds	r2, r3, #1
   12686:	4904      	ldr	r1, [pc, #16]	; (12698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x50>)
   12688:	9b01      	ldr	r3, [sp, #4]
   1268a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1268e:	bf00      	nop
   12690:	b003      	add	sp, #12
   12692:	f85d fb04 	ldr.w	pc, [sp], #4
   12696:	bf00      	nop
   12698:	1fff92f0 	.word	0x1fff92f0
   1269c:	1fff92ec 	.word	0x1fff92ec

000126a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27(void)
{
   126a0:	b500      	push	{lr}
   126a2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   126a4:	f7ef f8b8 	bl	1818 <Sys_GetCoreID>
   126a8:	4603      	mov	r3, r0
   126aa:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId]--;
   126ac:	4a0d      	ldr	r2, [pc, #52]	; (126e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x44>)
   126ae:	9b01      	ldr	r3, [sp, #4]
   126b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   126b4:	1e5a      	subs	r2, r3, #1
   126b6:	490b      	ldr	r1, [pc, #44]	; (126e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x44>)
   126b8:	9b01      	ldr	r3, [sp, #4]
   126ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_27[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId]))         /*if interrupts were enabled*/
   126be:	4a0a      	ldr	r2, [pc, #40]	; (126e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x48>)
   126c0:	9b01      	ldr	r3, [sp, #4]
   126c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   126c6:	f003 0301 	and.w	r3, r3, #1
   126ca:	2b00      	cmp	r3, #0
   126cc:	d106      	bne.n	126dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x3c>
   126ce:	4a05      	ldr	r2, [pc, #20]	; (126e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x44>)
   126d0:	9b01      	ldr	r3, [sp, #4]
   126d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   126d6:	2b00      	cmp	r3, #0
   126d8:	d100      	bne.n	126dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   126da:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   126dc:	bf00      	nop
   126de:	b003      	add	sp, #12
   126e0:	f85d fb04 	ldr.w	pc, [sp], #4
   126e4:	1fff92f0 	.word	0x1fff92f0
   126e8:	1fff92ec 	.word	0x1fff92ec

000126ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28(void)
{
   126ec:	b500      	push	{lr}
   126ee:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   126f0:	f7ef f892 	bl	1818 <Sys_GetCoreID>
   126f4:	4603      	mov	r3, r0
   126f6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId])
   126f8:	4a10      	ldr	r2, [pc, #64]	; (1273c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x50>)
   126fa:	9b01      	ldr	r3, [sp, #4]
   126fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12700:	2b00      	cmp	r3, #0
   12702:	d10d      	bne.n	12720 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12704:	f7ee f900 	bl	908 <Adc_schm_read_msr>
   12708:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1270a:	9b00      	ldr	r3, [sp, #0]
   1270c:	f003 0301 	and.w	r3, r3, #1
   12710:	2b00      	cmp	r3, #0
   12712:	d100      	bne.n	12716 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12714:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_28[u32CoreId] = msr;
   12716:	490a      	ldr	r1, [pc, #40]	; (12740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x54>)
   12718:	9b01      	ldr	r3, [sp, #4]
   1271a:	9a00      	ldr	r2, [sp, #0]
   1271c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId]++;
   12720:	4a06      	ldr	r2, [pc, #24]	; (1273c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x50>)
   12722:	9b01      	ldr	r3, [sp, #4]
   12724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12728:	1c5a      	adds	r2, r3, #1
   1272a:	4904      	ldr	r1, [pc, #16]	; (1273c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x50>)
   1272c:	9b01      	ldr	r3, [sp, #4]
   1272e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12732:	bf00      	nop
   12734:	b003      	add	sp, #12
   12736:	f85d fb04 	ldr.w	pc, [sp], #4
   1273a:	bf00      	nop
   1273c:	1fff92f8 	.word	0x1fff92f8
   12740:	1fff92f4 	.word	0x1fff92f4

00012744 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28(void)
{
   12744:	b500      	push	{lr}
   12746:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12748:	f7ef f866 	bl	1818 <Sys_GetCoreID>
   1274c:	4603      	mov	r3, r0
   1274e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId]--;
   12750:	4a0d      	ldr	r2, [pc, #52]	; (12788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x44>)
   12752:	9b01      	ldr	r3, [sp, #4]
   12754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12758:	1e5a      	subs	r2, r3, #1
   1275a:	490b      	ldr	r1, [pc, #44]	; (12788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x44>)
   1275c:	9b01      	ldr	r3, [sp, #4]
   1275e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_28[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId]))         /*if interrupts were enabled*/
   12762:	4a0a      	ldr	r2, [pc, #40]	; (1278c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x48>)
   12764:	9b01      	ldr	r3, [sp, #4]
   12766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1276a:	f003 0301 	and.w	r3, r3, #1
   1276e:	2b00      	cmp	r3, #0
   12770:	d106      	bne.n	12780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x3c>
   12772:	4a05      	ldr	r2, [pc, #20]	; (12788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x44>)
   12774:	9b01      	ldr	r3, [sp, #4]
   12776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1277a:	2b00      	cmp	r3, #0
   1277c:	d100      	bne.n	12780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1277e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12780:	bf00      	nop
   12782:	b003      	add	sp, #12
   12784:	f85d fb04 	ldr.w	pc, [sp], #4
   12788:	1fff92f8 	.word	0x1fff92f8
   1278c:	1fff92f4 	.word	0x1fff92f4

00012790 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29(void)
{
   12790:	b500      	push	{lr}
   12792:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12794:	f7ef f840 	bl	1818 <Sys_GetCoreID>
   12798:	4603      	mov	r3, r0
   1279a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId])
   1279c:	4a10      	ldr	r2, [pc, #64]	; (127e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x50>)
   1279e:	9b01      	ldr	r3, [sp, #4]
   127a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   127a4:	2b00      	cmp	r3, #0
   127a6:	d10d      	bne.n	127c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   127a8:	f7ee f8ae 	bl	908 <Adc_schm_read_msr>
   127ac:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   127ae:	9b00      	ldr	r3, [sp, #0]
   127b0:	f003 0301 	and.w	r3, r3, #1
   127b4:	2b00      	cmp	r3, #0
   127b6:	d100      	bne.n	127ba <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   127b8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_29[u32CoreId] = msr;
   127ba:	490a      	ldr	r1, [pc, #40]	; (127e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x54>)
   127bc:	9b01      	ldr	r3, [sp, #4]
   127be:	9a00      	ldr	r2, [sp, #0]
   127c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId]++;
   127c4:	4a06      	ldr	r2, [pc, #24]	; (127e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x50>)
   127c6:	9b01      	ldr	r3, [sp, #4]
   127c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   127cc:	1c5a      	adds	r2, r3, #1
   127ce:	4904      	ldr	r1, [pc, #16]	; (127e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x50>)
   127d0:	9b01      	ldr	r3, [sp, #4]
   127d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   127d6:	bf00      	nop
   127d8:	b003      	add	sp, #12
   127da:	f85d fb04 	ldr.w	pc, [sp], #4
   127de:	bf00      	nop
   127e0:	1fff9300 	.word	0x1fff9300
   127e4:	1fff92fc 	.word	0x1fff92fc

000127e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29(void)
{
   127e8:	b500      	push	{lr}
   127ea:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   127ec:	f7ef f814 	bl	1818 <Sys_GetCoreID>
   127f0:	4603      	mov	r3, r0
   127f2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId]--;
   127f4:	4a0d      	ldr	r2, [pc, #52]	; (1282c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x44>)
   127f6:	9b01      	ldr	r3, [sp, #4]
   127f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   127fc:	1e5a      	subs	r2, r3, #1
   127fe:	490b      	ldr	r1, [pc, #44]	; (1282c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x44>)
   12800:	9b01      	ldr	r3, [sp, #4]
   12802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_29[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId]))         /*if interrupts were enabled*/
   12806:	4a0a      	ldr	r2, [pc, #40]	; (12830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x48>)
   12808:	9b01      	ldr	r3, [sp, #4]
   1280a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1280e:	f003 0301 	and.w	r3, r3, #1
   12812:	2b00      	cmp	r3, #0
   12814:	d106      	bne.n	12824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x3c>
   12816:	4a05      	ldr	r2, [pc, #20]	; (1282c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x44>)
   12818:	9b01      	ldr	r3, [sp, #4]
   1281a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1281e:	2b00      	cmp	r3, #0
   12820:	d100      	bne.n	12824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12822:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12824:	bf00      	nop
   12826:	b003      	add	sp, #12
   12828:	f85d fb04 	ldr.w	pc, [sp], #4
   1282c:	1fff9300 	.word	0x1fff9300
   12830:	1fff92fc 	.word	0x1fff92fc

00012834 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30(void)
{
   12834:	b500      	push	{lr}
   12836:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12838:	f7ee ffee 	bl	1818 <Sys_GetCoreID>
   1283c:	4603      	mov	r3, r0
   1283e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId])
   12840:	4a10      	ldr	r2, [pc, #64]	; (12884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x50>)
   12842:	9b01      	ldr	r3, [sp, #4]
   12844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12848:	2b00      	cmp	r3, #0
   1284a:	d10d      	bne.n	12868 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1284c:	f7ee f85c 	bl	908 <Adc_schm_read_msr>
   12850:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12852:	9b00      	ldr	r3, [sp, #0]
   12854:	f003 0301 	and.w	r3, r3, #1
   12858:	2b00      	cmp	r3, #0
   1285a:	d100      	bne.n	1285e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1285c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_30[u32CoreId] = msr;
   1285e:	490a      	ldr	r1, [pc, #40]	; (12888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x54>)
   12860:	9b01      	ldr	r3, [sp, #4]
   12862:	9a00      	ldr	r2, [sp, #0]
   12864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId]++;
   12868:	4a06      	ldr	r2, [pc, #24]	; (12884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x50>)
   1286a:	9b01      	ldr	r3, [sp, #4]
   1286c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12870:	1c5a      	adds	r2, r3, #1
   12872:	4904      	ldr	r1, [pc, #16]	; (12884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x50>)
   12874:	9b01      	ldr	r3, [sp, #4]
   12876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1287a:	bf00      	nop
   1287c:	b003      	add	sp, #12
   1287e:	f85d fb04 	ldr.w	pc, [sp], #4
   12882:	bf00      	nop
   12884:	1fff9308 	.word	0x1fff9308
   12888:	1fff9304 	.word	0x1fff9304

0001288c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30(void)
{
   1288c:	b500      	push	{lr}
   1288e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12890:	f7ee ffc2 	bl	1818 <Sys_GetCoreID>
   12894:	4603      	mov	r3, r0
   12896:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId]--;
   12898:	4a0d      	ldr	r2, [pc, #52]	; (128d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x44>)
   1289a:	9b01      	ldr	r3, [sp, #4]
   1289c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   128a0:	1e5a      	subs	r2, r3, #1
   128a2:	490b      	ldr	r1, [pc, #44]	; (128d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x44>)
   128a4:	9b01      	ldr	r3, [sp, #4]
   128a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_30[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId]))         /*if interrupts were enabled*/
   128aa:	4a0a      	ldr	r2, [pc, #40]	; (128d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x48>)
   128ac:	9b01      	ldr	r3, [sp, #4]
   128ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   128b2:	f003 0301 	and.w	r3, r3, #1
   128b6:	2b00      	cmp	r3, #0
   128b8:	d106      	bne.n	128c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x3c>
   128ba:	4a05      	ldr	r2, [pc, #20]	; (128d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x44>)
   128bc:	9b01      	ldr	r3, [sp, #4]
   128be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   128c2:	2b00      	cmp	r3, #0
   128c4:	d100      	bne.n	128c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   128c6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   128c8:	bf00      	nop
   128ca:	b003      	add	sp, #12
   128cc:	f85d fb04 	ldr.w	pc, [sp], #4
   128d0:	1fff9308 	.word	0x1fff9308
   128d4:	1fff9304 	.word	0x1fff9304

000128d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31(void)
{
   128d8:	b500      	push	{lr}
   128da:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   128dc:	f7ee ff9c 	bl	1818 <Sys_GetCoreID>
   128e0:	4603      	mov	r3, r0
   128e2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId])
   128e4:	4a10      	ldr	r2, [pc, #64]	; (12928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x50>)
   128e6:	9b01      	ldr	r3, [sp, #4]
   128e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   128ec:	2b00      	cmp	r3, #0
   128ee:	d10d      	bne.n	1290c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   128f0:	f7ee f80a 	bl	908 <Adc_schm_read_msr>
   128f4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   128f6:	9b00      	ldr	r3, [sp, #0]
   128f8:	f003 0301 	and.w	r3, r3, #1
   128fc:	2b00      	cmp	r3, #0
   128fe:	d100      	bne.n	12902 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12900:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_31[u32CoreId] = msr;
   12902:	490a      	ldr	r1, [pc, #40]	; (1292c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x54>)
   12904:	9b01      	ldr	r3, [sp, #4]
   12906:	9a00      	ldr	r2, [sp, #0]
   12908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId]++;
   1290c:	4a06      	ldr	r2, [pc, #24]	; (12928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x50>)
   1290e:	9b01      	ldr	r3, [sp, #4]
   12910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12914:	1c5a      	adds	r2, r3, #1
   12916:	4904      	ldr	r1, [pc, #16]	; (12928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x50>)
   12918:	9b01      	ldr	r3, [sp, #4]
   1291a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1291e:	bf00      	nop
   12920:	b003      	add	sp, #12
   12922:	f85d fb04 	ldr.w	pc, [sp], #4
   12926:	bf00      	nop
   12928:	1fff9310 	.word	0x1fff9310
   1292c:	1fff930c 	.word	0x1fff930c

00012930 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31(void)
{
   12930:	b500      	push	{lr}
   12932:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12934:	f7ee ff70 	bl	1818 <Sys_GetCoreID>
   12938:	4603      	mov	r3, r0
   1293a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId]--;
   1293c:	4a0d      	ldr	r2, [pc, #52]	; (12974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x44>)
   1293e:	9b01      	ldr	r3, [sp, #4]
   12940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12944:	1e5a      	subs	r2, r3, #1
   12946:	490b      	ldr	r1, [pc, #44]	; (12974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x44>)
   12948:	9b01      	ldr	r3, [sp, #4]
   1294a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_31[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId]))         /*if interrupts were enabled*/
   1294e:	4a0a      	ldr	r2, [pc, #40]	; (12978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x48>)
   12950:	9b01      	ldr	r3, [sp, #4]
   12952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12956:	f003 0301 	and.w	r3, r3, #1
   1295a:	2b00      	cmp	r3, #0
   1295c:	d106      	bne.n	1296c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x3c>
   1295e:	4a05      	ldr	r2, [pc, #20]	; (12974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x44>)
   12960:	9b01      	ldr	r3, [sp, #4]
   12962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12966:	2b00      	cmp	r3, #0
   12968:	d100      	bne.n	1296c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1296a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1296c:	bf00      	nop
   1296e:	b003      	add	sp, #12
   12970:	f85d fb04 	ldr.w	pc, [sp], #4
   12974:	1fff9310 	.word	0x1fff9310
   12978:	1fff930c 	.word	0x1fff930c

0001297c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32(void)
{
   1297c:	b500      	push	{lr}
   1297e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12980:	f7ee ff4a 	bl	1818 <Sys_GetCoreID>
   12984:	4603      	mov	r3, r0
   12986:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId])
   12988:	4a10      	ldr	r2, [pc, #64]	; (129cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x50>)
   1298a:	9b01      	ldr	r3, [sp, #4]
   1298c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12990:	2b00      	cmp	r3, #0
   12992:	d10d      	bne.n	129b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12994:	f7ed ffb8 	bl	908 <Adc_schm_read_msr>
   12998:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1299a:	9b00      	ldr	r3, [sp, #0]
   1299c:	f003 0301 	and.w	r3, r3, #1
   129a0:	2b00      	cmp	r3, #0
   129a2:	d100      	bne.n	129a6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   129a4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_32[u32CoreId] = msr;
   129a6:	490a      	ldr	r1, [pc, #40]	; (129d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x54>)
   129a8:	9b01      	ldr	r3, [sp, #4]
   129aa:	9a00      	ldr	r2, [sp, #0]
   129ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId]++;
   129b0:	4a06      	ldr	r2, [pc, #24]	; (129cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x50>)
   129b2:	9b01      	ldr	r3, [sp, #4]
   129b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   129b8:	1c5a      	adds	r2, r3, #1
   129ba:	4904      	ldr	r1, [pc, #16]	; (129cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x50>)
   129bc:	9b01      	ldr	r3, [sp, #4]
   129be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   129c2:	bf00      	nop
   129c4:	b003      	add	sp, #12
   129c6:	f85d fb04 	ldr.w	pc, [sp], #4
   129ca:	bf00      	nop
   129cc:	1fff9318 	.word	0x1fff9318
   129d0:	1fff9314 	.word	0x1fff9314

000129d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32(void)
{
   129d4:	b500      	push	{lr}
   129d6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   129d8:	f7ee ff1e 	bl	1818 <Sys_GetCoreID>
   129dc:	4603      	mov	r3, r0
   129de:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId]--;
   129e0:	4a0d      	ldr	r2, [pc, #52]	; (12a18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x44>)
   129e2:	9b01      	ldr	r3, [sp, #4]
   129e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   129e8:	1e5a      	subs	r2, r3, #1
   129ea:	490b      	ldr	r1, [pc, #44]	; (12a18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x44>)
   129ec:	9b01      	ldr	r3, [sp, #4]
   129ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_32[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId]))         /*if interrupts were enabled*/
   129f2:	4a0a      	ldr	r2, [pc, #40]	; (12a1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x48>)
   129f4:	9b01      	ldr	r3, [sp, #4]
   129f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   129fa:	f003 0301 	and.w	r3, r3, #1
   129fe:	2b00      	cmp	r3, #0
   12a00:	d106      	bne.n	12a10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x3c>
   12a02:	4a05      	ldr	r2, [pc, #20]	; (12a18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x44>)
   12a04:	9b01      	ldr	r3, [sp, #4]
   12a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12a0a:	2b00      	cmp	r3, #0
   12a0c:	d100      	bne.n	12a10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12a0e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12a10:	bf00      	nop
   12a12:	b003      	add	sp, #12
   12a14:	f85d fb04 	ldr.w	pc, [sp], #4
   12a18:	1fff9318 	.word	0x1fff9318
   12a1c:	1fff9314 	.word	0x1fff9314

00012a20 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33(void)
{
   12a20:	b500      	push	{lr}
   12a22:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12a24:	f7ee fef8 	bl	1818 <Sys_GetCoreID>
   12a28:	4603      	mov	r3, r0
   12a2a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId])
   12a2c:	4a10      	ldr	r2, [pc, #64]	; (12a70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x50>)
   12a2e:	9b01      	ldr	r3, [sp, #4]
   12a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12a34:	2b00      	cmp	r3, #0
   12a36:	d10d      	bne.n	12a54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12a38:	f7ed ff66 	bl	908 <Adc_schm_read_msr>
   12a3c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12a3e:	9b00      	ldr	r3, [sp, #0]
   12a40:	f003 0301 	and.w	r3, r3, #1
   12a44:	2b00      	cmp	r3, #0
   12a46:	d100      	bne.n	12a4a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12a48:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_33[u32CoreId] = msr;
   12a4a:	490a      	ldr	r1, [pc, #40]	; (12a74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x54>)
   12a4c:	9b01      	ldr	r3, [sp, #4]
   12a4e:	9a00      	ldr	r2, [sp, #0]
   12a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId]++;
   12a54:	4a06      	ldr	r2, [pc, #24]	; (12a70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x50>)
   12a56:	9b01      	ldr	r3, [sp, #4]
   12a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12a5c:	1c5a      	adds	r2, r3, #1
   12a5e:	4904      	ldr	r1, [pc, #16]	; (12a70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x50>)
   12a60:	9b01      	ldr	r3, [sp, #4]
   12a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12a66:	bf00      	nop
   12a68:	b003      	add	sp, #12
   12a6a:	f85d fb04 	ldr.w	pc, [sp], #4
   12a6e:	bf00      	nop
   12a70:	1fff9320 	.word	0x1fff9320
   12a74:	1fff931c 	.word	0x1fff931c

00012a78 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33(void)
{
   12a78:	b500      	push	{lr}
   12a7a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12a7c:	f7ee fecc 	bl	1818 <Sys_GetCoreID>
   12a80:	4603      	mov	r3, r0
   12a82:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId]--;
   12a84:	4a0d      	ldr	r2, [pc, #52]	; (12abc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x44>)
   12a86:	9b01      	ldr	r3, [sp, #4]
   12a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12a8c:	1e5a      	subs	r2, r3, #1
   12a8e:	490b      	ldr	r1, [pc, #44]	; (12abc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x44>)
   12a90:	9b01      	ldr	r3, [sp, #4]
   12a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_33[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId]))         /*if interrupts were enabled*/
   12a96:	4a0a      	ldr	r2, [pc, #40]	; (12ac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x48>)
   12a98:	9b01      	ldr	r3, [sp, #4]
   12a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12a9e:	f003 0301 	and.w	r3, r3, #1
   12aa2:	2b00      	cmp	r3, #0
   12aa4:	d106      	bne.n	12ab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x3c>
   12aa6:	4a05      	ldr	r2, [pc, #20]	; (12abc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x44>)
   12aa8:	9b01      	ldr	r3, [sp, #4]
   12aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12aae:	2b00      	cmp	r3, #0
   12ab0:	d100      	bne.n	12ab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12ab2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12ab4:	bf00      	nop
   12ab6:	b003      	add	sp, #12
   12ab8:	f85d fb04 	ldr.w	pc, [sp], #4
   12abc:	1fff9320 	.word	0x1fff9320
   12ac0:	1fff931c 	.word	0x1fff931c

00012ac4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34(void)
{
   12ac4:	b500      	push	{lr}
   12ac6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12ac8:	f7ee fea6 	bl	1818 <Sys_GetCoreID>
   12acc:	4603      	mov	r3, r0
   12ace:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId])
   12ad0:	4a10      	ldr	r2, [pc, #64]	; (12b14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x50>)
   12ad2:	9b01      	ldr	r3, [sp, #4]
   12ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12ad8:	2b00      	cmp	r3, #0
   12ada:	d10d      	bne.n	12af8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12adc:	f7ed ff14 	bl	908 <Adc_schm_read_msr>
   12ae0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12ae2:	9b00      	ldr	r3, [sp, #0]
   12ae4:	f003 0301 	and.w	r3, r3, #1
   12ae8:	2b00      	cmp	r3, #0
   12aea:	d100      	bne.n	12aee <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12aec:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_34[u32CoreId] = msr;
   12aee:	490a      	ldr	r1, [pc, #40]	; (12b18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x54>)
   12af0:	9b01      	ldr	r3, [sp, #4]
   12af2:	9a00      	ldr	r2, [sp, #0]
   12af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId]++;
   12af8:	4a06      	ldr	r2, [pc, #24]	; (12b14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x50>)
   12afa:	9b01      	ldr	r3, [sp, #4]
   12afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12b00:	1c5a      	adds	r2, r3, #1
   12b02:	4904      	ldr	r1, [pc, #16]	; (12b14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x50>)
   12b04:	9b01      	ldr	r3, [sp, #4]
   12b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12b0a:	bf00      	nop
   12b0c:	b003      	add	sp, #12
   12b0e:	f85d fb04 	ldr.w	pc, [sp], #4
   12b12:	bf00      	nop
   12b14:	1fff9328 	.word	0x1fff9328
   12b18:	1fff9324 	.word	0x1fff9324

00012b1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34(void)
{
   12b1c:	b500      	push	{lr}
   12b1e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12b20:	f7ee fe7a 	bl	1818 <Sys_GetCoreID>
   12b24:	4603      	mov	r3, r0
   12b26:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId]--;
   12b28:	4a0d      	ldr	r2, [pc, #52]	; (12b60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x44>)
   12b2a:	9b01      	ldr	r3, [sp, #4]
   12b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12b30:	1e5a      	subs	r2, r3, #1
   12b32:	490b      	ldr	r1, [pc, #44]	; (12b60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x44>)
   12b34:	9b01      	ldr	r3, [sp, #4]
   12b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_34[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId]))         /*if interrupts were enabled*/
   12b3a:	4a0a      	ldr	r2, [pc, #40]	; (12b64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x48>)
   12b3c:	9b01      	ldr	r3, [sp, #4]
   12b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12b42:	f003 0301 	and.w	r3, r3, #1
   12b46:	2b00      	cmp	r3, #0
   12b48:	d106      	bne.n	12b58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x3c>
   12b4a:	4a05      	ldr	r2, [pc, #20]	; (12b60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x44>)
   12b4c:	9b01      	ldr	r3, [sp, #4]
   12b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12b52:	2b00      	cmp	r3, #0
   12b54:	d100      	bne.n	12b58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12b56:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12b58:	bf00      	nop
   12b5a:	b003      	add	sp, #12
   12b5c:	f85d fb04 	ldr.w	pc, [sp], #4
   12b60:	1fff9328 	.word	0x1fff9328
   12b64:	1fff9324 	.word	0x1fff9324

00012b68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35(void)
{
   12b68:	b500      	push	{lr}
   12b6a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12b6c:	f7ee fe54 	bl	1818 <Sys_GetCoreID>
   12b70:	4603      	mov	r3, r0
   12b72:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId])
   12b74:	4a10      	ldr	r2, [pc, #64]	; (12bb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x50>)
   12b76:	9b01      	ldr	r3, [sp, #4]
   12b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12b7c:	2b00      	cmp	r3, #0
   12b7e:	d10d      	bne.n	12b9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12b80:	f7ed fec2 	bl	908 <Adc_schm_read_msr>
   12b84:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12b86:	9b00      	ldr	r3, [sp, #0]
   12b88:	f003 0301 	and.w	r3, r3, #1
   12b8c:	2b00      	cmp	r3, #0
   12b8e:	d100      	bne.n	12b92 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12b90:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_35[u32CoreId] = msr;
   12b92:	490a      	ldr	r1, [pc, #40]	; (12bbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x54>)
   12b94:	9b01      	ldr	r3, [sp, #4]
   12b96:	9a00      	ldr	r2, [sp, #0]
   12b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId]++;
   12b9c:	4a06      	ldr	r2, [pc, #24]	; (12bb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x50>)
   12b9e:	9b01      	ldr	r3, [sp, #4]
   12ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12ba4:	1c5a      	adds	r2, r3, #1
   12ba6:	4904      	ldr	r1, [pc, #16]	; (12bb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x50>)
   12ba8:	9b01      	ldr	r3, [sp, #4]
   12baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12bae:	bf00      	nop
   12bb0:	b003      	add	sp, #12
   12bb2:	f85d fb04 	ldr.w	pc, [sp], #4
   12bb6:	bf00      	nop
   12bb8:	1fff9330 	.word	0x1fff9330
   12bbc:	1fff932c 	.word	0x1fff932c

00012bc0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35(void)
{
   12bc0:	b500      	push	{lr}
   12bc2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12bc4:	f7ee fe28 	bl	1818 <Sys_GetCoreID>
   12bc8:	4603      	mov	r3, r0
   12bca:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId]--;
   12bcc:	4a0d      	ldr	r2, [pc, #52]	; (12c04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x44>)
   12bce:	9b01      	ldr	r3, [sp, #4]
   12bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12bd4:	1e5a      	subs	r2, r3, #1
   12bd6:	490b      	ldr	r1, [pc, #44]	; (12c04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x44>)
   12bd8:	9b01      	ldr	r3, [sp, #4]
   12bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_35[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId]))         /*if interrupts were enabled*/
   12bde:	4a0a      	ldr	r2, [pc, #40]	; (12c08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x48>)
   12be0:	9b01      	ldr	r3, [sp, #4]
   12be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12be6:	f003 0301 	and.w	r3, r3, #1
   12bea:	2b00      	cmp	r3, #0
   12bec:	d106      	bne.n	12bfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x3c>
   12bee:	4a05      	ldr	r2, [pc, #20]	; (12c04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x44>)
   12bf0:	9b01      	ldr	r3, [sp, #4]
   12bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12bf6:	2b00      	cmp	r3, #0
   12bf8:	d100      	bne.n	12bfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12bfa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12bfc:	bf00      	nop
   12bfe:	b003      	add	sp, #12
   12c00:	f85d fb04 	ldr.w	pc, [sp], #4
   12c04:	1fff9330 	.word	0x1fff9330
   12c08:	1fff932c 	.word	0x1fff932c

00012c0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36(void)
{
   12c0c:	b500      	push	{lr}
   12c0e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12c10:	f7ee fe02 	bl	1818 <Sys_GetCoreID>
   12c14:	4603      	mov	r3, r0
   12c16:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId])
   12c18:	4a10      	ldr	r2, [pc, #64]	; (12c5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x50>)
   12c1a:	9b01      	ldr	r3, [sp, #4]
   12c1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12c20:	2b00      	cmp	r3, #0
   12c22:	d10d      	bne.n	12c40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12c24:	f7ed fe70 	bl	908 <Adc_schm_read_msr>
   12c28:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12c2a:	9b00      	ldr	r3, [sp, #0]
   12c2c:	f003 0301 	and.w	r3, r3, #1
   12c30:	2b00      	cmp	r3, #0
   12c32:	d100      	bne.n	12c36 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12c34:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_36[u32CoreId] = msr;
   12c36:	490a      	ldr	r1, [pc, #40]	; (12c60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x54>)
   12c38:	9b01      	ldr	r3, [sp, #4]
   12c3a:	9a00      	ldr	r2, [sp, #0]
   12c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId]++;
   12c40:	4a06      	ldr	r2, [pc, #24]	; (12c5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x50>)
   12c42:	9b01      	ldr	r3, [sp, #4]
   12c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12c48:	1c5a      	adds	r2, r3, #1
   12c4a:	4904      	ldr	r1, [pc, #16]	; (12c5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x50>)
   12c4c:	9b01      	ldr	r3, [sp, #4]
   12c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12c52:	bf00      	nop
   12c54:	b003      	add	sp, #12
   12c56:	f85d fb04 	ldr.w	pc, [sp], #4
   12c5a:	bf00      	nop
   12c5c:	1fff9338 	.word	0x1fff9338
   12c60:	1fff9334 	.word	0x1fff9334

00012c64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36(void)
{
   12c64:	b500      	push	{lr}
   12c66:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12c68:	f7ee fdd6 	bl	1818 <Sys_GetCoreID>
   12c6c:	4603      	mov	r3, r0
   12c6e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId]--;
   12c70:	4a0d      	ldr	r2, [pc, #52]	; (12ca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x44>)
   12c72:	9b01      	ldr	r3, [sp, #4]
   12c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12c78:	1e5a      	subs	r2, r3, #1
   12c7a:	490b      	ldr	r1, [pc, #44]	; (12ca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x44>)
   12c7c:	9b01      	ldr	r3, [sp, #4]
   12c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_36[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId]))         /*if interrupts were enabled*/
   12c82:	4a0a      	ldr	r2, [pc, #40]	; (12cac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x48>)
   12c84:	9b01      	ldr	r3, [sp, #4]
   12c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12c8a:	f003 0301 	and.w	r3, r3, #1
   12c8e:	2b00      	cmp	r3, #0
   12c90:	d106      	bne.n	12ca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x3c>
   12c92:	4a05      	ldr	r2, [pc, #20]	; (12ca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x44>)
   12c94:	9b01      	ldr	r3, [sp, #4]
   12c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12c9a:	2b00      	cmp	r3, #0
   12c9c:	d100      	bne.n	12ca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12c9e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12ca0:	bf00      	nop
   12ca2:	b003      	add	sp, #12
   12ca4:	f85d fb04 	ldr.w	pc, [sp], #4
   12ca8:	1fff9338 	.word	0x1fff9338
   12cac:	1fff9334 	.word	0x1fff9334

00012cb0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37(void)
{
   12cb0:	b500      	push	{lr}
   12cb2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12cb4:	f7ee fdb0 	bl	1818 <Sys_GetCoreID>
   12cb8:	4603      	mov	r3, r0
   12cba:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId])
   12cbc:	4a10      	ldr	r2, [pc, #64]	; (12d00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x50>)
   12cbe:	9b01      	ldr	r3, [sp, #4]
   12cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12cc4:	2b00      	cmp	r3, #0
   12cc6:	d10d      	bne.n	12ce4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12cc8:	f7ed fe1e 	bl	908 <Adc_schm_read_msr>
   12ccc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12cce:	9b00      	ldr	r3, [sp, #0]
   12cd0:	f003 0301 	and.w	r3, r3, #1
   12cd4:	2b00      	cmp	r3, #0
   12cd6:	d100      	bne.n	12cda <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12cd8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_37[u32CoreId] = msr;
   12cda:	490a      	ldr	r1, [pc, #40]	; (12d04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x54>)
   12cdc:	9b01      	ldr	r3, [sp, #4]
   12cde:	9a00      	ldr	r2, [sp, #0]
   12ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId]++;
   12ce4:	4a06      	ldr	r2, [pc, #24]	; (12d00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x50>)
   12ce6:	9b01      	ldr	r3, [sp, #4]
   12ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12cec:	1c5a      	adds	r2, r3, #1
   12cee:	4904      	ldr	r1, [pc, #16]	; (12d00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x50>)
   12cf0:	9b01      	ldr	r3, [sp, #4]
   12cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12cf6:	bf00      	nop
   12cf8:	b003      	add	sp, #12
   12cfa:	f85d fb04 	ldr.w	pc, [sp], #4
   12cfe:	bf00      	nop
   12d00:	1fff9340 	.word	0x1fff9340
   12d04:	1fff933c 	.word	0x1fff933c

00012d08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37(void)
{
   12d08:	b500      	push	{lr}
   12d0a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12d0c:	f7ee fd84 	bl	1818 <Sys_GetCoreID>
   12d10:	4603      	mov	r3, r0
   12d12:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId]--;
   12d14:	4a0d      	ldr	r2, [pc, #52]	; (12d4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x44>)
   12d16:	9b01      	ldr	r3, [sp, #4]
   12d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12d1c:	1e5a      	subs	r2, r3, #1
   12d1e:	490b      	ldr	r1, [pc, #44]	; (12d4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x44>)
   12d20:	9b01      	ldr	r3, [sp, #4]
   12d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_37[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId]))         /*if interrupts were enabled*/
   12d26:	4a0a      	ldr	r2, [pc, #40]	; (12d50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x48>)
   12d28:	9b01      	ldr	r3, [sp, #4]
   12d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12d2e:	f003 0301 	and.w	r3, r3, #1
   12d32:	2b00      	cmp	r3, #0
   12d34:	d106      	bne.n	12d44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x3c>
   12d36:	4a05      	ldr	r2, [pc, #20]	; (12d4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x44>)
   12d38:	9b01      	ldr	r3, [sp, #4]
   12d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12d3e:	2b00      	cmp	r3, #0
   12d40:	d100      	bne.n	12d44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12d42:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12d44:	bf00      	nop
   12d46:	b003      	add	sp, #12
   12d48:	f85d fb04 	ldr.w	pc, [sp], #4
   12d4c:	1fff9340 	.word	0x1fff9340
   12d50:	1fff933c 	.word	0x1fff933c

00012d54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38(void)
{
   12d54:	b500      	push	{lr}
   12d56:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12d58:	f7ee fd5e 	bl	1818 <Sys_GetCoreID>
   12d5c:	4603      	mov	r3, r0
   12d5e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId])
   12d60:	4a10      	ldr	r2, [pc, #64]	; (12da4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x50>)
   12d62:	9b01      	ldr	r3, [sp, #4]
   12d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12d68:	2b00      	cmp	r3, #0
   12d6a:	d10d      	bne.n	12d88 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12d6c:	f7ed fdcc 	bl	908 <Adc_schm_read_msr>
   12d70:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12d72:	9b00      	ldr	r3, [sp, #0]
   12d74:	f003 0301 	and.w	r3, r3, #1
   12d78:	2b00      	cmp	r3, #0
   12d7a:	d100      	bne.n	12d7e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12d7c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_38[u32CoreId] = msr;
   12d7e:	490a      	ldr	r1, [pc, #40]	; (12da8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x54>)
   12d80:	9b01      	ldr	r3, [sp, #4]
   12d82:	9a00      	ldr	r2, [sp, #0]
   12d84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId]++;
   12d88:	4a06      	ldr	r2, [pc, #24]	; (12da4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x50>)
   12d8a:	9b01      	ldr	r3, [sp, #4]
   12d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12d90:	1c5a      	adds	r2, r3, #1
   12d92:	4904      	ldr	r1, [pc, #16]	; (12da4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x50>)
   12d94:	9b01      	ldr	r3, [sp, #4]
   12d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12d9a:	bf00      	nop
   12d9c:	b003      	add	sp, #12
   12d9e:	f85d fb04 	ldr.w	pc, [sp], #4
   12da2:	bf00      	nop
   12da4:	1fff9348 	.word	0x1fff9348
   12da8:	1fff9344 	.word	0x1fff9344

00012dac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38(void)
{
   12dac:	b500      	push	{lr}
   12dae:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12db0:	f7ee fd32 	bl	1818 <Sys_GetCoreID>
   12db4:	4603      	mov	r3, r0
   12db6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId]--;
   12db8:	4a0d      	ldr	r2, [pc, #52]	; (12df0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x44>)
   12dba:	9b01      	ldr	r3, [sp, #4]
   12dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12dc0:	1e5a      	subs	r2, r3, #1
   12dc2:	490b      	ldr	r1, [pc, #44]	; (12df0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x44>)
   12dc4:	9b01      	ldr	r3, [sp, #4]
   12dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_38[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId]))         /*if interrupts were enabled*/
   12dca:	4a0a      	ldr	r2, [pc, #40]	; (12df4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x48>)
   12dcc:	9b01      	ldr	r3, [sp, #4]
   12dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12dd2:	f003 0301 	and.w	r3, r3, #1
   12dd6:	2b00      	cmp	r3, #0
   12dd8:	d106      	bne.n	12de8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x3c>
   12dda:	4a05      	ldr	r2, [pc, #20]	; (12df0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x44>)
   12ddc:	9b01      	ldr	r3, [sp, #4]
   12dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12de2:	2b00      	cmp	r3, #0
   12de4:	d100      	bne.n	12de8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12de6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12de8:	bf00      	nop
   12dea:	b003      	add	sp, #12
   12dec:	f85d fb04 	ldr.w	pc, [sp], #4
   12df0:	1fff9348 	.word	0x1fff9348
   12df4:	1fff9344 	.word	0x1fff9344

00012df8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39(void)
{
   12df8:	b500      	push	{lr}
   12dfa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12dfc:	f7ee fd0c 	bl	1818 <Sys_GetCoreID>
   12e00:	4603      	mov	r3, r0
   12e02:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId])
   12e04:	4a10      	ldr	r2, [pc, #64]	; (12e48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x50>)
   12e06:	9b01      	ldr	r3, [sp, #4]
   12e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12e0c:	2b00      	cmp	r3, #0
   12e0e:	d10d      	bne.n	12e2c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12e10:	f7ed fd7a 	bl	908 <Adc_schm_read_msr>
   12e14:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12e16:	9b00      	ldr	r3, [sp, #0]
   12e18:	f003 0301 	and.w	r3, r3, #1
   12e1c:	2b00      	cmp	r3, #0
   12e1e:	d100      	bne.n	12e22 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12e20:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_39[u32CoreId] = msr;
   12e22:	490a      	ldr	r1, [pc, #40]	; (12e4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x54>)
   12e24:	9b01      	ldr	r3, [sp, #4]
   12e26:	9a00      	ldr	r2, [sp, #0]
   12e28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId]++;
   12e2c:	4a06      	ldr	r2, [pc, #24]	; (12e48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x50>)
   12e2e:	9b01      	ldr	r3, [sp, #4]
   12e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12e34:	1c5a      	adds	r2, r3, #1
   12e36:	4904      	ldr	r1, [pc, #16]	; (12e48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x50>)
   12e38:	9b01      	ldr	r3, [sp, #4]
   12e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12e3e:	bf00      	nop
   12e40:	b003      	add	sp, #12
   12e42:	f85d fb04 	ldr.w	pc, [sp], #4
   12e46:	bf00      	nop
   12e48:	1fff9350 	.word	0x1fff9350
   12e4c:	1fff934c 	.word	0x1fff934c

00012e50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39(void)
{
   12e50:	b500      	push	{lr}
   12e52:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12e54:	f7ee fce0 	bl	1818 <Sys_GetCoreID>
   12e58:	4603      	mov	r3, r0
   12e5a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId]--;
   12e5c:	4a0d      	ldr	r2, [pc, #52]	; (12e94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x44>)
   12e5e:	9b01      	ldr	r3, [sp, #4]
   12e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12e64:	1e5a      	subs	r2, r3, #1
   12e66:	490b      	ldr	r1, [pc, #44]	; (12e94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x44>)
   12e68:	9b01      	ldr	r3, [sp, #4]
   12e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_39[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId]))         /*if interrupts were enabled*/
   12e6e:	4a0a      	ldr	r2, [pc, #40]	; (12e98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x48>)
   12e70:	9b01      	ldr	r3, [sp, #4]
   12e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12e76:	f003 0301 	and.w	r3, r3, #1
   12e7a:	2b00      	cmp	r3, #0
   12e7c:	d106      	bne.n	12e8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x3c>
   12e7e:	4a05      	ldr	r2, [pc, #20]	; (12e94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x44>)
   12e80:	9b01      	ldr	r3, [sp, #4]
   12e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12e86:	2b00      	cmp	r3, #0
   12e88:	d100      	bne.n	12e8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12e8a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12e8c:	bf00      	nop
   12e8e:	b003      	add	sp, #12
   12e90:	f85d fb04 	ldr.w	pc, [sp], #4
   12e94:	1fff9350 	.word	0x1fff9350
   12e98:	1fff934c 	.word	0x1fff934c

00012e9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40(void)
{
   12e9c:	b500      	push	{lr}
   12e9e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12ea0:	f7ee fcba 	bl	1818 <Sys_GetCoreID>
   12ea4:	4603      	mov	r3, r0
   12ea6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId])
   12ea8:	4a10      	ldr	r2, [pc, #64]	; (12eec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x50>)
   12eaa:	9b01      	ldr	r3, [sp, #4]
   12eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12eb0:	2b00      	cmp	r3, #0
   12eb2:	d10d      	bne.n	12ed0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12eb4:	f7ed fd28 	bl	908 <Adc_schm_read_msr>
   12eb8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12eba:	9b00      	ldr	r3, [sp, #0]
   12ebc:	f003 0301 	and.w	r3, r3, #1
   12ec0:	2b00      	cmp	r3, #0
   12ec2:	d100      	bne.n	12ec6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12ec4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_40[u32CoreId] = msr;
   12ec6:	490a      	ldr	r1, [pc, #40]	; (12ef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x54>)
   12ec8:	9b01      	ldr	r3, [sp, #4]
   12eca:	9a00      	ldr	r2, [sp, #0]
   12ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId]++;
   12ed0:	4a06      	ldr	r2, [pc, #24]	; (12eec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x50>)
   12ed2:	9b01      	ldr	r3, [sp, #4]
   12ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12ed8:	1c5a      	adds	r2, r3, #1
   12eda:	4904      	ldr	r1, [pc, #16]	; (12eec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x50>)
   12edc:	9b01      	ldr	r3, [sp, #4]
   12ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12ee2:	bf00      	nop
   12ee4:	b003      	add	sp, #12
   12ee6:	f85d fb04 	ldr.w	pc, [sp], #4
   12eea:	bf00      	nop
   12eec:	1fff9358 	.word	0x1fff9358
   12ef0:	1fff9354 	.word	0x1fff9354

00012ef4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40(void)
{
   12ef4:	b500      	push	{lr}
   12ef6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12ef8:	f7ee fc8e 	bl	1818 <Sys_GetCoreID>
   12efc:	4603      	mov	r3, r0
   12efe:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId]--;
   12f00:	4a0d      	ldr	r2, [pc, #52]	; (12f38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x44>)
   12f02:	9b01      	ldr	r3, [sp, #4]
   12f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12f08:	1e5a      	subs	r2, r3, #1
   12f0a:	490b      	ldr	r1, [pc, #44]	; (12f38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x44>)
   12f0c:	9b01      	ldr	r3, [sp, #4]
   12f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_40[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId]))         /*if interrupts were enabled*/
   12f12:	4a0a      	ldr	r2, [pc, #40]	; (12f3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x48>)
   12f14:	9b01      	ldr	r3, [sp, #4]
   12f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12f1a:	f003 0301 	and.w	r3, r3, #1
   12f1e:	2b00      	cmp	r3, #0
   12f20:	d106      	bne.n	12f30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x3c>
   12f22:	4a05      	ldr	r2, [pc, #20]	; (12f38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x44>)
   12f24:	9b01      	ldr	r3, [sp, #4]
   12f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12f2a:	2b00      	cmp	r3, #0
   12f2c:	d100      	bne.n	12f30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12f2e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12f30:	bf00      	nop
   12f32:	b003      	add	sp, #12
   12f34:	f85d fb04 	ldr.w	pc, [sp], #4
   12f38:	1fff9358 	.word	0x1fff9358
   12f3c:	1fff9354 	.word	0x1fff9354

00012f40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41(void)
{
   12f40:	b500      	push	{lr}
   12f42:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12f44:	f7ee fc68 	bl	1818 <Sys_GetCoreID>
   12f48:	4603      	mov	r3, r0
   12f4a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId])
   12f4c:	4a10      	ldr	r2, [pc, #64]	; (12f90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x50>)
   12f4e:	9b01      	ldr	r3, [sp, #4]
   12f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12f54:	2b00      	cmp	r3, #0
   12f56:	d10d      	bne.n	12f74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12f58:	f7ed fcd6 	bl	908 <Adc_schm_read_msr>
   12f5c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   12f5e:	9b00      	ldr	r3, [sp, #0]
   12f60:	f003 0301 	and.w	r3, r3, #1
   12f64:	2b00      	cmp	r3, #0
   12f66:	d100      	bne.n	12f6a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   12f68:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_41[u32CoreId] = msr;
   12f6a:	490a      	ldr	r1, [pc, #40]	; (12f94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x54>)
   12f6c:	9b01      	ldr	r3, [sp, #4]
   12f6e:	9a00      	ldr	r2, [sp, #0]
   12f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId]++;
   12f74:	4a06      	ldr	r2, [pc, #24]	; (12f90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x50>)
   12f76:	9b01      	ldr	r3, [sp, #4]
   12f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12f7c:	1c5a      	adds	r2, r3, #1
   12f7e:	4904      	ldr	r1, [pc, #16]	; (12f90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x50>)
   12f80:	9b01      	ldr	r3, [sp, #4]
   12f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   12f86:	bf00      	nop
   12f88:	b003      	add	sp, #12
   12f8a:	f85d fb04 	ldr.w	pc, [sp], #4
   12f8e:	bf00      	nop
   12f90:	1fff9360 	.word	0x1fff9360
   12f94:	1fff935c 	.word	0x1fff935c

00012f98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41(void)
{
   12f98:	b500      	push	{lr}
   12f9a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12f9c:	f7ee fc3c 	bl	1818 <Sys_GetCoreID>
   12fa0:	4603      	mov	r3, r0
   12fa2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId]--;
   12fa4:	4a0d      	ldr	r2, [pc, #52]	; (12fdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x44>)
   12fa6:	9b01      	ldr	r3, [sp, #4]
   12fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12fac:	1e5a      	subs	r2, r3, #1
   12fae:	490b      	ldr	r1, [pc, #44]	; (12fdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x44>)
   12fb0:	9b01      	ldr	r3, [sp, #4]
   12fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_41[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId]))         /*if interrupts were enabled*/
   12fb6:	4a0a      	ldr	r2, [pc, #40]	; (12fe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x48>)
   12fb8:	9b01      	ldr	r3, [sp, #4]
   12fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12fbe:	f003 0301 	and.w	r3, r3, #1
   12fc2:	2b00      	cmp	r3, #0
   12fc4:	d106      	bne.n	12fd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x3c>
   12fc6:	4a05      	ldr	r2, [pc, #20]	; (12fdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x44>)
   12fc8:	9b01      	ldr	r3, [sp, #4]
   12fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12fce:	2b00      	cmp	r3, #0
   12fd0:	d100      	bne.n	12fd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   12fd2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   12fd4:	bf00      	nop
   12fd6:	b003      	add	sp, #12
   12fd8:	f85d fb04 	ldr.w	pc, [sp], #4
   12fdc:	1fff9360 	.word	0x1fff9360
   12fe0:	1fff935c 	.word	0x1fff935c

00012fe4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42(void)
{
   12fe4:	b500      	push	{lr}
   12fe6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   12fe8:	f7ee fc16 	bl	1818 <Sys_GetCoreID>
   12fec:	4603      	mov	r3, r0
   12fee:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId])
   12ff0:	4a10      	ldr	r2, [pc, #64]	; (13034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x50>)
   12ff2:	9b01      	ldr	r3, [sp, #4]
   12ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12ff8:	2b00      	cmp	r3, #0
   12ffa:	d10d      	bne.n	13018 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   12ffc:	f7ed fc84 	bl	908 <Adc_schm_read_msr>
   13000:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13002:	9b00      	ldr	r3, [sp, #0]
   13004:	f003 0301 	and.w	r3, r3, #1
   13008:	2b00      	cmp	r3, #0
   1300a:	d100      	bne.n	1300e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1300c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_42[u32CoreId] = msr;
   1300e:	490a      	ldr	r1, [pc, #40]	; (13038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x54>)
   13010:	9b01      	ldr	r3, [sp, #4]
   13012:	9a00      	ldr	r2, [sp, #0]
   13014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId]++;
   13018:	4a06      	ldr	r2, [pc, #24]	; (13034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x50>)
   1301a:	9b01      	ldr	r3, [sp, #4]
   1301c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13020:	1c5a      	adds	r2, r3, #1
   13022:	4904      	ldr	r1, [pc, #16]	; (13034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x50>)
   13024:	9b01      	ldr	r3, [sp, #4]
   13026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1302a:	bf00      	nop
   1302c:	b003      	add	sp, #12
   1302e:	f85d fb04 	ldr.w	pc, [sp], #4
   13032:	bf00      	nop
   13034:	1fff9368 	.word	0x1fff9368
   13038:	1fff9364 	.word	0x1fff9364

0001303c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42(void)
{
   1303c:	b500      	push	{lr}
   1303e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13040:	f7ee fbea 	bl	1818 <Sys_GetCoreID>
   13044:	4603      	mov	r3, r0
   13046:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId]--;
   13048:	4a0d      	ldr	r2, [pc, #52]	; (13080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x44>)
   1304a:	9b01      	ldr	r3, [sp, #4]
   1304c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13050:	1e5a      	subs	r2, r3, #1
   13052:	490b      	ldr	r1, [pc, #44]	; (13080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x44>)
   13054:	9b01      	ldr	r3, [sp, #4]
   13056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_42[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId]))         /*if interrupts were enabled*/
   1305a:	4a0a      	ldr	r2, [pc, #40]	; (13084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x48>)
   1305c:	9b01      	ldr	r3, [sp, #4]
   1305e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13062:	f003 0301 	and.w	r3, r3, #1
   13066:	2b00      	cmp	r3, #0
   13068:	d106      	bne.n	13078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x3c>
   1306a:	4a05      	ldr	r2, [pc, #20]	; (13080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x44>)
   1306c:	9b01      	ldr	r3, [sp, #4]
   1306e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13072:	2b00      	cmp	r3, #0
   13074:	d100      	bne.n	13078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13076:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13078:	bf00      	nop
   1307a:	b003      	add	sp, #12
   1307c:	f85d fb04 	ldr.w	pc, [sp], #4
   13080:	1fff9368 	.word	0x1fff9368
   13084:	1fff9364 	.word	0x1fff9364

00013088 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43(void)
{
   13088:	b500      	push	{lr}
   1308a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1308c:	f7ee fbc4 	bl	1818 <Sys_GetCoreID>
   13090:	4603      	mov	r3, r0
   13092:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId])
   13094:	4a10      	ldr	r2, [pc, #64]	; (130d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x50>)
   13096:	9b01      	ldr	r3, [sp, #4]
   13098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1309c:	2b00      	cmp	r3, #0
   1309e:	d10d      	bne.n	130bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   130a0:	f7ed fc32 	bl	908 <Adc_schm_read_msr>
   130a4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   130a6:	9b00      	ldr	r3, [sp, #0]
   130a8:	f003 0301 	and.w	r3, r3, #1
   130ac:	2b00      	cmp	r3, #0
   130ae:	d100      	bne.n	130b2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   130b0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_43[u32CoreId] = msr;
   130b2:	490a      	ldr	r1, [pc, #40]	; (130dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x54>)
   130b4:	9b01      	ldr	r3, [sp, #4]
   130b6:	9a00      	ldr	r2, [sp, #0]
   130b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId]++;
   130bc:	4a06      	ldr	r2, [pc, #24]	; (130d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x50>)
   130be:	9b01      	ldr	r3, [sp, #4]
   130c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   130c4:	1c5a      	adds	r2, r3, #1
   130c6:	4904      	ldr	r1, [pc, #16]	; (130d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x50>)
   130c8:	9b01      	ldr	r3, [sp, #4]
   130ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   130ce:	bf00      	nop
   130d0:	b003      	add	sp, #12
   130d2:	f85d fb04 	ldr.w	pc, [sp], #4
   130d6:	bf00      	nop
   130d8:	1fff9370 	.word	0x1fff9370
   130dc:	1fff936c 	.word	0x1fff936c

000130e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43(void)
{
   130e0:	b500      	push	{lr}
   130e2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   130e4:	f7ee fb98 	bl	1818 <Sys_GetCoreID>
   130e8:	4603      	mov	r3, r0
   130ea:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId]--;
   130ec:	4a0d      	ldr	r2, [pc, #52]	; (13124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x44>)
   130ee:	9b01      	ldr	r3, [sp, #4]
   130f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   130f4:	1e5a      	subs	r2, r3, #1
   130f6:	490b      	ldr	r1, [pc, #44]	; (13124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x44>)
   130f8:	9b01      	ldr	r3, [sp, #4]
   130fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_43[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId]))         /*if interrupts were enabled*/
   130fe:	4a0a      	ldr	r2, [pc, #40]	; (13128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x48>)
   13100:	9b01      	ldr	r3, [sp, #4]
   13102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13106:	f003 0301 	and.w	r3, r3, #1
   1310a:	2b00      	cmp	r3, #0
   1310c:	d106      	bne.n	1311c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x3c>
   1310e:	4a05      	ldr	r2, [pc, #20]	; (13124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x44>)
   13110:	9b01      	ldr	r3, [sp, #4]
   13112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13116:	2b00      	cmp	r3, #0
   13118:	d100      	bne.n	1311c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1311a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1311c:	bf00      	nop
   1311e:	b003      	add	sp, #12
   13120:	f85d fb04 	ldr.w	pc, [sp], #4
   13124:	1fff9370 	.word	0x1fff9370
   13128:	1fff936c 	.word	0x1fff936c

0001312c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44(void)
{
   1312c:	b500      	push	{lr}
   1312e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13130:	f7ee fb72 	bl	1818 <Sys_GetCoreID>
   13134:	4603      	mov	r3, r0
   13136:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId])
   13138:	4a10      	ldr	r2, [pc, #64]	; (1317c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x50>)
   1313a:	9b01      	ldr	r3, [sp, #4]
   1313c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13140:	2b00      	cmp	r3, #0
   13142:	d10d      	bne.n	13160 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13144:	f7ed fbe0 	bl	908 <Adc_schm_read_msr>
   13148:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1314a:	9b00      	ldr	r3, [sp, #0]
   1314c:	f003 0301 	and.w	r3, r3, #1
   13150:	2b00      	cmp	r3, #0
   13152:	d100      	bne.n	13156 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13154:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_44[u32CoreId] = msr;
   13156:	490a      	ldr	r1, [pc, #40]	; (13180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x54>)
   13158:	9b01      	ldr	r3, [sp, #4]
   1315a:	9a00      	ldr	r2, [sp, #0]
   1315c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId]++;
   13160:	4a06      	ldr	r2, [pc, #24]	; (1317c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x50>)
   13162:	9b01      	ldr	r3, [sp, #4]
   13164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13168:	1c5a      	adds	r2, r3, #1
   1316a:	4904      	ldr	r1, [pc, #16]	; (1317c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x50>)
   1316c:	9b01      	ldr	r3, [sp, #4]
   1316e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13172:	bf00      	nop
   13174:	b003      	add	sp, #12
   13176:	f85d fb04 	ldr.w	pc, [sp], #4
   1317a:	bf00      	nop
   1317c:	1fff9378 	.word	0x1fff9378
   13180:	1fff9374 	.word	0x1fff9374

00013184 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44(void)
{
   13184:	b500      	push	{lr}
   13186:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13188:	f7ee fb46 	bl	1818 <Sys_GetCoreID>
   1318c:	4603      	mov	r3, r0
   1318e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId]--;
   13190:	4a0d      	ldr	r2, [pc, #52]	; (131c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x44>)
   13192:	9b01      	ldr	r3, [sp, #4]
   13194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13198:	1e5a      	subs	r2, r3, #1
   1319a:	490b      	ldr	r1, [pc, #44]	; (131c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x44>)
   1319c:	9b01      	ldr	r3, [sp, #4]
   1319e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_44[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId]))         /*if interrupts were enabled*/
   131a2:	4a0a      	ldr	r2, [pc, #40]	; (131cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x48>)
   131a4:	9b01      	ldr	r3, [sp, #4]
   131a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   131aa:	f003 0301 	and.w	r3, r3, #1
   131ae:	2b00      	cmp	r3, #0
   131b0:	d106      	bne.n	131c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x3c>
   131b2:	4a05      	ldr	r2, [pc, #20]	; (131c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x44>)
   131b4:	9b01      	ldr	r3, [sp, #4]
   131b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   131ba:	2b00      	cmp	r3, #0
   131bc:	d100      	bne.n	131c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   131be:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   131c0:	bf00      	nop
   131c2:	b003      	add	sp, #12
   131c4:	f85d fb04 	ldr.w	pc, [sp], #4
   131c8:	1fff9378 	.word	0x1fff9378
   131cc:	1fff9374 	.word	0x1fff9374

000131d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45(void)
{
   131d0:	b500      	push	{lr}
   131d2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   131d4:	f7ee fb20 	bl	1818 <Sys_GetCoreID>
   131d8:	4603      	mov	r3, r0
   131da:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId])
   131dc:	4a10      	ldr	r2, [pc, #64]	; (13220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x50>)
   131de:	9b01      	ldr	r3, [sp, #4]
   131e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   131e4:	2b00      	cmp	r3, #0
   131e6:	d10d      	bne.n	13204 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   131e8:	f7ed fb8e 	bl	908 <Adc_schm_read_msr>
   131ec:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   131ee:	9b00      	ldr	r3, [sp, #0]
   131f0:	f003 0301 	and.w	r3, r3, #1
   131f4:	2b00      	cmp	r3, #0
   131f6:	d100      	bne.n	131fa <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   131f8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_45[u32CoreId] = msr;
   131fa:	490a      	ldr	r1, [pc, #40]	; (13224 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x54>)
   131fc:	9b01      	ldr	r3, [sp, #4]
   131fe:	9a00      	ldr	r2, [sp, #0]
   13200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId]++;
   13204:	4a06      	ldr	r2, [pc, #24]	; (13220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x50>)
   13206:	9b01      	ldr	r3, [sp, #4]
   13208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1320c:	1c5a      	adds	r2, r3, #1
   1320e:	4904      	ldr	r1, [pc, #16]	; (13220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x50>)
   13210:	9b01      	ldr	r3, [sp, #4]
   13212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13216:	bf00      	nop
   13218:	b003      	add	sp, #12
   1321a:	f85d fb04 	ldr.w	pc, [sp], #4
   1321e:	bf00      	nop
   13220:	1fff9380 	.word	0x1fff9380
   13224:	1fff937c 	.word	0x1fff937c

00013228 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45(void)
{
   13228:	b500      	push	{lr}
   1322a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1322c:	f7ee faf4 	bl	1818 <Sys_GetCoreID>
   13230:	4603      	mov	r3, r0
   13232:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId]--;
   13234:	4a0d      	ldr	r2, [pc, #52]	; (1326c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x44>)
   13236:	9b01      	ldr	r3, [sp, #4]
   13238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1323c:	1e5a      	subs	r2, r3, #1
   1323e:	490b      	ldr	r1, [pc, #44]	; (1326c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x44>)
   13240:	9b01      	ldr	r3, [sp, #4]
   13242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_45[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId]))         /*if interrupts were enabled*/
   13246:	4a0a      	ldr	r2, [pc, #40]	; (13270 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x48>)
   13248:	9b01      	ldr	r3, [sp, #4]
   1324a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1324e:	f003 0301 	and.w	r3, r3, #1
   13252:	2b00      	cmp	r3, #0
   13254:	d106      	bne.n	13264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x3c>
   13256:	4a05      	ldr	r2, [pc, #20]	; (1326c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x44>)
   13258:	9b01      	ldr	r3, [sp, #4]
   1325a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1325e:	2b00      	cmp	r3, #0
   13260:	d100      	bne.n	13264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13262:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13264:	bf00      	nop
   13266:	b003      	add	sp, #12
   13268:	f85d fb04 	ldr.w	pc, [sp], #4
   1326c:	1fff9380 	.word	0x1fff9380
   13270:	1fff937c 	.word	0x1fff937c

00013274 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46(void)
{
   13274:	b500      	push	{lr}
   13276:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13278:	f7ee face 	bl	1818 <Sys_GetCoreID>
   1327c:	4603      	mov	r3, r0
   1327e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId])
   13280:	4a10      	ldr	r2, [pc, #64]	; (132c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x50>)
   13282:	9b01      	ldr	r3, [sp, #4]
   13284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13288:	2b00      	cmp	r3, #0
   1328a:	d10d      	bne.n	132a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1328c:	f7ed fb3c 	bl	908 <Adc_schm_read_msr>
   13290:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13292:	9b00      	ldr	r3, [sp, #0]
   13294:	f003 0301 	and.w	r3, r3, #1
   13298:	2b00      	cmp	r3, #0
   1329a:	d100      	bne.n	1329e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1329c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_46[u32CoreId] = msr;
   1329e:	490a      	ldr	r1, [pc, #40]	; (132c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x54>)
   132a0:	9b01      	ldr	r3, [sp, #4]
   132a2:	9a00      	ldr	r2, [sp, #0]
   132a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId]++;
   132a8:	4a06      	ldr	r2, [pc, #24]	; (132c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x50>)
   132aa:	9b01      	ldr	r3, [sp, #4]
   132ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   132b0:	1c5a      	adds	r2, r3, #1
   132b2:	4904      	ldr	r1, [pc, #16]	; (132c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x50>)
   132b4:	9b01      	ldr	r3, [sp, #4]
   132b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   132ba:	bf00      	nop
   132bc:	b003      	add	sp, #12
   132be:	f85d fb04 	ldr.w	pc, [sp], #4
   132c2:	bf00      	nop
   132c4:	1fff9388 	.word	0x1fff9388
   132c8:	1fff9384 	.word	0x1fff9384

000132cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46(void)
{
   132cc:	b500      	push	{lr}
   132ce:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   132d0:	f7ee faa2 	bl	1818 <Sys_GetCoreID>
   132d4:	4603      	mov	r3, r0
   132d6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId]--;
   132d8:	4a0d      	ldr	r2, [pc, #52]	; (13310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x44>)
   132da:	9b01      	ldr	r3, [sp, #4]
   132dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   132e0:	1e5a      	subs	r2, r3, #1
   132e2:	490b      	ldr	r1, [pc, #44]	; (13310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x44>)
   132e4:	9b01      	ldr	r3, [sp, #4]
   132e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_46[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId]))         /*if interrupts were enabled*/
   132ea:	4a0a      	ldr	r2, [pc, #40]	; (13314 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x48>)
   132ec:	9b01      	ldr	r3, [sp, #4]
   132ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   132f2:	f003 0301 	and.w	r3, r3, #1
   132f6:	2b00      	cmp	r3, #0
   132f8:	d106      	bne.n	13308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x3c>
   132fa:	4a05      	ldr	r2, [pc, #20]	; (13310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x44>)
   132fc:	9b01      	ldr	r3, [sp, #4]
   132fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13302:	2b00      	cmp	r3, #0
   13304:	d100      	bne.n	13308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13306:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13308:	bf00      	nop
   1330a:	b003      	add	sp, #12
   1330c:	f85d fb04 	ldr.w	pc, [sp], #4
   13310:	1fff9388 	.word	0x1fff9388
   13314:	1fff9384 	.word	0x1fff9384

00013318 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47(void)
{
   13318:	b500      	push	{lr}
   1331a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1331c:	f7ee fa7c 	bl	1818 <Sys_GetCoreID>
   13320:	4603      	mov	r3, r0
   13322:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId])
   13324:	4a10      	ldr	r2, [pc, #64]	; (13368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x50>)
   13326:	9b01      	ldr	r3, [sp, #4]
   13328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1332c:	2b00      	cmp	r3, #0
   1332e:	d10d      	bne.n	1334c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13330:	f7ed faea 	bl	908 <Adc_schm_read_msr>
   13334:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13336:	9b00      	ldr	r3, [sp, #0]
   13338:	f003 0301 	and.w	r3, r3, #1
   1333c:	2b00      	cmp	r3, #0
   1333e:	d100      	bne.n	13342 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13340:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_47[u32CoreId] = msr;
   13342:	490a      	ldr	r1, [pc, #40]	; (1336c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x54>)
   13344:	9b01      	ldr	r3, [sp, #4]
   13346:	9a00      	ldr	r2, [sp, #0]
   13348:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId]++;
   1334c:	4a06      	ldr	r2, [pc, #24]	; (13368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x50>)
   1334e:	9b01      	ldr	r3, [sp, #4]
   13350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13354:	1c5a      	adds	r2, r3, #1
   13356:	4904      	ldr	r1, [pc, #16]	; (13368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x50>)
   13358:	9b01      	ldr	r3, [sp, #4]
   1335a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1335e:	bf00      	nop
   13360:	b003      	add	sp, #12
   13362:	f85d fb04 	ldr.w	pc, [sp], #4
   13366:	bf00      	nop
   13368:	1fff9390 	.word	0x1fff9390
   1336c:	1fff938c 	.word	0x1fff938c

00013370 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47(void)
{
   13370:	b500      	push	{lr}
   13372:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13374:	f7ee fa50 	bl	1818 <Sys_GetCoreID>
   13378:	4603      	mov	r3, r0
   1337a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId]--;
   1337c:	4a0d      	ldr	r2, [pc, #52]	; (133b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x44>)
   1337e:	9b01      	ldr	r3, [sp, #4]
   13380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13384:	1e5a      	subs	r2, r3, #1
   13386:	490b      	ldr	r1, [pc, #44]	; (133b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x44>)
   13388:	9b01      	ldr	r3, [sp, #4]
   1338a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_47[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId]))         /*if interrupts were enabled*/
   1338e:	4a0a      	ldr	r2, [pc, #40]	; (133b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x48>)
   13390:	9b01      	ldr	r3, [sp, #4]
   13392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13396:	f003 0301 	and.w	r3, r3, #1
   1339a:	2b00      	cmp	r3, #0
   1339c:	d106      	bne.n	133ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x3c>
   1339e:	4a05      	ldr	r2, [pc, #20]	; (133b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x44>)
   133a0:	9b01      	ldr	r3, [sp, #4]
   133a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   133a6:	2b00      	cmp	r3, #0
   133a8:	d100      	bne.n	133ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   133aa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   133ac:	bf00      	nop
   133ae:	b003      	add	sp, #12
   133b0:	f85d fb04 	ldr.w	pc, [sp], #4
   133b4:	1fff9390 	.word	0x1fff9390
   133b8:	1fff938c 	.word	0x1fff938c

000133bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48(void)
{
   133bc:	b500      	push	{lr}
   133be:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   133c0:	f7ee fa2a 	bl	1818 <Sys_GetCoreID>
   133c4:	4603      	mov	r3, r0
   133c6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId])
   133c8:	4a10      	ldr	r2, [pc, #64]	; (1340c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x50>)
   133ca:	9b01      	ldr	r3, [sp, #4]
   133cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   133d0:	2b00      	cmp	r3, #0
   133d2:	d10d      	bne.n	133f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   133d4:	f7ed fa98 	bl	908 <Adc_schm_read_msr>
   133d8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   133da:	9b00      	ldr	r3, [sp, #0]
   133dc:	f003 0301 	and.w	r3, r3, #1
   133e0:	2b00      	cmp	r3, #0
   133e2:	d100      	bne.n	133e6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   133e4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_48[u32CoreId] = msr;
   133e6:	490a      	ldr	r1, [pc, #40]	; (13410 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x54>)
   133e8:	9b01      	ldr	r3, [sp, #4]
   133ea:	9a00      	ldr	r2, [sp, #0]
   133ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId]++;
   133f0:	4a06      	ldr	r2, [pc, #24]	; (1340c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x50>)
   133f2:	9b01      	ldr	r3, [sp, #4]
   133f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   133f8:	1c5a      	adds	r2, r3, #1
   133fa:	4904      	ldr	r1, [pc, #16]	; (1340c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x50>)
   133fc:	9b01      	ldr	r3, [sp, #4]
   133fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13402:	bf00      	nop
   13404:	b003      	add	sp, #12
   13406:	f85d fb04 	ldr.w	pc, [sp], #4
   1340a:	bf00      	nop
   1340c:	1fff9398 	.word	0x1fff9398
   13410:	1fff9394 	.word	0x1fff9394

00013414 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48(void)
{
   13414:	b500      	push	{lr}
   13416:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13418:	f7ee f9fe 	bl	1818 <Sys_GetCoreID>
   1341c:	4603      	mov	r3, r0
   1341e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId]--;
   13420:	4a0d      	ldr	r2, [pc, #52]	; (13458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x44>)
   13422:	9b01      	ldr	r3, [sp, #4]
   13424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13428:	1e5a      	subs	r2, r3, #1
   1342a:	490b      	ldr	r1, [pc, #44]	; (13458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x44>)
   1342c:	9b01      	ldr	r3, [sp, #4]
   1342e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_48[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId]))         /*if interrupts were enabled*/
   13432:	4a0a      	ldr	r2, [pc, #40]	; (1345c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x48>)
   13434:	9b01      	ldr	r3, [sp, #4]
   13436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1343a:	f003 0301 	and.w	r3, r3, #1
   1343e:	2b00      	cmp	r3, #0
   13440:	d106      	bne.n	13450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x3c>
   13442:	4a05      	ldr	r2, [pc, #20]	; (13458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x44>)
   13444:	9b01      	ldr	r3, [sp, #4]
   13446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1344a:	2b00      	cmp	r3, #0
   1344c:	d100      	bne.n	13450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1344e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13450:	bf00      	nop
   13452:	b003      	add	sp, #12
   13454:	f85d fb04 	ldr.w	pc, [sp], #4
   13458:	1fff9398 	.word	0x1fff9398
   1345c:	1fff9394 	.word	0x1fff9394

00013460 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49(void)
{
   13460:	b500      	push	{lr}
   13462:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13464:	f7ee f9d8 	bl	1818 <Sys_GetCoreID>
   13468:	4603      	mov	r3, r0
   1346a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId])
   1346c:	4a10      	ldr	r2, [pc, #64]	; (134b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x50>)
   1346e:	9b01      	ldr	r3, [sp, #4]
   13470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13474:	2b00      	cmp	r3, #0
   13476:	d10d      	bne.n	13494 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13478:	f7ed fa46 	bl	908 <Adc_schm_read_msr>
   1347c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1347e:	9b00      	ldr	r3, [sp, #0]
   13480:	f003 0301 	and.w	r3, r3, #1
   13484:	2b00      	cmp	r3, #0
   13486:	d100      	bne.n	1348a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13488:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_49[u32CoreId] = msr;
   1348a:	490a      	ldr	r1, [pc, #40]	; (134b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x54>)
   1348c:	9b01      	ldr	r3, [sp, #4]
   1348e:	9a00      	ldr	r2, [sp, #0]
   13490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId]++;
   13494:	4a06      	ldr	r2, [pc, #24]	; (134b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x50>)
   13496:	9b01      	ldr	r3, [sp, #4]
   13498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1349c:	1c5a      	adds	r2, r3, #1
   1349e:	4904      	ldr	r1, [pc, #16]	; (134b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x50>)
   134a0:	9b01      	ldr	r3, [sp, #4]
   134a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   134a6:	bf00      	nop
   134a8:	b003      	add	sp, #12
   134aa:	f85d fb04 	ldr.w	pc, [sp], #4
   134ae:	bf00      	nop
   134b0:	1fff93a0 	.word	0x1fff93a0
   134b4:	1fff939c 	.word	0x1fff939c

000134b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49(void)
{
   134b8:	b500      	push	{lr}
   134ba:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   134bc:	f7ee f9ac 	bl	1818 <Sys_GetCoreID>
   134c0:	4603      	mov	r3, r0
   134c2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId]--;
   134c4:	4a0d      	ldr	r2, [pc, #52]	; (134fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x44>)
   134c6:	9b01      	ldr	r3, [sp, #4]
   134c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   134cc:	1e5a      	subs	r2, r3, #1
   134ce:	490b      	ldr	r1, [pc, #44]	; (134fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x44>)
   134d0:	9b01      	ldr	r3, [sp, #4]
   134d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_49[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId]))         /*if interrupts were enabled*/
   134d6:	4a0a      	ldr	r2, [pc, #40]	; (13500 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x48>)
   134d8:	9b01      	ldr	r3, [sp, #4]
   134da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   134de:	f003 0301 	and.w	r3, r3, #1
   134e2:	2b00      	cmp	r3, #0
   134e4:	d106      	bne.n	134f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x3c>
   134e6:	4a05      	ldr	r2, [pc, #20]	; (134fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x44>)
   134e8:	9b01      	ldr	r3, [sp, #4]
   134ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   134ee:	2b00      	cmp	r3, #0
   134f0:	d100      	bne.n	134f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   134f2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   134f4:	bf00      	nop
   134f6:	b003      	add	sp, #12
   134f8:	f85d fb04 	ldr.w	pc, [sp], #4
   134fc:	1fff93a0 	.word	0x1fff93a0
   13500:	1fff939c 	.word	0x1fff939c

00013504 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50(void)
{
   13504:	b500      	push	{lr}
   13506:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13508:	f7ee f986 	bl	1818 <Sys_GetCoreID>
   1350c:	4603      	mov	r3, r0
   1350e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId])
   13510:	4a10      	ldr	r2, [pc, #64]	; (13554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x50>)
   13512:	9b01      	ldr	r3, [sp, #4]
   13514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13518:	2b00      	cmp	r3, #0
   1351a:	d10d      	bne.n	13538 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1351c:	f7ed f9f4 	bl	908 <Adc_schm_read_msr>
   13520:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13522:	9b00      	ldr	r3, [sp, #0]
   13524:	f003 0301 	and.w	r3, r3, #1
   13528:	2b00      	cmp	r3, #0
   1352a:	d100      	bne.n	1352e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1352c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_50[u32CoreId] = msr;
   1352e:	490a      	ldr	r1, [pc, #40]	; (13558 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x54>)
   13530:	9b01      	ldr	r3, [sp, #4]
   13532:	9a00      	ldr	r2, [sp, #0]
   13534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId]++;
   13538:	4a06      	ldr	r2, [pc, #24]	; (13554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x50>)
   1353a:	9b01      	ldr	r3, [sp, #4]
   1353c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13540:	1c5a      	adds	r2, r3, #1
   13542:	4904      	ldr	r1, [pc, #16]	; (13554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x50>)
   13544:	9b01      	ldr	r3, [sp, #4]
   13546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1354a:	bf00      	nop
   1354c:	b003      	add	sp, #12
   1354e:	f85d fb04 	ldr.w	pc, [sp], #4
   13552:	bf00      	nop
   13554:	1fff93a8 	.word	0x1fff93a8
   13558:	1fff93a4 	.word	0x1fff93a4

0001355c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50(void)
{
   1355c:	b500      	push	{lr}
   1355e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13560:	f7ee f95a 	bl	1818 <Sys_GetCoreID>
   13564:	4603      	mov	r3, r0
   13566:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId]--;
   13568:	4a0d      	ldr	r2, [pc, #52]	; (135a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x44>)
   1356a:	9b01      	ldr	r3, [sp, #4]
   1356c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13570:	1e5a      	subs	r2, r3, #1
   13572:	490b      	ldr	r1, [pc, #44]	; (135a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x44>)
   13574:	9b01      	ldr	r3, [sp, #4]
   13576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_50[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId]))         /*if interrupts were enabled*/
   1357a:	4a0a      	ldr	r2, [pc, #40]	; (135a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x48>)
   1357c:	9b01      	ldr	r3, [sp, #4]
   1357e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13582:	f003 0301 	and.w	r3, r3, #1
   13586:	2b00      	cmp	r3, #0
   13588:	d106      	bne.n	13598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x3c>
   1358a:	4a05      	ldr	r2, [pc, #20]	; (135a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x44>)
   1358c:	9b01      	ldr	r3, [sp, #4]
   1358e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13592:	2b00      	cmp	r3, #0
   13594:	d100      	bne.n	13598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13596:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13598:	bf00      	nop
   1359a:	b003      	add	sp, #12
   1359c:	f85d fb04 	ldr.w	pc, [sp], #4
   135a0:	1fff93a8 	.word	0x1fff93a8
   135a4:	1fff93a4 	.word	0x1fff93a4

000135a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51(void)
{
   135a8:	b500      	push	{lr}
   135aa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   135ac:	f7ee f934 	bl	1818 <Sys_GetCoreID>
   135b0:	4603      	mov	r3, r0
   135b2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId])
   135b4:	4a10      	ldr	r2, [pc, #64]	; (135f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x50>)
   135b6:	9b01      	ldr	r3, [sp, #4]
   135b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   135bc:	2b00      	cmp	r3, #0
   135be:	d10d      	bne.n	135dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   135c0:	f7ed f9a2 	bl	908 <Adc_schm_read_msr>
   135c4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   135c6:	9b00      	ldr	r3, [sp, #0]
   135c8:	f003 0301 	and.w	r3, r3, #1
   135cc:	2b00      	cmp	r3, #0
   135ce:	d100      	bne.n	135d2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   135d0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_51[u32CoreId] = msr;
   135d2:	490a      	ldr	r1, [pc, #40]	; (135fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x54>)
   135d4:	9b01      	ldr	r3, [sp, #4]
   135d6:	9a00      	ldr	r2, [sp, #0]
   135d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId]++;
   135dc:	4a06      	ldr	r2, [pc, #24]	; (135f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x50>)
   135de:	9b01      	ldr	r3, [sp, #4]
   135e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   135e4:	1c5a      	adds	r2, r3, #1
   135e6:	4904      	ldr	r1, [pc, #16]	; (135f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x50>)
   135e8:	9b01      	ldr	r3, [sp, #4]
   135ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   135ee:	bf00      	nop
   135f0:	b003      	add	sp, #12
   135f2:	f85d fb04 	ldr.w	pc, [sp], #4
   135f6:	bf00      	nop
   135f8:	1fff93b0 	.word	0x1fff93b0
   135fc:	1fff93ac 	.word	0x1fff93ac

00013600 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51(void)
{
   13600:	b500      	push	{lr}
   13602:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13604:	f7ee f908 	bl	1818 <Sys_GetCoreID>
   13608:	4603      	mov	r3, r0
   1360a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId]--;
   1360c:	4a0d      	ldr	r2, [pc, #52]	; (13644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x44>)
   1360e:	9b01      	ldr	r3, [sp, #4]
   13610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13614:	1e5a      	subs	r2, r3, #1
   13616:	490b      	ldr	r1, [pc, #44]	; (13644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x44>)
   13618:	9b01      	ldr	r3, [sp, #4]
   1361a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_51[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId]))         /*if interrupts were enabled*/
   1361e:	4a0a      	ldr	r2, [pc, #40]	; (13648 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x48>)
   13620:	9b01      	ldr	r3, [sp, #4]
   13622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13626:	f003 0301 	and.w	r3, r3, #1
   1362a:	2b00      	cmp	r3, #0
   1362c:	d106      	bne.n	1363c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x3c>
   1362e:	4a05      	ldr	r2, [pc, #20]	; (13644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x44>)
   13630:	9b01      	ldr	r3, [sp, #4]
   13632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13636:	2b00      	cmp	r3, #0
   13638:	d100      	bne.n	1363c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1363a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1363c:	bf00      	nop
   1363e:	b003      	add	sp, #12
   13640:	f85d fb04 	ldr.w	pc, [sp], #4
   13644:	1fff93b0 	.word	0x1fff93b0
   13648:	1fff93ac 	.word	0x1fff93ac

0001364c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54(void)
{
   1364c:	b500      	push	{lr}
   1364e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13650:	f7ee f8e2 	bl	1818 <Sys_GetCoreID>
   13654:	4603      	mov	r3, r0
   13656:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId])
   13658:	4a10      	ldr	r2, [pc, #64]	; (1369c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x50>)
   1365a:	9b01      	ldr	r3, [sp, #4]
   1365c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13660:	2b00      	cmp	r3, #0
   13662:	d10d      	bne.n	13680 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13664:	f7ed f950 	bl	908 <Adc_schm_read_msr>
   13668:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1366a:	9b00      	ldr	r3, [sp, #0]
   1366c:	f003 0301 	and.w	r3, r3, #1
   13670:	2b00      	cmp	r3, #0
   13672:	d100      	bne.n	13676 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13674:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_54[u32CoreId] = msr;
   13676:	490a      	ldr	r1, [pc, #40]	; (136a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x54>)
   13678:	9b01      	ldr	r3, [sp, #4]
   1367a:	9a00      	ldr	r2, [sp, #0]
   1367c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId]++;
   13680:	4a06      	ldr	r2, [pc, #24]	; (1369c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x50>)
   13682:	9b01      	ldr	r3, [sp, #4]
   13684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13688:	1c5a      	adds	r2, r3, #1
   1368a:	4904      	ldr	r1, [pc, #16]	; (1369c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x50>)
   1368c:	9b01      	ldr	r3, [sp, #4]
   1368e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13692:	bf00      	nop
   13694:	b003      	add	sp, #12
   13696:	f85d fb04 	ldr.w	pc, [sp], #4
   1369a:	bf00      	nop
   1369c:	1fff93b8 	.word	0x1fff93b8
   136a0:	1fff93b4 	.word	0x1fff93b4

000136a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54(void)
{
   136a4:	b500      	push	{lr}
   136a6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   136a8:	f7ee f8b6 	bl	1818 <Sys_GetCoreID>
   136ac:	4603      	mov	r3, r0
   136ae:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId]--;
   136b0:	4a0d      	ldr	r2, [pc, #52]	; (136e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x44>)
   136b2:	9b01      	ldr	r3, [sp, #4]
   136b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   136b8:	1e5a      	subs	r2, r3, #1
   136ba:	490b      	ldr	r1, [pc, #44]	; (136e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x44>)
   136bc:	9b01      	ldr	r3, [sp, #4]
   136be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_54[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId]))         /*if interrupts were enabled*/
   136c2:	4a0a      	ldr	r2, [pc, #40]	; (136ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x48>)
   136c4:	9b01      	ldr	r3, [sp, #4]
   136c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   136ca:	f003 0301 	and.w	r3, r3, #1
   136ce:	2b00      	cmp	r3, #0
   136d0:	d106      	bne.n	136e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x3c>
   136d2:	4a05      	ldr	r2, [pc, #20]	; (136e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x44>)
   136d4:	9b01      	ldr	r3, [sp, #4]
   136d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   136da:	2b00      	cmp	r3, #0
   136dc:	d100      	bne.n	136e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   136de:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   136e0:	bf00      	nop
   136e2:	b003      	add	sp, #12
   136e4:	f85d fb04 	ldr.w	pc, [sp], #4
   136e8:	1fff93b8 	.word	0x1fff93b8
   136ec:	1fff93b4 	.word	0x1fff93b4

000136f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55(void)
{
   136f0:	b500      	push	{lr}
   136f2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   136f4:	f7ee f890 	bl	1818 <Sys_GetCoreID>
   136f8:	4603      	mov	r3, r0
   136fa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId])
   136fc:	4a10      	ldr	r2, [pc, #64]	; (13740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x50>)
   136fe:	9b01      	ldr	r3, [sp, #4]
   13700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13704:	2b00      	cmp	r3, #0
   13706:	d10d      	bne.n	13724 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13708:	f7ed f8fe 	bl	908 <Adc_schm_read_msr>
   1370c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1370e:	9b00      	ldr	r3, [sp, #0]
   13710:	f003 0301 	and.w	r3, r3, #1
   13714:	2b00      	cmp	r3, #0
   13716:	d100      	bne.n	1371a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13718:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_55[u32CoreId] = msr;
   1371a:	490a      	ldr	r1, [pc, #40]	; (13744 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x54>)
   1371c:	9b01      	ldr	r3, [sp, #4]
   1371e:	9a00      	ldr	r2, [sp, #0]
   13720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId]++;
   13724:	4a06      	ldr	r2, [pc, #24]	; (13740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x50>)
   13726:	9b01      	ldr	r3, [sp, #4]
   13728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1372c:	1c5a      	adds	r2, r3, #1
   1372e:	4904      	ldr	r1, [pc, #16]	; (13740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x50>)
   13730:	9b01      	ldr	r3, [sp, #4]
   13732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13736:	bf00      	nop
   13738:	b003      	add	sp, #12
   1373a:	f85d fb04 	ldr.w	pc, [sp], #4
   1373e:	bf00      	nop
   13740:	1fff93c0 	.word	0x1fff93c0
   13744:	1fff93bc 	.word	0x1fff93bc

00013748 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55(void)
{
   13748:	b500      	push	{lr}
   1374a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1374c:	f7ee f864 	bl	1818 <Sys_GetCoreID>
   13750:	4603      	mov	r3, r0
   13752:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId]--;
   13754:	4a0d      	ldr	r2, [pc, #52]	; (1378c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x44>)
   13756:	9b01      	ldr	r3, [sp, #4]
   13758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1375c:	1e5a      	subs	r2, r3, #1
   1375e:	490b      	ldr	r1, [pc, #44]	; (1378c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x44>)
   13760:	9b01      	ldr	r3, [sp, #4]
   13762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_55[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId]))         /*if interrupts were enabled*/
   13766:	4a0a      	ldr	r2, [pc, #40]	; (13790 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x48>)
   13768:	9b01      	ldr	r3, [sp, #4]
   1376a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1376e:	f003 0301 	and.w	r3, r3, #1
   13772:	2b00      	cmp	r3, #0
   13774:	d106      	bne.n	13784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x3c>
   13776:	4a05      	ldr	r2, [pc, #20]	; (1378c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x44>)
   13778:	9b01      	ldr	r3, [sp, #4]
   1377a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1377e:	2b00      	cmp	r3, #0
   13780:	d100      	bne.n	13784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13782:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13784:	bf00      	nop
   13786:	b003      	add	sp, #12
   13788:	f85d fb04 	ldr.w	pc, [sp], #4
   1378c:	1fff93c0 	.word	0x1fff93c0
   13790:	1fff93bc 	.word	0x1fff93bc

00013794 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56(void)
{
   13794:	b500      	push	{lr}
   13796:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13798:	f7ee f83e 	bl	1818 <Sys_GetCoreID>
   1379c:	4603      	mov	r3, r0
   1379e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId])
   137a0:	4a10      	ldr	r2, [pc, #64]	; (137e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x50>)
   137a2:	9b01      	ldr	r3, [sp, #4]
   137a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   137a8:	2b00      	cmp	r3, #0
   137aa:	d10d      	bne.n	137c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   137ac:	f7ed f8ac 	bl	908 <Adc_schm_read_msr>
   137b0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   137b2:	9b00      	ldr	r3, [sp, #0]
   137b4:	f003 0301 	and.w	r3, r3, #1
   137b8:	2b00      	cmp	r3, #0
   137ba:	d100      	bne.n	137be <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   137bc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_56[u32CoreId] = msr;
   137be:	490a      	ldr	r1, [pc, #40]	; (137e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x54>)
   137c0:	9b01      	ldr	r3, [sp, #4]
   137c2:	9a00      	ldr	r2, [sp, #0]
   137c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId]++;
   137c8:	4a06      	ldr	r2, [pc, #24]	; (137e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x50>)
   137ca:	9b01      	ldr	r3, [sp, #4]
   137cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   137d0:	1c5a      	adds	r2, r3, #1
   137d2:	4904      	ldr	r1, [pc, #16]	; (137e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x50>)
   137d4:	9b01      	ldr	r3, [sp, #4]
   137d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   137da:	bf00      	nop
   137dc:	b003      	add	sp, #12
   137de:	f85d fb04 	ldr.w	pc, [sp], #4
   137e2:	bf00      	nop
   137e4:	1fff93c8 	.word	0x1fff93c8
   137e8:	1fff93c4 	.word	0x1fff93c4

000137ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56(void)
{
   137ec:	b500      	push	{lr}
   137ee:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   137f0:	f7ee f812 	bl	1818 <Sys_GetCoreID>
   137f4:	4603      	mov	r3, r0
   137f6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId]--;
   137f8:	4a0d      	ldr	r2, [pc, #52]	; (13830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x44>)
   137fa:	9b01      	ldr	r3, [sp, #4]
   137fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13800:	1e5a      	subs	r2, r3, #1
   13802:	490b      	ldr	r1, [pc, #44]	; (13830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x44>)
   13804:	9b01      	ldr	r3, [sp, #4]
   13806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_56[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId]))         /*if interrupts were enabled*/
   1380a:	4a0a      	ldr	r2, [pc, #40]	; (13834 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x48>)
   1380c:	9b01      	ldr	r3, [sp, #4]
   1380e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13812:	f003 0301 	and.w	r3, r3, #1
   13816:	2b00      	cmp	r3, #0
   13818:	d106      	bne.n	13828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x3c>
   1381a:	4a05      	ldr	r2, [pc, #20]	; (13830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x44>)
   1381c:	9b01      	ldr	r3, [sp, #4]
   1381e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13822:	2b00      	cmp	r3, #0
   13824:	d100      	bne.n	13828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13826:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13828:	bf00      	nop
   1382a:	b003      	add	sp, #12
   1382c:	f85d fb04 	ldr.w	pc, [sp], #4
   13830:	1fff93c8 	.word	0x1fff93c8
   13834:	1fff93c4 	.word	0x1fff93c4

00013838 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57(void)
{
   13838:	b500      	push	{lr}
   1383a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1383c:	f7ed ffec 	bl	1818 <Sys_GetCoreID>
   13840:	4603      	mov	r3, r0
   13842:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId])
   13844:	4a10      	ldr	r2, [pc, #64]	; (13888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x50>)
   13846:	9b01      	ldr	r3, [sp, #4]
   13848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1384c:	2b00      	cmp	r3, #0
   1384e:	d10d      	bne.n	1386c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13850:	f7ed f85a 	bl	908 <Adc_schm_read_msr>
   13854:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13856:	9b00      	ldr	r3, [sp, #0]
   13858:	f003 0301 	and.w	r3, r3, #1
   1385c:	2b00      	cmp	r3, #0
   1385e:	d100      	bne.n	13862 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13860:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_57[u32CoreId] = msr;
   13862:	490a      	ldr	r1, [pc, #40]	; (1388c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x54>)
   13864:	9b01      	ldr	r3, [sp, #4]
   13866:	9a00      	ldr	r2, [sp, #0]
   13868:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId]++;
   1386c:	4a06      	ldr	r2, [pc, #24]	; (13888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x50>)
   1386e:	9b01      	ldr	r3, [sp, #4]
   13870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13874:	1c5a      	adds	r2, r3, #1
   13876:	4904      	ldr	r1, [pc, #16]	; (13888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x50>)
   13878:	9b01      	ldr	r3, [sp, #4]
   1387a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1387e:	bf00      	nop
   13880:	b003      	add	sp, #12
   13882:	f85d fb04 	ldr.w	pc, [sp], #4
   13886:	bf00      	nop
   13888:	1fff93d0 	.word	0x1fff93d0
   1388c:	1fff93cc 	.word	0x1fff93cc

00013890 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57(void)
{
   13890:	b500      	push	{lr}
   13892:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13894:	f7ed ffc0 	bl	1818 <Sys_GetCoreID>
   13898:	4603      	mov	r3, r0
   1389a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId]--;
   1389c:	4a0d      	ldr	r2, [pc, #52]	; (138d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x44>)
   1389e:	9b01      	ldr	r3, [sp, #4]
   138a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   138a4:	1e5a      	subs	r2, r3, #1
   138a6:	490b      	ldr	r1, [pc, #44]	; (138d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x44>)
   138a8:	9b01      	ldr	r3, [sp, #4]
   138aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_57[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId]))         /*if interrupts were enabled*/
   138ae:	4a0a      	ldr	r2, [pc, #40]	; (138d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x48>)
   138b0:	9b01      	ldr	r3, [sp, #4]
   138b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   138b6:	f003 0301 	and.w	r3, r3, #1
   138ba:	2b00      	cmp	r3, #0
   138bc:	d106      	bne.n	138cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x3c>
   138be:	4a05      	ldr	r2, [pc, #20]	; (138d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x44>)
   138c0:	9b01      	ldr	r3, [sp, #4]
   138c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   138c6:	2b00      	cmp	r3, #0
   138c8:	d100      	bne.n	138cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   138ca:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   138cc:	bf00      	nop
   138ce:	b003      	add	sp, #12
   138d0:	f85d fb04 	ldr.w	pc, [sp], #4
   138d4:	1fff93d0 	.word	0x1fff93d0
   138d8:	1fff93cc 	.word	0x1fff93cc

000138dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58(void)
{
   138dc:	b500      	push	{lr}
   138de:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   138e0:	f7ed ff9a 	bl	1818 <Sys_GetCoreID>
   138e4:	4603      	mov	r3, r0
   138e6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId])
   138e8:	4a10      	ldr	r2, [pc, #64]	; (1392c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x50>)
   138ea:	9b01      	ldr	r3, [sp, #4]
   138ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   138f0:	2b00      	cmp	r3, #0
   138f2:	d10d      	bne.n	13910 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   138f4:	f7ed f808 	bl	908 <Adc_schm_read_msr>
   138f8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   138fa:	9b00      	ldr	r3, [sp, #0]
   138fc:	f003 0301 	and.w	r3, r3, #1
   13900:	2b00      	cmp	r3, #0
   13902:	d100      	bne.n	13906 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13904:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_58[u32CoreId] = msr;
   13906:	490a      	ldr	r1, [pc, #40]	; (13930 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x54>)
   13908:	9b01      	ldr	r3, [sp, #4]
   1390a:	9a00      	ldr	r2, [sp, #0]
   1390c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId]++;
   13910:	4a06      	ldr	r2, [pc, #24]	; (1392c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x50>)
   13912:	9b01      	ldr	r3, [sp, #4]
   13914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13918:	1c5a      	adds	r2, r3, #1
   1391a:	4904      	ldr	r1, [pc, #16]	; (1392c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x50>)
   1391c:	9b01      	ldr	r3, [sp, #4]
   1391e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13922:	bf00      	nop
   13924:	b003      	add	sp, #12
   13926:	f85d fb04 	ldr.w	pc, [sp], #4
   1392a:	bf00      	nop
   1392c:	1fff93d8 	.word	0x1fff93d8
   13930:	1fff93d4 	.word	0x1fff93d4

00013934 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58(void)
{
   13934:	b500      	push	{lr}
   13936:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13938:	f7ed ff6e 	bl	1818 <Sys_GetCoreID>
   1393c:	4603      	mov	r3, r0
   1393e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId]--;
   13940:	4a0d      	ldr	r2, [pc, #52]	; (13978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x44>)
   13942:	9b01      	ldr	r3, [sp, #4]
   13944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13948:	1e5a      	subs	r2, r3, #1
   1394a:	490b      	ldr	r1, [pc, #44]	; (13978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x44>)
   1394c:	9b01      	ldr	r3, [sp, #4]
   1394e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_58[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId]))         /*if interrupts were enabled*/
   13952:	4a0a      	ldr	r2, [pc, #40]	; (1397c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x48>)
   13954:	9b01      	ldr	r3, [sp, #4]
   13956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1395a:	f003 0301 	and.w	r3, r3, #1
   1395e:	2b00      	cmp	r3, #0
   13960:	d106      	bne.n	13970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x3c>
   13962:	4a05      	ldr	r2, [pc, #20]	; (13978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x44>)
   13964:	9b01      	ldr	r3, [sp, #4]
   13966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1396a:	2b00      	cmp	r3, #0
   1396c:	d100      	bne.n	13970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1396e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13970:	bf00      	nop
   13972:	b003      	add	sp, #12
   13974:	f85d fb04 	ldr.w	pc, [sp], #4
   13978:	1fff93d8 	.word	0x1fff93d8
   1397c:	1fff93d4 	.word	0x1fff93d4

00013980 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59(void)
{
   13980:	b500      	push	{lr}
   13982:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13984:	f7ed ff48 	bl	1818 <Sys_GetCoreID>
   13988:	4603      	mov	r3, r0
   1398a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId])
   1398c:	4a10      	ldr	r2, [pc, #64]	; (139d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x50>)
   1398e:	9b01      	ldr	r3, [sp, #4]
   13990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13994:	2b00      	cmp	r3, #0
   13996:	d10d      	bne.n	139b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13998:	f7ec ffb6 	bl	908 <Adc_schm_read_msr>
   1399c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1399e:	9b00      	ldr	r3, [sp, #0]
   139a0:	f003 0301 	and.w	r3, r3, #1
   139a4:	2b00      	cmp	r3, #0
   139a6:	d100      	bne.n	139aa <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   139a8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_59[u32CoreId] = msr;
   139aa:	490a      	ldr	r1, [pc, #40]	; (139d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x54>)
   139ac:	9b01      	ldr	r3, [sp, #4]
   139ae:	9a00      	ldr	r2, [sp, #0]
   139b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId]++;
   139b4:	4a06      	ldr	r2, [pc, #24]	; (139d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x50>)
   139b6:	9b01      	ldr	r3, [sp, #4]
   139b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   139bc:	1c5a      	adds	r2, r3, #1
   139be:	4904      	ldr	r1, [pc, #16]	; (139d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x50>)
   139c0:	9b01      	ldr	r3, [sp, #4]
   139c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   139c6:	bf00      	nop
   139c8:	b003      	add	sp, #12
   139ca:	f85d fb04 	ldr.w	pc, [sp], #4
   139ce:	bf00      	nop
   139d0:	1fff93e0 	.word	0x1fff93e0
   139d4:	1fff93dc 	.word	0x1fff93dc

000139d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59(void)
{
   139d8:	b500      	push	{lr}
   139da:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   139dc:	f7ed ff1c 	bl	1818 <Sys_GetCoreID>
   139e0:	4603      	mov	r3, r0
   139e2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId]--;
   139e4:	4a0d      	ldr	r2, [pc, #52]	; (13a1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x44>)
   139e6:	9b01      	ldr	r3, [sp, #4]
   139e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   139ec:	1e5a      	subs	r2, r3, #1
   139ee:	490b      	ldr	r1, [pc, #44]	; (13a1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x44>)
   139f0:	9b01      	ldr	r3, [sp, #4]
   139f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_59[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId]))         /*if interrupts were enabled*/
   139f6:	4a0a      	ldr	r2, [pc, #40]	; (13a20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x48>)
   139f8:	9b01      	ldr	r3, [sp, #4]
   139fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   139fe:	f003 0301 	and.w	r3, r3, #1
   13a02:	2b00      	cmp	r3, #0
   13a04:	d106      	bne.n	13a14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x3c>
   13a06:	4a05      	ldr	r2, [pc, #20]	; (13a1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x44>)
   13a08:	9b01      	ldr	r3, [sp, #4]
   13a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13a0e:	2b00      	cmp	r3, #0
   13a10:	d100      	bne.n	13a14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13a12:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13a14:	bf00      	nop
   13a16:	b003      	add	sp, #12
   13a18:	f85d fb04 	ldr.w	pc, [sp], #4
   13a1c:	1fff93e0 	.word	0x1fff93e0
   13a20:	1fff93dc 	.word	0x1fff93dc

00013a24 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60(void)
{
   13a24:	b500      	push	{lr}
   13a26:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13a28:	f7ed fef6 	bl	1818 <Sys_GetCoreID>
   13a2c:	4603      	mov	r3, r0
   13a2e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId])
   13a30:	4a10      	ldr	r2, [pc, #64]	; (13a74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x50>)
   13a32:	9b01      	ldr	r3, [sp, #4]
   13a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13a38:	2b00      	cmp	r3, #0
   13a3a:	d10d      	bne.n	13a58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13a3c:	f7ec ff64 	bl	908 <Adc_schm_read_msr>
   13a40:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13a42:	9b00      	ldr	r3, [sp, #0]
   13a44:	f003 0301 	and.w	r3, r3, #1
   13a48:	2b00      	cmp	r3, #0
   13a4a:	d100      	bne.n	13a4e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13a4c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_60[u32CoreId] = msr;
   13a4e:	490a      	ldr	r1, [pc, #40]	; (13a78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x54>)
   13a50:	9b01      	ldr	r3, [sp, #4]
   13a52:	9a00      	ldr	r2, [sp, #0]
   13a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId]++;
   13a58:	4a06      	ldr	r2, [pc, #24]	; (13a74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x50>)
   13a5a:	9b01      	ldr	r3, [sp, #4]
   13a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13a60:	1c5a      	adds	r2, r3, #1
   13a62:	4904      	ldr	r1, [pc, #16]	; (13a74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x50>)
   13a64:	9b01      	ldr	r3, [sp, #4]
   13a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13a6a:	bf00      	nop
   13a6c:	b003      	add	sp, #12
   13a6e:	f85d fb04 	ldr.w	pc, [sp], #4
   13a72:	bf00      	nop
   13a74:	1fff93e8 	.word	0x1fff93e8
   13a78:	1fff93e4 	.word	0x1fff93e4

00013a7c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60(void)
{
   13a7c:	b500      	push	{lr}
   13a7e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13a80:	f7ed feca 	bl	1818 <Sys_GetCoreID>
   13a84:	4603      	mov	r3, r0
   13a86:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId]--;
   13a88:	4a0d      	ldr	r2, [pc, #52]	; (13ac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x44>)
   13a8a:	9b01      	ldr	r3, [sp, #4]
   13a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13a90:	1e5a      	subs	r2, r3, #1
   13a92:	490b      	ldr	r1, [pc, #44]	; (13ac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x44>)
   13a94:	9b01      	ldr	r3, [sp, #4]
   13a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_60[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId]))         /*if interrupts were enabled*/
   13a9a:	4a0a      	ldr	r2, [pc, #40]	; (13ac4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x48>)
   13a9c:	9b01      	ldr	r3, [sp, #4]
   13a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13aa2:	f003 0301 	and.w	r3, r3, #1
   13aa6:	2b00      	cmp	r3, #0
   13aa8:	d106      	bne.n	13ab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x3c>
   13aaa:	4a05      	ldr	r2, [pc, #20]	; (13ac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x44>)
   13aac:	9b01      	ldr	r3, [sp, #4]
   13aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13ab2:	2b00      	cmp	r3, #0
   13ab4:	d100      	bne.n	13ab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13ab6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13ab8:	bf00      	nop
   13aba:	b003      	add	sp, #12
   13abc:	f85d fb04 	ldr.w	pc, [sp], #4
   13ac0:	1fff93e8 	.word	0x1fff93e8
   13ac4:	1fff93e4 	.word	0x1fff93e4

00013ac8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61(void)
{
   13ac8:	b500      	push	{lr}
   13aca:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13acc:	f7ed fea4 	bl	1818 <Sys_GetCoreID>
   13ad0:	4603      	mov	r3, r0
   13ad2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId])
   13ad4:	4a10      	ldr	r2, [pc, #64]	; (13b18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x50>)
   13ad6:	9b01      	ldr	r3, [sp, #4]
   13ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13adc:	2b00      	cmp	r3, #0
   13ade:	d10d      	bne.n	13afc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13ae0:	f7ec ff12 	bl	908 <Adc_schm_read_msr>
   13ae4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13ae6:	9b00      	ldr	r3, [sp, #0]
   13ae8:	f003 0301 	and.w	r3, r3, #1
   13aec:	2b00      	cmp	r3, #0
   13aee:	d100      	bne.n	13af2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13af0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_61[u32CoreId] = msr;
   13af2:	490a      	ldr	r1, [pc, #40]	; (13b1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x54>)
   13af4:	9b01      	ldr	r3, [sp, #4]
   13af6:	9a00      	ldr	r2, [sp, #0]
   13af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId]++;
   13afc:	4a06      	ldr	r2, [pc, #24]	; (13b18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x50>)
   13afe:	9b01      	ldr	r3, [sp, #4]
   13b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13b04:	1c5a      	adds	r2, r3, #1
   13b06:	4904      	ldr	r1, [pc, #16]	; (13b18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x50>)
   13b08:	9b01      	ldr	r3, [sp, #4]
   13b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13b0e:	bf00      	nop
   13b10:	b003      	add	sp, #12
   13b12:	f85d fb04 	ldr.w	pc, [sp], #4
   13b16:	bf00      	nop
   13b18:	1fff93f0 	.word	0x1fff93f0
   13b1c:	1fff93ec 	.word	0x1fff93ec

00013b20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61(void)
{
   13b20:	b500      	push	{lr}
   13b22:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13b24:	f7ed fe78 	bl	1818 <Sys_GetCoreID>
   13b28:	4603      	mov	r3, r0
   13b2a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId]--;
   13b2c:	4a0d      	ldr	r2, [pc, #52]	; (13b64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x44>)
   13b2e:	9b01      	ldr	r3, [sp, #4]
   13b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13b34:	1e5a      	subs	r2, r3, #1
   13b36:	490b      	ldr	r1, [pc, #44]	; (13b64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x44>)
   13b38:	9b01      	ldr	r3, [sp, #4]
   13b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_61[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId]))         /*if interrupts were enabled*/
   13b3e:	4a0a      	ldr	r2, [pc, #40]	; (13b68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x48>)
   13b40:	9b01      	ldr	r3, [sp, #4]
   13b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13b46:	f003 0301 	and.w	r3, r3, #1
   13b4a:	2b00      	cmp	r3, #0
   13b4c:	d106      	bne.n	13b5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x3c>
   13b4e:	4a05      	ldr	r2, [pc, #20]	; (13b64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x44>)
   13b50:	9b01      	ldr	r3, [sp, #4]
   13b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13b56:	2b00      	cmp	r3, #0
   13b58:	d100      	bne.n	13b5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13b5a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13b5c:	bf00      	nop
   13b5e:	b003      	add	sp, #12
   13b60:	f85d fb04 	ldr.w	pc, [sp], #4
   13b64:	1fff93f0 	.word	0x1fff93f0
   13b68:	1fff93ec 	.word	0x1fff93ec

00013b6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62(void)
{
   13b6c:	b500      	push	{lr}
   13b6e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13b70:	f7ed fe52 	bl	1818 <Sys_GetCoreID>
   13b74:	4603      	mov	r3, r0
   13b76:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId])
   13b78:	4a10      	ldr	r2, [pc, #64]	; (13bbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x50>)
   13b7a:	9b01      	ldr	r3, [sp, #4]
   13b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13b80:	2b00      	cmp	r3, #0
   13b82:	d10d      	bne.n	13ba0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13b84:	f7ec fec0 	bl	908 <Adc_schm_read_msr>
   13b88:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13b8a:	9b00      	ldr	r3, [sp, #0]
   13b8c:	f003 0301 	and.w	r3, r3, #1
   13b90:	2b00      	cmp	r3, #0
   13b92:	d100      	bne.n	13b96 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13b94:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_62[u32CoreId] = msr;
   13b96:	490a      	ldr	r1, [pc, #40]	; (13bc0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x54>)
   13b98:	9b01      	ldr	r3, [sp, #4]
   13b9a:	9a00      	ldr	r2, [sp, #0]
   13b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId]++;
   13ba0:	4a06      	ldr	r2, [pc, #24]	; (13bbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x50>)
   13ba2:	9b01      	ldr	r3, [sp, #4]
   13ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13ba8:	1c5a      	adds	r2, r3, #1
   13baa:	4904      	ldr	r1, [pc, #16]	; (13bbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x50>)
   13bac:	9b01      	ldr	r3, [sp, #4]
   13bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13bb2:	bf00      	nop
   13bb4:	b003      	add	sp, #12
   13bb6:	f85d fb04 	ldr.w	pc, [sp], #4
   13bba:	bf00      	nop
   13bbc:	1fff93f8 	.word	0x1fff93f8
   13bc0:	1fff93f4 	.word	0x1fff93f4

00013bc4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62(void)
{
   13bc4:	b500      	push	{lr}
   13bc6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13bc8:	f7ed fe26 	bl	1818 <Sys_GetCoreID>
   13bcc:	4603      	mov	r3, r0
   13bce:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId]--;
   13bd0:	4a0d      	ldr	r2, [pc, #52]	; (13c08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x44>)
   13bd2:	9b01      	ldr	r3, [sp, #4]
   13bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13bd8:	1e5a      	subs	r2, r3, #1
   13bda:	490b      	ldr	r1, [pc, #44]	; (13c08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x44>)
   13bdc:	9b01      	ldr	r3, [sp, #4]
   13bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_62[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId]))         /*if interrupts were enabled*/
   13be2:	4a0a      	ldr	r2, [pc, #40]	; (13c0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x48>)
   13be4:	9b01      	ldr	r3, [sp, #4]
   13be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13bea:	f003 0301 	and.w	r3, r3, #1
   13bee:	2b00      	cmp	r3, #0
   13bf0:	d106      	bne.n	13c00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x3c>
   13bf2:	4a05      	ldr	r2, [pc, #20]	; (13c08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x44>)
   13bf4:	9b01      	ldr	r3, [sp, #4]
   13bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13bfa:	2b00      	cmp	r3, #0
   13bfc:	d100      	bne.n	13c00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13bfe:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13c00:	bf00      	nop
   13c02:	b003      	add	sp, #12
   13c04:	f85d fb04 	ldr.w	pc, [sp], #4
   13c08:	1fff93f8 	.word	0x1fff93f8
   13c0c:	1fff93f4 	.word	0x1fff93f4

00013c10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63(void)
{
   13c10:	b500      	push	{lr}
   13c12:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13c14:	f7ed fe00 	bl	1818 <Sys_GetCoreID>
   13c18:	4603      	mov	r3, r0
   13c1a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId])
   13c1c:	4a10      	ldr	r2, [pc, #64]	; (13c60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x50>)
   13c1e:	9b01      	ldr	r3, [sp, #4]
   13c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13c24:	2b00      	cmp	r3, #0
   13c26:	d10d      	bne.n	13c44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13c28:	f7ec fe6e 	bl	908 <Adc_schm_read_msr>
   13c2c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13c2e:	9b00      	ldr	r3, [sp, #0]
   13c30:	f003 0301 	and.w	r3, r3, #1
   13c34:	2b00      	cmp	r3, #0
   13c36:	d100      	bne.n	13c3a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13c38:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_63[u32CoreId] = msr;
   13c3a:	490a      	ldr	r1, [pc, #40]	; (13c64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x54>)
   13c3c:	9b01      	ldr	r3, [sp, #4]
   13c3e:	9a00      	ldr	r2, [sp, #0]
   13c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId]++;
   13c44:	4a06      	ldr	r2, [pc, #24]	; (13c60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x50>)
   13c46:	9b01      	ldr	r3, [sp, #4]
   13c48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13c4c:	1c5a      	adds	r2, r3, #1
   13c4e:	4904      	ldr	r1, [pc, #16]	; (13c60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x50>)
   13c50:	9b01      	ldr	r3, [sp, #4]
   13c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13c56:	bf00      	nop
   13c58:	b003      	add	sp, #12
   13c5a:	f85d fb04 	ldr.w	pc, [sp], #4
   13c5e:	bf00      	nop
   13c60:	1fff9400 	.word	0x1fff9400
   13c64:	1fff93fc 	.word	0x1fff93fc

00013c68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63(void)
{
   13c68:	b500      	push	{lr}
   13c6a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13c6c:	f7ed fdd4 	bl	1818 <Sys_GetCoreID>
   13c70:	4603      	mov	r3, r0
   13c72:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId]--;
   13c74:	4a0d      	ldr	r2, [pc, #52]	; (13cac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x44>)
   13c76:	9b01      	ldr	r3, [sp, #4]
   13c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13c7c:	1e5a      	subs	r2, r3, #1
   13c7e:	490b      	ldr	r1, [pc, #44]	; (13cac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x44>)
   13c80:	9b01      	ldr	r3, [sp, #4]
   13c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_63[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId]))         /*if interrupts were enabled*/
   13c86:	4a0a      	ldr	r2, [pc, #40]	; (13cb0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x48>)
   13c88:	9b01      	ldr	r3, [sp, #4]
   13c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13c8e:	f003 0301 	and.w	r3, r3, #1
   13c92:	2b00      	cmp	r3, #0
   13c94:	d106      	bne.n	13ca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x3c>
   13c96:	4a05      	ldr	r2, [pc, #20]	; (13cac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x44>)
   13c98:	9b01      	ldr	r3, [sp, #4]
   13c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13c9e:	2b00      	cmp	r3, #0
   13ca0:	d100      	bne.n	13ca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13ca2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13ca4:	bf00      	nop
   13ca6:	b003      	add	sp, #12
   13ca8:	f85d fb04 	ldr.w	pc, [sp], #4
   13cac:	1fff9400 	.word	0x1fff9400
   13cb0:	1fff93fc 	.word	0x1fff93fc

00013cb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64(void)
{
   13cb4:	b500      	push	{lr}
   13cb6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13cb8:	f7ed fdae 	bl	1818 <Sys_GetCoreID>
   13cbc:	4603      	mov	r3, r0
   13cbe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId])
   13cc0:	4a10      	ldr	r2, [pc, #64]	; (13d04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x50>)
   13cc2:	9b01      	ldr	r3, [sp, #4]
   13cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13cc8:	2b00      	cmp	r3, #0
   13cca:	d10d      	bne.n	13ce8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13ccc:	f7ec fe1c 	bl	908 <Adc_schm_read_msr>
   13cd0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13cd2:	9b00      	ldr	r3, [sp, #0]
   13cd4:	f003 0301 	and.w	r3, r3, #1
   13cd8:	2b00      	cmp	r3, #0
   13cda:	d100      	bne.n	13cde <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13cdc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_64[u32CoreId] = msr;
   13cde:	490a      	ldr	r1, [pc, #40]	; (13d08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x54>)
   13ce0:	9b01      	ldr	r3, [sp, #4]
   13ce2:	9a00      	ldr	r2, [sp, #0]
   13ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId]++;
   13ce8:	4a06      	ldr	r2, [pc, #24]	; (13d04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x50>)
   13cea:	9b01      	ldr	r3, [sp, #4]
   13cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13cf0:	1c5a      	adds	r2, r3, #1
   13cf2:	4904      	ldr	r1, [pc, #16]	; (13d04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x50>)
   13cf4:	9b01      	ldr	r3, [sp, #4]
   13cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13cfa:	bf00      	nop
   13cfc:	b003      	add	sp, #12
   13cfe:	f85d fb04 	ldr.w	pc, [sp], #4
   13d02:	bf00      	nop
   13d04:	1fff9408 	.word	0x1fff9408
   13d08:	1fff9404 	.word	0x1fff9404

00013d0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64(void)
{
   13d0c:	b500      	push	{lr}
   13d0e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13d10:	f7ed fd82 	bl	1818 <Sys_GetCoreID>
   13d14:	4603      	mov	r3, r0
   13d16:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId]--;
   13d18:	4a0d      	ldr	r2, [pc, #52]	; (13d50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x44>)
   13d1a:	9b01      	ldr	r3, [sp, #4]
   13d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13d20:	1e5a      	subs	r2, r3, #1
   13d22:	490b      	ldr	r1, [pc, #44]	; (13d50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x44>)
   13d24:	9b01      	ldr	r3, [sp, #4]
   13d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_64[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId]))         /*if interrupts were enabled*/
   13d2a:	4a0a      	ldr	r2, [pc, #40]	; (13d54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x48>)
   13d2c:	9b01      	ldr	r3, [sp, #4]
   13d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13d32:	f003 0301 	and.w	r3, r3, #1
   13d36:	2b00      	cmp	r3, #0
   13d38:	d106      	bne.n	13d48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x3c>
   13d3a:	4a05      	ldr	r2, [pc, #20]	; (13d50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x44>)
   13d3c:	9b01      	ldr	r3, [sp, #4]
   13d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13d42:	2b00      	cmp	r3, #0
   13d44:	d100      	bne.n	13d48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13d46:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13d48:	bf00      	nop
   13d4a:	b003      	add	sp, #12
   13d4c:	f85d fb04 	ldr.w	pc, [sp], #4
   13d50:	1fff9408 	.word	0x1fff9408
   13d54:	1fff9404 	.word	0x1fff9404

00013d58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65(void)
{
   13d58:	b500      	push	{lr}
   13d5a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13d5c:	f7ed fd5c 	bl	1818 <Sys_GetCoreID>
   13d60:	4603      	mov	r3, r0
   13d62:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId])
   13d64:	4a10      	ldr	r2, [pc, #64]	; (13da8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x50>)
   13d66:	9b01      	ldr	r3, [sp, #4]
   13d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13d6c:	2b00      	cmp	r3, #0
   13d6e:	d10d      	bne.n	13d8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13d70:	f7ec fdca 	bl	908 <Adc_schm_read_msr>
   13d74:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13d76:	9b00      	ldr	r3, [sp, #0]
   13d78:	f003 0301 	and.w	r3, r3, #1
   13d7c:	2b00      	cmp	r3, #0
   13d7e:	d100      	bne.n	13d82 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13d80:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_65[u32CoreId] = msr;
   13d82:	490a      	ldr	r1, [pc, #40]	; (13dac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x54>)
   13d84:	9b01      	ldr	r3, [sp, #4]
   13d86:	9a00      	ldr	r2, [sp, #0]
   13d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId]++;
   13d8c:	4a06      	ldr	r2, [pc, #24]	; (13da8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x50>)
   13d8e:	9b01      	ldr	r3, [sp, #4]
   13d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13d94:	1c5a      	adds	r2, r3, #1
   13d96:	4904      	ldr	r1, [pc, #16]	; (13da8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x50>)
   13d98:	9b01      	ldr	r3, [sp, #4]
   13d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13d9e:	bf00      	nop
   13da0:	b003      	add	sp, #12
   13da2:	f85d fb04 	ldr.w	pc, [sp], #4
   13da6:	bf00      	nop
   13da8:	1fff9410 	.word	0x1fff9410
   13dac:	1fff940c 	.word	0x1fff940c

00013db0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65(void)
{
   13db0:	b500      	push	{lr}
   13db2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13db4:	f7ed fd30 	bl	1818 <Sys_GetCoreID>
   13db8:	4603      	mov	r3, r0
   13dba:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId]--;
   13dbc:	4a0d      	ldr	r2, [pc, #52]	; (13df4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x44>)
   13dbe:	9b01      	ldr	r3, [sp, #4]
   13dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13dc4:	1e5a      	subs	r2, r3, #1
   13dc6:	490b      	ldr	r1, [pc, #44]	; (13df4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x44>)
   13dc8:	9b01      	ldr	r3, [sp, #4]
   13dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_65[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId]))         /*if interrupts were enabled*/
   13dce:	4a0a      	ldr	r2, [pc, #40]	; (13df8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x48>)
   13dd0:	9b01      	ldr	r3, [sp, #4]
   13dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13dd6:	f003 0301 	and.w	r3, r3, #1
   13dda:	2b00      	cmp	r3, #0
   13ddc:	d106      	bne.n	13dec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x3c>
   13dde:	4a05      	ldr	r2, [pc, #20]	; (13df4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x44>)
   13de0:	9b01      	ldr	r3, [sp, #4]
   13de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13de6:	2b00      	cmp	r3, #0
   13de8:	d100      	bne.n	13dec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13dea:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13dec:	bf00      	nop
   13dee:	b003      	add	sp, #12
   13df0:	f85d fb04 	ldr.w	pc, [sp], #4
   13df4:	1fff9410 	.word	0x1fff9410
   13df8:	1fff940c 	.word	0x1fff940c

00013dfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66(void)
{
   13dfc:	b500      	push	{lr}
   13dfe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13e00:	f7ed fd0a 	bl	1818 <Sys_GetCoreID>
   13e04:	4603      	mov	r3, r0
   13e06:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId])
   13e08:	4a10      	ldr	r2, [pc, #64]	; (13e4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x50>)
   13e0a:	9b01      	ldr	r3, [sp, #4]
   13e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13e10:	2b00      	cmp	r3, #0
   13e12:	d10d      	bne.n	13e30 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13e14:	f7ec fd78 	bl	908 <Adc_schm_read_msr>
   13e18:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13e1a:	9b00      	ldr	r3, [sp, #0]
   13e1c:	f003 0301 	and.w	r3, r3, #1
   13e20:	2b00      	cmp	r3, #0
   13e22:	d100      	bne.n	13e26 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13e24:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_66[u32CoreId] = msr;
   13e26:	490a      	ldr	r1, [pc, #40]	; (13e50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x54>)
   13e28:	9b01      	ldr	r3, [sp, #4]
   13e2a:	9a00      	ldr	r2, [sp, #0]
   13e2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId]++;
   13e30:	4a06      	ldr	r2, [pc, #24]	; (13e4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x50>)
   13e32:	9b01      	ldr	r3, [sp, #4]
   13e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13e38:	1c5a      	adds	r2, r3, #1
   13e3a:	4904      	ldr	r1, [pc, #16]	; (13e4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x50>)
   13e3c:	9b01      	ldr	r3, [sp, #4]
   13e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13e42:	bf00      	nop
   13e44:	b003      	add	sp, #12
   13e46:	f85d fb04 	ldr.w	pc, [sp], #4
   13e4a:	bf00      	nop
   13e4c:	1fff9418 	.word	0x1fff9418
   13e50:	1fff9414 	.word	0x1fff9414

00013e54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66(void)
{
   13e54:	b500      	push	{lr}
   13e56:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13e58:	f7ed fcde 	bl	1818 <Sys_GetCoreID>
   13e5c:	4603      	mov	r3, r0
   13e5e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId]--;
   13e60:	4a0d      	ldr	r2, [pc, #52]	; (13e98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x44>)
   13e62:	9b01      	ldr	r3, [sp, #4]
   13e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13e68:	1e5a      	subs	r2, r3, #1
   13e6a:	490b      	ldr	r1, [pc, #44]	; (13e98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x44>)
   13e6c:	9b01      	ldr	r3, [sp, #4]
   13e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_66[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId]))         /*if interrupts were enabled*/
   13e72:	4a0a      	ldr	r2, [pc, #40]	; (13e9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x48>)
   13e74:	9b01      	ldr	r3, [sp, #4]
   13e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13e7a:	f003 0301 	and.w	r3, r3, #1
   13e7e:	2b00      	cmp	r3, #0
   13e80:	d106      	bne.n	13e90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x3c>
   13e82:	4a05      	ldr	r2, [pc, #20]	; (13e98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x44>)
   13e84:	9b01      	ldr	r3, [sp, #4]
   13e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13e8a:	2b00      	cmp	r3, #0
   13e8c:	d100      	bne.n	13e90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13e8e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13e90:	bf00      	nop
   13e92:	b003      	add	sp, #12
   13e94:	f85d fb04 	ldr.w	pc, [sp], #4
   13e98:	1fff9418 	.word	0x1fff9418
   13e9c:	1fff9414 	.word	0x1fff9414

00013ea0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67(void)
{
   13ea0:	b500      	push	{lr}
   13ea2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13ea4:	f7ed fcb8 	bl	1818 <Sys_GetCoreID>
   13ea8:	4603      	mov	r3, r0
   13eaa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId])
   13eac:	4a10      	ldr	r2, [pc, #64]	; (13ef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x50>)
   13eae:	9b01      	ldr	r3, [sp, #4]
   13eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13eb4:	2b00      	cmp	r3, #0
   13eb6:	d10d      	bne.n	13ed4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13eb8:	f7ec fd26 	bl	908 <Adc_schm_read_msr>
   13ebc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13ebe:	9b00      	ldr	r3, [sp, #0]
   13ec0:	f003 0301 	and.w	r3, r3, #1
   13ec4:	2b00      	cmp	r3, #0
   13ec6:	d100      	bne.n	13eca <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13ec8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_67[u32CoreId] = msr;
   13eca:	490a      	ldr	r1, [pc, #40]	; (13ef4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x54>)
   13ecc:	9b01      	ldr	r3, [sp, #4]
   13ece:	9a00      	ldr	r2, [sp, #0]
   13ed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId]++;
   13ed4:	4a06      	ldr	r2, [pc, #24]	; (13ef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x50>)
   13ed6:	9b01      	ldr	r3, [sp, #4]
   13ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13edc:	1c5a      	adds	r2, r3, #1
   13ede:	4904      	ldr	r1, [pc, #16]	; (13ef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x50>)
   13ee0:	9b01      	ldr	r3, [sp, #4]
   13ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13ee6:	bf00      	nop
   13ee8:	b003      	add	sp, #12
   13eea:	f85d fb04 	ldr.w	pc, [sp], #4
   13eee:	bf00      	nop
   13ef0:	1fff9420 	.word	0x1fff9420
   13ef4:	1fff941c 	.word	0x1fff941c

00013ef8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67(void)
{
   13ef8:	b500      	push	{lr}
   13efa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13efc:	f7ed fc8c 	bl	1818 <Sys_GetCoreID>
   13f00:	4603      	mov	r3, r0
   13f02:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId]--;
   13f04:	4a0d      	ldr	r2, [pc, #52]	; (13f3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x44>)
   13f06:	9b01      	ldr	r3, [sp, #4]
   13f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13f0c:	1e5a      	subs	r2, r3, #1
   13f0e:	490b      	ldr	r1, [pc, #44]	; (13f3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x44>)
   13f10:	9b01      	ldr	r3, [sp, #4]
   13f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_67[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId]))         /*if interrupts were enabled*/
   13f16:	4a0a      	ldr	r2, [pc, #40]	; (13f40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x48>)
   13f18:	9b01      	ldr	r3, [sp, #4]
   13f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13f1e:	f003 0301 	and.w	r3, r3, #1
   13f22:	2b00      	cmp	r3, #0
   13f24:	d106      	bne.n	13f34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x3c>
   13f26:	4a05      	ldr	r2, [pc, #20]	; (13f3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x44>)
   13f28:	9b01      	ldr	r3, [sp, #4]
   13f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13f2e:	2b00      	cmp	r3, #0
   13f30:	d100      	bne.n	13f34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13f32:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13f34:	bf00      	nop
   13f36:	b003      	add	sp, #12
   13f38:	f85d fb04 	ldr.w	pc, [sp], #4
   13f3c:	1fff9420 	.word	0x1fff9420
   13f40:	1fff941c 	.word	0x1fff941c

00013f44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68(void)
{
   13f44:	b500      	push	{lr}
   13f46:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13f48:	f7ed fc66 	bl	1818 <Sys_GetCoreID>
   13f4c:	4603      	mov	r3, r0
   13f4e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId])
   13f50:	4a10      	ldr	r2, [pc, #64]	; (13f94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x50>)
   13f52:	9b01      	ldr	r3, [sp, #4]
   13f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13f58:	2b00      	cmp	r3, #0
   13f5a:	d10d      	bne.n	13f78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   13f5c:	f7ec fcd4 	bl	908 <Adc_schm_read_msr>
   13f60:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   13f62:	9b00      	ldr	r3, [sp, #0]
   13f64:	f003 0301 	and.w	r3, r3, #1
   13f68:	2b00      	cmp	r3, #0
   13f6a:	d100      	bne.n	13f6e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   13f6c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_68[u32CoreId] = msr;
   13f6e:	490a      	ldr	r1, [pc, #40]	; (13f98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x54>)
   13f70:	9b01      	ldr	r3, [sp, #4]
   13f72:	9a00      	ldr	r2, [sp, #0]
   13f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId]++;
   13f78:	4a06      	ldr	r2, [pc, #24]	; (13f94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x50>)
   13f7a:	9b01      	ldr	r3, [sp, #4]
   13f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13f80:	1c5a      	adds	r2, r3, #1
   13f82:	4904      	ldr	r1, [pc, #16]	; (13f94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x50>)
   13f84:	9b01      	ldr	r3, [sp, #4]
   13f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   13f8a:	bf00      	nop
   13f8c:	b003      	add	sp, #12
   13f8e:	f85d fb04 	ldr.w	pc, [sp], #4
   13f92:	bf00      	nop
   13f94:	1fff9428 	.word	0x1fff9428
   13f98:	1fff9424 	.word	0x1fff9424

00013f9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68(void)
{
   13f9c:	b500      	push	{lr}
   13f9e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13fa0:	f7ed fc3a 	bl	1818 <Sys_GetCoreID>
   13fa4:	4603      	mov	r3, r0
   13fa6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId]--;
   13fa8:	4a0d      	ldr	r2, [pc, #52]	; (13fe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x44>)
   13faa:	9b01      	ldr	r3, [sp, #4]
   13fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13fb0:	1e5a      	subs	r2, r3, #1
   13fb2:	490b      	ldr	r1, [pc, #44]	; (13fe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x44>)
   13fb4:	9b01      	ldr	r3, [sp, #4]
   13fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_68[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId]))         /*if interrupts were enabled*/
   13fba:	4a0a      	ldr	r2, [pc, #40]	; (13fe4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x48>)
   13fbc:	9b01      	ldr	r3, [sp, #4]
   13fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13fc2:	f003 0301 	and.w	r3, r3, #1
   13fc6:	2b00      	cmp	r3, #0
   13fc8:	d106      	bne.n	13fd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x3c>
   13fca:	4a05      	ldr	r2, [pc, #20]	; (13fe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x44>)
   13fcc:	9b01      	ldr	r3, [sp, #4]
   13fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13fd2:	2b00      	cmp	r3, #0
   13fd4:	d100      	bne.n	13fd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   13fd6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   13fd8:	bf00      	nop
   13fda:	b003      	add	sp, #12
   13fdc:	f85d fb04 	ldr.w	pc, [sp], #4
   13fe0:	1fff9428 	.word	0x1fff9428
   13fe4:	1fff9424 	.word	0x1fff9424

00013fe8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69(void)
{
   13fe8:	b500      	push	{lr}
   13fea:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   13fec:	f7ed fc14 	bl	1818 <Sys_GetCoreID>
   13ff0:	4603      	mov	r3, r0
   13ff2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId])
   13ff4:	4a10      	ldr	r2, [pc, #64]	; (14038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x50>)
   13ff6:	9b01      	ldr	r3, [sp, #4]
   13ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   13ffc:	2b00      	cmp	r3, #0
   13ffe:	d10d      	bne.n	1401c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14000:	f7ec fc82 	bl	908 <Adc_schm_read_msr>
   14004:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14006:	9b00      	ldr	r3, [sp, #0]
   14008:	f003 0301 	and.w	r3, r3, #1
   1400c:	2b00      	cmp	r3, #0
   1400e:	d100      	bne.n	14012 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14010:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_69[u32CoreId] = msr;
   14012:	490a      	ldr	r1, [pc, #40]	; (1403c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x54>)
   14014:	9b01      	ldr	r3, [sp, #4]
   14016:	9a00      	ldr	r2, [sp, #0]
   14018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId]++;
   1401c:	4a06      	ldr	r2, [pc, #24]	; (14038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x50>)
   1401e:	9b01      	ldr	r3, [sp, #4]
   14020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14024:	1c5a      	adds	r2, r3, #1
   14026:	4904      	ldr	r1, [pc, #16]	; (14038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x50>)
   14028:	9b01      	ldr	r3, [sp, #4]
   1402a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1402e:	bf00      	nop
   14030:	b003      	add	sp, #12
   14032:	f85d fb04 	ldr.w	pc, [sp], #4
   14036:	bf00      	nop
   14038:	1fff9430 	.word	0x1fff9430
   1403c:	1fff942c 	.word	0x1fff942c

00014040 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69(void)
{
   14040:	b500      	push	{lr}
   14042:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14044:	f7ed fbe8 	bl	1818 <Sys_GetCoreID>
   14048:	4603      	mov	r3, r0
   1404a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId]--;
   1404c:	4a0d      	ldr	r2, [pc, #52]	; (14084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x44>)
   1404e:	9b01      	ldr	r3, [sp, #4]
   14050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14054:	1e5a      	subs	r2, r3, #1
   14056:	490b      	ldr	r1, [pc, #44]	; (14084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x44>)
   14058:	9b01      	ldr	r3, [sp, #4]
   1405a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_69[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId]))         /*if interrupts were enabled*/
   1405e:	4a0a      	ldr	r2, [pc, #40]	; (14088 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x48>)
   14060:	9b01      	ldr	r3, [sp, #4]
   14062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14066:	f003 0301 	and.w	r3, r3, #1
   1406a:	2b00      	cmp	r3, #0
   1406c:	d106      	bne.n	1407c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x3c>
   1406e:	4a05      	ldr	r2, [pc, #20]	; (14084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x44>)
   14070:	9b01      	ldr	r3, [sp, #4]
   14072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14076:	2b00      	cmp	r3, #0
   14078:	d100      	bne.n	1407c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1407a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1407c:	bf00      	nop
   1407e:	b003      	add	sp, #12
   14080:	f85d fb04 	ldr.w	pc, [sp], #4
   14084:	1fff9430 	.word	0x1fff9430
   14088:	1fff942c 	.word	0x1fff942c

0001408c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70(void)
{
   1408c:	b500      	push	{lr}
   1408e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14090:	f7ed fbc2 	bl	1818 <Sys_GetCoreID>
   14094:	4603      	mov	r3, r0
   14096:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId])
   14098:	4a10      	ldr	r2, [pc, #64]	; (140dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x50>)
   1409a:	9b01      	ldr	r3, [sp, #4]
   1409c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   140a0:	2b00      	cmp	r3, #0
   140a2:	d10d      	bne.n	140c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   140a4:	f7ec fc30 	bl	908 <Adc_schm_read_msr>
   140a8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   140aa:	9b00      	ldr	r3, [sp, #0]
   140ac:	f003 0301 	and.w	r3, r3, #1
   140b0:	2b00      	cmp	r3, #0
   140b2:	d100      	bne.n	140b6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   140b4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_70[u32CoreId] = msr;
   140b6:	490a      	ldr	r1, [pc, #40]	; (140e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x54>)
   140b8:	9b01      	ldr	r3, [sp, #4]
   140ba:	9a00      	ldr	r2, [sp, #0]
   140bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId]++;
   140c0:	4a06      	ldr	r2, [pc, #24]	; (140dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x50>)
   140c2:	9b01      	ldr	r3, [sp, #4]
   140c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   140c8:	1c5a      	adds	r2, r3, #1
   140ca:	4904      	ldr	r1, [pc, #16]	; (140dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x50>)
   140cc:	9b01      	ldr	r3, [sp, #4]
   140ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   140d2:	bf00      	nop
   140d4:	b003      	add	sp, #12
   140d6:	f85d fb04 	ldr.w	pc, [sp], #4
   140da:	bf00      	nop
   140dc:	1fff9438 	.word	0x1fff9438
   140e0:	1fff9434 	.word	0x1fff9434

000140e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70(void)
{
   140e4:	b500      	push	{lr}
   140e6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   140e8:	f7ed fb96 	bl	1818 <Sys_GetCoreID>
   140ec:	4603      	mov	r3, r0
   140ee:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId]--;
   140f0:	4a0d      	ldr	r2, [pc, #52]	; (14128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x44>)
   140f2:	9b01      	ldr	r3, [sp, #4]
   140f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   140f8:	1e5a      	subs	r2, r3, #1
   140fa:	490b      	ldr	r1, [pc, #44]	; (14128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x44>)
   140fc:	9b01      	ldr	r3, [sp, #4]
   140fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_70[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId]))         /*if interrupts were enabled*/
   14102:	4a0a      	ldr	r2, [pc, #40]	; (1412c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x48>)
   14104:	9b01      	ldr	r3, [sp, #4]
   14106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1410a:	f003 0301 	and.w	r3, r3, #1
   1410e:	2b00      	cmp	r3, #0
   14110:	d106      	bne.n	14120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x3c>
   14112:	4a05      	ldr	r2, [pc, #20]	; (14128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x44>)
   14114:	9b01      	ldr	r3, [sp, #4]
   14116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1411a:	2b00      	cmp	r3, #0
   1411c:	d100      	bne.n	14120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1411e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14120:	bf00      	nop
   14122:	b003      	add	sp, #12
   14124:	f85d fb04 	ldr.w	pc, [sp], #4
   14128:	1fff9438 	.word	0x1fff9438
   1412c:	1fff9434 	.word	0x1fff9434

00014130 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71(void)
{
   14130:	b500      	push	{lr}
   14132:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14134:	f7ed fb70 	bl	1818 <Sys_GetCoreID>
   14138:	4603      	mov	r3, r0
   1413a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId])
   1413c:	4a10      	ldr	r2, [pc, #64]	; (14180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x50>)
   1413e:	9b01      	ldr	r3, [sp, #4]
   14140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14144:	2b00      	cmp	r3, #0
   14146:	d10d      	bne.n	14164 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14148:	f7ec fbde 	bl	908 <Adc_schm_read_msr>
   1414c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1414e:	9b00      	ldr	r3, [sp, #0]
   14150:	f003 0301 	and.w	r3, r3, #1
   14154:	2b00      	cmp	r3, #0
   14156:	d100      	bne.n	1415a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14158:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_71[u32CoreId] = msr;
   1415a:	490a      	ldr	r1, [pc, #40]	; (14184 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x54>)
   1415c:	9b01      	ldr	r3, [sp, #4]
   1415e:	9a00      	ldr	r2, [sp, #0]
   14160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId]++;
   14164:	4a06      	ldr	r2, [pc, #24]	; (14180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x50>)
   14166:	9b01      	ldr	r3, [sp, #4]
   14168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1416c:	1c5a      	adds	r2, r3, #1
   1416e:	4904      	ldr	r1, [pc, #16]	; (14180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x50>)
   14170:	9b01      	ldr	r3, [sp, #4]
   14172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14176:	bf00      	nop
   14178:	b003      	add	sp, #12
   1417a:	f85d fb04 	ldr.w	pc, [sp], #4
   1417e:	bf00      	nop
   14180:	1fff9440 	.word	0x1fff9440
   14184:	1fff943c 	.word	0x1fff943c

00014188 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71(void)
{
   14188:	b500      	push	{lr}
   1418a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1418c:	f7ed fb44 	bl	1818 <Sys_GetCoreID>
   14190:	4603      	mov	r3, r0
   14192:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId]--;
   14194:	4a0d      	ldr	r2, [pc, #52]	; (141cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x44>)
   14196:	9b01      	ldr	r3, [sp, #4]
   14198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1419c:	1e5a      	subs	r2, r3, #1
   1419e:	490b      	ldr	r1, [pc, #44]	; (141cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x44>)
   141a0:	9b01      	ldr	r3, [sp, #4]
   141a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_71[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId]))         /*if interrupts were enabled*/
   141a6:	4a0a      	ldr	r2, [pc, #40]	; (141d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x48>)
   141a8:	9b01      	ldr	r3, [sp, #4]
   141aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   141ae:	f003 0301 	and.w	r3, r3, #1
   141b2:	2b00      	cmp	r3, #0
   141b4:	d106      	bne.n	141c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x3c>
   141b6:	4a05      	ldr	r2, [pc, #20]	; (141cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x44>)
   141b8:	9b01      	ldr	r3, [sp, #4]
   141ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   141be:	2b00      	cmp	r3, #0
   141c0:	d100      	bne.n	141c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   141c2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   141c4:	bf00      	nop
   141c6:	b003      	add	sp, #12
   141c8:	f85d fb04 	ldr.w	pc, [sp], #4
   141cc:	1fff9440 	.word	0x1fff9440
   141d0:	1fff943c 	.word	0x1fff943c

000141d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72(void)
{
   141d4:	b500      	push	{lr}
   141d6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   141d8:	f7ed fb1e 	bl	1818 <Sys_GetCoreID>
   141dc:	4603      	mov	r3, r0
   141de:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId])
   141e0:	4a10      	ldr	r2, [pc, #64]	; (14224 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x50>)
   141e2:	9b01      	ldr	r3, [sp, #4]
   141e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   141e8:	2b00      	cmp	r3, #0
   141ea:	d10d      	bne.n	14208 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   141ec:	f7ec fb8c 	bl	908 <Adc_schm_read_msr>
   141f0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   141f2:	9b00      	ldr	r3, [sp, #0]
   141f4:	f003 0301 	and.w	r3, r3, #1
   141f8:	2b00      	cmp	r3, #0
   141fa:	d100      	bne.n	141fe <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   141fc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_72[u32CoreId] = msr;
   141fe:	490a      	ldr	r1, [pc, #40]	; (14228 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x54>)
   14200:	9b01      	ldr	r3, [sp, #4]
   14202:	9a00      	ldr	r2, [sp, #0]
   14204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId]++;
   14208:	4a06      	ldr	r2, [pc, #24]	; (14224 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x50>)
   1420a:	9b01      	ldr	r3, [sp, #4]
   1420c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14210:	1c5a      	adds	r2, r3, #1
   14212:	4904      	ldr	r1, [pc, #16]	; (14224 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x50>)
   14214:	9b01      	ldr	r3, [sp, #4]
   14216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1421a:	bf00      	nop
   1421c:	b003      	add	sp, #12
   1421e:	f85d fb04 	ldr.w	pc, [sp], #4
   14222:	bf00      	nop
   14224:	1fff9448 	.word	0x1fff9448
   14228:	1fff9444 	.word	0x1fff9444

0001422c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72(void)
{
   1422c:	b500      	push	{lr}
   1422e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14230:	f7ed faf2 	bl	1818 <Sys_GetCoreID>
   14234:	4603      	mov	r3, r0
   14236:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId]--;
   14238:	4a0d      	ldr	r2, [pc, #52]	; (14270 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x44>)
   1423a:	9b01      	ldr	r3, [sp, #4]
   1423c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14240:	1e5a      	subs	r2, r3, #1
   14242:	490b      	ldr	r1, [pc, #44]	; (14270 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x44>)
   14244:	9b01      	ldr	r3, [sp, #4]
   14246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_72[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId]))         /*if interrupts were enabled*/
   1424a:	4a0a      	ldr	r2, [pc, #40]	; (14274 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x48>)
   1424c:	9b01      	ldr	r3, [sp, #4]
   1424e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14252:	f003 0301 	and.w	r3, r3, #1
   14256:	2b00      	cmp	r3, #0
   14258:	d106      	bne.n	14268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x3c>
   1425a:	4a05      	ldr	r2, [pc, #20]	; (14270 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x44>)
   1425c:	9b01      	ldr	r3, [sp, #4]
   1425e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14262:	2b00      	cmp	r3, #0
   14264:	d100      	bne.n	14268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14266:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14268:	bf00      	nop
   1426a:	b003      	add	sp, #12
   1426c:	f85d fb04 	ldr.w	pc, [sp], #4
   14270:	1fff9448 	.word	0x1fff9448
   14274:	1fff9444 	.word	0x1fff9444

00014278 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73(void)
{
   14278:	b500      	push	{lr}
   1427a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1427c:	f7ed facc 	bl	1818 <Sys_GetCoreID>
   14280:	4603      	mov	r3, r0
   14282:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId])
   14284:	4a10      	ldr	r2, [pc, #64]	; (142c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x50>)
   14286:	9b01      	ldr	r3, [sp, #4]
   14288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1428c:	2b00      	cmp	r3, #0
   1428e:	d10d      	bne.n	142ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14290:	f7ec fb3a 	bl	908 <Adc_schm_read_msr>
   14294:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14296:	9b00      	ldr	r3, [sp, #0]
   14298:	f003 0301 	and.w	r3, r3, #1
   1429c:	2b00      	cmp	r3, #0
   1429e:	d100      	bne.n	142a2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   142a0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_73[u32CoreId] = msr;
   142a2:	490a      	ldr	r1, [pc, #40]	; (142cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x54>)
   142a4:	9b01      	ldr	r3, [sp, #4]
   142a6:	9a00      	ldr	r2, [sp, #0]
   142a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId]++;
   142ac:	4a06      	ldr	r2, [pc, #24]	; (142c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x50>)
   142ae:	9b01      	ldr	r3, [sp, #4]
   142b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   142b4:	1c5a      	adds	r2, r3, #1
   142b6:	4904      	ldr	r1, [pc, #16]	; (142c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x50>)
   142b8:	9b01      	ldr	r3, [sp, #4]
   142ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   142be:	bf00      	nop
   142c0:	b003      	add	sp, #12
   142c2:	f85d fb04 	ldr.w	pc, [sp], #4
   142c6:	bf00      	nop
   142c8:	1fff9450 	.word	0x1fff9450
   142cc:	1fff944c 	.word	0x1fff944c

000142d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73(void)
{
   142d0:	b500      	push	{lr}
   142d2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   142d4:	f7ed faa0 	bl	1818 <Sys_GetCoreID>
   142d8:	4603      	mov	r3, r0
   142da:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId]--;
   142dc:	4a0d      	ldr	r2, [pc, #52]	; (14314 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x44>)
   142de:	9b01      	ldr	r3, [sp, #4]
   142e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   142e4:	1e5a      	subs	r2, r3, #1
   142e6:	490b      	ldr	r1, [pc, #44]	; (14314 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x44>)
   142e8:	9b01      	ldr	r3, [sp, #4]
   142ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_73[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId]))         /*if interrupts were enabled*/
   142ee:	4a0a      	ldr	r2, [pc, #40]	; (14318 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x48>)
   142f0:	9b01      	ldr	r3, [sp, #4]
   142f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   142f6:	f003 0301 	and.w	r3, r3, #1
   142fa:	2b00      	cmp	r3, #0
   142fc:	d106      	bne.n	1430c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x3c>
   142fe:	4a05      	ldr	r2, [pc, #20]	; (14314 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x44>)
   14300:	9b01      	ldr	r3, [sp, #4]
   14302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14306:	2b00      	cmp	r3, #0
   14308:	d100      	bne.n	1430c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1430a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1430c:	bf00      	nop
   1430e:	b003      	add	sp, #12
   14310:	f85d fb04 	ldr.w	pc, [sp], #4
   14314:	1fff9450 	.word	0x1fff9450
   14318:	1fff944c 	.word	0x1fff944c

0001431c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74(void)
{
   1431c:	b500      	push	{lr}
   1431e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14320:	f7ed fa7a 	bl	1818 <Sys_GetCoreID>
   14324:	4603      	mov	r3, r0
   14326:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId])
   14328:	4a10      	ldr	r2, [pc, #64]	; (1436c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x50>)
   1432a:	9b01      	ldr	r3, [sp, #4]
   1432c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14330:	2b00      	cmp	r3, #0
   14332:	d10d      	bne.n	14350 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14334:	f7ec fae8 	bl	908 <Adc_schm_read_msr>
   14338:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1433a:	9b00      	ldr	r3, [sp, #0]
   1433c:	f003 0301 	and.w	r3, r3, #1
   14340:	2b00      	cmp	r3, #0
   14342:	d100      	bne.n	14346 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14344:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_74[u32CoreId] = msr;
   14346:	490a      	ldr	r1, [pc, #40]	; (14370 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x54>)
   14348:	9b01      	ldr	r3, [sp, #4]
   1434a:	9a00      	ldr	r2, [sp, #0]
   1434c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId]++;
   14350:	4a06      	ldr	r2, [pc, #24]	; (1436c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x50>)
   14352:	9b01      	ldr	r3, [sp, #4]
   14354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14358:	1c5a      	adds	r2, r3, #1
   1435a:	4904      	ldr	r1, [pc, #16]	; (1436c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x50>)
   1435c:	9b01      	ldr	r3, [sp, #4]
   1435e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14362:	bf00      	nop
   14364:	b003      	add	sp, #12
   14366:	f85d fb04 	ldr.w	pc, [sp], #4
   1436a:	bf00      	nop
   1436c:	1fff9458 	.word	0x1fff9458
   14370:	1fff9454 	.word	0x1fff9454

00014374 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74(void)
{
   14374:	b500      	push	{lr}
   14376:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14378:	f7ed fa4e 	bl	1818 <Sys_GetCoreID>
   1437c:	4603      	mov	r3, r0
   1437e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId]--;
   14380:	4a0d      	ldr	r2, [pc, #52]	; (143b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x44>)
   14382:	9b01      	ldr	r3, [sp, #4]
   14384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14388:	1e5a      	subs	r2, r3, #1
   1438a:	490b      	ldr	r1, [pc, #44]	; (143b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x44>)
   1438c:	9b01      	ldr	r3, [sp, #4]
   1438e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_74[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId]))         /*if interrupts were enabled*/
   14392:	4a0a      	ldr	r2, [pc, #40]	; (143bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x48>)
   14394:	9b01      	ldr	r3, [sp, #4]
   14396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1439a:	f003 0301 	and.w	r3, r3, #1
   1439e:	2b00      	cmp	r3, #0
   143a0:	d106      	bne.n	143b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x3c>
   143a2:	4a05      	ldr	r2, [pc, #20]	; (143b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x44>)
   143a4:	9b01      	ldr	r3, [sp, #4]
   143a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   143aa:	2b00      	cmp	r3, #0
   143ac:	d100      	bne.n	143b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   143ae:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   143b0:	bf00      	nop
   143b2:	b003      	add	sp, #12
   143b4:	f85d fb04 	ldr.w	pc, [sp], #4
   143b8:	1fff9458 	.word	0x1fff9458
   143bc:	1fff9454 	.word	0x1fff9454

000143c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75(void)
{
   143c0:	b500      	push	{lr}
   143c2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   143c4:	f7ed fa28 	bl	1818 <Sys_GetCoreID>
   143c8:	4603      	mov	r3, r0
   143ca:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId])
   143cc:	4a10      	ldr	r2, [pc, #64]	; (14410 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x50>)
   143ce:	9b01      	ldr	r3, [sp, #4]
   143d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   143d4:	2b00      	cmp	r3, #0
   143d6:	d10d      	bne.n	143f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   143d8:	f7ec fa96 	bl	908 <Adc_schm_read_msr>
   143dc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   143de:	9b00      	ldr	r3, [sp, #0]
   143e0:	f003 0301 	and.w	r3, r3, #1
   143e4:	2b00      	cmp	r3, #0
   143e6:	d100      	bne.n	143ea <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   143e8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_75[u32CoreId] = msr;
   143ea:	490a      	ldr	r1, [pc, #40]	; (14414 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x54>)
   143ec:	9b01      	ldr	r3, [sp, #4]
   143ee:	9a00      	ldr	r2, [sp, #0]
   143f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId]++;
   143f4:	4a06      	ldr	r2, [pc, #24]	; (14410 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x50>)
   143f6:	9b01      	ldr	r3, [sp, #4]
   143f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   143fc:	1c5a      	adds	r2, r3, #1
   143fe:	4904      	ldr	r1, [pc, #16]	; (14410 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x50>)
   14400:	9b01      	ldr	r3, [sp, #4]
   14402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14406:	bf00      	nop
   14408:	b003      	add	sp, #12
   1440a:	f85d fb04 	ldr.w	pc, [sp], #4
   1440e:	bf00      	nop
   14410:	1fff9460 	.word	0x1fff9460
   14414:	1fff945c 	.word	0x1fff945c

00014418 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75(void)
{
   14418:	b500      	push	{lr}
   1441a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1441c:	f7ed f9fc 	bl	1818 <Sys_GetCoreID>
   14420:	4603      	mov	r3, r0
   14422:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId]--;
   14424:	4a0d      	ldr	r2, [pc, #52]	; (1445c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x44>)
   14426:	9b01      	ldr	r3, [sp, #4]
   14428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1442c:	1e5a      	subs	r2, r3, #1
   1442e:	490b      	ldr	r1, [pc, #44]	; (1445c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x44>)
   14430:	9b01      	ldr	r3, [sp, #4]
   14432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_75[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId]))         /*if interrupts were enabled*/
   14436:	4a0a      	ldr	r2, [pc, #40]	; (14460 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x48>)
   14438:	9b01      	ldr	r3, [sp, #4]
   1443a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1443e:	f003 0301 	and.w	r3, r3, #1
   14442:	2b00      	cmp	r3, #0
   14444:	d106      	bne.n	14454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x3c>
   14446:	4a05      	ldr	r2, [pc, #20]	; (1445c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x44>)
   14448:	9b01      	ldr	r3, [sp, #4]
   1444a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1444e:	2b00      	cmp	r3, #0
   14450:	d100      	bne.n	14454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14452:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14454:	bf00      	nop
   14456:	b003      	add	sp, #12
   14458:	f85d fb04 	ldr.w	pc, [sp], #4
   1445c:	1fff9460 	.word	0x1fff9460
   14460:	1fff945c 	.word	0x1fff945c

00014464 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76(void)
{
   14464:	b500      	push	{lr}
   14466:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14468:	f7ed f9d6 	bl	1818 <Sys_GetCoreID>
   1446c:	4603      	mov	r3, r0
   1446e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId])
   14470:	4a10      	ldr	r2, [pc, #64]	; (144b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x50>)
   14472:	9b01      	ldr	r3, [sp, #4]
   14474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14478:	2b00      	cmp	r3, #0
   1447a:	d10d      	bne.n	14498 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1447c:	f7ec fa44 	bl	908 <Adc_schm_read_msr>
   14480:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14482:	9b00      	ldr	r3, [sp, #0]
   14484:	f003 0301 	and.w	r3, r3, #1
   14488:	2b00      	cmp	r3, #0
   1448a:	d100      	bne.n	1448e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1448c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_76[u32CoreId] = msr;
   1448e:	490a      	ldr	r1, [pc, #40]	; (144b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x54>)
   14490:	9b01      	ldr	r3, [sp, #4]
   14492:	9a00      	ldr	r2, [sp, #0]
   14494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId]++;
   14498:	4a06      	ldr	r2, [pc, #24]	; (144b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x50>)
   1449a:	9b01      	ldr	r3, [sp, #4]
   1449c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   144a0:	1c5a      	adds	r2, r3, #1
   144a2:	4904      	ldr	r1, [pc, #16]	; (144b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x50>)
   144a4:	9b01      	ldr	r3, [sp, #4]
   144a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   144aa:	bf00      	nop
   144ac:	b003      	add	sp, #12
   144ae:	f85d fb04 	ldr.w	pc, [sp], #4
   144b2:	bf00      	nop
   144b4:	1fff9468 	.word	0x1fff9468
   144b8:	1fff9464 	.word	0x1fff9464

000144bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76(void)
{
   144bc:	b500      	push	{lr}
   144be:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   144c0:	f7ed f9aa 	bl	1818 <Sys_GetCoreID>
   144c4:	4603      	mov	r3, r0
   144c6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId]--;
   144c8:	4a0d      	ldr	r2, [pc, #52]	; (14500 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x44>)
   144ca:	9b01      	ldr	r3, [sp, #4]
   144cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   144d0:	1e5a      	subs	r2, r3, #1
   144d2:	490b      	ldr	r1, [pc, #44]	; (14500 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x44>)
   144d4:	9b01      	ldr	r3, [sp, #4]
   144d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_76[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId]))         /*if interrupts were enabled*/
   144da:	4a0a      	ldr	r2, [pc, #40]	; (14504 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x48>)
   144dc:	9b01      	ldr	r3, [sp, #4]
   144de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   144e2:	f003 0301 	and.w	r3, r3, #1
   144e6:	2b00      	cmp	r3, #0
   144e8:	d106      	bne.n	144f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x3c>
   144ea:	4a05      	ldr	r2, [pc, #20]	; (14500 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x44>)
   144ec:	9b01      	ldr	r3, [sp, #4]
   144ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   144f2:	2b00      	cmp	r3, #0
   144f4:	d100      	bne.n	144f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   144f6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   144f8:	bf00      	nop
   144fa:	b003      	add	sp, #12
   144fc:	f85d fb04 	ldr.w	pc, [sp], #4
   14500:	1fff9468 	.word	0x1fff9468
   14504:	1fff9464 	.word	0x1fff9464

00014508 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77(void)
{
   14508:	b500      	push	{lr}
   1450a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1450c:	f7ed f984 	bl	1818 <Sys_GetCoreID>
   14510:	4603      	mov	r3, r0
   14512:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId])
   14514:	4a10      	ldr	r2, [pc, #64]	; (14558 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x50>)
   14516:	9b01      	ldr	r3, [sp, #4]
   14518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1451c:	2b00      	cmp	r3, #0
   1451e:	d10d      	bne.n	1453c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14520:	f7ec f9f2 	bl	908 <Adc_schm_read_msr>
   14524:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14526:	9b00      	ldr	r3, [sp, #0]
   14528:	f003 0301 	and.w	r3, r3, #1
   1452c:	2b00      	cmp	r3, #0
   1452e:	d100      	bne.n	14532 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14530:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_77[u32CoreId] = msr;
   14532:	490a      	ldr	r1, [pc, #40]	; (1455c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x54>)
   14534:	9b01      	ldr	r3, [sp, #4]
   14536:	9a00      	ldr	r2, [sp, #0]
   14538:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId]++;
   1453c:	4a06      	ldr	r2, [pc, #24]	; (14558 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x50>)
   1453e:	9b01      	ldr	r3, [sp, #4]
   14540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14544:	1c5a      	adds	r2, r3, #1
   14546:	4904      	ldr	r1, [pc, #16]	; (14558 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x50>)
   14548:	9b01      	ldr	r3, [sp, #4]
   1454a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1454e:	bf00      	nop
   14550:	b003      	add	sp, #12
   14552:	f85d fb04 	ldr.w	pc, [sp], #4
   14556:	bf00      	nop
   14558:	1fff9470 	.word	0x1fff9470
   1455c:	1fff946c 	.word	0x1fff946c

00014560 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77(void)
{
   14560:	b500      	push	{lr}
   14562:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14564:	f7ed f958 	bl	1818 <Sys_GetCoreID>
   14568:	4603      	mov	r3, r0
   1456a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId]--;
   1456c:	4a0d      	ldr	r2, [pc, #52]	; (145a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x44>)
   1456e:	9b01      	ldr	r3, [sp, #4]
   14570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14574:	1e5a      	subs	r2, r3, #1
   14576:	490b      	ldr	r1, [pc, #44]	; (145a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x44>)
   14578:	9b01      	ldr	r3, [sp, #4]
   1457a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_77[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId]))         /*if interrupts were enabled*/
   1457e:	4a0a      	ldr	r2, [pc, #40]	; (145a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x48>)
   14580:	9b01      	ldr	r3, [sp, #4]
   14582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14586:	f003 0301 	and.w	r3, r3, #1
   1458a:	2b00      	cmp	r3, #0
   1458c:	d106      	bne.n	1459c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x3c>
   1458e:	4a05      	ldr	r2, [pc, #20]	; (145a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x44>)
   14590:	9b01      	ldr	r3, [sp, #4]
   14592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14596:	2b00      	cmp	r3, #0
   14598:	d100      	bne.n	1459c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1459a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1459c:	bf00      	nop
   1459e:	b003      	add	sp, #12
   145a0:	f85d fb04 	ldr.w	pc, [sp], #4
   145a4:	1fff9470 	.word	0x1fff9470
   145a8:	1fff946c 	.word	0x1fff946c

000145ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78(void)
{
   145ac:	b500      	push	{lr}
   145ae:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   145b0:	f7ed f932 	bl	1818 <Sys_GetCoreID>
   145b4:	4603      	mov	r3, r0
   145b6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId])
   145b8:	4a10      	ldr	r2, [pc, #64]	; (145fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x50>)
   145ba:	9b01      	ldr	r3, [sp, #4]
   145bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   145c0:	2b00      	cmp	r3, #0
   145c2:	d10d      	bne.n	145e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   145c4:	f7ec f9a0 	bl	908 <Adc_schm_read_msr>
   145c8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   145ca:	9b00      	ldr	r3, [sp, #0]
   145cc:	f003 0301 	and.w	r3, r3, #1
   145d0:	2b00      	cmp	r3, #0
   145d2:	d100      	bne.n	145d6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   145d4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_78[u32CoreId] = msr;
   145d6:	490a      	ldr	r1, [pc, #40]	; (14600 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x54>)
   145d8:	9b01      	ldr	r3, [sp, #4]
   145da:	9a00      	ldr	r2, [sp, #0]
   145dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId]++;
   145e0:	4a06      	ldr	r2, [pc, #24]	; (145fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x50>)
   145e2:	9b01      	ldr	r3, [sp, #4]
   145e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   145e8:	1c5a      	adds	r2, r3, #1
   145ea:	4904      	ldr	r1, [pc, #16]	; (145fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x50>)
   145ec:	9b01      	ldr	r3, [sp, #4]
   145ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   145f2:	bf00      	nop
   145f4:	b003      	add	sp, #12
   145f6:	f85d fb04 	ldr.w	pc, [sp], #4
   145fa:	bf00      	nop
   145fc:	1fff9478 	.word	0x1fff9478
   14600:	1fff9474 	.word	0x1fff9474

00014604 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78(void)
{
   14604:	b500      	push	{lr}
   14606:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14608:	f7ed f906 	bl	1818 <Sys_GetCoreID>
   1460c:	4603      	mov	r3, r0
   1460e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId]--;
   14610:	4a0d      	ldr	r2, [pc, #52]	; (14648 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x44>)
   14612:	9b01      	ldr	r3, [sp, #4]
   14614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14618:	1e5a      	subs	r2, r3, #1
   1461a:	490b      	ldr	r1, [pc, #44]	; (14648 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x44>)
   1461c:	9b01      	ldr	r3, [sp, #4]
   1461e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_78[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId]))         /*if interrupts were enabled*/
   14622:	4a0a      	ldr	r2, [pc, #40]	; (1464c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x48>)
   14624:	9b01      	ldr	r3, [sp, #4]
   14626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1462a:	f003 0301 	and.w	r3, r3, #1
   1462e:	2b00      	cmp	r3, #0
   14630:	d106      	bne.n	14640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x3c>
   14632:	4a05      	ldr	r2, [pc, #20]	; (14648 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x44>)
   14634:	9b01      	ldr	r3, [sp, #4]
   14636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1463a:	2b00      	cmp	r3, #0
   1463c:	d100      	bne.n	14640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1463e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14640:	bf00      	nop
   14642:	b003      	add	sp, #12
   14644:	f85d fb04 	ldr.w	pc, [sp], #4
   14648:	1fff9478 	.word	0x1fff9478
   1464c:	1fff9474 	.word	0x1fff9474

00014650 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79(void)
{
   14650:	b500      	push	{lr}
   14652:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14654:	f7ed f8e0 	bl	1818 <Sys_GetCoreID>
   14658:	4603      	mov	r3, r0
   1465a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId])
   1465c:	4a10      	ldr	r2, [pc, #64]	; (146a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x50>)
   1465e:	9b01      	ldr	r3, [sp, #4]
   14660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14664:	2b00      	cmp	r3, #0
   14666:	d10d      	bne.n	14684 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14668:	f7ec f94e 	bl	908 <Adc_schm_read_msr>
   1466c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1466e:	9b00      	ldr	r3, [sp, #0]
   14670:	f003 0301 	and.w	r3, r3, #1
   14674:	2b00      	cmp	r3, #0
   14676:	d100      	bne.n	1467a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14678:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_79[u32CoreId] = msr;
   1467a:	490a      	ldr	r1, [pc, #40]	; (146a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x54>)
   1467c:	9b01      	ldr	r3, [sp, #4]
   1467e:	9a00      	ldr	r2, [sp, #0]
   14680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId]++;
   14684:	4a06      	ldr	r2, [pc, #24]	; (146a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x50>)
   14686:	9b01      	ldr	r3, [sp, #4]
   14688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1468c:	1c5a      	adds	r2, r3, #1
   1468e:	4904      	ldr	r1, [pc, #16]	; (146a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x50>)
   14690:	9b01      	ldr	r3, [sp, #4]
   14692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14696:	bf00      	nop
   14698:	b003      	add	sp, #12
   1469a:	f85d fb04 	ldr.w	pc, [sp], #4
   1469e:	bf00      	nop
   146a0:	1fff9480 	.word	0x1fff9480
   146a4:	1fff947c 	.word	0x1fff947c

000146a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79(void)
{
   146a8:	b500      	push	{lr}
   146aa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   146ac:	f7ed f8b4 	bl	1818 <Sys_GetCoreID>
   146b0:	4603      	mov	r3, r0
   146b2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId]--;
   146b4:	4a0d      	ldr	r2, [pc, #52]	; (146ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x44>)
   146b6:	9b01      	ldr	r3, [sp, #4]
   146b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   146bc:	1e5a      	subs	r2, r3, #1
   146be:	490b      	ldr	r1, [pc, #44]	; (146ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x44>)
   146c0:	9b01      	ldr	r3, [sp, #4]
   146c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_79[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId]))         /*if interrupts were enabled*/
   146c6:	4a0a      	ldr	r2, [pc, #40]	; (146f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x48>)
   146c8:	9b01      	ldr	r3, [sp, #4]
   146ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   146ce:	f003 0301 	and.w	r3, r3, #1
   146d2:	2b00      	cmp	r3, #0
   146d4:	d106      	bne.n	146e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x3c>
   146d6:	4a05      	ldr	r2, [pc, #20]	; (146ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x44>)
   146d8:	9b01      	ldr	r3, [sp, #4]
   146da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   146de:	2b00      	cmp	r3, #0
   146e0:	d100      	bne.n	146e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   146e2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   146e4:	bf00      	nop
   146e6:	b003      	add	sp, #12
   146e8:	f85d fb04 	ldr.w	pc, [sp], #4
   146ec:	1fff9480 	.word	0x1fff9480
   146f0:	1fff947c 	.word	0x1fff947c

000146f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80(void)
{
   146f4:	b500      	push	{lr}
   146f6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   146f8:	f7ed f88e 	bl	1818 <Sys_GetCoreID>
   146fc:	4603      	mov	r3, r0
   146fe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId])
   14700:	4a10      	ldr	r2, [pc, #64]	; (14744 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x50>)
   14702:	9b01      	ldr	r3, [sp, #4]
   14704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14708:	2b00      	cmp	r3, #0
   1470a:	d10d      	bne.n	14728 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1470c:	f7ec f8fc 	bl	908 <Adc_schm_read_msr>
   14710:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14712:	9b00      	ldr	r3, [sp, #0]
   14714:	f003 0301 	and.w	r3, r3, #1
   14718:	2b00      	cmp	r3, #0
   1471a:	d100      	bne.n	1471e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1471c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_80[u32CoreId] = msr;
   1471e:	490a      	ldr	r1, [pc, #40]	; (14748 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x54>)
   14720:	9b01      	ldr	r3, [sp, #4]
   14722:	9a00      	ldr	r2, [sp, #0]
   14724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId]++;
   14728:	4a06      	ldr	r2, [pc, #24]	; (14744 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x50>)
   1472a:	9b01      	ldr	r3, [sp, #4]
   1472c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14730:	1c5a      	adds	r2, r3, #1
   14732:	4904      	ldr	r1, [pc, #16]	; (14744 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x50>)
   14734:	9b01      	ldr	r3, [sp, #4]
   14736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1473a:	bf00      	nop
   1473c:	b003      	add	sp, #12
   1473e:	f85d fb04 	ldr.w	pc, [sp], #4
   14742:	bf00      	nop
   14744:	1fff9488 	.word	0x1fff9488
   14748:	1fff9484 	.word	0x1fff9484

0001474c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80(void)
{
   1474c:	b500      	push	{lr}
   1474e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14750:	f7ed f862 	bl	1818 <Sys_GetCoreID>
   14754:	4603      	mov	r3, r0
   14756:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId]--;
   14758:	4a0d      	ldr	r2, [pc, #52]	; (14790 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x44>)
   1475a:	9b01      	ldr	r3, [sp, #4]
   1475c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14760:	1e5a      	subs	r2, r3, #1
   14762:	490b      	ldr	r1, [pc, #44]	; (14790 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x44>)
   14764:	9b01      	ldr	r3, [sp, #4]
   14766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_80[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId]))         /*if interrupts were enabled*/
   1476a:	4a0a      	ldr	r2, [pc, #40]	; (14794 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x48>)
   1476c:	9b01      	ldr	r3, [sp, #4]
   1476e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14772:	f003 0301 	and.w	r3, r3, #1
   14776:	2b00      	cmp	r3, #0
   14778:	d106      	bne.n	14788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x3c>
   1477a:	4a05      	ldr	r2, [pc, #20]	; (14790 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x44>)
   1477c:	9b01      	ldr	r3, [sp, #4]
   1477e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14782:	2b00      	cmp	r3, #0
   14784:	d100      	bne.n	14788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14786:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14788:	bf00      	nop
   1478a:	b003      	add	sp, #12
   1478c:	f85d fb04 	ldr.w	pc, [sp], #4
   14790:	1fff9488 	.word	0x1fff9488
   14794:	1fff9484 	.word	0x1fff9484

00014798 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81(void)
{
   14798:	b500      	push	{lr}
   1479a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1479c:	f7ed f83c 	bl	1818 <Sys_GetCoreID>
   147a0:	4603      	mov	r3, r0
   147a2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId])
   147a4:	4a10      	ldr	r2, [pc, #64]	; (147e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x50>)
   147a6:	9b01      	ldr	r3, [sp, #4]
   147a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   147ac:	2b00      	cmp	r3, #0
   147ae:	d10d      	bne.n	147cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   147b0:	f7ec f8aa 	bl	908 <Adc_schm_read_msr>
   147b4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   147b6:	9b00      	ldr	r3, [sp, #0]
   147b8:	f003 0301 	and.w	r3, r3, #1
   147bc:	2b00      	cmp	r3, #0
   147be:	d100      	bne.n	147c2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   147c0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_81[u32CoreId] = msr;
   147c2:	490a      	ldr	r1, [pc, #40]	; (147ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x54>)
   147c4:	9b01      	ldr	r3, [sp, #4]
   147c6:	9a00      	ldr	r2, [sp, #0]
   147c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId]++;
   147cc:	4a06      	ldr	r2, [pc, #24]	; (147e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x50>)
   147ce:	9b01      	ldr	r3, [sp, #4]
   147d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   147d4:	1c5a      	adds	r2, r3, #1
   147d6:	4904      	ldr	r1, [pc, #16]	; (147e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x50>)
   147d8:	9b01      	ldr	r3, [sp, #4]
   147da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   147de:	bf00      	nop
   147e0:	b003      	add	sp, #12
   147e2:	f85d fb04 	ldr.w	pc, [sp], #4
   147e6:	bf00      	nop
   147e8:	1fff9490 	.word	0x1fff9490
   147ec:	1fff948c 	.word	0x1fff948c

000147f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81(void)
{
   147f0:	b500      	push	{lr}
   147f2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   147f4:	f7ed f810 	bl	1818 <Sys_GetCoreID>
   147f8:	4603      	mov	r3, r0
   147fa:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId]--;
   147fc:	4a0d      	ldr	r2, [pc, #52]	; (14834 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x44>)
   147fe:	9b01      	ldr	r3, [sp, #4]
   14800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14804:	1e5a      	subs	r2, r3, #1
   14806:	490b      	ldr	r1, [pc, #44]	; (14834 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x44>)
   14808:	9b01      	ldr	r3, [sp, #4]
   1480a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_81[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId]))         /*if interrupts were enabled*/
   1480e:	4a0a      	ldr	r2, [pc, #40]	; (14838 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x48>)
   14810:	9b01      	ldr	r3, [sp, #4]
   14812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14816:	f003 0301 	and.w	r3, r3, #1
   1481a:	2b00      	cmp	r3, #0
   1481c:	d106      	bne.n	1482c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x3c>
   1481e:	4a05      	ldr	r2, [pc, #20]	; (14834 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x44>)
   14820:	9b01      	ldr	r3, [sp, #4]
   14822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14826:	2b00      	cmp	r3, #0
   14828:	d100      	bne.n	1482c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1482a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1482c:	bf00      	nop
   1482e:	b003      	add	sp, #12
   14830:	f85d fb04 	ldr.w	pc, [sp], #4
   14834:	1fff9490 	.word	0x1fff9490
   14838:	1fff948c 	.word	0x1fff948c

0001483c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82(void)
{
   1483c:	b500      	push	{lr}
   1483e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14840:	f7ec ffea 	bl	1818 <Sys_GetCoreID>
   14844:	4603      	mov	r3, r0
   14846:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId])
   14848:	4a10      	ldr	r2, [pc, #64]	; (1488c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x50>)
   1484a:	9b01      	ldr	r3, [sp, #4]
   1484c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14850:	2b00      	cmp	r3, #0
   14852:	d10d      	bne.n	14870 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14854:	f7ec f858 	bl	908 <Adc_schm_read_msr>
   14858:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1485a:	9b00      	ldr	r3, [sp, #0]
   1485c:	f003 0301 	and.w	r3, r3, #1
   14860:	2b00      	cmp	r3, #0
   14862:	d100      	bne.n	14866 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14864:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_82[u32CoreId] = msr;
   14866:	490a      	ldr	r1, [pc, #40]	; (14890 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x54>)
   14868:	9b01      	ldr	r3, [sp, #4]
   1486a:	9a00      	ldr	r2, [sp, #0]
   1486c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId]++;
   14870:	4a06      	ldr	r2, [pc, #24]	; (1488c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x50>)
   14872:	9b01      	ldr	r3, [sp, #4]
   14874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14878:	1c5a      	adds	r2, r3, #1
   1487a:	4904      	ldr	r1, [pc, #16]	; (1488c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x50>)
   1487c:	9b01      	ldr	r3, [sp, #4]
   1487e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14882:	bf00      	nop
   14884:	b003      	add	sp, #12
   14886:	f85d fb04 	ldr.w	pc, [sp], #4
   1488a:	bf00      	nop
   1488c:	1fff9498 	.word	0x1fff9498
   14890:	1fff9494 	.word	0x1fff9494

00014894 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82(void)
{
   14894:	b500      	push	{lr}
   14896:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14898:	f7ec ffbe 	bl	1818 <Sys_GetCoreID>
   1489c:	4603      	mov	r3, r0
   1489e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId]--;
   148a0:	4a0d      	ldr	r2, [pc, #52]	; (148d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x44>)
   148a2:	9b01      	ldr	r3, [sp, #4]
   148a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   148a8:	1e5a      	subs	r2, r3, #1
   148aa:	490b      	ldr	r1, [pc, #44]	; (148d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x44>)
   148ac:	9b01      	ldr	r3, [sp, #4]
   148ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_82[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId]))         /*if interrupts were enabled*/
   148b2:	4a0a      	ldr	r2, [pc, #40]	; (148dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x48>)
   148b4:	9b01      	ldr	r3, [sp, #4]
   148b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   148ba:	f003 0301 	and.w	r3, r3, #1
   148be:	2b00      	cmp	r3, #0
   148c0:	d106      	bne.n	148d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x3c>
   148c2:	4a05      	ldr	r2, [pc, #20]	; (148d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x44>)
   148c4:	9b01      	ldr	r3, [sp, #4]
   148c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   148ca:	2b00      	cmp	r3, #0
   148cc:	d100      	bne.n	148d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   148ce:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   148d0:	bf00      	nop
   148d2:	b003      	add	sp, #12
   148d4:	f85d fb04 	ldr.w	pc, [sp], #4
   148d8:	1fff9498 	.word	0x1fff9498
   148dc:	1fff9494 	.word	0x1fff9494

000148e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83(void)
{
   148e0:	b500      	push	{lr}
   148e2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   148e4:	f7ec ff98 	bl	1818 <Sys_GetCoreID>
   148e8:	4603      	mov	r3, r0
   148ea:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId])
   148ec:	4a10      	ldr	r2, [pc, #64]	; (14930 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x50>)
   148ee:	9b01      	ldr	r3, [sp, #4]
   148f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   148f4:	2b00      	cmp	r3, #0
   148f6:	d10d      	bne.n	14914 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   148f8:	f7ec f806 	bl	908 <Adc_schm_read_msr>
   148fc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   148fe:	9b00      	ldr	r3, [sp, #0]
   14900:	f003 0301 	and.w	r3, r3, #1
   14904:	2b00      	cmp	r3, #0
   14906:	d100      	bne.n	1490a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14908:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_83[u32CoreId] = msr;
   1490a:	490a      	ldr	r1, [pc, #40]	; (14934 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x54>)
   1490c:	9b01      	ldr	r3, [sp, #4]
   1490e:	9a00      	ldr	r2, [sp, #0]
   14910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId]++;
   14914:	4a06      	ldr	r2, [pc, #24]	; (14930 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x50>)
   14916:	9b01      	ldr	r3, [sp, #4]
   14918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1491c:	1c5a      	adds	r2, r3, #1
   1491e:	4904      	ldr	r1, [pc, #16]	; (14930 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x50>)
   14920:	9b01      	ldr	r3, [sp, #4]
   14922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14926:	bf00      	nop
   14928:	b003      	add	sp, #12
   1492a:	f85d fb04 	ldr.w	pc, [sp], #4
   1492e:	bf00      	nop
   14930:	1fff94a0 	.word	0x1fff94a0
   14934:	1fff949c 	.word	0x1fff949c

00014938 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83(void)
{
   14938:	b500      	push	{lr}
   1493a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1493c:	f7ec ff6c 	bl	1818 <Sys_GetCoreID>
   14940:	4603      	mov	r3, r0
   14942:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId]--;
   14944:	4a0d      	ldr	r2, [pc, #52]	; (1497c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x44>)
   14946:	9b01      	ldr	r3, [sp, #4]
   14948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1494c:	1e5a      	subs	r2, r3, #1
   1494e:	490b      	ldr	r1, [pc, #44]	; (1497c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x44>)
   14950:	9b01      	ldr	r3, [sp, #4]
   14952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_83[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId]))         /*if interrupts were enabled*/
   14956:	4a0a      	ldr	r2, [pc, #40]	; (14980 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x48>)
   14958:	9b01      	ldr	r3, [sp, #4]
   1495a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1495e:	f003 0301 	and.w	r3, r3, #1
   14962:	2b00      	cmp	r3, #0
   14964:	d106      	bne.n	14974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x3c>
   14966:	4a05      	ldr	r2, [pc, #20]	; (1497c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x44>)
   14968:	9b01      	ldr	r3, [sp, #4]
   1496a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1496e:	2b00      	cmp	r3, #0
   14970:	d100      	bne.n	14974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14972:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14974:	bf00      	nop
   14976:	b003      	add	sp, #12
   14978:	f85d fb04 	ldr.w	pc, [sp], #4
   1497c:	1fff94a0 	.word	0x1fff94a0
   14980:	1fff949c 	.word	0x1fff949c

00014984 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84(void)
{
   14984:	b500      	push	{lr}
   14986:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14988:	f7ec ff46 	bl	1818 <Sys_GetCoreID>
   1498c:	4603      	mov	r3, r0
   1498e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId])
   14990:	4a10      	ldr	r2, [pc, #64]	; (149d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x50>)
   14992:	9b01      	ldr	r3, [sp, #4]
   14994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14998:	2b00      	cmp	r3, #0
   1499a:	d10d      	bne.n	149b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1499c:	f7eb ffb4 	bl	908 <Adc_schm_read_msr>
   149a0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   149a2:	9b00      	ldr	r3, [sp, #0]
   149a4:	f003 0301 	and.w	r3, r3, #1
   149a8:	2b00      	cmp	r3, #0
   149aa:	d100      	bne.n	149ae <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   149ac:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_84[u32CoreId] = msr;
   149ae:	490a      	ldr	r1, [pc, #40]	; (149d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x54>)
   149b0:	9b01      	ldr	r3, [sp, #4]
   149b2:	9a00      	ldr	r2, [sp, #0]
   149b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId]++;
   149b8:	4a06      	ldr	r2, [pc, #24]	; (149d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x50>)
   149ba:	9b01      	ldr	r3, [sp, #4]
   149bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   149c0:	1c5a      	adds	r2, r3, #1
   149c2:	4904      	ldr	r1, [pc, #16]	; (149d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x50>)
   149c4:	9b01      	ldr	r3, [sp, #4]
   149c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   149ca:	bf00      	nop
   149cc:	b003      	add	sp, #12
   149ce:	f85d fb04 	ldr.w	pc, [sp], #4
   149d2:	bf00      	nop
   149d4:	1fff94a8 	.word	0x1fff94a8
   149d8:	1fff94a4 	.word	0x1fff94a4

000149dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84(void)
{
   149dc:	b500      	push	{lr}
   149de:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   149e0:	f7ec ff1a 	bl	1818 <Sys_GetCoreID>
   149e4:	4603      	mov	r3, r0
   149e6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId]--;
   149e8:	4a0d      	ldr	r2, [pc, #52]	; (14a20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x44>)
   149ea:	9b01      	ldr	r3, [sp, #4]
   149ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   149f0:	1e5a      	subs	r2, r3, #1
   149f2:	490b      	ldr	r1, [pc, #44]	; (14a20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x44>)
   149f4:	9b01      	ldr	r3, [sp, #4]
   149f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_84[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId]))         /*if interrupts were enabled*/
   149fa:	4a0a      	ldr	r2, [pc, #40]	; (14a24 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x48>)
   149fc:	9b01      	ldr	r3, [sp, #4]
   149fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14a02:	f003 0301 	and.w	r3, r3, #1
   14a06:	2b00      	cmp	r3, #0
   14a08:	d106      	bne.n	14a18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x3c>
   14a0a:	4a05      	ldr	r2, [pc, #20]	; (14a20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x44>)
   14a0c:	9b01      	ldr	r3, [sp, #4]
   14a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14a12:	2b00      	cmp	r3, #0
   14a14:	d100      	bne.n	14a18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14a16:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14a18:	bf00      	nop
   14a1a:	b003      	add	sp, #12
   14a1c:	f85d fb04 	ldr.w	pc, [sp], #4
   14a20:	1fff94a8 	.word	0x1fff94a8
   14a24:	1fff94a4 	.word	0x1fff94a4

00014a28 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85(void)
{
   14a28:	b500      	push	{lr}
   14a2a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14a2c:	f7ec fef4 	bl	1818 <Sys_GetCoreID>
   14a30:	4603      	mov	r3, r0
   14a32:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId])
   14a34:	4a10      	ldr	r2, [pc, #64]	; (14a78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x50>)
   14a36:	9b01      	ldr	r3, [sp, #4]
   14a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14a3c:	2b00      	cmp	r3, #0
   14a3e:	d10d      	bne.n	14a5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14a40:	f7eb ff62 	bl	908 <Adc_schm_read_msr>
   14a44:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14a46:	9b00      	ldr	r3, [sp, #0]
   14a48:	f003 0301 	and.w	r3, r3, #1
   14a4c:	2b00      	cmp	r3, #0
   14a4e:	d100      	bne.n	14a52 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14a50:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_85[u32CoreId] = msr;
   14a52:	490a      	ldr	r1, [pc, #40]	; (14a7c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x54>)
   14a54:	9b01      	ldr	r3, [sp, #4]
   14a56:	9a00      	ldr	r2, [sp, #0]
   14a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId]++;
   14a5c:	4a06      	ldr	r2, [pc, #24]	; (14a78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x50>)
   14a5e:	9b01      	ldr	r3, [sp, #4]
   14a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14a64:	1c5a      	adds	r2, r3, #1
   14a66:	4904      	ldr	r1, [pc, #16]	; (14a78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x50>)
   14a68:	9b01      	ldr	r3, [sp, #4]
   14a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14a6e:	bf00      	nop
   14a70:	b003      	add	sp, #12
   14a72:	f85d fb04 	ldr.w	pc, [sp], #4
   14a76:	bf00      	nop
   14a78:	1fff94b0 	.word	0x1fff94b0
   14a7c:	1fff94ac 	.word	0x1fff94ac

00014a80 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85(void)
{
   14a80:	b500      	push	{lr}
   14a82:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14a84:	f7ec fec8 	bl	1818 <Sys_GetCoreID>
   14a88:	4603      	mov	r3, r0
   14a8a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId]--;
   14a8c:	4a0d      	ldr	r2, [pc, #52]	; (14ac4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x44>)
   14a8e:	9b01      	ldr	r3, [sp, #4]
   14a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14a94:	1e5a      	subs	r2, r3, #1
   14a96:	490b      	ldr	r1, [pc, #44]	; (14ac4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x44>)
   14a98:	9b01      	ldr	r3, [sp, #4]
   14a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_85[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId]))         /*if interrupts were enabled*/
   14a9e:	4a0a      	ldr	r2, [pc, #40]	; (14ac8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x48>)
   14aa0:	9b01      	ldr	r3, [sp, #4]
   14aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14aa6:	f003 0301 	and.w	r3, r3, #1
   14aaa:	2b00      	cmp	r3, #0
   14aac:	d106      	bne.n	14abc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x3c>
   14aae:	4a05      	ldr	r2, [pc, #20]	; (14ac4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x44>)
   14ab0:	9b01      	ldr	r3, [sp, #4]
   14ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14ab6:	2b00      	cmp	r3, #0
   14ab8:	d100      	bne.n	14abc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14aba:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14abc:	bf00      	nop
   14abe:	b003      	add	sp, #12
   14ac0:	f85d fb04 	ldr.w	pc, [sp], #4
   14ac4:	1fff94b0 	.word	0x1fff94b0
   14ac8:	1fff94ac 	.word	0x1fff94ac

00014acc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86(void)
{
   14acc:	b500      	push	{lr}
   14ace:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14ad0:	f7ec fea2 	bl	1818 <Sys_GetCoreID>
   14ad4:	4603      	mov	r3, r0
   14ad6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId])
   14ad8:	4a10      	ldr	r2, [pc, #64]	; (14b1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x50>)
   14ada:	9b01      	ldr	r3, [sp, #4]
   14adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14ae0:	2b00      	cmp	r3, #0
   14ae2:	d10d      	bne.n	14b00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14ae4:	f7eb ff10 	bl	908 <Adc_schm_read_msr>
   14ae8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14aea:	9b00      	ldr	r3, [sp, #0]
   14aec:	f003 0301 	and.w	r3, r3, #1
   14af0:	2b00      	cmp	r3, #0
   14af2:	d100      	bne.n	14af6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14af4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_86[u32CoreId] = msr;
   14af6:	490a      	ldr	r1, [pc, #40]	; (14b20 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x54>)
   14af8:	9b01      	ldr	r3, [sp, #4]
   14afa:	9a00      	ldr	r2, [sp, #0]
   14afc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId]++;
   14b00:	4a06      	ldr	r2, [pc, #24]	; (14b1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x50>)
   14b02:	9b01      	ldr	r3, [sp, #4]
   14b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14b08:	1c5a      	adds	r2, r3, #1
   14b0a:	4904      	ldr	r1, [pc, #16]	; (14b1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x50>)
   14b0c:	9b01      	ldr	r3, [sp, #4]
   14b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14b12:	bf00      	nop
   14b14:	b003      	add	sp, #12
   14b16:	f85d fb04 	ldr.w	pc, [sp], #4
   14b1a:	bf00      	nop
   14b1c:	1fff94b8 	.word	0x1fff94b8
   14b20:	1fff94b4 	.word	0x1fff94b4

00014b24 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86(void)
{
   14b24:	b500      	push	{lr}
   14b26:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14b28:	f7ec fe76 	bl	1818 <Sys_GetCoreID>
   14b2c:	4603      	mov	r3, r0
   14b2e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId]--;
   14b30:	4a0d      	ldr	r2, [pc, #52]	; (14b68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x44>)
   14b32:	9b01      	ldr	r3, [sp, #4]
   14b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14b38:	1e5a      	subs	r2, r3, #1
   14b3a:	490b      	ldr	r1, [pc, #44]	; (14b68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x44>)
   14b3c:	9b01      	ldr	r3, [sp, #4]
   14b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_86[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId]))         /*if interrupts were enabled*/
   14b42:	4a0a      	ldr	r2, [pc, #40]	; (14b6c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x48>)
   14b44:	9b01      	ldr	r3, [sp, #4]
   14b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14b4a:	f003 0301 	and.w	r3, r3, #1
   14b4e:	2b00      	cmp	r3, #0
   14b50:	d106      	bne.n	14b60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x3c>
   14b52:	4a05      	ldr	r2, [pc, #20]	; (14b68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x44>)
   14b54:	9b01      	ldr	r3, [sp, #4]
   14b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14b5a:	2b00      	cmp	r3, #0
   14b5c:	d100      	bne.n	14b60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14b5e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14b60:	bf00      	nop
   14b62:	b003      	add	sp, #12
   14b64:	f85d fb04 	ldr.w	pc, [sp], #4
   14b68:	1fff94b8 	.word	0x1fff94b8
   14b6c:	1fff94b4 	.word	0x1fff94b4

00014b70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87(void)
{
   14b70:	b500      	push	{lr}
   14b72:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14b74:	f7ec fe50 	bl	1818 <Sys_GetCoreID>
   14b78:	4603      	mov	r3, r0
   14b7a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId])
   14b7c:	4a10      	ldr	r2, [pc, #64]	; (14bc0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x50>)
   14b7e:	9b01      	ldr	r3, [sp, #4]
   14b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14b84:	2b00      	cmp	r3, #0
   14b86:	d10d      	bne.n	14ba4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14b88:	f7eb febe 	bl	908 <Adc_schm_read_msr>
   14b8c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14b8e:	9b00      	ldr	r3, [sp, #0]
   14b90:	f003 0301 	and.w	r3, r3, #1
   14b94:	2b00      	cmp	r3, #0
   14b96:	d100      	bne.n	14b9a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14b98:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_87[u32CoreId] = msr;
   14b9a:	490a      	ldr	r1, [pc, #40]	; (14bc4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x54>)
   14b9c:	9b01      	ldr	r3, [sp, #4]
   14b9e:	9a00      	ldr	r2, [sp, #0]
   14ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId]++;
   14ba4:	4a06      	ldr	r2, [pc, #24]	; (14bc0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x50>)
   14ba6:	9b01      	ldr	r3, [sp, #4]
   14ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14bac:	1c5a      	adds	r2, r3, #1
   14bae:	4904      	ldr	r1, [pc, #16]	; (14bc0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x50>)
   14bb0:	9b01      	ldr	r3, [sp, #4]
   14bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14bb6:	bf00      	nop
   14bb8:	b003      	add	sp, #12
   14bba:	f85d fb04 	ldr.w	pc, [sp], #4
   14bbe:	bf00      	nop
   14bc0:	1fff94c0 	.word	0x1fff94c0
   14bc4:	1fff94bc 	.word	0x1fff94bc

00014bc8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87(void)
{
   14bc8:	b500      	push	{lr}
   14bca:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14bcc:	f7ec fe24 	bl	1818 <Sys_GetCoreID>
   14bd0:	4603      	mov	r3, r0
   14bd2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId]--;
   14bd4:	4a0d      	ldr	r2, [pc, #52]	; (14c0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x44>)
   14bd6:	9b01      	ldr	r3, [sp, #4]
   14bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14bdc:	1e5a      	subs	r2, r3, #1
   14bde:	490b      	ldr	r1, [pc, #44]	; (14c0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x44>)
   14be0:	9b01      	ldr	r3, [sp, #4]
   14be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_87[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId]))         /*if interrupts were enabled*/
   14be6:	4a0a      	ldr	r2, [pc, #40]	; (14c10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x48>)
   14be8:	9b01      	ldr	r3, [sp, #4]
   14bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14bee:	f003 0301 	and.w	r3, r3, #1
   14bf2:	2b00      	cmp	r3, #0
   14bf4:	d106      	bne.n	14c04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x3c>
   14bf6:	4a05      	ldr	r2, [pc, #20]	; (14c0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x44>)
   14bf8:	9b01      	ldr	r3, [sp, #4]
   14bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14bfe:	2b00      	cmp	r3, #0
   14c00:	d100      	bne.n	14c04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14c02:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14c04:	bf00      	nop
   14c06:	b003      	add	sp, #12
   14c08:	f85d fb04 	ldr.w	pc, [sp], #4
   14c0c:	1fff94c0 	.word	0x1fff94c0
   14c10:	1fff94bc 	.word	0x1fff94bc

00014c14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88(void)
{
   14c14:	b500      	push	{lr}
   14c16:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14c18:	f7ec fdfe 	bl	1818 <Sys_GetCoreID>
   14c1c:	4603      	mov	r3, r0
   14c1e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId])
   14c20:	4a10      	ldr	r2, [pc, #64]	; (14c64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x50>)
   14c22:	9b01      	ldr	r3, [sp, #4]
   14c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14c28:	2b00      	cmp	r3, #0
   14c2a:	d10d      	bne.n	14c48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14c2c:	f7eb fe6c 	bl	908 <Adc_schm_read_msr>
   14c30:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14c32:	9b00      	ldr	r3, [sp, #0]
   14c34:	f003 0301 	and.w	r3, r3, #1
   14c38:	2b00      	cmp	r3, #0
   14c3a:	d100      	bne.n	14c3e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14c3c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_88[u32CoreId] = msr;
   14c3e:	490a      	ldr	r1, [pc, #40]	; (14c68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x54>)
   14c40:	9b01      	ldr	r3, [sp, #4]
   14c42:	9a00      	ldr	r2, [sp, #0]
   14c44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId]++;
   14c48:	4a06      	ldr	r2, [pc, #24]	; (14c64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x50>)
   14c4a:	9b01      	ldr	r3, [sp, #4]
   14c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14c50:	1c5a      	adds	r2, r3, #1
   14c52:	4904      	ldr	r1, [pc, #16]	; (14c64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x50>)
   14c54:	9b01      	ldr	r3, [sp, #4]
   14c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14c5a:	bf00      	nop
   14c5c:	b003      	add	sp, #12
   14c5e:	f85d fb04 	ldr.w	pc, [sp], #4
   14c62:	bf00      	nop
   14c64:	1fff94c8 	.word	0x1fff94c8
   14c68:	1fff94c4 	.word	0x1fff94c4

00014c6c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88(void)
{
   14c6c:	b500      	push	{lr}
   14c6e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14c70:	f7ec fdd2 	bl	1818 <Sys_GetCoreID>
   14c74:	4603      	mov	r3, r0
   14c76:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId]--;
   14c78:	4a0d      	ldr	r2, [pc, #52]	; (14cb0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x44>)
   14c7a:	9b01      	ldr	r3, [sp, #4]
   14c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14c80:	1e5a      	subs	r2, r3, #1
   14c82:	490b      	ldr	r1, [pc, #44]	; (14cb0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x44>)
   14c84:	9b01      	ldr	r3, [sp, #4]
   14c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_88[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId]))         /*if interrupts were enabled*/
   14c8a:	4a0a      	ldr	r2, [pc, #40]	; (14cb4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x48>)
   14c8c:	9b01      	ldr	r3, [sp, #4]
   14c8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14c92:	f003 0301 	and.w	r3, r3, #1
   14c96:	2b00      	cmp	r3, #0
   14c98:	d106      	bne.n	14ca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x3c>
   14c9a:	4a05      	ldr	r2, [pc, #20]	; (14cb0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x44>)
   14c9c:	9b01      	ldr	r3, [sp, #4]
   14c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14ca2:	2b00      	cmp	r3, #0
   14ca4:	d100      	bne.n	14ca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14ca6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14ca8:	bf00      	nop
   14caa:	b003      	add	sp, #12
   14cac:	f85d fb04 	ldr.w	pc, [sp], #4
   14cb0:	1fff94c8 	.word	0x1fff94c8
   14cb4:	1fff94c4 	.word	0x1fff94c4

00014cb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89(void)
{
   14cb8:	b500      	push	{lr}
   14cba:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14cbc:	f7ec fdac 	bl	1818 <Sys_GetCoreID>
   14cc0:	4603      	mov	r3, r0
   14cc2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId])
   14cc4:	4a10      	ldr	r2, [pc, #64]	; (14d08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x50>)
   14cc6:	9b01      	ldr	r3, [sp, #4]
   14cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14ccc:	2b00      	cmp	r3, #0
   14cce:	d10d      	bne.n	14cec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14cd0:	f7eb fe1a 	bl	908 <Adc_schm_read_msr>
   14cd4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14cd6:	9b00      	ldr	r3, [sp, #0]
   14cd8:	f003 0301 	and.w	r3, r3, #1
   14cdc:	2b00      	cmp	r3, #0
   14cde:	d100      	bne.n	14ce2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14ce0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_89[u32CoreId] = msr;
   14ce2:	490a      	ldr	r1, [pc, #40]	; (14d0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x54>)
   14ce4:	9b01      	ldr	r3, [sp, #4]
   14ce6:	9a00      	ldr	r2, [sp, #0]
   14ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId]++;
   14cec:	4a06      	ldr	r2, [pc, #24]	; (14d08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x50>)
   14cee:	9b01      	ldr	r3, [sp, #4]
   14cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14cf4:	1c5a      	adds	r2, r3, #1
   14cf6:	4904      	ldr	r1, [pc, #16]	; (14d08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x50>)
   14cf8:	9b01      	ldr	r3, [sp, #4]
   14cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14cfe:	bf00      	nop
   14d00:	b003      	add	sp, #12
   14d02:	f85d fb04 	ldr.w	pc, [sp], #4
   14d06:	bf00      	nop
   14d08:	1fff94d0 	.word	0x1fff94d0
   14d0c:	1fff94cc 	.word	0x1fff94cc

00014d10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89(void)
{
   14d10:	b500      	push	{lr}
   14d12:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14d14:	f7ec fd80 	bl	1818 <Sys_GetCoreID>
   14d18:	4603      	mov	r3, r0
   14d1a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId]--;
   14d1c:	4a0d      	ldr	r2, [pc, #52]	; (14d54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x44>)
   14d1e:	9b01      	ldr	r3, [sp, #4]
   14d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14d24:	1e5a      	subs	r2, r3, #1
   14d26:	490b      	ldr	r1, [pc, #44]	; (14d54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x44>)
   14d28:	9b01      	ldr	r3, [sp, #4]
   14d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_89[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId]))         /*if interrupts were enabled*/
   14d2e:	4a0a      	ldr	r2, [pc, #40]	; (14d58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x48>)
   14d30:	9b01      	ldr	r3, [sp, #4]
   14d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14d36:	f003 0301 	and.w	r3, r3, #1
   14d3a:	2b00      	cmp	r3, #0
   14d3c:	d106      	bne.n	14d4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x3c>
   14d3e:	4a05      	ldr	r2, [pc, #20]	; (14d54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x44>)
   14d40:	9b01      	ldr	r3, [sp, #4]
   14d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14d46:	2b00      	cmp	r3, #0
   14d48:	d100      	bne.n	14d4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14d4a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14d4c:	bf00      	nop
   14d4e:	b003      	add	sp, #12
   14d50:	f85d fb04 	ldr.w	pc, [sp], #4
   14d54:	1fff94d0 	.word	0x1fff94d0
   14d58:	1fff94cc 	.word	0x1fff94cc

00014d5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90(void)
{
   14d5c:	b500      	push	{lr}
   14d5e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14d60:	f7ec fd5a 	bl	1818 <Sys_GetCoreID>
   14d64:	4603      	mov	r3, r0
   14d66:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId])
   14d68:	4a10      	ldr	r2, [pc, #64]	; (14dac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x50>)
   14d6a:	9b01      	ldr	r3, [sp, #4]
   14d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14d70:	2b00      	cmp	r3, #0
   14d72:	d10d      	bne.n	14d90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14d74:	f7eb fdc8 	bl	908 <Adc_schm_read_msr>
   14d78:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14d7a:	9b00      	ldr	r3, [sp, #0]
   14d7c:	f003 0301 	and.w	r3, r3, #1
   14d80:	2b00      	cmp	r3, #0
   14d82:	d100      	bne.n	14d86 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14d84:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_90[u32CoreId] = msr;
   14d86:	490a      	ldr	r1, [pc, #40]	; (14db0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x54>)
   14d88:	9b01      	ldr	r3, [sp, #4]
   14d8a:	9a00      	ldr	r2, [sp, #0]
   14d8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId]++;
   14d90:	4a06      	ldr	r2, [pc, #24]	; (14dac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x50>)
   14d92:	9b01      	ldr	r3, [sp, #4]
   14d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14d98:	1c5a      	adds	r2, r3, #1
   14d9a:	4904      	ldr	r1, [pc, #16]	; (14dac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x50>)
   14d9c:	9b01      	ldr	r3, [sp, #4]
   14d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14da2:	bf00      	nop
   14da4:	b003      	add	sp, #12
   14da6:	f85d fb04 	ldr.w	pc, [sp], #4
   14daa:	bf00      	nop
   14dac:	1fff94d8 	.word	0x1fff94d8
   14db0:	1fff94d4 	.word	0x1fff94d4

00014db4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90(void)
{
   14db4:	b500      	push	{lr}
   14db6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14db8:	f7ec fd2e 	bl	1818 <Sys_GetCoreID>
   14dbc:	4603      	mov	r3, r0
   14dbe:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId]--;
   14dc0:	4a0d      	ldr	r2, [pc, #52]	; (14df8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x44>)
   14dc2:	9b01      	ldr	r3, [sp, #4]
   14dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14dc8:	1e5a      	subs	r2, r3, #1
   14dca:	490b      	ldr	r1, [pc, #44]	; (14df8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x44>)
   14dcc:	9b01      	ldr	r3, [sp, #4]
   14dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_90[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId]))         /*if interrupts were enabled*/
   14dd2:	4a0a      	ldr	r2, [pc, #40]	; (14dfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x48>)
   14dd4:	9b01      	ldr	r3, [sp, #4]
   14dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14dda:	f003 0301 	and.w	r3, r3, #1
   14dde:	2b00      	cmp	r3, #0
   14de0:	d106      	bne.n	14df0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x3c>
   14de2:	4a05      	ldr	r2, [pc, #20]	; (14df8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x44>)
   14de4:	9b01      	ldr	r3, [sp, #4]
   14de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14dea:	2b00      	cmp	r3, #0
   14dec:	d100      	bne.n	14df0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14dee:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14df0:	bf00      	nop
   14df2:	b003      	add	sp, #12
   14df4:	f85d fb04 	ldr.w	pc, [sp], #4
   14df8:	1fff94d8 	.word	0x1fff94d8
   14dfc:	1fff94d4 	.word	0x1fff94d4

00014e00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91(void)
{
   14e00:	b500      	push	{lr}
   14e02:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14e04:	f7ec fd08 	bl	1818 <Sys_GetCoreID>
   14e08:	4603      	mov	r3, r0
   14e0a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId])
   14e0c:	4a10      	ldr	r2, [pc, #64]	; (14e50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x50>)
   14e0e:	9b01      	ldr	r3, [sp, #4]
   14e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14e14:	2b00      	cmp	r3, #0
   14e16:	d10d      	bne.n	14e34 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14e18:	f7eb fd76 	bl	908 <Adc_schm_read_msr>
   14e1c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14e1e:	9b00      	ldr	r3, [sp, #0]
   14e20:	f003 0301 	and.w	r3, r3, #1
   14e24:	2b00      	cmp	r3, #0
   14e26:	d100      	bne.n	14e2a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14e28:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_91[u32CoreId] = msr;
   14e2a:	490a      	ldr	r1, [pc, #40]	; (14e54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x54>)
   14e2c:	9b01      	ldr	r3, [sp, #4]
   14e2e:	9a00      	ldr	r2, [sp, #0]
   14e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId]++;
   14e34:	4a06      	ldr	r2, [pc, #24]	; (14e50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x50>)
   14e36:	9b01      	ldr	r3, [sp, #4]
   14e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14e3c:	1c5a      	adds	r2, r3, #1
   14e3e:	4904      	ldr	r1, [pc, #16]	; (14e50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x50>)
   14e40:	9b01      	ldr	r3, [sp, #4]
   14e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14e46:	bf00      	nop
   14e48:	b003      	add	sp, #12
   14e4a:	f85d fb04 	ldr.w	pc, [sp], #4
   14e4e:	bf00      	nop
   14e50:	1fff94e0 	.word	0x1fff94e0
   14e54:	1fff94dc 	.word	0x1fff94dc

00014e58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91(void)
{
   14e58:	b500      	push	{lr}
   14e5a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14e5c:	f7ec fcdc 	bl	1818 <Sys_GetCoreID>
   14e60:	4603      	mov	r3, r0
   14e62:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId]--;
   14e64:	4a0d      	ldr	r2, [pc, #52]	; (14e9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x44>)
   14e66:	9b01      	ldr	r3, [sp, #4]
   14e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14e6c:	1e5a      	subs	r2, r3, #1
   14e6e:	490b      	ldr	r1, [pc, #44]	; (14e9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x44>)
   14e70:	9b01      	ldr	r3, [sp, #4]
   14e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_91[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId]))         /*if interrupts were enabled*/
   14e76:	4a0a      	ldr	r2, [pc, #40]	; (14ea0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x48>)
   14e78:	9b01      	ldr	r3, [sp, #4]
   14e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14e7e:	f003 0301 	and.w	r3, r3, #1
   14e82:	2b00      	cmp	r3, #0
   14e84:	d106      	bne.n	14e94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x3c>
   14e86:	4a05      	ldr	r2, [pc, #20]	; (14e9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x44>)
   14e88:	9b01      	ldr	r3, [sp, #4]
   14e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14e8e:	2b00      	cmp	r3, #0
   14e90:	d100      	bne.n	14e94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14e92:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14e94:	bf00      	nop
   14e96:	b003      	add	sp, #12
   14e98:	f85d fb04 	ldr.w	pc, [sp], #4
   14e9c:	1fff94e0 	.word	0x1fff94e0
   14ea0:	1fff94dc 	.word	0x1fff94dc

00014ea4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92(void)
{
   14ea4:	b500      	push	{lr}
   14ea6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14ea8:	f7ec fcb6 	bl	1818 <Sys_GetCoreID>
   14eac:	4603      	mov	r3, r0
   14eae:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId])
   14eb0:	4a10      	ldr	r2, [pc, #64]	; (14ef4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x50>)
   14eb2:	9b01      	ldr	r3, [sp, #4]
   14eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14eb8:	2b00      	cmp	r3, #0
   14eba:	d10d      	bne.n	14ed8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14ebc:	f7eb fd24 	bl	908 <Adc_schm_read_msr>
   14ec0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14ec2:	9b00      	ldr	r3, [sp, #0]
   14ec4:	f003 0301 	and.w	r3, r3, #1
   14ec8:	2b00      	cmp	r3, #0
   14eca:	d100      	bne.n	14ece <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14ecc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_92[u32CoreId] = msr;
   14ece:	490a      	ldr	r1, [pc, #40]	; (14ef8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x54>)
   14ed0:	9b01      	ldr	r3, [sp, #4]
   14ed2:	9a00      	ldr	r2, [sp, #0]
   14ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId]++;
   14ed8:	4a06      	ldr	r2, [pc, #24]	; (14ef4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x50>)
   14eda:	9b01      	ldr	r3, [sp, #4]
   14edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14ee0:	1c5a      	adds	r2, r3, #1
   14ee2:	4904      	ldr	r1, [pc, #16]	; (14ef4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x50>)
   14ee4:	9b01      	ldr	r3, [sp, #4]
   14ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14eea:	bf00      	nop
   14eec:	b003      	add	sp, #12
   14eee:	f85d fb04 	ldr.w	pc, [sp], #4
   14ef2:	bf00      	nop
   14ef4:	1fff94e8 	.word	0x1fff94e8
   14ef8:	1fff94e4 	.word	0x1fff94e4

00014efc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92(void)
{
   14efc:	b500      	push	{lr}
   14efe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14f00:	f7ec fc8a 	bl	1818 <Sys_GetCoreID>
   14f04:	4603      	mov	r3, r0
   14f06:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId]--;
   14f08:	4a0d      	ldr	r2, [pc, #52]	; (14f40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x44>)
   14f0a:	9b01      	ldr	r3, [sp, #4]
   14f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14f10:	1e5a      	subs	r2, r3, #1
   14f12:	490b      	ldr	r1, [pc, #44]	; (14f40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x44>)
   14f14:	9b01      	ldr	r3, [sp, #4]
   14f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_92[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId]))         /*if interrupts were enabled*/
   14f1a:	4a0a      	ldr	r2, [pc, #40]	; (14f44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x48>)
   14f1c:	9b01      	ldr	r3, [sp, #4]
   14f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14f22:	f003 0301 	and.w	r3, r3, #1
   14f26:	2b00      	cmp	r3, #0
   14f28:	d106      	bne.n	14f38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x3c>
   14f2a:	4a05      	ldr	r2, [pc, #20]	; (14f40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x44>)
   14f2c:	9b01      	ldr	r3, [sp, #4]
   14f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14f32:	2b00      	cmp	r3, #0
   14f34:	d100      	bne.n	14f38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14f36:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14f38:	bf00      	nop
   14f3a:	b003      	add	sp, #12
   14f3c:	f85d fb04 	ldr.w	pc, [sp], #4
   14f40:	1fff94e8 	.word	0x1fff94e8
   14f44:	1fff94e4 	.word	0x1fff94e4

00014f48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93(void)
{
   14f48:	b500      	push	{lr}
   14f4a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14f4c:	f7ec fc64 	bl	1818 <Sys_GetCoreID>
   14f50:	4603      	mov	r3, r0
   14f52:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId])
   14f54:	4a10      	ldr	r2, [pc, #64]	; (14f98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x50>)
   14f56:	9b01      	ldr	r3, [sp, #4]
   14f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14f5c:	2b00      	cmp	r3, #0
   14f5e:	d10d      	bne.n	14f7c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   14f60:	f7eb fcd2 	bl	908 <Adc_schm_read_msr>
   14f64:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   14f66:	9b00      	ldr	r3, [sp, #0]
   14f68:	f003 0301 	and.w	r3, r3, #1
   14f6c:	2b00      	cmp	r3, #0
   14f6e:	d100      	bne.n	14f72 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   14f70:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_93[u32CoreId] = msr;
   14f72:	490a      	ldr	r1, [pc, #40]	; (14f9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x54>)
   14f74:	9b01      	ldr	r3, [sp, #4]
   14f76:	9a00      	ldr	r2, [sp, #0]
   14f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId]++;
   14f7c:	4a06      	ldr	r2, [pc, #24]	; (14f98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x50>)
   14f7e:	9b01      	ldr	r3, [sp, #4]
   14f80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14f84:	1c5a      	adds	r2, r3, #1
   14f86:	4904      	ldr	r1, [pc, #16]	; (14f98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x50>)
   14f88:	9b01      	ldr	r3, [sp, #4]
   14f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   14f8e:	bf00      	nop
   14f90:	b003      	add	sp, #12
   14f92:	f85d fb04 	ldr.w	pc, [sp], #4
   14f96:	bf00      	nop
   14f98:	1fff94f0 	.word	0x1fff94f0
   14f9c:	1fff94ec 	.word	0x1fff94ec

00014fa0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93(void)
{
   14fa0:	b500      	push	{lr}
   14fa2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14fa4:	f7ec fc38 	bl	1818 <Sys_GetCoreID>
   14fa8:	4603      	mov	r3, r0
   14faa:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId]--;
   14fac:	4a0d      	ldr	r2, [pc, #52]	; (14fe4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x44>)
   14fae:	9b01      	ldr	r3, [sp, #4]
   14fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14fb4:	1e5a      	subs	r2, r3, #1
   14fb6:	490b      	ldr	r1, [pc, #44]	; (14fe4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x44>)
   14fb8:	9b01      	ldr	r3, [sp, #4]
   14fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_93[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId]))         /*if interrupts were enabled*/
   14fbe:	4a0a      	ldr	r2, [pc, #40]	; (14fe8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x48>)
   14fc0:	9b01      	ldr	r3, [sp, #4]
   14fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14fc6:	f003 0301 	and.w	r3, r3, #1
   14fca:	2b00      	cmp	r3, #0
   14fcc:	d106      	bne.n	14fdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x3c>
   14fce:	4a05      	ldr	r2, [pc, #20]	; (14fe4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x44>)
   14fd0:	9b01      	ldr	r3, [sp, #4]
   14fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14fd6:	2b00      	cmp	r3, #0
   14fd8:	d100      	bne.n	14fdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   14fda:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   14fdc:	bf00      	nop
   14fde:	b003      	add	sp, #12
   14fe0:	f85d fb04 	ldr.w	pc, [sp], #4
   14fe4:	1fff94f0 	.word	0x1fff94f0
   14fe8:	1fff94ec 	.word	0x1fff94ec

00014fec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94(void)
{
   14fec:	b500      	push	{lr}
   14fee:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   14ff0:	f7ec fc12 	bl	1818 <Sys_GetCoreID>
   14ff4:	4603      	mov	r3, r0
   14ff6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId])
   14ff8:	4a10      	ldr	r2, [pc, #64]	; (1503c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x50>)
   14ffa:	9b01      	ldr	r3, [sp, #4]
   14ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15000:	2b00      	cmp	r3, #0
   15002:	d10d      	bne.n	15020 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15004:	f7eb fc80 	bl	908 <Adc_schm_read_msr>
   15008:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1500a:	9b00      	ldr	r3, [sp, #0]
   1500c:	f003 0301 	and.w	r3, r3, #1
   15010:	2b00      	cmp	r3, #0
   15012:	d100      	bne.n	15016 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15014:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_94[u32CoreId] = msr;
   15016:	490a      	ldr	r1, [pc, #40]	; (15040 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x54>)
   15018:	9b01      	ldr	r3, [sp, #4]
   1501a:	9a00      	ldr	r2, [sp, #0]
   1501c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId]++;
   15020:	4a06      	ldr	r2, [pc, #24]	; (1503c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x50>)
   15022:	9b01      	ldr	r3, [sp, #4]
   15024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15028:	1c5a      	adds	r2, r3, #1
   1502a:	4904      	ldr	r1, [pc, #16]	; (1503c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x50>)
   1502c:	9b01      	ldr	r3, [sp, #4]
   1502e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15032:	bf00      	nop
   15034:	b003      	add	sp, #12
   15036:	f85d fb04 	ldr.w	pc, [sp], #4
   1503a:	bf00      	nop
   1503c:	1fff94f8 	.word	0x1fff94f8
   15040:	1fff94f4 	.word	0x1fff94f4

00015044 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94(void)
{
   15044:	b500      	push	{lr}
   15046:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15048:	f7ec fbe6 	bl	1818 <Sys_GetCoreID>
   1504c:	4603      	mov	r3, r0
   1504e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId]--;
   15050:	4a0d      	ldr	r2, [pc, #52]	; (15088 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x44>)
   15052:	9b01      	ldr	r3, [sp, #4]
   15054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15058:	1e5a      	subs	r2, r3, #1
   1505a:	490b      	ldr	r1, [pc, #44]	; (15088 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x44>)
   1505c:	9b01      	ldr	r3, [sp, #4]
   1505e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_94[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId]))         /*if interrupts were enabled*/
   15062:	4a0a      	ldr	r2, [pc, #40]	; (1508c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x48>)
   15064:	9b01      	ldr	r3, [sp, #4]
   15066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1506a:	f003 0301 	and.w	r3, r3, #1
   1506e:	2b00      	cmp	r3, #0
   15070:	d106      	bne.n	15080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x3c>
   15072:	4a05      	ldr	r2, [pc, #20]	; (15088 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x44>)
   15074:	9b01      	ldr	r3, [sp, #4]
   15076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1507a:	2b00      	cmp	r3, #0
   1507c:	d100      	bne.n	15080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1507e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15080:	bf00      	nop
   15082:	b003      	add	sp, #12
   15084:	f85d fb04 	ldr.w	pc, [sp], #4
   15088:	1fff94f8 	.word	0x1fff94f8
   1508c:	1fff94f4 	.word	0x1fff94f4

00015090 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95(void)
{
   15090:	b500      	push	{lr}
   15092:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15094:	f7ec fbc0 	bl	1818 <Sys_GetCoreID>
   15098:	4603      	mov	r3, r0
   1509a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId])
   1509c:	4a10      	ldr	r2, [pc, #64]	; (150e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x50>)
   1509e:	9b01      	ldr	r3, [sp, #4]
   150a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   150a4:	2b00      	cmp	r3, #0
   150a6:	d10d      	bne.n	150c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   150a8:	f7eb fc2e 	bl	908 <Adc_schm_read_msr>
   150ac:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   150ae:	9b00      	ldr	r3, [sp, #0]
   150b0:	f003 0301 	and.w	r3, r3, #1
   150b4:	2b00      	cmp	r3, #0
   150b6:	d100      	bne.n	150ba <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   150b8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_95[u32CoreId] = msr;
   150ba:	490a      	ldr	r1, [pc, #40]	; (150e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x54>)
   150bc:	9b01      	ldr	r3, [sp, #4]
   150be:	9a00      	ldr	r2, [sp, #0]
   150c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId]++;
   150c4:	4a06      	ldr	r2, [pc, #24]	; (150e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x50>)
   150c6:	9b01      	ldr	r3, [sp, #4]
   150c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   150cc:	1c5a      	adds	r2, r3, #1
   150ce:	4904      	ldr	r1, [pc, #16]	; (150e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x50>)
   150d0:	9b01      	ldr	r3, [sp, #4]
   150d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   150d6:	bf00      	nop
   150d8:	b003      	add	sp, #12
   150da:	f85d fb04 	ldr.w	pc, [sp], #4
   150de:	bf00      	nop
   150e0:	1fff9500 	.word	0x1fff9500
   150e4:	1fff94fc 	.word	0x1fff94fc

000150e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95(void)
{
   150e8:	b500      	push	{lr}
   150ea:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   150ec:	f7ec fb94 	bl	1818 <Sys_GetCoreID>
   150f0:	4603      	mov	r3, r0
   150f2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId]--;
   150f4:	4a0d      	ldr	r2, [pc, #52]	; (1512c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x44>)
   150f6:	9b01      	ldr	r3, [sp, #4]
   150f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   150fc:	1e5a      	subs	r2, r3, #1
   150fe:	490b      	ldr	r1, [pc, #44]	; (1512c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x44>)
   15100:	9b01      	ldr	r3, [sp, #4]
   15102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_95[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId]))         /*if interrupts were enabled*/
   15106:	4a0a      	ldr	r2, [pc, #40]	; (15130 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x48>)
   15108:	9b01      	ldr	r3, [sp, #4]
   1510a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1510e:	f003 0301 	and.w	r3, r3, #1
   15112:	2b00      	cmp	r3, #0
   15114:	d106      	bne.n	15124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x3c>
   15116:	4a05      	ldr	r2, [pc, #20]	; (1512c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x44>)
   15118:	9b01      	ldr	r3, [sp, #4]
   1511a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1511e:	2b00      	cmp	r3, #0
   15120:	d100      	bne.n	15124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15122:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15124:	bf00      	nop
   15126:	b003      	add	sp, #12
   15128:	f85d fb04 	ldr.w	pc, [sp], #4
   1512c:	1fff9500 	.word	0x1fff9500
   15130:	1fff94fc 	.word	0x1fff94fc

00015134 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96(void)
{
   15134:	b500      	push	{lr}
   15136:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15138:	f7ec fb6e 	bl	1818 <Sys_GetCoreID>
   1513c:	4603      	mov	r3, r0
   1513e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId])
   15140:	4a10      	ldr	r2, [pc, #64]	; (15184 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x50>)
   15142:	9b01      	ldr	r3, [sp, #4]
   15144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15148:	2b00      	cmp	r3, #0
   1514a:	d10d      	bne.n	15168 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1514c:	f7eb fbdc 	bl	908 <Adc_schm_read_msr>
   15150:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15152:	9b00      	ldr	r3, [sp, #0]
   15154:	f003 0301 	and.w	r3, r3, #1
   15158:	2b00      	cmp	r3, #0
   1515a:	d100      	bne.n	1515e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1515c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_96[u32CoreId] = msr;
   1515e:	490a      	ldr	r1, [pc, #40]	; (15188 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x54>)
   15160:	9b01      	ldr	r3, [sp, #4]
   15162:	9a00      	ldr	r2, [sp, #0]
   15164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId]++;
   15168:	4a06      	ldr	r2, [pc, #24]	; (15184 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x50>)
   1516a:	9b01      	ldr	r3, [sp, #4]
   1516c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15170:	1c5a      	adds	r2, r3, #1
   15172:	4904      	ldr	r1, [pc, #16]	; (15184 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x50>)
   15174:	9b01      	ldr	r3, [sp, #4]
   15176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1517a:	bf00      	nop
   1517c:	b003      	add	sp, #12
   1517e:	f85d fb04 	ldr.w	pc, [sp], #4
   15182:	bf00      	nop
   15184:	1fff9508 	.word	0x1fff9508
   15188:	1fff9504 	.word	0x1fff9504

0001518c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96(void)
{
   1518c:	b500      	push	{lr}
   1518e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15190:	f7ec fb42 	bl	1818 <Sys_GetCoreID>
   15194:	4603      	mov	r3, r0
   15196:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId]--;
   15198:	4a0d      	ldr	r2, [pc, #52]	; (151d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x44>)
   1519a:	9b01      	ldr	r3, [sp, #4]
   1519c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   151a0:	1e5a      	subs	r2, r3, #1
   151a2:	490b      	ldr	r1, [pc, #44]	; (151d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x44>)
   151a4:	9b01      	ldr	r3, [sp, #4]
   151a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_96[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId]))         /*if interrupts were enabled*/
   151aa:	4a0a      	ldr	r2, [pc, #40]	; (151d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x48>)
   151ac:	9b01      	ldr	r3, [sp, #4]
   151ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   151b2:	f003 0301 	and.w	r3, r3, #1
   151b6:	2b00      	cmp	r3, #0
   151b8:	d106      	bne.n	151c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x3c>
   151ba:	4a05      	ldr	r2, [pc, #20]	; (151d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x44>)
   151bc:	9b01      	ldr	r3, [sp, #4]
   151be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   151c2:	2b00      	cmp	r3, #0
   151c4:	d100      	bne.n	151c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   151c6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   151c8:	bf00      	nop
   151ca:	b003      	add	sp, #12
   151cc:	f85d fb04 	ldr.w	pc, [sp], #4
   151d0:	1fff9508 	.word	0x1fff9508
   151d4:	1fff9504 	.word	0x1fff9504

000151d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97(void)
{
   151d8:	b500      	push	{lr}
   151da:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   151dc:	f7ec fb1c 	bl	1818 <Sys_GetCoreID>
   151e0:	4603      	mov	r3, r0
   151e2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId])
   151e4:	4a10      	ldr	r2, [pc, #64]	; (15228 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x50>)
   151e6:	9b01      	ldr	r3, [sp, #4]
   151e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   151ec:	2b00      	cmp	r3, #0
   151ee:	d10d      	bne.n	1520c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   151f0:	f7eb fb8a 	bl	908 <Adc_schm_read_msr>
   151f4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   151f6:	9b00      	ldr	r3, [sp, #0]
   151f8:	f003 0301 	and.w	r3, r3, #1
   151fc:	2b00      	cmp	r3, #0
   151fe:	d100      	bne.n	15202 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15200:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_97[u32CoreId] = msr;
   15202:	490a      	ldr	r1, [pc, #40]	; (1522c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x54>)
   15204:	9b01      	ldr	r3, [sp, #4]
   15206:	9a00      	ldr	r2, [sp, #0]
   15208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId]++;
   1520c:	4a06      	ldr	r2, [pc, #24]	; (15228 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x50>)
   1520e:	9b01      	ldr	r3, [sp, #4]
   15210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15214:	1c5a      	adds	r2, r3, #1
   15216:	4904      	ldr	r1, [pc, #16]	; (15228 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x50>)
   15218:	9b01      	ldr	r3, [sp, #4]
   1521a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1521e:	bf00      	nop
   15220:	b003      	add	sp, #12
   15222:	f85d fb04 	ldr.w	pc, [sp], #4
   15226:	bf00      	nop
   15228:	1fff9510 	.word	0x1fff9510
   1522c:	1fff950c 	.word	0x1fff950c

00015230 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97(void)
{
   15230:	b500      	push	{lr}
   15232:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15234:	f7ec faf0 	bl	1818 <Sys_GetCoreID>
   15238:	4603      	mov	r3, r0
   1523a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId]--;
   1523c:	4a0d      	ldr	r2, [pc, #52]	; (15274 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x44>)
   1523e:	9b01      	ldr	r3, [sp, #4]
   15240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15244:	1e5a      	subs	r2, r3, #1
   15246:	490b      	ldr	r1, [pc, #44]	; (15274 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x44>)
   15248:	9b01      	ldr	r3, [sp, #4]
   1524a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_97[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId]))         /*if interrupts were enabled*/
   1524e:	4a0a      	ldr	r2, [pc, #40]	; (15278 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x48>)
   15250:	9b01      	ldr	r3, [sp, #4]
   15252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15256:	f003 0301 	and.w	r3, r3, #1
   1525a:	2b00      	cmp	r3, #0
   1525c:	d106      	bne.n	1526c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x3c>
   1525e:	4a05      	ldr	r2, [pc, #20]	; (15274 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x44>)
   15260:	9b01      	ldr	r3, [sp, #4]
   15262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15266:	2b00      	cmp	r3, #0
   15268:	d100      	bne.n	1526c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1526a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1526c:	bf00      	nop
   1526e:	b003      	add	sp, #12
   15270:	f85d fb04 	ldr.w	pc, [sp], #4
   15274:	1fff9510 	.word	0x1fff9510
   15278:	1fff950c 	.word	0x1fff950c

0001527c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98(void)
{
   1527c:	b500      	push	{lr}
   1527e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15280:	f7ec faca 	bl	1818 <Sys_GetCoreID>
   15284:	4603      	mov	r3, r0
   15286:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId])
   15288:	4a10      	ldr	r2, [pc, #64]	; (152cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x50>)
   1528a:	9b01      	ldr	r3, [sp, #4]
   1528c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15290:	2b00      	cmp	r3, #0
   15292:	d10d      	bne.n	152b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15294:	f7eb fb38 	bl	908 <Adc_schm_read_msr>
   15298:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1529a:	9b00      	ldr	r3, [sp, #0]
   1529c:	f003 0301 	and.w	r3, r3, #1
   152a0:	2b00      	cmp	r3, #0
   152a2:	d100      	bne.n	152a6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   152a4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_98[u32CoreId] = msr;
   152a6:	490a      	ldr	r1, [pc, #40]	; (152d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x54>)
   152a8:	9b01      	ldr	r3, [sp, #4]
   152aa:	9a00      	ldr	r2, [sp, #0]
   152ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId]++;
   152b0:	4a06      	ldr	r2, [pc, #24]	; (152cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x50>)
   152b2:	9b01      	ldr	r3, [sp, #4]
   152b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   152b8:	1c5a      	adds	r2, r3, #1
   152ba:	4904      	ldr	r1, [pc, #16]	; (152cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x50>)
   152bc:	9b01      	ldr	r3, [sp, #4]
   152be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   152c2:	bf00      	nop
   152c4:	b003      	add	sp, #12
   152c6:	f85d fb04 	ldr.w	pc, [sp], #4
   152ca:	bf00      	nop
   152cc:	1fff9518 	.word	0x1fff9518
   152d0:	1fff9514 	.word	0x1fff9514

000152d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98(void)
{
   152d4:	b500      	push	{lr}
   152d6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   152d8:	f7ec fa9e 	bl	1818 <Sys_GetCoreID>
   152dc:	4603      	mov	r3, r0
   152de:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId]--;
   152e0:	4a0d      	ldr	r2, [pc, #52]	; (15318 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x44>)
   152e2:	9b01      	ldr	r3, [sp, #4]
   152e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   152e8:	1e5a      	subs	r2, r3, #1
   152ea:	490b      	ldr	r1, [pc, #44]	; (15318 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x44>)
   152ec:	9b01      	ldr	r3, [sp, #4]
   152ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_98[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId]))         /*if interrupts were enabled*/
   152f2:	4a0a      	ldr	r2, [pc, #40]	; (1531c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x48>)
   152f4:	9b01      	ldr	r3, [sp, #4]
   152f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   152fa:	f003 0301 	and.w	r3, r3, #1
   152fe:	2b00      	cmp	r3, #0
   15300:	d106      	bne.n	15310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x3c>
   15302:	4a05      	ldr	r2, [pc, #20]	; (15318 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x44>)
   15304:	9b01      	ldr	r3, [sp, #4]
   15306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1530a:	2b00      	cmp	r3, #0
   1530c:	d100      	bne.n	15310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1530e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15310:	bf00      	nop
   15312:	b003      	add	sp, #12
   15314:	f85d fb04 	ldr.w	pc, [sp], #4
   15318:	1fff9518 	.word	0x1fff9518
   1531c:	1fff9514 	.word	0x1fff9514

00015320 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99(void)
{
   15320:	b500      	push	{lr}
   15322:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15324:	f7ec fa78 	bl	1818 <Sys_GetCoreID>
   15328:	4603      	mov	r3, r0
   1532a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId])
   1532c:	4a10      	ldr	r2, [pc, #64]	; (15370 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x50>)
   1532e:	9b01      	ldr	r3, [sp, #4]
   15330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15334:	2b00      	cmp	r3, #0
   15336:	d10d      	bne.n	15354 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15338:	f7eb fae6 	bl	908 <Adc_schm_read_msr>
   1533c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1533e:	9b00      	ldr	r3, [sp, #0]
   15340:	f003 0301 	and.w	r3, r3, #1
   15344:	2b00      	cmp	r3, #0
   15346:	d100      	bne.n	1534a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15348:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_99[u32CoreId] = msr;
   1534a:	490a      	ldr	r1, [pc, #40]	; (15374 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x54>)
   1534c:	9b01      	ldr	r3, [sp, #4]
   1534e:	9a00      	ldr	r2, [sp, #0]
   15350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId]++;
   15354:	4a06      	ldr	r2, [pc, #24]	; (15370 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x50>)
   15356:	9b01      	ldr	r3, [sp, #4]
   15358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1535c:	1c5a      	adds	r2, r3, #1
   1535e:	4904      	ldr	r1, [pc, #16]	; (15370 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x50>)
   15360:	9b01      	ldr	r3, [sp, #4]
   15362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15366:	bf00      	nop
   15368:	b003      	add	sp, #12
   1536a:	f85d fb04 	ldr.w	pc, [sp], #4
   1536e:	bf00      	nop
   15370:	1fff9520 	.word	0x1fff9520
   15374:	1fff951c 	.word	0x1fff951c

00015378 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99(void)
{
   15378:	b500      	push	{lr}
   1537a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1537c:	f7ec fa4c 	bl	1818 <Sys_GetCoreID>
   15380:	4603      	mov	r3, r0
   15382:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId]--;
   15384:	4a0d      	ldr	r2, [pc, #52]	; (153bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x44>)
   15386:	9b01      	ldr	r3, [sp, #4]
   15388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1538c:	1e5a      	subs	r2, r3, #1
   1538e:	490b      	ldr	r1, [pc, #44]	; (153bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x44>)
   15390:	9b01      	ldr	r3, [sp, #4]
   15392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_99[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId]))         /*if interrupts were enabled*/
   15396:	4a0a      	ldr	r2, [pc, #40]	; (153c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x48>)
   15398:	9b01      	ldr	r3, [sp, #4]
   1539a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1539e:	f003 0301 	and.w	r3, r3, #1
   153a2:	2b00      	cmp	r3, #0
   153a4:	d106      	bne.n	153b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x3c>
   153a6:	4a05      	ldr	r2, [pc, #20]	; (153bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x44>)
   153a8:	9b01      	ldr	r3, [sp, #4]
   153aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   153ae:	2b00      	cmp	r3, #0
   153b0:	d100      	bne.n	153b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   153b2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   153b4:	bf00      	nop
   153b6:	b003      	add	sp, #12
   153b8:	f85d fb04 	ldr.w	pc, [sp], #4
   153bc:	1fff9520 	.word	0x1fff9520
   153c0:	1fff951c 	.word	0x1fff951c

000153c4 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00(void)
{
   153c4:	b500      	push	{lr}
   153c6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   153c8:	f7ec fa26 	bl	1818 <Sys_GetCoreID>
   153cc:	4603      	mov	r3, r0
   153ce:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_DIO_EXCLUSIVE_AREA_00[u32CoreId])
   153d0:	4a10      	ldr	r2, [pc, #64]	; (15414 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00+0x50>)
   153d2:	9b01      	ldr	r3, [sp, #4]
   153d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   153d8:	2b00      	cmp	r3, #0
   153da:	d10d      	bne.n	153f8 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Dio_schm_read_msr);
#else
        msr = Dio_schm_read_msr();  /*read MSR (to store interrupts state)*/
   153dc:	f7eb fa9d 	bl	91a <Dio_schm_read_msr>
   153e0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   153e2:	9b00      	ldr	r3, [sp, #0]
   153e4:	f003 0301 	and.w	r3, r3, #1
   153e8:	2b00      	cmp	r3, #0
   153ea:	d100      	bne.n	153ee <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   153ec:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_DIO_EXCLUSIVE_AREA_00[u32CoreId] = msr;
   153ee:	490a      	ldr	r1, [pc, #40]	; (15418 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00+0x54>)
   153f0:	9b01      	ldr	r3, [sp, #4]
   153f2:	9a00      	ldr	r2, [sp, #0]
   153f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_DIO_EXCLUSIVE_AREA_00[u32CoreId]++;
   153f8:	4a06      	ldr	r2, [pc, #24]	; (15414 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00+0x50>)
   153fa:	9b01      	ldr	r3, [sp, #4]
   153fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15400:	1c5a      	adds	r2, r3, #1
   15402:	4904      	ldr	r1, [pc, #16]	; (15414 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_00+0x50>)
   15404:	9b01      	ldr	r3, [sp, #4]
   15406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1540a:	bf00      	nop
   1540c:	b003      	add	sp, #12
   1540e:	f85d fb04 	ldr.w	pc, [sp], #4
   15412:	bf00      	nop
   15414:	1fff9528 	.word	0x1fff9528
   15418:	1fff9524 	.word	0x1fff9524

0001541c <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00>:

void SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00(void)
{
   1541c:	b500      	push	{lr}
   1541e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15420:	f7ec f9fa 	bl	1818 <Sys_GetCoreID>
   15424:	4603      	mov	r3, r0
   15426:	9301      	str	r3, [sp, #4]

    reentry_guard_DIO_EXCLUSIVE_AREA_00[u32CoreId]--;
   15428:	4a0d      	ldr	r2, [pc, #52]	; (15460 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00+0x44>)
   1542a:	9b01      	ldr	r3, [sp, #4]
   1542c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15430:	1e5a      	subs	r2, r3, #1
   15432:	490b      	ldr	r1, [pc, #44]	; (15460 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00+0x44>)
   15434:	9b01      	ldr	r3, [sp, #4]
   15436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_DIO_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_DIO_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
   1543a:	4a0a      	ldr	r2, [pc, #40]	; (15464 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00+0x48>)
   1543c:	9b01      	ldr	r3, [sp, #4]
   1543e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15442:	f003 0301 	and.w	r3, r3, #1
   15446:	2b00      	cmp	r3, #0
   15448:	d106      	bne.n	15458 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00+0x3c>
   1544a:	4a05      	ldr	r2, [pc, #20]	; (15460 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00+0x44>)
   1544c:	9b01      	ldr	r3, [sp, #4]
   1544e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15452:	2b00      	cmp	r3, #0
   15454:	d100      	bne.n	15458 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15456:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15458:	bf00      	nop
   1545a:	b003      	add	sp, #12
   1545c:	f85d fb04 	ldr.w	pc, [sp], #4
   15460:	1fff9528 	.word	0x1fff9528
   15464:	1fff9524 	.word	0x1fff9524

00015468 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01>:

void SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01(void)
{
   15468:	b500      	push	{lr}
   1546a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1546c:	f7ec f9d4 	bl	1818 <Sys_GetCoreID>
   15470:	4603      	mov	r3, r0
   15472:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_DIO_EXCLUSIVE_AREA_01[u32CoreId])
   15474:	4a10      	ldr	r2, [pc, #64]	; (154b8 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01+0x50>)
   15476:	9b01      	ldr	r3, [sp, #4]
   15478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1547c:	2b00      	cmp	r3, #0
   1547e:	d10d      	bne.n	1549c <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Dio_schm_read_msr);
#else
        msr = Dio_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15480:	f7eb fa4b 	bl	91a <Dio_schm_read_msr>
   15484:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15486:	9b00      	ldr	r3, [sp, #0]
   15488:	f003 0301 	and.w	r3, r3, #1
   1548c:	2b00      	cmp	r3, #0
   1548e:	d100      	bne.n	15492 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15490:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_DIO_EXCLUSIVE_AREA_01[u32CoreId] = msr;
   15492:	490a      	ldr	r1, [pc, #40]	; (154bc <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01+0x54>)
   15494:	9b01      	ldr	r3, [sp, #4]
   15496:	9a00      	ldr	r2, [sp, #0]
   15498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_DIO_EXCLUSIVE_AREA_01[u32CoreId]++;
   1549c:	4a06      	ldr	r2, [pc, #24]	; (154b8 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01+0x50>)
   1549e:	9b01      	ldr	r3, [sp, #4]
   154a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   154a4:	1c5a      	adds	r2, r3, #1
   154a6:	4904      	ldr	r1, [pc, #16]	; (154b8 <SchM_Enter_Dio_DIO_EXCLUSIVE_AREA_01+0x50>)
   154a8:	9b01      	ldr	r3, [sp, #4]
   154aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   154ae:	bf00      	nop
   154b0:	b003      	add	sp, #12
   154b2:	f85d fb04 	ldr.w	pc, [sp], #4
   154b6:	bf00      	nop
   154b8:	1fff9530 	.word	0x1fff9530
   154bc:	1fff952c 	.word	0x1fff952c

000154c0 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01>:

void SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01(void)
{
   154c0:	b500      	push	{lr}
   154c2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   154c4:	f7ec f9a8 	bl	1818 <Sys_GetCoreID>
   154c8:	4603      	mov	r3, r0
   154ca:	9301      	str	r3, [sp, #4]

    reentry_guard_DIO_EXCLUSIVE_AREA_01[u32CoreId]--;
   154cc:	4a0d      	ldr	r2, [pc, #52]	; (15504 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01+0x44>)
   154ce:	9b01      	ldr	r3, [sp, #4]
   154d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   154d4:	1e5a      	subs	r2, r3, #1
   154d6:	490b      	ldr	r1, [pc, #44]	; (15504 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01+0x44>)
   154d8:	9b01      	ldr	r3, [sp, #4]
   154da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_DIO_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_DIO_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
   154de:	4a0a      	ldr	r2, [pc, #40]	; (15508 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01+0x48>)
   154e0:	9b01      	ldr	r3, [sp, #4]
   154e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   154e6:	f003 0301 	and.w	r3, r3, #1
   154ea:	2b00      	cmp	r3, #0
   154ec:	d106      	bne.n	154fc <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01+0x3c>
   154ee:	4a05      	ldr	r2, [pc, #20]	; (15504 <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01+0x44>)
   154f0:	9b01      	ldr	r3, [sp, #4]
   154f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   154f6:	2b00      	cmp	r3, #0
   154f8:	d100      	bne.n	154fc <SchM_Exit_Dio_DIO_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   154fa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   154fc:	bf00      	nop
   154fe:	b003      	add	sp, #12
   15500:	f85d fb04 	ldr.w	pc, [sp], #4
   15504:	1fff9530 	.word	0x1fff9530
   15508:	1fff952c 	.word	0x1fff952c

0001550c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00(void)
{
   1550c:	b500      	push	{lr}
   1550e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15510:	f7ec f982 	bl	1818 <Sys_GetCoreID>
   15514:	4603      	mov	r3, r0
   15516:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId])
   15518:	4a10      	ldr	r2, [pc, #64]	; (1555c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
   1551a:	9b01      	ldr	r3, [sp, #4]
   1551c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15520:	2b00      	cmp	r3, #0
   15522:	d10d      	bne.n	15540 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15524:	f7eb fa02 	bl	92c <Mcu_schm_read_msr>
   15528:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1552a:	9b00      	ldr	r3, [sp, #0]
   1552c:	f003 0301 	and.w	r3, r3, #1
   15530:	2b00      	cmp	r3, #0
   15532:	d100      	bne.n	15536 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15534:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_00[u32CoreId] = msr;
   15536:	490a      	ldr	r1, [pc, #40]	; (15560 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x54>)
   15538:	9b01      	ldr	r3, [sp, #4]
   1553a:	9a00      	ldr	r2, [sp, #0]
   1553c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]++;
   15540:	4a06      	ldr	r2, [pc, #24]	; (1555c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
   15542:	9b01      	ldr	r3, [sp, #4]
   15544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15548:	1c5a      	adds	r2, r3, #1
   1554a:	4904      	ldr	r1, [pc, #16]	; (1555c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
   1554c:	9b01      	ldr	r3, [sp, #4]
   1554e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15552:	bf00      	nop
   15554:	b003      	add	sp, #12
   15556:	f85d fb04 	ldr.w	pc, [sp], #4
   1555a:	bf00      	nop
   1555c:	1fff9538 	.word	0x1fff9538
   15560:	1fff9534 	.word	0x1fff9534

00015564 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00(void)
{
   15564:	b500      	push	{lr}
   15566:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15568:	f7ec f956 	bl	1818 <Sys_GetCoreID>
   1556c:	4603      	mov	r3, r0
   1556e:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]--;
   15570:	4a0d      	ldr	r2, [pc, #52]	; (155a8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
   15572:	9b01      	ldr	r3, [sp, #4]
   15574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15578:	1e5a      	subs	r2, r3, #1
   1557a:	490b      	ldr	r1, [pc, #44]	; (155a8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
   1557c:	9b01      	ldr	r3, [sp, #4]
   1557e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
   15582:	4a0a      	ldr	r2, [pc, #40]	; (155ac <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x48>)
   15584:	9b01      	ldr	r3, [sp, #4]
   15586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1558a:	f003 0301 	and.w	r3, r3, #1
   1558e:	2b00      	cmp	r3, #0
   15590:	d106      	bne.n	155a0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x3c>
   15592:	4a05      	ldr	r2, [pc, #20]	; (155a8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
   15594:	9b01      	ldr	r3, [sp, #4]
   15596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1559a:	2b00      	cmp	r3, #0
   1559c:	d100      	bne.n	155a0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1559e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   155a0:	bf00      	nop
   155a2:	b003      	add	sp, #12
   155a4:	f85d fb04 	ldr.w	pc, [sp], #4
   155a8:	1fff9538 	.word	0x1fff9538
   155ac:	1fff9534 	.word	0x1fff9534

000155b0 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01>:

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01(void)
{
   155b0:	b500      	push	{lr}
   155b2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   155b4:	f7ec f930 	bl	1818 <Sys_GetCoreID>
   155b8:	4603      	mov	r3, r0
   155ba:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId])
   155bc:	4a10      	ldr	r2, [pc, #64]	; (15600 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
   155be:	9b01      	ldr	r3, [sp, #4]
   155c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   155c4:	2b00      	cmp	r3, #0
   155c6:	d10d      	bne.n	155e4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
   155c8:	f7eb f9b0 	bl	92c <Mcu_schm_read_msr>
   155cc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   155ce:	9b00      	ldr	r3, [sp, #0]
   155d0:	f003 0301 	and.w	r3, r3, #1
   155d4:	2b00      	cmp	r3, #0
   155d6:	d100      	bne.n	155da <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   155d8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_01[u32CoreId] = msr;
   155da:	490a      	ldr	r1, [pc, #40]	; (15604 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x54>)
   155dc:	9b01      	ldr	r3, [sp, #4]
   155de:	9a00      	ldr	r2, [sp, #0]
   155e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]++;
   155e4:	4a06      	ldr	r2, [pc, #24]	; (15600 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
   155e6:	9b01      	ldr	r3, [sp, #4]
   155e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   155ec:	1c5a      	adds	r2, r3, #1
   155ee:	4904      	ldr	r1, [pc, #16]	; (15600 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
   155f0:	9b01      	ldr	r3, [sp, #4]
   155f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   155f6:	bf00      	nop
   155f8:	b003      	add	sp, #12
   155fa:	f85d fb04 	ldr.w	pc, [sp], #4
   155fe:	bf00      	nop
   15600:	1fff9540 	.word	0x1fff9540
   15604:	1fff953c 	.word	0x1fff953c

00015608 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01(void)
{
   15608:	b500      	push	{lr}
   1560a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1560c:	f7ec f904 	bl	1818 <Sys_GetCoreID>
   15610:	4603      	mov	r3, r0
   15612:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]--;
   15614:	4a0d      	ldr	r2, [pc, #52]	; (1564c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
   15616:	9b01      	ldr	r3, [sp, #4]
   15618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1561c:	1e5a      	subs	r2, r3, #1
   1561e:	490b      	ldr	r1, [pc, #44]	; (1564c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
   15620:	9b01      	ldr	r3, [sp, #4]
   15622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
   15626:	4a0a      	ldr	r2, [pc, #40]	; (15650 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x48>)
   15628:	9b01      	ldr	r3, [sp, #4]
   1562a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1562e:	f003 0301 	and.w	r3, r3, #1
   15632:	2b00      	cmp	r3, #0
   15634:	d106      	bne.n	15644 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x3c>
   15636:	4a05      	ldr	r2, [pc, #20]	; (1564c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
   15638:	9b01      	ldr	r3, [sp, #4]
   1563a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1563e:	2b00      	cmp	r3, #0
   15640:	d100      	bne.n	15644 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15642:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15644:	bf00      	nop
   15646:	b003      	add	sp, #12
   15648:	f85d fb04 	ldr.w	pc, [sp], #4
   1564c:	1fff9540 	.word	0x1fff9540
   15650:	1fff953c 	.word	0x1fff953c

00015654 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02>:

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02(void)
{
   15654:	b500      	push	{lr}
   15656:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15658:	f7ec f8de 	bl	1818 <Sys_GetCoreID>
   1565c:	4603      	mov	r3, r0
   1565e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId])
   15660:	4a10      	ldr	r2, [pc, #64]	; (156a4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
   15662:	9b01      	ldr	r3, [sp, #4]
   15664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15668:	2b00      	cmp	r3, #0
   1566a:	d10d      	bne.n	15688 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1566c:	f7eb f95e 	bl	92c <Mcu_schm_read_msr>
   15670:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15672:	9b00      	ldr	r3, [sp, #0]
   15674:	f003 0301 	and.w	r3, r3, #1
   15678:	2b00      	cmp	r3, #0
   1567a:	d100      	bne.n	1567e <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1567c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_02[u32CoreId] = msr;
   1567e:	490a      	ldr	r1, [pc, #40]	; (156a8 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x54>)
   15680:	9b01      	ldr	r3, [sp, #4]
   15682:	9a00      	ldr	r2, [sp, #0]
   15684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]++;
   15688:	4a06      	ldr	r2, [pc, #24]	; (156a4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
   1568a:	9b01      	ldr	r3, [sp, #4]
   1568c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15690:	1c5a      	adds	r2, r3, #1
   15692:	4904      	ldr	r1, [pc, #16]	; (156a4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
   15694:	9b01      	ldr	r3, [sp, #4]
   15696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1569a:	bf00      	nop
   1569c:	b003      	add	sp, #12
   1569e:	f85d fb04 	ldr.w	pc, [sp], #4
   156a2:	bf00      	nop
   156a4:	1fff9548 	.word	0x1fff9548
   156a8:	1fff9544 	.word	0x1fff9544

000156ac <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02(void)
{
   156ac:	b500      	push	{lr}
   156ae:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   156b0:	f7ec f8b2 	bl	1818 <Sys_GetCoreID>
   156b4:	4603      	mov	r3, r0
   156b6:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]--;
   156b8:	4a0d      	ldr	r2, [pc, #52]	; (156f0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
   156ba:	9b01      	ldr	r3, [sp, #4]
   156bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   156c0:	1e5a      	subs	r2, r3, #1
   156c2:	490b      	ldr	r1, [pc, #44]	; (156f0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
   156c4:	9b01      	ldr	r3, [sp, #4]
   156c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
   156ca:	4a0a      	ldr	r2, [pc, #40]	; (156f4 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x48>)
   156cc:	9b01      	ldr	r3, [sp, #4]
   156ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   156d2:	f003 0301 	and.w	r3, r3, #1
   156d6:	2b00      	cmp	r3, #0
   156d8:	d106      	bne.n	156e8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x3c>
   156da:	4a05      	ldr	r2, [pc, #20]	; (156f0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
   156dc:	9b01      	ldr	r3, [sp, #4]
   156de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   156e2:	2b00      	cmp	r3, #0
   156e4:	d100      	bne.n	156e8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   156e6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   156e8:	bf00      	nop
   156ea:	b003      	add	sp, #12
   156ec:	f85d fb04 	ldr.w	pc, [sp], #4
   156f0:	1fff9548 	.word	0x1fff9548
   156f4:	1fff9544 	.word	0x1fff9544

000156f8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00(void)
{
   156f8:	b500      	push	{lr}
   156fa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   156fc:	f7ec f88c 	bl	1818 <Sys_GetCoreID>
   15700:	4603      	mov	r3, r0
   15702:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId])
   15704:	4a10      	ldr	r2, [pc, #64]	; (15748 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
   15706:	9b01      	ldr	r3, [sp, #4]
   15708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1570c:	2b00      	cmp	r3, #0
   1570e:	d10d      	bne.n	1572c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15710:	f7eb f915 	bl	93e <Port_schm_read_msr>
   15714:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15716:	9b00      	ldr	r3, [sp, #0]
   15718:	f003 0301 	and.w	r3, r3, #1
   1571c:	2b00      	cmp	r3, #0
   1571e:	d100      	bne.n	15722 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15720:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_00[u32CoreId] = msr;
   15722:	490a      	ldr	r1, [pc, #40]	; (1574c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x54>)
   15724:	9b01      	ldr	r3, [sp, #4]
   15726:	9a00      	ldr	r2, [sp, #0]
   15728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]++;
   1572c:	4a06      	ldr	r2, [pc, #24]	; (15748 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
   1572e:	9b01      	ldr	r3, [sp, #4]
   15730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15734:	1c5a      	adds	r2, r3, #1
   15736:	4904      	ldr	r1, [pc, #16]	; (15748 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
   15738:	9b01      	ldr	r3, [sp, #4]
   1573a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1573e:	bf00      	nop
   15740:	b003      	add	sp, #12
   15742:	f85d fb04 	ldr.w	pc, [sp], #4
   15746:	bf00      	nop
   15748:	1fff9550 	.word	0x1fff9550
   1574c:	1fff954c 	.word	0x1fff954c

00015750 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00(void)
{
   15750:	b500      	push	{lr}
   15752:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15754:	f7ec f860 	bl	1818 <Sys_GetCoreID>
   15758:	4603      	mov	r3, r0
   1575a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]--;
   1575c:	4a0d      	ldr	r2, [pc, #52]	; (15794 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
   1575e:	9b01      	ldr	r3, [sp, #4]
   15760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15764:	1e5a      	subs	r2, r3, #1
   15766:	490b      	ldr	r1, [pc, #44]	; (15794 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
   15768:	9b01      	ldr	r3, [sp, #4]
   1576a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
   1576e:	4a0a      	ldr	r2, [pc, #40]	; (15798 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x48>)
   15770:	9b01      	ldr	r3, [sp, #4]
   15772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15776:	f003 0301 	and.w	r3, r3, #1
   1577a:	2b00      	cmp	r3, #0
   1577c:	d106      	bne.n	1578c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x3c>
   1577e:	4a05      	ldr	r2, [pc, #20]	; (15794 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
   15780:	9b01      	ldr	r3, [sp, #4]
   15782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15786:	2b00      	cmp	r3, #0
   15788:	d100      	bne.n	1578c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1578a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1578c:	bf00      	nop
   1578e:	b003      	add	sp, #12
   15790:	f85d fb04 	ldr.w	pc, [sp], #4
   15794:	1fff9550 	.word	0x1fff9550
   15798:	1fff954c 	.word	0x1fff954c

0001579c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01(void)
{
   1579c:	b500      	push	{lr}
   1579e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   157a0:	f7ec f83a 	bl	1818 <Sys_GetCoreID>
   157a4:	4603      	mov	r3, r0
   157a6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId])
   157a8:	4a10      	ldr	r2, [pc, #64]	; (157ec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
   157aa:	9b01      	ldr	r3, [sp, #4]
   157ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   157b0:	2b00      	cmp	r3, #0
   157b2:	d10d      	bne.n	157d0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   157b4:	f7eb f8c3 	bl	93e <Port_schm_read_msr>
   157b8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   157ba:	9b00      	ldr	r3, [sp, #0]
   157bc:	f003 0301 	and.w	r3, r3, #1
   157c0:	2b00      	cmp	r3, #0
   157c2:	d100      	bne.n	157c6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   157c4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_01[u32CoreId] = msr;
   157c6:	490a      	ldr	r1, [pc, #40]	; (157f0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x54>)
   157c8:	9b01      	ldr	r3, [sp, #4]
   157ca:	9a00      	ldr	r2, [sp, #0]
   157cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]++;
   157d0:	4a06      	ldr	r2, [pc, #24]	; (157ec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
   157d2:	9b01      	ldr	r3, [sp, #4]
   157d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   157d8:	1c5a      	adds	r2, r3, #1
   157da:	4904      	ldr	r1, [pc, #16]	; (157ec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
   157dc:	9b01      	ldr	r3, [sp, #4]
   157de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   157e2:	bf00      	nop
   157e4:	b003      	add	sp, #12
   157e6:	f85d fb04 	ldr.w	pc, [sp], #4
   157ea:	bf00      	nop
   157ec:	1fff9558 	.word	0x1fff9558
   157f0:	1fff9554 	.word	0x1fff9554

000157f4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01(void)
{
   157f4:	b500      	push	{lr}
   157f6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   157f8:	f7ec f80e 	bl	1818 <Sys_GetCoreID>
   157fc:	4603      	mov	r3, r0
   157fe:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]--;
   15800:	4a0d      	ldr	r2, [pc, #52]	; (15838 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
   15802:	9b01      	ldr	r3, [sp, #4]
   15804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15808:	1e5a      	subs	r2, r3, #1
   1580a:	490b      	ldr	r1, [pc, #44]	; (15838 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
   1580c:	9b01      	ldr	r3, [sp, #4]
   1580e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
   15812:	4a0a      	ldr	r2, [pc, #40]	; (1583c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x48>)
   15814:	9b01      	ldr	r3, [sp, #4]
   15816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1581a:	f003 0301 	and.w	r3, r3, #1
   1581e:	2b00      	cmp	r3, #0
   15820:	d106      	bne.n	15830 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x3c>
   15822:	4a05      	ldr	r2, [pc, #20]	; (15838 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
   15824:	9b01      	ldr	r3, [sp, #4]
   15826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1582a:	2b00      	cmp	r3, #0
   1582c:	d100      	bne.n	15830 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1582e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15830:	bf00      	nop
   15832:	b003      	add	sp, #12
   15834:	f85d fb04 	ldr.w	pc, [sp], #4
   15838:	1fff9558 	.word	0x1fff9558
   1583c:	1fff9554 	.word	0x1fff9554

00015840 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02(void)
{
   15840:	b500      	push	{lr}
   15842:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15844:	f7eb ffe8 	bl	1818 <Sys_GetCoreID>
   15848:	4603      	mov	r3, r0
   1584a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId])
   1584c:	4a10      	ldr	r2, [pc, #64]	; (15890 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
   1584e:	9b01      	ldr	r3, [sp, #4]
   15850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15854:	2b00      	cmp	r3, #0
   15856:	d10d      	bne.n	15874 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15858:	f7eb f871 	bl	93e <Port_schm_read_msr>
   1585c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1585e:	9b00      	ldr	r3, [sp, #0]
   15860:	f003 0301 	and.w	r3, r3, #1
   15864:	2b00      	cmp	r3, #0
   15866:	d100      	bne.n	1586a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15868:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_02[u32CoreId] = msr;
   1586a:	490a      	ldr	r1, [pc, #40]	; (15894 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x54>)
   1586c:	9b01      	ldr	r3, [sp, #4]
   1586e:	9a00      	ldr	r2, [sp, #0]
   15870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]++;
   15874:	4a06      	ldr	r2, [pc, #24]	; (15890 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
   15876:	9b01      	ldr	r3, [sp, #4]
   15878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1587c:	1c5a      	adds	r2, r3, #1
   1587e:	4904      	ldr	r1, [pc, #16]	; (15890 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
   15880:	9b01      	ldr	r3, [sp, #4]
   15882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15886:	bf00      	nop
   15888:	b003      	add	sp, #12
   1588a:	f85d fb04 	ldr.w	pc, [sp], #4
   1588e:	bf00      	nop
   15890:	1fff9560 	.word	0x1fff9560
   15894:	1fff955c 	.word	0x1fff955c

00015898 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02(void)
{
   15898:	b500      	push	{lr}
   1589a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1589c:	f7eb ffbc 	bl	1818 <Sys_GetCoreID>
   158a0:	4603      	mov	r3, r0
   158a2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]--;
   158a4:	4a0d      	ldr	r2, [pc, #52]	; (158dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
   158a6:	9b01      	ldr	r3, [sp, #4]
   158a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   158ac:	1e5a      	subs	r2, r3, #1
   158ae:	490b      	ldr	r1, [pc, #44]	; (158dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
   158b0:	9b01      	ldr	r3, [sp, #4]
   158b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
   158b6:	4a0a      	ldr	r2, [pc, #40]	; (158e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x48>)
   158b8:	9b01      	ldr	r3, [sp, #4]
   158ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   158be:	f003 0301 	and.w	r3, r3, #1
   158c2:	2b00      	cmp	r3, #0
   158c4:	d106      	bne.n	158d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x3c>
   158c6:	4a05      	ldr	r2, [pc, #20]	; (158dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
   158c8:	9b01      	ldr	r3, [sp, #4]
   158ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   158ce:	2b00      	cmp	r3, #0
   158d0:	d100      	bne.n	158d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   158d2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   158d4:	bf00      	nop
   158d6:	b003      	add	sp, #12
   158d8:	f85d fb04 	ldr.w	pc, [sp], #4
   158dc:	1fff9560 	.word	0x1fff9560
   158e0:	1fff955c 	.word	0x1fff955c

000158e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03(void)
{
   158e4:	b500      	push	{lr}
   158e6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   158e8:	f7eb ff96 	bl	1818 <Sys_GetCoreID>
   158ec:	4603      	mov	r3, r0
   158ee:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId])
   158f0:	4a10      	ldr	r2, [pc, #64]	; (15934 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
   158f2:	9b01      	ldr	r3, [sp, #4]
   158f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   158f8:	2b00      	cmp	r3, #0
   158fa:	d10d      	bne.n	15918 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   158fc:	f7eb f81f 	bl	93e <Port_schm_read_msr>
   15900:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15902:	9b00      	ldr	r3, [sp, #0]
   15904:	f003 0301 	and.w	r3, r3, #1
   15908:	2b00      	cmp	r3, #0
   1590a:	d100      	bne.n	1590e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1590c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_03[u32CoreId] = msr;
   1590e:	490a      	ldr	r1, [pc, #40]	; (15938 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x54>)
   15910:	9b01      	ldr	r3, [sp, #4]
   15912:	9a00      	ldr	r2, [sp, #0]
   15914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]++;
   15918:	4a06      	ldr	r2, [pc, #24]	; (15934 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
   1591a:	9b01      	ldr	r3, [sp, #4]
   1591c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15920:	1c5a      	adds	r2, r3, #1
   15922:	4904      	ldr	r1, [pc, #16]	; (15934 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
   15924:	9b01      	ldr	r3, [sp, #4]
   15926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1592a:	bf00      	nop
   1592c:	b003      	add	sp, #12
   1592e:	f85d fb04 	ldr.w	pc, [sp], #4
   15932:	bf00      	nop
   15934:	1fff9568 	.word	0x1fff9568
   15938:	1fff9564 	.word	0x1fff9564

0001593c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03(void)
{
   1593c:	b500      	push	{lr}
   1593e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15940:	f7eb ff6a 	bl	1818 <Sys_GetCoreID>
   15944:	4603      	mov	r3, r0
   15946:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]--;
   15948:	4a0d      	ldr	r2, [pc, #52]	; (15980 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
   1594a:	9b01      	ldr	r3, [sp, #4]
   1594c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15950:	1e5a      	subs	r2, r3, #1
   15952:	490b      	ldr	r1, [pc, #44]	; (15980 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
   15954:	9b01      	ldr	r3, [sp, #4]
   15956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
   1595a:	4a0a      	ldr	r2, [pc, #40]	; (15984 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x48>)
   1595c:	9b01      	ldr	r3, [sp, #4]
   1595e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15962:	f003 0301 	and.w	r3, r3, #1
   15966:	2b00      	cmp	r3, #0
   15968:	d106      	bne.n	15978 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x3c>
   1596a:	4a05      	ldr	r2, [pc, #20]	; (15980 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
   1596c:	9b01      	ldr	r3, [sp, #4]
   1596e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15972:	2b00      	cmp	r3, #0
   15974:	d100      	bne.n	15978 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15976:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15978:	bf00      	nop
   1597a:	b003      	add	sp, #12
   1597c:	f85d fb04 	ldr.w	pc, [sp], #4
   15980:	1fff9568 	.word	0x1fff9568
   15984:	1fff9564 	.word	0x1fff9564

00015988 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04(void)
{
   15988:	b500      	push	{lr}
   1598a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1598c:	f7eb ff44 	bl	1818 <Sys_GetCoreID>
   15990:	4603      	mov	r3, r0
   15992:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId])
   15994:	4a10      	ldr	r2, [pc, #64]	; (159d8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
   15996:	9b01      	ldr	r3, [sp, #4]
   15998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1599c:	2b00      	cmp	r3, #0
   1599e:	d10d      	bne.n	159bc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   159a0:	f7ea ffcd 	bl	93e <Port_schm_read_msr>
   159a4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   159a6:	9b00      	ldr	r3, [sp, #0]
   159a8:	f003 0301 	and.w	r3, r3, #1
   159ac:	2b00      	cmp	r3, #0
   159ae:	d100      	bne.n	159b2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   159b0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_04[u32CoreId] = msr;
   159b2:	490a      	ldr	r1, [pc, #40]	; (159dc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x54>)
   159b4:	9b01      	ldr	r3, [sp, #4]
   159b6:	9a00      	ldr	r2, [sp, #0]
   159b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]++;
   159bc:	4a06      	ldr	r2, [pc, #24]	; (159d8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
   159be:	9b01      	ldr	r3, [sp, #4]
   159c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   159c4:	1c5a      	adds	r2, r3, #1
   159c6:	4904      	ldr	r1, [pc, #16]	; (159d8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
   159c8:	9b01      	ldr	r3, [sp, #4]
   159ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   159ce:	bf00      	nop
   159d0:	b003      	add	sp, #12
   159d2:	f85d fb04 	ldr.w	pc, [sp], #4
   159d6:	bf00      	nop
   159d8:	1fff9570 	.word	0x1fff9570
   159dc:	1fff956c 	.word	0x1fff956c

000159e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04(void)
{
   159e0:	b500      	push	{lr}
   159e2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   159e4:	f7eb ff18 	bl	1818 <Sys_GetCoreID>
   159e8:	4603      	mov	r3, r0
   159ea:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]--;
   159ec:	4a0d      	ldr	r2, [pc, #52]	; (15a24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
   159ee:	9b01      	ldr	r3, [sp, #4]
   159f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   159f4:	1e5a      	subs	r2, r3, #1
   159f6:	490b      	ldr	r1, [pc, #44]	; (15a24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
   159f8:	9b01      	ldr	r3, [sp, #4]
   159fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
   159fe:	4a0a      	ldr	r2, [pc, #40]	; (15a28 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x48>)
   15a00:	9b01      	ldr	r3, [sp, #4]
   15a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15a06:	f003 0301 	and.w	r3, r3, #1
   15a0a:	2b00      	cmp	r3, #0
   15a0c:	d106      	bne.n	15a1c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x3c>
   15a0e:	4a05      	ldr	r2, [pc, #20]	; (15a24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
   15a10:	9b01      	ldr	r3, [sp, #4]
   15a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15a16:	2b00      	cmp	r3, #0
   15a18:	d100      	bne.n	15a1c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15a1a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15a1c:	bf00      	nop
   15a1e:	b003      	add	sp, #12
   15a20:	f85d fb04 	ldr.w	pc, [sp], #4
   15a24:	1fff9570 	.word	0x1fff9570
   15a28:	1fff956c 	.word	0x1fff956c

00015a2c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05(void)
{
   15a2c:	b500      	push	{lr}
   15a2e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15a30:	f7eb fef2 	bl	1818 <Sys_GetCoreID>
   15a34:	4603      	mov	r3, r0
   15a36:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId])
   15a38:	4a10      	ldr	r2, [pc, #64]	; (15a7c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
   15a3a:	9b01      	ldr	r3, [sp, #4]
   15a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15a40:	2b00      	cmp	r3, #0
   15a42:	d10d      	bne.n	15a60 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15a44:	f7ea ff7b 	bl	93e <Port_schm_read_msr>
   15a48:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15a4a:	9b00      	ldr	r3, [sp, #0]
   15a4c:	f003 0301 	and.w	r3, r3, #1
   15a50:	2b00      	cmp	r3, #0
   15a52:	d100      	bne.n	15a56 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15a54:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_05[u32CoreId] = msr;
   15a56:	490a      	ldr	r1, [pc, #40]	; (15a80 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x54>)
   15a58:	9b01      	ldr	r3, [sp, #4]
   15a5a:	9a00      	ldr	r2, [sp, #0]
   15a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]++;
   15a60:	4a06      	ldr	r2, [pc, #24]	; (15a7c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
   15a62:	9b01      	ldr	r3, [sp, #4]
   15a64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15a68:	1c5a      	adds	r2, r3, #1
   15a6a:	4904      	ldr	r1, [pc, #16]	; (15a7c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
   15a6c:	9b01      	ldr	r3, [sp, #4]
   15a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15a72:	bf00      	nop
   15a74:	b003      	add	sp, #12
   15a76:	f85d fb04 	ldr.w	pc, [sp], #4
   15a7a:	bf00      	nop
   15a7c:	1fff9578 	.word	0x1fff9578
   15a80:	1fff9574 	.word	0x1fff9574

00015a84 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05(void)
{
   15a84:	b500      	push	{lr}
   15a86:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15a88:	f7eb fec6 	bl	1818 <Sys_GetCoreID>
   15a8c:	4603      	mov	r3, r0
   15a8e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]--;
   15a90:	4a0d      	ldr	r2, [pc, #52]	; (15ac8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
   15a92:	9b01      	ldr	r3, [sp, #4]
   15a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15a98:	1e5a      	subs	r2, r3, #1
   15a9a:	490b      	ldr	r1, [pc, #44]	; (15ac8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
   15a9c:	9b01      	ldr	r3, [sp, #4]
   15a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
   15aa2:	4a0a      	ldr	r2, [pc, #40]	; (15acc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x48>)
   15aa4:	9b01      	ldr	r3, [sp, #4]
   15aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15aaa:	f003 0301 	and.w	r3, r3, #1
   15aae:	2b00      	cmp	r3, #0
   15ab0:	d106      	bne.n	15ac0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x3c>
   15ab2:	4a05      	ldr	r2, [pc, #20]	; (15ac8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
   15ab4:	9b01      	ldr	r3, [sp, #4]
   15ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15aba:	2b00      	cmp	r3, #0
   15abc:	d100      	bne.n	15ac0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15abe:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15ac0:	bf00      	nop
   15ac2:	b003      	add	sp, #12
   15ac4:	f85d fb04 	ldr.w	pc, [sp], #4
   15ac8:	1fff9578 	.word	0x1fff9578
   15acc:	1fff9574 	.word	0x1fff9574

00015ad0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06(void)
{
   15ad0:	b500      	push	{lr}
   15ad2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15ad4:	f7eb fea0 	bl	1818 <Sys_GetCoreID>
   15ad8:	4603      	mov	r3, r0
   15ada:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId])
   15adc:	4a10      	ldr	r2, [pc, #64]	; (15b20 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
   15ade:	9b01      	ldr	r3, [sp, #4]
   15ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15ae4:	2b00      	cmp	r3, #0
   15ae6:	d10d      	bne.n	15b04 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15ae8:	f7ea ff29 	bl	93e <Port_schm_read_msr>
   15aec:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15aee:	9b00      	ldr	r3, [sp, #0]
   15af0:	f003 0301 	and.w	r3, r3, #1
   15af4:	2b00      	cmp	r3, #0
   15af6:	d100      	bne.n	15afa <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15af8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_06[u32CoreId] = msr;
   15afa:	490a      	ldr	r1, [pc, #40]	; (15b24 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x54>)
   15afc:	9b01      	ldr	r3, [sp, #4]
   15afe:	9a00      	ldr	r2, [sp, #0]
   15b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]++;
   15b04:	4a06      	ldr	r2, [pc, #24]	; (15b20 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
   15b06:	9b01      	ldr	r3, [sp, #4]
   15b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15b0c:	1c5a      	adds	r2, r3, #1
   15b0e:	4904      	ldr	r1, [pc, #16]	; (15b20 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
   15b10:	9b01      	ldr	r3, [sp, #4]
   15b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15b16:	bf00      	nop
   15b18:	b003      	add	sp, #12
   15b1a:	f85d fb04 	ldr.w	pc, [sp], #4
   15b1e:	bf00      	nop
   15b20:	1fff9580 	.word	0x1fff9580
   15b24:	1fff957c 	.word	0x1fff957c

00015b28 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06(void)
{
   15b28:	b500      	push	{lr}
   15b2a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15b2c:	f7eb fe74 	bl	1818 <Sys_GetCoreID>
   15b30:	4603      	mov	r3, r0
   15b32:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]--;
   15b34:	4a0d      	ldr	r2, [pc, #52]	; (15b6c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
   15b36:	9b01      	ldr	r3, [sp, #4]
   15b38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15b3c:	1e5a      	subs	r2, r3, #1
   15b3e:	490b      	ldr	r1, [pc, #44]	; (15b6c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
   15b40:	9b01      	ldr	r3, [sp, #4]
   15b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_06[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]))         /*if interrupts were enabled*/
   15b46:	4a0a      	ldr	r2, [pc, #40]	; (15b70 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x48>)
   15b48:	9b01      	ldr	r3, [sp, #4]
   15b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15b4e:	f003 0301 	and.w	r3, r3, #1
   15b52:	2b00      	cmp	r3, #0
   15b54:	d106      	bne.n	15b64 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x3c>
   15b56:	4a05      	ldr	r2, [pc, #20]	; (15b6c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
   15b58:	9b01      	ldr	r3, [sp, #4]
   15b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15b5e:	2b00      	cmp	r3, #0
   15b60:	d100      	bne.n	15b64 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15b62:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15b64:	bf00      	nop
   15b66:	b003      	add	sp, #12
   15b68:	f85d fb04 	ldr.w	pc, [sp], #4
   15b6c:	1fff9580 	.word	0x1fff9580
   15b70:	1fff957c 	.word	0x1fff957c

00015b74 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07(void)
{
   15b74:	b500      	push	{lr}
   15b76:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15b78:	f7eb fe4e 	bl	1818 <Sys_GetCoreID>
   15b7c:	4603      	mov	r3, r0
   15b7e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId])
   15b80:	4a10      	ldr	r2, [pc, #64]	; (15bc4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
   15b82:	9b01      	ldr	r3, [sp, #4]
   15b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15b88:	2b00      	cmp	r3, #0
   15b8a:	d10d      	bne.n	15ba8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15b8c:	f7ea fed7 	bl	93e <Port_schm_read_msr>
   15b90:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15b92:	9b00      	ldr	r3, [sp, #0]
   15b94:	f003 0301 	and.w	r3, r3, #1
   15b98:	2b00      	cmp	r3, #0
   15b9a:	d100      	bne.n	15b9e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15b9c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_07[u32CoreId] = msr;
   15b9e:	490a      	ldr	r1, [pc, #40]	; (15bc8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x54>)
   15ba0:	9b01      	ldr	r3, [sp, #4]
   15ba2:	9a00      	ldr	r2, [sp, #0]
   15ba4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]++;
   15ba8:	4a06      	ldr	r2, [pc, #24]	; (15bc4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
   15baa:	9b01      	ldr	r3, [sp, #4]
   15bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15bb0:	1c5a      	adds	r2, r3, #1
   15bb2:	4904      	ldr	r1, [pc, #16]	; (15bc4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
   15bb4:	9b01      	ldr	r3, [sp, #4]
   15bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15bba:	bf00      	nop
   15bbc:	b003      	add	sp, #12
   15bbe:	f85d fb04 	ldr.w	pc, [sp], #4
   15bc2:	bf00      	nop
   15bc4:	1fff9588 	.word	0x1fff9588
   15bc8:	1fff9584 	.word	0x1fff9584

00015bcc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07(void)
{
   15bcc:	b500      	push	{lr}
   15bce:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15bd0:	f7eb fe22 	bl	1818 <Sys_GetCoreID>
   15bd4:	4603      	mov	r3, r0
   15bd6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]--;
   15bd8:	4a0d      	ldr	r2, [pc, #52]	; (15c10 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
   15bda:	9b01      	ldr	r3, [sp, #4]
   15bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15be0:	1e5a      	subs	r2, r3, #1
   15be2:	490b      	ldr	r1, [pc, #44]	; (15c10 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
   15be4:	9b01      	ldr	r3, [sp, #4]
   15be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_07[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]))         /*if interrupts were enabled*/
   15bea:	4a0a      	ldr	r2, [pc, #40]	; (15c14 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x48>)
   15bec:	9b01      	ldr	r3, [sp, #4]
   15bee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15bf2:	f003 0301 	and.w	r3, r3, #1
   15bf6:	2b00      	cmp	r3, #0
   15bf8:	d106      	bne.n	15c08 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x3c>
   15bfa:	4a05      	ldr	r2, [pc, #20]	; (15c10 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
   15bfc:	9b01      	ldr	r3, [sp, #4]
   15bfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15c02:	2b00      	cmp	r3, #0
   15c04:	d100      	bne.n	15c08 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15c06:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15c08:	bf00      	nop
   15c0a:	b003      	add	sp, #12
   15c0c:	f85d fb04 	ldr.w	pc, [sp], #4
   15c10:	1fff9588 	.word	0x1fff9588
   15c14:	1fff9584 	.word	0x1fff9584

00015c18 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08(void)
{
   15c18:	b500      	push	{lr}
   15c1a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15c1c:	f7eb fdfc 	bl	1818 <Sys_GetCoreID>
   15c20:	4603      	mov	r3, r0
   15c22:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId])
   15c24:	4a10      	ldr	r2, [pc, #64]	; (15c68 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
   15c26:	9b01      	ldr	r3, [sp, #4]
   15c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15c2c:	2b00      	cmp	r3, #0
   15c2e:	d10d      	bne.n	15c4c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15c30:	f7ea fe85 	bl	93e <Port_schm_read_msr>
   15c34:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15c36:	9b00      	ldr	r3, [sp, #0]
   15c38:	f003 0301 	and.w	r3, r3, #1
   15c3c:	2b00      	cmp	r3, #0
   15c3e:	d100      	bne.n	15c42 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15c40:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_08[u32CoreId] = msr;
   15c42:	490a      	ldr	r1, [pc, #40]	; (15c6c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x54>)
   15c44:	9b01      	ldr	r3, [sp, #4]
   15c46:	9a00      	ldr	r2, [sp, #0]
   15c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]++;
   15c4c:	4a06      	ldr	r2, [pc, #24]	; (15c68 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
   15c4e:	9b01      	ldr	r3, [sp, #4]
   15c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15c54:	1c5a      	adds	r2, r3, #1
   15c56:	4904      	ldr	r1, [pc, #16]	; (15c68 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
   15c58:	9b01      	ldr	r3, [sp, #4]
   15c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15c5e:	bf00      	nop
   15c60:	b003      	add	sp, #12
   15c62:	f85d fb04 	ldr.w	pc, [sp], #4
   15c66:	bf00      	nop
   15c68:	1fff9590 	.word	0x1fff9590
   15c6c:	1fff958c 	.word	0x1fff958c

00015c70 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08(void)
{
   15c70:	b500      	push	{lr}
   15c72:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15c74:	f7eb fdd0 	bl	1818 <Sys_GetCoreID>
   15c78:	4603      	mov	r3, r0
   15c7a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]--;
   15c7c:	4a0d      	ldr	r2, [pc, #52]	; (15cb4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
   15c7e:	9b01      	ldr	r3, [sp, #4]
   15c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15c84:	1e5a      	subs	r2, r3, #1
   15c86:	490b      	ldr	r1, [pc, #44]	; (15cb4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
   15c88:	9b01      	ldr	r3, [sp, #4]
   15c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_08[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]))         /*if interrupts were enabled*/
   15c8e:	4a0a      	ldr	r2, [pc, #40]	; (15cb8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x48>)
   15c90:	9b01      	ldr	r3, [sp, #4]
   15c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15c96:	f003 0301 	and.w	r3, r3, #1
   15c9a:	2b00      	cmp	r3, #0
   15c9c:	d106      	bne.n	15cac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x3c>
   15c9e:	4a05      	ldr	r2, [pc, #20]	; (15cb4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
   15ca0:	9b01      	ldr	r3, [sp, #4]
   15ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15ca6:	2b00      	cmp	r3, #0
   15ca8:	d100      	bne.n	15cac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15caa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15cac:	bf00      	nop
   15cae:	b003      	add	sp, #12
   15cb0:	f85d fb04 	ldr.w	pc, [sp], #4
   15cb4:	1fff9590 	.word	0x1fff9590
   15cb8:	1fff958c 	.word	0x1fff958c

00015cbc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09(void)
{
   15cbc:	b500      	push	{lr}
   15cbe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15cc0:	f7eb fdaa 	bl	1818 <Sys_GetCoreID>
   15cc4:	4603      	mov	r3, r0
   15cc6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId])
   15cc8:	4a10      	ldr	r2, [pc, #64]	; (15d0c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
   15cca:	9b01      	ldr	r3, [sp, #4]
   15ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15cd0:	2b00      	cmp	r3, #0
   15cd2:	d10d      	bne.n	15cf0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15cd4:	f7ea fe33 	bl	93e <Port_schm_read_msr>
   15cd8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15cda:	9b00      	ldr	r3, [sp, #0]
   15cdc:	f003 0301 	and.w	r3, r3, #1
   15ce0:	2b00      	cmp	r3, #0
   15ce2:	d100      	bne.n	15ce6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15ce4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_09[u32CoreId] = msr;
   15ce6:	490a      	ldr	r1, [pc, #40]	; (15d10 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x54>)
   15ce8:	9b01      	ldr	r3, [sp, #4]
   15cea:	9a00      	ldr	r2, [sp, #0]
   15cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]++;
   15cf0:	4a06      	ldr	r2, [pc, #24]	; (15d0c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
   15cf2:	9b01      	ldr	r3, [sp, #4]
   15cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15cf8:	1c5a      	adds	r2, r3, #1
   15cfa:	4904      	ldr	r1, [pc, #16]	; (15d0c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
   15cfc:	9b01      	ldr	r3, [sp, #4]
   15cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15d02:	bf00      	nop
   15d04:	b003      	add	sp, #12
   15d06:	f85d fb04 	ldr.w	pc, [sp], #4
   15d0a:	bf00      	nop
   15d0c:	1fff9598 	.word	0x1fff9598
   15d10:	1fff9594 	.word	0x1fff9594

00015d14 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09(void)
{
   15d14:	b500      	push	{lr}
   15d16:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15d18:	f7eb fd7e 	bl	1818 <Sys_GetCoreID>
   15d1c:	4603      	mov	r3, r0
   15d1e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]--;
   15d20:	4a0d      	ldr	r2, [pc, #52]	; (15d58 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
   15d22:	9b01      	ldr	r3, [sp, #4]
   15d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15d28:	1e5a      	subs	r2, r3, #1
   15d2a:	490b      	ldr	r1, [pc, #44]	; (15d58 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
   15d2c:	9b01      	ldr	r3, [sp, #4]
   15d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_09[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]))         /*if interrupts were enabled*/
   15d32:	4a0a      	ldr	r2, [pc, #40]	; (15d5c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x48>)
   15d34:	9b01      	ldr	r3, [sp, #4]
   15d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15d3a:	f003 0301 	and.w	r3, r3, #1
   15d3e:	2b00      	cmp	r3, #0
   15d40:	d106      	bne.n	15d50 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x3c>
   15d42:	4a05      	ldr	r2, [pc, #20]	; (15d58 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
   15d44:	9b01      	ldr	r3, [sp, #4]
   15d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15d4a:	2b00      	cmp	r3, #0
   15d4c:	d100      	bne.n	15d50 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15d4e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15d50:	bf00      	nop
   15d52:	b003      	add	sp, #12
   15d54:	f85d fb04 	ldr.w	pc, [sp], #4
   15d58:	1fff9598 	.word	0x1fff9598
   15d5c:	1fff9594 	.word	0x1fff9594

00015d60 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10(void)
{
   15d60:	b500      	push	{lr}
   15d62:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15d64:	f7eb fd58 	bl	1818 <Sys_GetCoreID>
   15d68:	4603      	mov	r3, r0
   15d6a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId])
   15d6c:	4a10      	ldr	r2, [pc, #64]	; (15db0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
   15d6e:	9b01      	ldr	r3, [sp, #4]
   15d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15d74:	2b00      	cmp	r3, #0
   15d76:	d10d      	bne.n	15d94 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15d78:	f7ea fde1 	bl	93e <Port_schm_read_msr>
   15d7c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15d7e:	9b00      	ldr	r3, [sp, #0]
   15d80:	f003 0301 	and.w	r3, r3, #1
   15d84:	2b00      	cmp	r3, #0
   15d86:	d100      	bne.n	15d8a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15d88:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_10[u32CoreId] = msr;
   15d8a:	490a      	ldr	r1, [pc, #40]	; (15db4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x54>)
   15d8c:	9b01      	ldr	r3, [sp, #4]
   15d8e:	9a00      	ldr	r2, [sp, #0]
   15d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]++;
   15d94:	4a06      	ldr	r2, [pc, #24]	; (15db0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
   15d96:	9b01      	ldr	r3, [sp, #4]
   15d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15d9c:	1c5a      	adds	r2, r3, #1
   15d9e:	4904      	ldr	r1, [pc, #16]	; (15db0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
   15da0:	9b01      	ldr	r3, [sp, #4]
   15da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15da6:	bf00      	nop
   15da8:	b003      	add	sp, #12
   15daa:	f85d fb04 	ldr.w	pc, [sp], #4
   15dae:	bf00      	nop
   15db0:	1fff95a0 	.word	0x1fff95a0
   15db4:	1fff959c 	.word	0x1fff959c

00015db8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10(void)
{
   15db8:	b500      	push	{lr}
   15dba:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15dbc:	f7eb fd2c 	bl	1818 <Sys_GetCoreID>
   15dc0:	4603      	mov	r3, r0
   15dc2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]--;
   15dc4:	4a0d      	ldr	r2, [pc, #52]	; (15dfc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
   15dc6:	9b01      	ldr	r3, [sp, #4]
   15dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15dcc:	1e5a      	subs	r2, r3, #1
   15dce:	490b      	ldr	r1, [pc, #44]	; (15dfc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
   15dd0:	9b01      	ldr	r3, [sp, #4]
   15dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
   15dd6:	4a0a      	ldr	r2, [pc, #40]	; (15e00 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x48>)
   15dd8:	9b01      	ldr	r3, [sp, #4]
   15dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15dde:	f003 0301 	and.w	r3, r3, #1
   15de2:	2b00      	cmp	r3, #0
   15de4:	d106      	bne.n	15df4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x3c>
   15de6:	4a05      	ldr	r2, [pc, #20]	; (15dfc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
   15de8:	9b01      	ldr	r3, [sp, #4]
   15dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15dee:	2b00      	cmp	r3, #0
   15df0:	d100      	bne.n	15df4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15df2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15df4:	bf00      	nop
   15df6:	b003      	add	sp, #12
   15df8:	f85d fb04 	ldr.w	pc, [sp], #4
   15dfc:	1fff95a0 	.word	0x1fff95a0
   15e00:	1fff959c 	.word	0x1fff959c

00015e04 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11(void)
{
   15e04:	b500      	push	{lr}
   15e06:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15e08:	f7eb fd06 	bl	1818 <Sys_GetCoreID>
   15e0c:	4603      	mov	r3, r0
   15e0e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId])
   15e10:	4a10      	ldr	r2, [pc, #64]	; (15e54 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
   15e12:	9b01      	ldr	r3, [sp, #4]
   15e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15e18:	2b00      	cmp	r3, #0
   15e1a:	d10d      	bne.n	15e38 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15e1c:	f7ea fd8f 	bl	93e <Port_schm_read_msr>
   15e20:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15e22:	9b00      	ldr	r3, [sp, #0]
   15e24:	f003 0301 	and.w	r3, r3, #1
   15e28:	2b00      	cmp	r3, #0
   15e2a:	d100      	bne.n	15e2e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15e2c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_11[u32CoreId] = msr;
   15e2e:	490a      	ldr	r1, [pc, #40]	; (15e58 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x54>)
   15e30:	9b01      	ldr	r3, [sp, #4]
   15e32:	9a00      	ldr	r2, [sp, #0]
   15e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]++;
   15e38:	4a06      	ldr	r2, [pc, #24]	; (15e54 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
   15e3a:	9b01      	ldr	r3, [sp, #4]
   15e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15e40:	1c5a      	adds	r2, r3, #1
   15e42:	4904      	ldr	r1, [pc, #16]	; (15e54 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
   15e44:	9b01      	ldr	r3, [sp, #4]
   15e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15e4a:	bf00      	nop
   15e4c:	b003      	add	sp, #12
   15e4e:	f85d fb04 	ldr.w	pc, [sp], #4
   15e52:	bf00      	nop
   15e54:	1fff95a8 	.word	0x1fff95a8
   15e58:	1fff95a4 	.word	0x1fff95a4

00015e5c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11(void)
{
   15e5c:	b500      	push	{lr}
   15e5e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15e60:	f7eb fcda 	bl	1818 <Sys_GetCoreID>
   15e64:	4603      	mov	r3, r0
   15e66:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]--;
   15e68:	4a0d      	ldr	r2, [pc, #52]	; (15ea0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
   15e6a:	9b01      	ldr	r3, [sp, #4]
   15e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15e70:	1e5a      	subs	r2, r3, #1
   15e72:	490b      	ldr	r1, [pc, #44]	; (15ea0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
   15e74:	9b01      	ldr	r3, [sp, #4]
   15e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
   15e7a:	4a0a      	ldr	r2, [pc, #40]	; (15ea4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x48>)
   15e7c:	9b01      	ldr	r3, [sp, #4]
   15e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15e82:	f003 0301 	and.w	r3, r3, #1
   15e86:	2b00      	cmp	r3, #0
   15e88:	d106      	bne.n	15e98 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x3c>
   15e8a:	4a05      	ldr	r2, [pc, #20]	; (15ea0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
   15e8c:	9b01      	ldr	r3, [sp, #4]
   15e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15e92:	2b00      	cmp	r3, #0
   15e94:	d100      	bne.n	15e98 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15e96:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15e98:	bf00      	nop
   15e9a:	b003      	add	sp, #12
   15e9c:	f85d fb04 	ldr.w	pc, [sp], #4
   15ea0:	1fff95a8 	.word	0x1fff95a8
   15ea4:	1fff95a4 	.word	0x1fff95a4

00015ea8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12(void)
{
   15ea8:	b500      	push	{lr}
   15eaa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15eac:	f7eb fcb4 	bl	1818 <Sys_GetCoreID>
   15eb0:	4603      	mov	r3, r0
   15eb2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId])
   15eb4:	4a10      	ldr	r2, [pc, #64]	; (15ef8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
   15eb6:	9b01      	ldr	r3, [sp, #4]
   15eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15ebc:	2b00      	cmp	r3, #0
   15ebe:	d10d      	bne.n	15edc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15ec0:	f7ea fd3d 	bl	93e <Port_schm_read_msr>
   15ec4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15ec6:	9b00      	ldr	r3, [sp, #0]
   15ec8:	f003 0301 	and.w	r3, r3, #1
   15ecc:	2b00      	cmp	r3, #0
   15ece:	d100      	bne.n	15ed2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15ed0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_12[u32CoreId] = msr;
   15ed2:	490a      	ldr	r1, [pc, #40]	; (15efc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x54>)
   15ed4:	9b01      	ldr	r3, [sp, #4]
   15ed6:	9a00      	ldr	r2, [sp, #0]
   15ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]++;
   15edc:	4a06      	ldr	r2, [pc, #24]	; (15ef8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
   15ede:	9b01      	ldr	r3, [sp, #4]
   15ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15ee4:	1c5a      	adds	r2, r3, #1
   15ee6:	4904      	ldr	r1, [pc, #16]	; (15ef8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
   15ee8:	9b01      	ldr	r3, [sp, #4]
   15eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15eee:	bf00      	nop
   15ef0:	b003      	add	sp, #12
   15ef2:	f85d fb04 	ldr.w	pc, [sp], #4
   15ef6:	bf00      	nop
   15ef8:	1fff95b0 	.word	0x1fff95b0
   15efc:	1fff95ac 	.word	0x1fff95ac

00015f00 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12(void)
{
   15f00:	b500      	push	{lr}
   15f02:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15f04:	f7eb fc88 	bl	1818 <Sys_GetCoreID>
   15f08:	4603      	mov	r3, r0
   15f0a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]--;
   15f0c:	4a0d      	ldr	r2, [pc, #52]	; (15f44 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
   15f0e:	9b01      	ldr	r3, [sp, #4]
   15f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15f14:	1e5a      	subs	r2, r3, #1
   15f16:	490b      	ldr	r1, [pc, #44]	; (15f44 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
   15f18:	9b01      	ldr	r3, [sp, #4]
   15f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
   15f1e:	4a0a      	ldr	r2, [pc, #40]	; (15f48 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x48>)
   15f20:	9b01      	ldr	r3, [sp, #4]
   15f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15f26:	f003 0301 	and.w	r3, r3, #1
   15f2a:	2b00      	cmp	r3, #0
   15f2c:	d106      	bne.n	15f3c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x3c>
   15f2e:	4a05      	ldr	r2, [pc, #20]	; (15f44 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
   15f30:	9b01      	ldr	r3, [sp, #4]
   15f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15f36:	2b00      	cmp	r3, #0
   15f38:	d100      	bne.n	15f3c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15f3a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15f3c:	bf00      	nop
   15f3e:	b003      	add	sp, #12
   15f40:	f85d fb04 	ldr.w	pc, [sp], #4
   15f44:	1fff95b0 	.word	0x1fff95b0
   15f48:	1fff95ac 	.word	0x1fff95ac

00015f4c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13(void)
{
   15f4c:	b500      	push	{lr}
   15f4e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15f50:	f7eb fc62 	bl	1818 <Sys_GetCoreID>
   15f54:	4603      	mov	r3, r0
   15f56:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId])
   15f58:	4a10      	ldr	r2, [pc, #64]	; (15f9c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
   15f5a:	9b01      	ldr	r3, [sp, #4]
   15f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15f60:	2b00      	cmp	r3, #0
   15f62:	d10d      	bne.n	15f80 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   15f64:	f7ea fceb 	bl	93e <Port_schm_read_msr>
   15f68:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   15f6a:	9b00      	ldr	r3, [sp, #0]
   15f6c:	f003 0301 	and.w	r3, r3, #1
   15f70:	2b00      	cmp	r3, #0
   15f72:	d100      	bne.n	15f76 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   15f74:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_13[u32CoreId] = msr;
   15f76:	490a      	ldr	r1, [pc, #40]	; (15fa0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x54>)
   15f78:	9b01      	ldr	r3, [sp, #4]
   15f7a:	9a00      	ldr	r2, [sp, #0]
   15f7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]++;
   15f80:	4a06      	ldr	r2, [pc, #24]	; (15f9c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
   15f82:	9b01      	ldr	r3, [sp, #4]
   15f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15f88:	1c5a      	adds	r2, r3, #1
   15f8a:	4904      	ldr	r1, [pc, #16]	; (15f9c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
   15f8c:	9b01      	ldr	r3, [sp, #4]
   15f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   15f92:	bf00      	nop
   15f94:	b003      	add	sp, #12
   15f96:	f85d fb04 	ldr.w	pc, [sp], #4
   15f9a:	bf00      	nop
   15f9c:	1fff95b8 	.word	0x1fff95b8
   15fa0:	1fff95b4 	.word	0x1fff95b4

00015fa4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13(void)
{
   15fa4:	b500      	push	{lr}
   15fa6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15fa8:	f7eb fc36 	bl	1818 <Sys_GetCoreID>
   15fac:	4603      	mov	r3, r0
   15fae:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]--;
   15fb0:	4a0d      	ldr	r2, [pc, #52]	; (15fe8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
   15fb2:	9b01      	ldr	r3, [sp, #4]
   15fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15fb8:	1e5a      	subs	r2, r3, #1
   15fba:	490b      	ldr	r1, [pc, #44]	; (15fe8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
   15fbc:	9b01      	ldr	r3, [sp, #4]
   15fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
   15fc2:	4a0a      	ldr	r2, [pc, #40]	; (15fec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x48>)
   15fc4:	9b01      	ldr	r3, [sp, #4]
   15fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15fca:	f003 0301 	and.w	r3, r3, #1
   15fce:	2b00      	cmp	r3, #0
   15fd0:	d106      	bne.n	15fe0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x3c>
   15fd2:	4a05      	ldr	r2, [pc, #20]	; (15fe8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
   15fd4:	9b01      	ldr	r3, [sp, #4]
   15fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15fda:	2b00      	cmp	r3, #0
   15fdc:	d100      	bne.n	15fe0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   15fde:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   15fe0:	bf00      	nop
   15fe2:	b003      	add	sp, #12
   15fe4:	f85d fb04 	ldr.w	pc, [sp], #4
   15fe8:	1fff95b8 	.word	0x1fff95b8
   15fec:	1fff95b4 	.word	0x1fff95b4

00015ff0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14(void)
{
   15ff0:	b500      	push	{lr}
   15ff2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   15ff4:	f7eb fc10 	bl	1818 <Sys_GetCoreID>
   15ff8:	4603      	mov	r3, r0
   15ffa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId])
   15ffc:	4a10      	ldr	r2, [pc, #64]	; (16040 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
   15ffe:	9b01      	ldr	r3, [sp, #4]
   16000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16004:	2b00      	cmp	r3, #0
   16006:	d10d      	bne.n	16024 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16008:	f7ea fc99 	bl	93e <Port_schm_read_msr>
   1600c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1600e:	9b00      	ldr	r3, [sp, #0]
   16010:	f003 0301 	and.w	r3, r3, #1
   16014:	2b00      	cmp	r3, #0
   16016:	d100      	bne.n	1601a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16018:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_14[u32CoreId] = msr;
   1601a:	490a      	ldr	r1, [pc, #40]	; (16044 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x54>)
   1601c:	9b01      	ldr	r3, [sp, #4]
   1601e:	9a00      	ldr	r2, [sp, #0]
   16020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]++;
   16024:	4a06      	ldr	r2, [pc, #24]	; (16040 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
   16026:	9b01      	ldr	r3, [sp, #4]
   16028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1602c:	1c5a      	adds	r2, r3, #1
   1602e:	4904      	ldr	r1, [pc, #16]	; (16040 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
   16030:	9b01      	ldr	r3, [sp, #4]
   16032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16036:	bf00      	nop
   16038:	b003      	add	sp, #12
   1603a:	f85d fb04 	ldr.w	pc, [sp], #4
   1603e:	bf00      	nop
   16040:	1fff95c0 	.word	0x1fff95c0
   16044:	1fff95bc 	.word	0x1fff95bc

00016048 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14(void)
{
   16048:	b500      	push	{lr}
   1604a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1604c:	f7eb fbe4 	bl	1818 <Sys_GetCoreID>
   16050:	4603      	mov	r3, r0
   16052:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]--;
   16054:	4a0d      	ldr	r2, [pc, #52]	; (1608c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
   16056:	9b01      	ldr	r3, [sp, #4]
   16058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1605c:	1e5a      	subs	r2, r3, #1
   1605e:	490b      	ldr	r1, [pc, #44]	; (1608c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
   16060:	9b01      	ldr	r3, [sp, #4]
   16062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
   16066:	4a0a      	ldr	r2, [pc, #40]	; (16090 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x48>)
   16068:	9b01      	ldr	r3, [sp, #4]
   1606a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1606e:	f003 0301 	and.w	r3, r3, #1
   16072:	2b00      	cmp	r3, #0
   16074:	d106      	bne.n	16084 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x3c>
   16076:	4a05      	ldr	r2, [pc, #20]	; (1608c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
   16078:	9b01      	ldr	r3, [sp, #4]
   1607a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1607e:	2b00      	cmp	r3, #0
   16080:	d100      	bne.n	16084 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16082:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16084:	bf00      	nop
   16086:	b003      	add	sp, #12
   16088:	f85d fb04 	ldr.w	pc, [sp], #4
   1608c:	1fff95c0 	.word	0x1fff95c0
   16090:	1fff95bc 	.word	0x1fff95bc

00016094 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15(void)
{
   16094:	b500      	push	{lr}
   16096:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16098:	f7eb fbbe 	bl	1818 <Sys_GetCoreID>
   1609c:	4603      	mov	r3, r0
   1609e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId])
   160a0:	4a10      	ldr	r2, [pc, #64]	; (160e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
   160a2:	9b01      	ldr	r3, [sp, #4]
   160a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   160a8:	2b00      	cmp	r3, #0
   160aa:	d10d      	bne.n	160c8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   160ac:	f7ea fc47 	bl	93e <Port_schm_read_msr>
   160b0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   160b2:	9b00      	ldr	r3, [sp, #0]
   160b4:	f003 0301 	and.w	r3, r3, #1
   160b8:	2b00      	cmp	r3, #0
   160ba:	d100      	bne.n	160be <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   160bc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_15[u32CoreId] = msr;
   160be:	490a      	ldr	r1, [pc, #40]	; (160e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x54>)
   160c0:	9b01      	ldr	r3, [sp, #4]
   160c2:	9a00      	ldr	r2, [sp, #0]
   160c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]++;
   160c8:	4a06      	ldr	r2, [pc, #24]	; (160e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
   160ca:	9b01      	ldr	r3, [sp, #4]
   160cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   160d0:	1c5a      	adds	r2, r3, #1
   160d2:	4904      	ldr	r1, [pc, #16]	; (160e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
   160d4:	9b01      	ldr	r3, [sp, #4]
   160d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   160da:	bf00      	nop
   160dc:	b003      	add	sp, #12
   160de:	f85d fb04 	ldr.w	pc, [sp], #4
   160e2:	bf00      	nop
   160e4:	1fff95c8 	.word	0x1fff95c8
   160e8:	1fff95c4 	.word	0x1fff95c4

000160ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15(void)
{
   160ec:	b500      	push	{lr}
   160ee:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   160f0:	f7eb fb92 	bl	1818 <Sys_GetCoreID>
   160f4:	4603      	mov	r3, r0
   160f6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]--;
   160f8:	4a0d      	ldr	r2, [pc, #52]	; (16130 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
   160fa:	9b01      	ldr	r3, [sp, #4]
   160fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16100:	1e5a      	subs	r2, r3, #1
   16102:	490b      	ldr	r1, [pc, #44]	; (16130 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
   16104:	9b01      	ldr	r3, [sp, #4]
   16106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
   1610a:	4a0a      	ldr	r2, [pc, #40]	; (16134 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x48>)
   1610c:	9b01      	ldr	r3, [sp, #4]
   1610e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16112:	f003 0301 	and.w	r3, r3, #1
   16116:	2b00      	cmp	r3, #0
   16118:	d106      	bne.n	16128 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x3c>
   1611a:	4a05      	ldr	r2, [pc, #20]	; (16130 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
   1611c:	9b01      	ldr	r3, [sp, #4]
   1611e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16122:	2b00      	cmp	r3, #0
   16124:	d100      	bne.n	16128 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16126:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16128:	bf00      	nop
   1612a:	b003      	add	sp, #12
   1612c:	f85d fb04 	ldr.w	pc, [sp], #4
   16130:	1fff95c8 	.word	0x1fff95c8
   16134:	1fff95c4 	.word	0x1fff95c4

00016138 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16(void)
{
   16138:	b500      	push	{lr}
   1613a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1613c:	f7eb fb6c 	bl	1818 <Sys_GetCoreID>
   16140:	4603      	mov	r3, r0
   16142:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId])
   16144:	4a10      	ldr	r2, [pc, #64]	; (16188 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
   16146:	9b01      	ldr	r3, [sp, #4]
   16148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1614c:	2b00      	cmp	r3, #0
   1614e:	d10d      	bne.n	1616c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16150:	f7ea fbf5 	bl	93e <Port_schm_read_msr>
   16154:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16156:	9b00      	ldr	r3, [sp, #0]
   16158:	f003 0301 	and.w	r3, r3, #1
   1615c:	2b00      	cmp	r3, #0
   1615e:	d100      	bne.n	16162 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16160:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_16[u32CoreId] = msr;
   16162:	490a      	ldr	r1, [pc, #40]	; (1618c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x54>)
   16164:	9b01      	ldr	r3, [sp, #4]
   16166:	9a00      	ldr	r2, [sp, #0]
   16168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]++;
   1616c:	4a06      	ldr	r2, [pc, #24]	; (16188 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
   1616e:	9b01      	ldr	r3, [sp, #4]
   16170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16174:	1c5a      	adds	r2, r3, #1
   16176:	4904      	ldr	r1, [pc, #16]	; (16188 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
   16178:	9b01      	ldr	r3, [sp, #4]
   1617a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1617e:	bf00      	nop
   16180:	b003      	add	sp, #12
   16182:	f85d fb04 	ldr.w	pc, [sp], #4
   16186:	bf00      	nop
   16188:	1fff95d0 	.word	0x1fff95d0
   1618c:	1fff95cc 	.word	0x1fff95cc

00016190 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16(void)
{
   16190:	b500      	push	{lr}
   16192:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16194:	f7eb fb40 	bl	1818 <Sys_GetCoreID>
   16198:	4603      	mov	r3, r0
   1619a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]--;
   1619c:	4a0d      	ldr	r2, [pc, #52]	; (161d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
   1619e:	9b01      	ldr	r3, [sp, #4]
   161a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   161a4:	1e5a      	subs	r2, r3, #1
   161a6:	490b      	ldr	r1, [pc, #44]	; (161d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
   161a8:	9b01      	ldr	r3, [sp, #4]
   161aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
   161ae:	4a0a      	ldr	r2, [pc, #40]	; (161d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x48>)
   161b0:	9b01      	ldr	r3, [sp, #4]
   161b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   161b6:	f003 0301 	and.w	r3, r3, #1
   161ba:	2b00      	cmp	r3, #0
   161bc:	d106      	bne.n	161cc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x3c>
   161be:	4a05      	ldr	r2, [pc, #20]	; (161d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
   161c0:	9b01      	ldr	r3, [sp, #4]
   161c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   161c6:	2b00      	cmp	r3, #0
   161c8:	d100      	bne.n	161cc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   161ca:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   161cc:	bf00      	nop
   161ce:	b003      	add	sp, #12
   161d0:	f85d fb04 	ldr.w	pc, [sp], #4
   161d4:	1fff95d0 	.word	0x1fff95d0
   161d8:	1fff95cc 	.word	0x1fff95cc

000161dc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17(void)
{
   161dc:	b500      	push	{lr}
   161de:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   161e0:	f7eb fb1a 	bl	1818 <Sys_GetCoreID>
   161e4:	4603      	mov	r3, r0
   161e6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId])
   161e8:	4a10      	ldr	r2, [pc, #64]	; (1622c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
   161ea:	9b01      	ldr	r3, [sp, #4]
   161ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   161f0:	2b00      	cmp	r3, #0
   161f2:	d10d      	bne.n	16210 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   161f4:	f7ea fba3 	bl	93e <Port_schm_read_msr>
   161f8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   161fa:	9b00      	ldr	r3, [sp, #0]
   161fc:	f003 0301 	and.w	r3, r3, #1
   16200:	2b00      	cmp	r3, #0
   16202:	d100      	bne.n	16206 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16204:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_17[u32CoreId] = msr;
   16206:	490a      	ldr	r1, [pc, #40]	; (16230 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x54>)
   16208:	9b01      	ldr	r3, [sp, #4]
   1620a:	9a00      	ldr	r2, [sp, #0]
   1620c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]++;
   16210:	4a06      	ldr	r2, [pc, #24]	; (1622c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
   16212:	9b01      	ldr	r3, [sp, #4]
   16214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16218:	1c5a      	adds	r2, r3, #1
   1621a:	4904      	ldr	r1, [pc, #16]	; (1622c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
   1621c:	9b01      	ldr	r3, [sp, #4]
   1621e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16222:	bf00      	nop
   16224:	b003      	add	sp, #12
   16226:	f85d fb04 	ldr.w	pc, [sp], #4
   1622a:	bf00      	nop
   1622c:	1fff95d8 	.word	0x1fff95d8
   16230:	1fff95d4 	.word	0x1fff95d4

00016234 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17(void)
{
   16234:	b500      	push	{lr}
   16236:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16238:	f7eb faee 	bl	1818 <Sys_GetCoreID>
   1623c:	4603      	mov	r3, r0
   1623e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]--;
   16240:	4a0d      	ldr	r2, [pc, #52]	; (16278 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
   16242:	9b01      	ldr	r3, [sp, #4]
   16244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16248:	1e5a      	subs	r2, r3, #1
   1624a:	490b      	ldr	r1, [pc, #44]	; (16278 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
   1624c:	9b01      	ldr	r3, [sp, #4]
   1624e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
   16252:	4a0a      	ldr	r2, [pc, #40]	; (1627c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x48>)
   16254:	9b01      	ldr	r3, [sp, #4]
   16256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1625a:	f003 0301 	and.w	r3, r3, #1
   1625e:	2b00      	cmp	r3, #0
   16260:	d106      	bne.n	16270 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x3c>
   16262:	4a05      	ldr	r2, [pc, #20]	; (16278 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
   16264:	9b01      	ldr	r3, [sp, #4]
   16266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1626a:	2b00      	cmp	r3, #0
   1626c:	d100      	bne.n	16270 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1626e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16270:	bf00      	nop
   16272:	b003      	add	sp, #12
   16274:	f85d fb04 	ldr.w	pc, [sp], #4
   16278:	1fff95d8 	.word	0x1fff95d8
   1627c:	1fff95d4 	.word	0x1fff95d4

00016280 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18(void)
{
   16280:	b500      	push	{lr}
   16282:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16284:	f7eb fac8 	bl	1818 <Sys_GetCoreID>
   16288:	4603      	mov	r3, r0
   1628a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId])
   1628c:	4a10      	ldr	r2, [pc, #64]	; (162d0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
   1628e:	9b01      	ldr	r3, [sp, #4]
   16290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16294:	2b00      	cmp	r3, #0
   16296:	d10d      	bne.n	162b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16298:	f7ea fb51 	bl	93e <Port_schm_read_msr>
   1629c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1629e:	9b00      	ldr	r3, [sp, #0]
   162a0:	f003 0301 	and.w	r3, r3, #1
   162a4:	2b00      	cmp	r3, #0
   162a6:	d100      	bne.n	162aa <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   162a8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_18[u32CoreId] = msr;
   162aa:	490a      	ldr	r1, [pc, #40]	; (162d4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x54>)
   162ac:	9b01      	ldr	r3, [sp, #4]
   162ae:	9a00      	ldr	r2, [sp, #0]
   162b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]++;
   162b4:	4a06      	ldr	r2, [pc, #24]	; (162d0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
   162b6:	9b01      	ldr	r3, [sp, #4]
   162b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   162bc:	1c5a      	adds	r2, r3, #1
   162be:	4904      	ldr	r1, [pc, #16]	; (162d0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
   162c0:	9b01      	ldr	r3, [sp, #4]
   162c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   162c6:	bf00      	nop
   162c8:	b003      	add	sp, #12
   162ca:	f85d fb04 	ldr.w	pc, [sp], #4
   162ce:	bf00      	nop
   162d0:	1fff95e0 	.word	0x1fff95e0
   162d4:	1fff95dc 	.word	0x1fff95dc

000162d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18(void)
{
   162d8:	b500      	push	{lr}
   162da:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   162dc:	f7eb fa9c 	bl	1818 <Sys_GetCoreID>
   162e0:	4603      	mov	r3, r0
   162e2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]--;
   162e4:	4a0d      	ldr	r2, [pc, #52]	; (1631c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
   162e6:	9b01      	ldr	r3, [sp, #4]
   162e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   162ec:	1e5a      	subs	r2, r3, #1
   162ee:	490b      	ldr	r1, [pc, #44]	; (1631c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
   162f0:	9b01      	ldr	r3, [sp, #4]
   162f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
   162f6:	4a0a      	ldr	r2, [pc, #40]	; (16320 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x48>)
   162f8:	9b01      	ldr	r3, [sp, #4]
   162fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   162fe:	f003 0301 	and.w	r3, r3, #1
   16302:	2b00      	cmp	r3, #0
   16304:	d106      	bne.n	16314 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x3c>
   16306:	4a05      	ldr	r2, [pc, #20]	; (1631c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
   16308:	9b01      	ldr	r3, [sp, #4]
   1630a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1630e:	2b00      	cmp	r3, #0
   16310:	d100      	bne.n	16314 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16312:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16314:	bf00      	nop
   16316:	b003      	add	sp, #12
   16318:	f85d fb04 	ldr.w	pc, [sp], #4
   1631c:	1fff95e0 	.word	0x1fff95e0
   16320:	1fff95dc 	.word	0x1fff95dc

00016324 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19(void)
{
   16324:	b500      	push	{lr}
   16326:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16328:	f7eb fa76 	bl	1818 <Sys_GetCoreID>
   1632c:	4603      	mov	r3, r0
   1632e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId])
   16330:	4a10      	ldr	r2, [pc, #64]	; (16374 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
   16332:	9b01      	ldr	r3, [sp, #4]
   16334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16338:	2b00      	cmp	r3, #0
   1633a:	d10d      	bne.n	16358 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1633c:	f7ea faff 	bl	93e <Port_schm_read_msr>
   16340:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16342:	9b00      	ldr	r3, [sp, #0]
   16344:	f003 0301 	and.w	r3, r3, #1
   16348:	2b00      	cmp	r3, #0
   1634a:	d100      	bne.n	1634e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1634c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_19[u32CoreId] = msr;
   1634e:	490a      	ldr	r1, [pc, #40]	; (16378 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x54>)
   16350:	9b01      	ldr	r3, [sp, #4]
   16352:	9a00      	ldr	r2, [sp, #0]
   16354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]++;
   16358:	4a06      	ldr	r2, [pc, #24]	; (16374 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
   1635a:	9b01      	ldr	r3, [sp, #4]
   1635c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16360:	1c5a      	adds	r2, r3, #1
   16362:	4904      	ldr	r1, [pc, #16]	; (16374 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
   16364:	9b01      	ldr	r3, [sp, #4]
   16366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1636a:	bf00      	nop
   1636c:	b003      	add	sp, #12
   1636e:	f85d fb04 	ldr.w	pc, [sp], #4
   16372:	bf00      	nop
   16374:	1fff95e8 	.word	0x1fff95e8
   16378:	1fff95e4 	.word	0x1fff95e4

0001637c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19(void)
{
   1637c:	b500      	push	{lr}
   1637e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16380:	f7eb fa4a 	bl	1818 <Sys_GetCoreID>
   16384:	4603      	mov	r3, r0
   16386:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]--;
   16388:	4a0d      	ldr	r2, [pc, #52]	; (163c0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
   1638a:	9b01      	ldr	r3, [sp, #4]
   1638c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16390:	1e5a      	subs	r2, r3, #1
   16392:	490b      	ldr	r1, [pc, #44]	; (163c0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
   16394:	9b01      	ldr	r3, [sp, #4]
   16396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
   1639a:	4a0a      	ldr	r2, [pc, #40]	; (163c4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x48>)
   1639c:	9b01      	ldr	r3, [sp, #4]
   1639e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   163a2:	f003 0301 	and.w	r3, r3, #1
   163a6:	2b00      	cmp	r3, #0
   163a8:	d106      	bne.n	163b8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x3c>
   163aa:	4a05      	ldr	r2, [pc, #20]	; (163c0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
   163ac:	9b01      	ldr	r3, [sp, #4]
   163ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   163b2:	2b00      	cmp	r3, #0
   163b4:	d100      	bne.n	163b8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   163b6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   163b8:	bf00      	nop
   163ba:	b003      	add	sp, #12
   163bc:	f85d fb04 	ldr.w	pc, [sp], #4
   163c0:	1fff95e8 	.word	0x1fff95e8
   163c4:	1fff95e4 	.word	0x1fff95e4

000163c8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20(void)
{
   163c8:	b500      	push	{lr}
   163ca:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   163cc:	f7eb fa24 	bl	1818 <Sys_GetCoreID>
   163d0:	4603      	mov	r3, r0
   163d2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId])
   163d4:	4a10      	ldr	r2, [pc, #64]	; (16418 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
   163d6:	9b01      	ldr	r3, [sp, #4]
   163d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   163dc:	2b00      	cmp	r3, #0
   163de:	d10d      	bne.n	163fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   163e0:	f7ea faad 	bl	93e <Port_schm_read_msr>
   163e4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   163e6:	9b00      	ldr	r3, [sp, #0]
   163e8:	f003 0301 	and.w	r3, r3, #1
   163ec:	2b00      	cmp	r3, #0
   163ee:	d100      	bne.n	163f2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   163f0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_20[u32CoreId] = msr;
   163f2:	490a      	ldr	r1, [pc, #40]	; (1641c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x54>)
   163f4:	9b01      	ldr	r3, [sp, #4]
   163f6:	9a00      	ldr	r2, [sp, #0]
   163f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]++;
   163fc:	4a06      	ldr	r2, [pc, #24]	; (16418 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
   163fe:	9b01      	ldr	r3, [sp, #4]
   16400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16404:	1c5a      	adds	r2, r3, #1
   16406:	4904      	ldr	r1, [pc, #16]	; (16418 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
   16408:	9b01      	ldr	r3, [sp, #4]
   1640a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1640e:	bf00      	nop
   16410:	b003      	add	sp, #12
   16412:	f85d fb04 	ldr.w	pc, [sp], #4
   16416:	bf00      	nop
   16418:	1fff95f0 	.word	0x1fff95f0
   1641c:	1fff95ec 	.word	0x1fff95ec

00016420 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20(void)
{
   16420:	b500      	push	{lr}
   16422:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16424:	f7eb f9f8 	bl	1818 <Sys_GetCoreID>
   16428:	4603      	mov	r3, r0
   1642a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]--;
   1642c:	4a0d      	ldr	r2, [pc, #52]	; (16464 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
   1642e:	9b01      	ldr	r3, [sp, #4]
   16430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16434:	1e5a      	subs	r2, r3, #1
   16436:	490b      	ldr	r1, [pc, #44]	; (16464 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
   16438:	9b01      	ldr	r3, [sp, #4]
   1643a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
   1643e:	4a0a      	ldr	r2, [pc, #40]	; (16468 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x48>)
   16440:	9b01      	ldr	r3, [sp, #4]
   16442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16446:	f003 0301 	and.w	r3, r3, #1
   1644a:	2b00      	cmp	r3, #0
   1644c:	d106      	bne.n	1645c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x3c>
   1644e:	4a05      	ldr	r2, [pc, #20]	; (16464 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
   16450:	9b01      	ldr	r3, [sp, #4]
   16452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16456:	2b00      	cmp	r3, #0
   16458:	d100      	bne.n	1645c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1645a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1645c:	bf00      	nop
   1645e:	b003      	add	sp, #12
   16460:	f85d fb04 	ldr.w	pc, [sp], #4
   16464:	1fff95f0 	.word	0x1fff95f0
   16468:	1fff95ec 	.word	0x1fff95ec

0001646c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21(void)
{
   1646c:	b500      	push	{lr}
   1646e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16470:	f7eb f9d2 	bl	1818 <Sys_GetCoreID>
   16474:	4603      	mov	r3, r0
   16476:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId])
   16478:	4a10      	ldr	r2, [pc, #64]	; (164bc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
   1647a:	9b01      	ldr	r3, [sp, #4]
   1647c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16480:	2b00      	cmp	r3, #0
   16482:	d10d      	bne.n	164a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16484:	f7ea fa5b 	bl	93e <Port_schm_read_msr>
   16488:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1648a:	9b00      	ldr	r3, [sp, #0]
   1648c:	f003 0301 	and.w	r3, r3, #1
   16490:	2b00      	cmp	r3, #0
   16492:	d100      	bne.n	16496 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16494:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_21[u32CoreId] = msr;
   16496:	490a      	ldr	r1, [pc, #40]	; (164c0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x54>)
   16498:	9b01      	ldr	r3, [sp, #4]
   1649a:	9a00      	ldr	r2, [sp, #0]
   1649c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]++;
   164a0:	4a06      	ldr	r2, [pc, #24]	; (164bc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
   164a2:	9b01      	ldr	r3, [sp, #4]
   164a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   164a8:	1c5a      	adds	r2, r3, #1
   164aa:	4904      	ldr	r1, [pc, #16]	; (164bc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
   164ac:	9b01      	ldr	r3, [sp, #4]
   164ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   164b2:	bf00      	nop
   164b4:	b003      	add	sp, #12
   164b6:	f85d fb04 	ldr.w	pc, [sp], #4
   164ba:	bf00      	nop
   164bc:	1fff95f8 	.word	0x1fff95f8
   164c0:	1fff95f4 	.word	0x1fff95f4

000164c4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21(void)
{
   164c4:	b500      	push	{lr}
   164c6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   164c8:	f7eb f9a6 	bl	1818 <Sys_GetCoreID>
   164cc:	4603      	mov	r3, r0
   164ce:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]--;
   164d0:	4a0d      	ldr	r2, [pc, #52]	; (16508 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
   164d2:	9b01      	ldr	r3, [sp, #4]
   164d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   164d8:	1e5a      	subs	r2, r3, #1
   164da:	490b      	ldr	r1, [pc, #44]	; (16508 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
   164dc:	9b01      	ldr	r3, [sp, #4]
   164de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_21[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]))         /*if interrupts were enabled*/
   164e2:	4a0a      	ldr	r2, [pc, #40]	; (1650c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x48>)
   164e4:	9b01      	ldr	r3, [sp, #4]
   164e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   164ea:	f003 0301 	and.w	r3, r3, #1
   164ee:	2b00      	cmp	r3, #0
   164f0:	d106      	bne.n	16500 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x3c>
   164f2:	4a05      	ldr	r2, [pc, #20]	; (16508 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
   164f4:	9b01      	ldr	r3, [sp, #4]
   164f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   164fa:	2b00      	cmp	r3, #0
   164fc:	d100      	bne.n	16500 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   164fe:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16500:	bf00      	nop
   16502:	b003      	add	sp, #12
   16504:	f85d fb04 	ldr.w	pc, [sp], #4
   16508:	1fff95f8 	.word	0x1fff95f8
   1650c:	1fff95f4 	.word	0x1fff95f4

00016510 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22(void)
{
   16510:	b500      	push	{lr}
   16512:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16514:	f7eb f980 	bl	1818 <Sys_GetCoreID>
   16518:	4603      	mov	r3, r0
   1651a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId])
   1651c:	4a10      	ldr	r2, [pc, #64]	; (16560 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
   1651e:	9b01      	ldr	r3, [sp, #4]
   16520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16524:	2b00      	cmp	r3, #0
   16526:	d10d      	bne.n	16544 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16528:	f7ea fa09 	bl	93e <Port_schm_read_msr>
   1652c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1652e:	9b00      	ldr	r3, [sp, #0]
   16530:	f003 0301 	and.w	r3, r3, #1
   16534:	2b00      	cmp	r3, #0
   16536:	d100      	bne.n	1653a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16538:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_22[u32CoreId] = msr;
   1653a:	490a      	ldr	r1, [pc, #40]	; (16564 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x54>)
   1653c:	9b01      	ldr	r3, [sp, #4]
   1653e:	9a00      	ldr	r2, [sp, #0]
   16540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]++;
   16544:	4a06      	ldr	r2, [pc, #24]	; (16560 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
   16546:	9b01      	ldr	r3, [sp, #4]
   16548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1654c:	1c5a      	adds	r2, r3, #1
   1654e:	4904      	ldr	r1, [pc, #16]	; (16560 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
   16550:	9b01      	ldr	r3, [sp, #4]
   16552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16556:	bf00      	nop
   16558:	b003      	add	sp, #12
   1655a:	f85d fb04 	ldr.w	pc, [sp], #4
   1655e:	bf00      	nop
   16560:	1fff9600 	.word	0x1fff9600
   16564:	1fff95fc 	.word	0x1fff95fc

00016568 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22(void)
{
   16568:	b500      	push	{lr}
   1656a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1656c:	f7eb f954 	bl	1818 <Sys_GetCoreID>
   16570:	4603      	mov	r3, r0
   16572:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]--;
   16574:	4a0d      	ldr	r2, [pc, #52]	; (165ac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
   16576:	9b01      	ldr	r3, [sp, #4]
   16578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1657c:	1e5a      	subs	r2, r3, #1
   1657e:	490b      	ldr	r1, [pc, #44]	; (165ac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
   16580:	9b01      	ldr	r3, [sp, #4]
   16582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_22[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]))         /*if interrupts were enabled*/
   16586:	4a0a      	ldr	r2, [pc, #40]	; (165b0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x48>)
   16588:	9b01      	ldr	r3, [sp, #4]
   1658a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1658e:	f003 0301 	and.w	r3, r3, #1
   16592:	2b00      	cmp	r3, #0
   16594:	d106      	bne.n	165a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x3c>
   16596:	4a05      	ldr	r2, [pc, #20]	; (165ac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
   16598:	9b01      	ldr	r3, [sp, #4]
   1659a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1659e:	2b00      	cmp	r3, #0
   165a0:	d100      	bne.n	165a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   165a2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   165a4:	bf00      	nop
   165a6:	b003      	add	sp, #12
   165a8:	f85d fb04 	ldr.w	pc, [sp], #4
   165ac:	1fff9600 	.word	0x1fff9600
   165b0:	1fff95fc 	.word	0x1fff95fc

000165b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23(void)
{
   165b4:	b500      	push	{lr}
   165b6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   165b8:	f7eb f92e 	bl	1818 <Sys_GetCoreID>
   165bc:	4603      	mov	r3, r0
   165be:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId])
   165c0:	4a10      	ldr	r2, [pc, #64]	; (16604 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
   165c2:	9b01      	ldr	r3, [sp, #4]
   165c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   165c8:	2b00      	cmp	r3, #0
   165ca:	d10d      	bne.n	165e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   165cc:	f7ea f9b7 	bl	93e <Port_schm_read_msr>
   165d0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   165d2:	9b00      	ldr	r3, [sp, #0]
   165d4:	f003 0301 	and.w	r3, r3, #1
   165d8:	2b00      	cmp	r3, #0
   165da:	d100      	bne.n	165de <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   165dc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_23[u32CoreId] = msr;
   165de:	490a      	ldr	r1, [pc, #40]	; (16608 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x54>)
   165e0:	9b01      	ldr	r3, [sp, #4]
   165e2:	9a00      	ldr	r2, [sp, #0]
   165e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]++;
   165e8:	4a06      	ldr	r2, [pc, #24]	; (16604 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
   165ea:	9b01      	ldr	r3, [sp, #4]
   165ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   165f0:	1c5a      	adds	r2, r3, #1
   165f2:	4904      	ldr	r1, [pc, #16]	; (16604 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
   165f4:	9b01      	ldr	r3, [sp, #4]
   165f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   165fa:	bf00      	nop
   165fc:	b003      	add	sp, #12
   165fe:	f85d fb04 	ldr.w	pc, [sp], #4
   16602:	bf00      	nop
   16604:	1fff9608 	.word	0x1fff9608
   16608:	1fff9604 	.word	0x1fff9604

0001660c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23(void)
{
   1660c:	b500      	push	{lr}
   1660e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16610:	f7eb f902 	bl	1818 <Sys_GetCoreID>
   16614:	4603      	mov	r3, r0
   16616:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]--;
   16618:	4a0d      	ldr	r2, [pc, #52]	; (16650 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
   1661a:	9b01      	ldr	r3, [sp, #4]
   1661c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16620:	1e5a      	subs	r2, r3, #1
   16622:	490b      	ldr	r1, [pc, #44]	; (16650 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
   16624:	9b01      	ldr	r3, [sp, #4]
   16626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_23[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]))         /*if interrupts were enabled*/
   1662a:	4a0a      	ldr	r2, [pc, #40]	; (16654 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x48>)
   1662c:	9b01      	ldr	r3, [sp, #4]
   1662e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16632:	f003 0301 	and.w	r3, r3, #1
   16636:	2b00      	cmp	r3, #0
   16638:	d106      	bne.n	16648 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x3c>
   1663a:	4a05      	ldr	r2, [pc, #20]	; (16650 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
   1663c:	9b01      	ldr	r3, [sp, #4]
   1663e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16642:	2b00      	cmp	r3, #0
   16644:	d100      	bne.n	16648 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16646:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16648:	bf00      	nop
   1664a:	b003      	add	sp, #12
   1664c:	f85d fb04 	ldr.w	pc, [sp], #4
   16650:	1fff9608 	.word	0x1fff9608
   16654:	1fff9604 	.word	0x1fff9604

00016658 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24(void)
{
   16658:	b500      	push	{lr}
   1665a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1665c:	f7eb f8dc 	bl	1818 <Sys_GetCoreID>
   16660:	4603      	mov	r3, r0
   16662:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId])
   16664:	4a10      	ldr	r2, [pc, #64]	; (166a8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
   16666:	9b01      	ldr	r3, [sp, #4]
   16668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1666c:	2b00      	cmp	r3, #0
   1666e:	d10d      	bne.n	1668c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16670:	f7ea f965 	bl	93e <Port_schm_read_msr>
   16674:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16676:	9b00      	ldr	r3, [sp, #0]
   16678:	f003 0301 	and.w	r3, r3, #1
   1667c:	2b00      	cmp	r3, #0
   1667e:	d100      	bne.n	16682 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16680:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_24[u32CoreId] = msr;
   16682:	490a      	ldr	r1, [pc, #40]	; (166ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x54>)
   16684:	9b01      	ldr	r3, [sp, #4]
   16686:	9a00      	ldr	r2, [sp, #0]
   16688:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]++;
   1668c:	4a06      	ldr	r2, [pc, #24]	; (166a8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
   1668e:	9b01      	ldr	r3, [sp, #4]
   16690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16694:	1c5a      	adds	r2, r3, #1
   16696:	4904      	ldr	r1, [pc, #16]	; (166a8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
   16698:	9b01      	ldr	r3, [sp, #4]
   1669a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1669e:	bf00      	nop
   166a0:	b003      	add	sp, #12
   166a2:	f85d fb04 	ldr.w	pc, [sp], #4
   166a6:	bf00      	nop
   166a8:	1fff9610 	.word	0x1fff9610
   166ac:	1fff960c 	.word	0x1fff960c

000166b0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24(void)
{
   166b0:	b500      	push	{lr}
   166b2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   166b4:	f7eb f8b0 	bl	1818 <Sys_GetCoreID>
   166b8:	4603      	mov	r3, r0
   166ba:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]--;
   166bc:	4a0d      	ldr	r2, [pc, #52]	; (166f4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
   166be:	9b01      	ldr	r3, [sp, #4]
   166c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   166c4:	1e5a      	subs	r2, r3, #1
   166c6:	490b      	ldr	r1, [pc, #44]	; (166f4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
   166c8:	9b01      	ldr	r3, [sp, #4]
   166ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_24[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]))         /*if interrupts were enabled*/
   166ce:	4a0a      	ldr	r2, [pc, #40]	; (166f8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x48>)
   166d0:	9b01      	ldr	r3, [sp, #4]
   166d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   166d6:	f003 0301 	and.w	r3, r3, #1
   166da:	2b00      	cmp	r3, #0
   166dc:	d106      	bne.n	166ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x3c>
   166de:	4a05      	ldr	r2, [pc, #20]	; (166f4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
   166e0:	9b01      	ldr	r3, [sp, #4]
   166e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   166e6:	2b00      	cmp	r3, #0
   166e8:	d100      	bne.n	166ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   166ea:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   166ec:	bf00      	nop
   166ee:	b003      	add	sp, #12
   166f0:	f85d fb04 	ldr.w	pc, [sp], #4
   166f4:	1fff9610 	.word	0x1fff9610
   166f8:	1fff960c 	.word	0x1fff960c

000166fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25(void)
{
   166fc:	b500      	push	{lr}
   166fe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16700:	f7eb f88a 	bl	1818 <Sys_GetCoreID>
   16704:	4603      	mov	r3, r0
   16706:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId])
   16708:	4a10      	ldr	r2, [pc, #64]	; (1674c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
   1670a:	9b01      	ldr	r3, [sp, #4]
   1670c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16710:	2b00      	cmp	r3, #0
   16712:	d10d      	bne.n	16730 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16714:	f7ea f913 	bl	93e <Port_schm_read_msr>
   16718:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1671a:	9b00      	ldr	r3, [sp, #0]
   1671c:	f003 0301 	and.w	r3, r3, #1
   16720:	2b00      	cmp	r3, #0
   16722:	d100      	bne.n	16726 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16724:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_25[u32CoreId] = msr;
   16726:	490a      	ldr	r1, [pc, #40]	; (16750 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x54>)
   16728:	9b01      	ldr	r3, [sp, #4]
   1672a:	9a00      	ldr	r2, [sp, #0]
   1672c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]++;
   16730:	4a06      	ldr	r2, [pc, #24]	; (1674c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
   16732:	9b01      	ldr	r3, [sp, #4]
   16734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16738:	1c5a      	adds	r2, r3, #1
   1673a:	4904      	ldr	r1, [pc, #16]	; (1674c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
   1673c:	9b01      	ldr	r3, [sp, #4]
   1673e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16742:	bf00      	nop
   16744:	b003      	add	sp, #12
   16746:	f85d fb04 	ldr.w	pc, [sp], #4
   1674a:	bf00      	nop
   1674c:	1fff9618 	.word	0x1fff9618
   16750:	1fff9614 	.word	0x1fff9614

00016754 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25(void)
{
   16754:	b500      	push	{lr}
   16756:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16758:	f7eb f85e 	bl	1818 <Sys_GetCoreID>
   1675c:	4603      	mov	r3, r0
   1675e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]--;
   16760:	4a0d      	ldr	r2, [pc, #52]	; (16798 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
   16762:	9b01      	ldr	r3, [sp, #4]
   16764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16768:	1e5a      	subs	r2, r3, #1
   1676a:	490b      	ldr	r1, [pc, #44]	; (16798 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
   1676c:	9b01      	ldr	r3, [sp, #4]
   1676e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_25[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]))         /*if interrupts were enabled*/
   16772:	4a0a      	ldr	r2, [pc, #40]	; (1679c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x48>)
   16774:	9b01      	ldr	r3, [sp, #4]
   16776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1677a:	f003 0301 	and.w	r3, r3, #1
   1677e:	2b00      	cmp	r3, #0
   16780:	d106      	bne.n	16790 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x3c>
   16782:	4a05      	ldr	r2, [pc, #20]	; (16798 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
   16784:	9b01      	ldr	r3, [sp, #4]
   16786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1678a:	2b00      	cmp	r3, #0
   1678c:	d100      	bne.n	16790 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1678e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16790:	bf00      	nop
   16792:	b003      	add	sp, #12
   16794:	f85d fb04 	ldr.w	pc, [sp], #4
   16798:	1fff9618 	.word	0x1fff9618
   1679c:	1fff9614 	.word	0x1fff9614

000167a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26(void)
{
   167a0:	b500      	push	{lr}
   167a2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   167a4:	f7eb f838 	bl	1818 <Sys_GetCoreID>
   167a8:	4603      	mov	r3, r0
   167aa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId])
   167ac:	4a10      	ldr	r2, [pc, #64]	; (167f0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
   167ae:	9b01      	ldr	r3, [sp, #4]
   167b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   167b4:	2b00      	cmp	r3, #0
   167b6:	d10d      	bne.n	167d4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   167b8:	f7ea f8c1 	bl	93e <Port_schm_read_msr>
   167bc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   167be:	9b00      	ldr	r3, [sp, #0]
   167c0:	f003 0301 	and.w	r3, r3, #1
   167c4:	2b00      	cmp	r3, #0
   167c6:	d100      	bne.n	167ca <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   167c8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_26[u32CoreId] = msr;
   167ca:	490a      	ldr	r1, [pc, #40]	; (167f4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x54>)
   167cc:	9b01      	ldr	r3, [sp, #4]
   167ce:	9a00      	ldr	r2, [sp, #0]
   167d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]++;
   167d4:	4a06      	ldr	r2, [pc, #24]	; (167f0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
   167d6:	9b01      	ldr	r3, [sp, #4]
   167d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   167dc:	1c5a      	adds	r2, r3, #1
   167de:	4904      	ldr	r1, [pc, #16]	; (167f0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
   167e0:	9b01      	ldr	r3, [sp, #4]
   167e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   167e6:	bf00      	nop
   167e8:	b003      	add	sp, #12
   167ea:	f85d fb04 	ldr.w	pc, [sp], #4
   167ee:	bf00      	nop
   167f0:	1fff9620 	.word	0x1fff9620
   167f4:	1fff961c 	.word	0x1fff961c

000167f8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26(void)
{
   167f8:	b500      	push	{lr}
   167fa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   167fc:	f7eb f80c 	bl	1818 <Sys_GetCoreID>
   16800:	4603      	mov	r3, r0
   16802:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]--;
   16804:	4a0d      	ldr	r2, [pc, #52]	; (1683c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
   16806:	9b01      	ldr	r3, [sp, #4]
   16808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1680c:	1e5a      	subs	r2, r3, #1
   1680e:	490b      	ldr	r1, [pc, #44]	; (1683c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
   16810:	9b01      	ldr	r3, [sp, #4]
   16812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_26[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]))         /*if interrupts were enabled*/
   16816:	4a0a      	ldr	r2, [pc, #40]	; (16840 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x48>)
   16818:	9b01      	ldr	r3, [sp, #4]
   1681a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1681e:	f003 0301 	and.w	r3, r3, #1
   16822:	2b00      	cmp	r3, #0
   16824:	d106      	bne.n	16834 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x3c>
   16826:	4a05      	ldr	r2, [pc, #20]	; (1683c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
   16828:	9b01      	ldr	r3, [sp, #4]
   1682a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1682e:	2b00      	cmp	r3, #0
   16830:	d100      	bne.n	16834 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16832:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16834:	bf00      	nop
   16836:	b003      	add	sp, #12
   16838:	f85d fb04 	ldr.w	pc, [sp], #4
   1683c:	1fff9620 	.word	0x1fff9620
   16840:	1fff961c 	.word	0x1fff961c

00016844 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27(void)
{
   16844:	b500      	push	{lr}
   16846:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16848:	f7ea ffe6 	bl	1818 <Sys_GetCoreID>
   1684c:	4603      	mov	r3, r0
   1684e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId])
   16850:	4a10      	ldr	r2, [pc, #64]	; (16894 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
   16852:	9b01      	ldr	r3, [sp, #4]
   16854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16858:	2b00      	cmp	r3, #0
   1685a:	d10d      	bne.n	16878 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1685c:	f7ea f86f 	bl	93e <Port_schm_read_msr>
   16860:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16862:	9b00      	ldr	r3, [sp, #0]
   16864:	f003 0301 	and.w	r3, r3, #1
   16868:	2b00      	cmp	r3, #0
   1686a:	d100      	bne.n	1686e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1686c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_27[u32CoreId] = msr;
   1686e:	490a      	ldr	r1, [pc, #40]	; (16898 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x54>)
   16870:	9b01      	ldr	r3, [sp, #4]
   16872:	9a00      	ldr	r2, [sp, #0]
   16874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]++;
   16878:	4a06      	ldr	r2, [pc, #24]	; (16894 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
   1687a:	9b01      	ldr	r3, [sp, #4]
   1687c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16880:	1c5a      	adds	r2, r3, #1
   16882:	4904      	ldr	r1, [pc, #16]	; (16894 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
   16884:	9b01      	ldr	r3, [sp, #4]
   16886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1688a:	bf00      	nop
   1688c:	b003      	add	sp, #12
   1688e:	f85d fb04 	ldr.w	pc, [sp], #4
   16892:	bf00      	nop
   16894:	1fff9628 	.word	0x1fff9628
   16898:	1fff9624 	.word	0x1fff9624

0001689c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27(void)
{
   1689c:	b500      	push	{lr}
   1689e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   168a0:	f7ea ffba 	bl	1818 <Sys_GetCoreID>
   168a4:	4603      	mov	r3, r0
   168a6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]--;
   168a8:	4a0d      	ldr	r2, [pc, #52]	; (168e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
   168aa:	9b01      	ldr	r3, [sp, #4]
   168ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   168b0:	1e5a      	subs	r2, r3, #1
   168b2:	490b      	ldr	r1, [pc, #44]	; (168e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
   168b4:	9b01      	ldr	r3, [sp, #4]
   168b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_27[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]))         /*if interrupts were enabled*/
   168ba:	4a0a      	ldr	r2, [pc, #40]	; (168e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x48>)
   168bc:	9b01      	ldr	r3, [sp, #4]
   168be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   168c2:	f003 0301 	and.w	r3, r3, #1
   168c6:	2b00      	cmp	r3, #0
   168c8:	d106      	bne.n	168d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x3c>
   168ca:	4a05      	ldr	r2, [pc, #20]	; (168e0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
   168cc:	9b01      	ldr	r3, [sp, #4]
   168ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   168d2:	2b00      	cmp	r3, #0
   168d4:	d100      	bne.n	168d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   168d6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   168d8:	bf00      	nop
   168da:	b003      	add	sp, #12
   168dc:	f85d fb04 	ldr.w	pc, [sp], #4
   168e0:	1fff9628 	.word	0x1fff9628
   168e4:	1fff9624 	.word	0x1fff9624

000168e8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00(void)
{
   168e8:	b500      	push	{lr}
   168ea:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   168ec:	f7ea ff94 	bl	1818 <Sys_GetCoreID>
   168f0:	4603      	mov	r3, r0
   168f2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_00[u32CoreId])
   168f4:	4a10      	ldr	r2, [pc, #64]	; (16938 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00+0x50>)
   168f6:	9b01      	ldr	r3, [sp, #4]
   168f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   168fc:	2b00      	cmp	r3, #0
   168fe:	d10d      	bne.n	1691c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16900:	f7ea f826 	bl	950 <Pwm_schm_read_msr>
   16904:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16906:	9b00      	ldr	r3, [sp, #0]
   16908:	f003 0301 	and.w	r3, r3, #1
   1690c:	2b00      	cmp	r3, #0
   1690e:	d100      	bne.n	16912 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16910:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_00[u32CoreId] = msr;
   16912:	490a      	ldr	r1, [pc, #40]	; (1693c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00+0x54>)
   16914:	9b01      	ldr	r3, [sp, #4]
   16916:	9a00      	ldr	r2, [sp, #0]
   16918:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_00[u32CoreId]++;
   1691c:	4a06      	ldr	r2, [pc, #24]	; (16938 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00+0x50>)
   1691e:	9b01      	ldr	r3, [sp, #4]
   16920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16924:	1c5a      	adds	r2, r3, #1
   16926:	4904      	ldr	r1, [pc, #16]	; (16938 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_00+0x50>)
   16928:	9b01      	ldr	r3, [sp, #4]
   1692a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1692e:	bf00      	nop
   16930:	b003      	add	sp, #12
   16932:	f85d fb04 	ldr.w	pc, [sp], #4
   16936:	bf00      	nop
   16938:	1fff9630 	.word	0x1fff9630
   1693c:	1fff962c 	.word	0x1fff962c

00016940 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00(void)
{
   16940:	b500      	push	{lr}
   16942:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16944:	f7ea ff68 	bl	1818 <Sys_GetCoreID>
   16948:	4603      	mov	r3, r0
   1694a:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_00[u32CoreId]--;
   1694c:	4a0d      	ldr	r2, [pc, #52]	; (16984 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00+0x44>)
   1694e:	9b01      	ldr	r3, [sp, #4]
   16950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16954:	1e5a      	subs	r2, r3, #1
   16956:	490b      	ldr	r1, [pc, #44]	; (16984 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00+0x44>)
   16958:	9b01      	ldr	r3, [sp, #4]
   1695a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
   1695e:	4a0a      	ldr	r2, [pc, #40]	; (16988 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00+0x48>)
   16960:	9b01      	ldr	r3, [sp, #4]
   16962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16966:	f003 0301 	and.w	r3, r3, #1
   1696a:	2b00      	cmp	r3, #0
   1696c:	d106      	bne.n	1697c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00+0x3c>
   1696e:	4a05      	ldr	r2, [pc, #20]	; (16984 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00+0x44>)
   16970:	9b01      	ldr	r3, [sp, #4]
   16972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16976:	2b00      	cmp	r3, #0
   16978:	d100      	bne.n	1697c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1697a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1697c:	bf00      	nop
   1697e:	b003      	add	sp, #12
   16980:	f85d fb04 	ldr.w	pc, [sp], #4
   16984:	1fff9630 	.word	0x1fff9630
   16988:	1fff962c 	.word	0x1fff962c

0001698c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01(void)
{
   1698c:	b500      	push	{lr}
   1698e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16990:	f7ea ff42 	bl	1818 <Sys_GetCoreID>
   16994:	4603      	mov	r3, r0
   16996:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_01[u32CoreId])
   16998:	4a10      	ldr	r2, [pc, #64]	; (169dc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01+0x50>)
   1699a:	9b01      	ldr	r3, [sp, #4]
   1699c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   169a0:	2b00      	cmp	r3, #0
   169a2:	d10d      	bne.n	169c0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   169a4:	f7e9 ffd4 	bl	950 <Pwm_schm_read_msr>
   169a8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   169aa:	9b00      	ldr	r3, [sp, #0]
   169ac:	f003 0301 	and.w	r3, r3, #1
   169b0:	2b00      	cmp	r3, #0
   169b2:	d100      	bne.n	169b6 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   169b4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_01[u32CoreId] = msr;
   169b6:	490a      	ldr	r1, [pc, #40]	; (169e0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01+0x54>)
   169b8:	9b01      	ldr	r3, [sp, #4]
   169ba:	9a00      	ldr	r2, [sp, #0]
   169bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_01[u32CoreId]++;
   169c0:	4a06      	ldr	r2, [pc, #24]	; (169dc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01+0x50>)
   169c2:	9b01      	ldr	r3, [sp, #4]
   169c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   169c8:	1c5a      	adds	r2, r3, #1
   169ca:	4904      	ldr	r1, [pc, #16]	; (169dc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_01+0x50>)
   169cc:	9b01      	ldr	r3, [sp, #4]
   169ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   169d2:	bf00      	nop
   169d4:	b003      	add	sp, #12
   169d6:	f85d fb04 	ldr.w	pc, [sp], #4
   169da:	bf00      	nop
   169dc:	1fff9638 	.word	0x1fff9638
   169e0:	1fff9634 	.word	0x1fff9634

000169e4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01(void)
{
   169e4:	b500      	push	{lr}
   169e6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   169e8:	f7ea ff16 	bl	1818 <Sys_GetCoreID>
   169ec:	4603      	mov	r3, r0
   169ee:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_01[u32CoreId]--;
   169f0:	4a0d      	ldr	r2, [pc, #52]	; (16a28 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01+0x44>)
   169f2:	9b01      	ldr	r3, [sp, #4]
   169f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   169f8:	1e5a      	subs	r2, r3, #1
   169fa:	490b      	ldr	r1, [pc, #44]	; (16a28 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01+0x44>)
   169fc:	9b01      	ldr	r3, [sp, #4]
   169fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
   16a02:	4a0a      	ldr	r2, [pc, #40]	; (16a2c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01+0x48>)
   16a04:	9b01      	ldr	r3, [sp, #4]
   16a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16a0a:	f003 0301 	and.w	r3, r3, #1
   16a0e:	2b00      	cmp	r3, #0
   16a10:	d106      	bne.n	16a20 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01+0x3c>
   16a12:	4a05      	ldr	r2, [pc, #20]	; (16a28 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01+0x44>)
   16a14:	9b01      	ldr	r3, [sp, #4]
   16a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16a1a:	2b00      	cmp	r3, #0
   16a1c:	d100      	bne.n	16a20 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16a1e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16a20:	bf00      	nop
   16a22:	b003      	add	sp, #12
   16a24:	f85d fb04 	ldr.w	pc, [sp], #4
   16a28:	1fff9638 	.word	0x1fff9638
   16a2c:	1fff9634 	.word	0x1fff9634

00016a30 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02(void)
{
   16a30:	b500      	push	{lr}
   16a32:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16a34:	f7ea fef0 	bl	1818 <Sys_GetCoreID>
   16a38:	4603      	mov	r3, r0
   16a3a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_02[u32CoreId])
   16a3c:	4a10      	ldr	r2, [pc, #64]	; (16a80 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02+0x50>)
   16a3e:	9b01      	ldr	r3, [sp, #4]
   16a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16a44:	2b00      	cmp	r3, #0
   16a46:	d10d      	bne.n	16a64 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16a48:	f7e9 ff82 	bl	950 <Pwm_schm_read_msr>
   16a4c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16a4e:	9b00      	ldr	r3, [sp, #0]
   16a50:	f003 0301 	and.w	r3, r3, #1
   16a54:	2b00      	cmp	r3, #0
   16a56:	d100      	bne.n	16a5a <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16a58:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_02[u32CoreId] = msr;
   16a5a:	490a      	ldr	r1, [pc, #40]	; (16a84 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02+0x54>)
   16a5c:	9b01      	ldr	r3, [sp, #4]
   16a5e:	9a00      	ldr	r2, [sp, #0]
   16a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_02[u32CoreId]++;
   16a64:	4a06      	ldr	r2, [pc, #24]	; (16a80 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02+0x50>)
   16a66:	9b01      	ldr	r3, [sp, #4]
   16a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16a6c:	1c5a      	adds	r2, r3, #1
   16a6e:	4904      	ldr	r1, [pc, #16]	; (16a80 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_02+0x50>)
   16a70:	9b01      	ldr	r3, [sp, #4]
   16a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16a76:	bf00      	nop
   16a78:	b003      	add	sp, #12
   16a7a:	f85d fb04 	ldr.w	pc, [sp], #4
   16a7e:	bf00      	nop
   16a80:	1fff9640 	.word	0x1fff9640
   16a84:	1fff963c 	.word	0x1fff963c

00016a88 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02(void)
{
   16a88:	b500      	push	{lr}
   16a8a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16a8c:	f7ea fec4 	bl	1818 <Sys_GetCoreID>
   16a90:	4603      	mov	r3, r0
   16a92:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_02[u32CoreId]--;
   16a94:	4a0d      	ldr	r2, [pc, #52]	; (16acc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02+0x44>)
   16a96:	9b01      	ldr	r3, [sp, #4]
   16a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16a9c:	1e5a      	subs	r2, r3, #1
   16a9e:	490b      	ldr	r1, [pc, #44]	; (16acc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02+0x44>)
   16aa0:	9b01      	ldr	r3, [sp, #4]
   16aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
   16aa6:	4a0a      	ldr	r2, [pc, #40]	; (16ad0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02+0x48>)
   16aa8:	9b01      	ldr	r3, [sp, #4]
   16aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16aae:	f003 0301 	and.w	r3, r3, #1
   16ab2:	2b00      	cmp	r3, #0
   16ab4:	d106      	bne.n	16ac4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02+0x3c>
   16ab6:	4a05      	ldr	r2, [pc, #20]	; (16acc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02+0x44>)
   16ab8:	9b01      	ldr	r3, [sp, #4]
   16aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16abe:	2b00      	cmp	r3, #0
   16ac0:	d100      	bne.n	16ac4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16ac2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16ac4:	bf00      	nop
   16ac6:	b003      	add	sp, #12
   16ac8:	f85d fb04 	ldr.w	pc, [sp], #4
   16acc:	1fff9640 	.word	0x1fff9640
   16ad0:	1fff963c 	.word	0x1fff963c

00016ad4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03(void)
{
   16ad4:	b500      	push	{lr}
   16ad6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16ad8:	f7ea fe9e 	bl	1818 <Sys_GetCoreID>
   16adc:	4603      	mov	r3, r0
   16ade:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_03[u32CoreId])
   16ae0:	4a10      	ldr	r2, [pc, #64]	; (16b24 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03+0x50>)
   16ae2:	9b01      	ldr	r3, [sp, #4]
   16ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16ae8:	2b00      	cmp	r3, #0
   16aea:	d10d      	bne.n	16b08 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16aec:	f7e9 ff30 	bl	950 <Pwm_schm_read_msr>
   16af0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16af2:	9b00      	ldr	r3, [sp, #0]
   16af4:	f003 0301 	and.w	r3, r3, #1
   16af8:	2b00      	cmp	r3, #0
   16afa:	d100      	bne.n	16afe <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16afc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_03[u32CoreId] = msr;
   16afe:	490a      	ldr	r1, [pc, #40]	; (16b28 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03+0x54>)
   16b00:	9b01      	ldr	r3, [sp, #4]
   16b02:	9a00      	ldr	r2, [sp, #0]
   16b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_03[u32CoreId]++;
   16b08:	4a06      	ldr	r2, [pc, #24]	; (16b24 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03+0x50>)
   16b0a:	9b01      	ldr	r3, [sp, #4]
   16b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16b10:	1c5a      	adds	r2, r3, #1
   16b12:	4904      	ldr	r1, [pc, #16]	; (16b24 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_03+0x50>)
   16b14:	9b01      	ldr	r3, [sp, #4]
   16b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16b1a:	bf00      	nop
   16b1c:	b003      	add	sp, #12
   16b1e:	f85d fb04 	ldr.w	pc, [sp], #4
   16b22:	bf00      	nop
   16b24:	1fff9648 	.word	0x1fff9648
   16b28:	1fff9644 	.word	0x1fff9644

00016b2c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03(void)
{
   16b2c:	b500      	push	{lr}
   16b2e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16b30:	f7ea fe72 	bl	1818 <Sys_GetCoreID>
   16b34:	4603      	mov	r3, r0
   16b36:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_03[u32CoreId]--;
   16b38:	4a0d      	ldr	r2, [pc, #52]	; (16b70 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03+0x44>)
   16b3a:	9b01      	ldr	r3, [sp, #4]
   16b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16b40:	1e5a      	subs	r2, r3, #1
   16b42:	490b      	ldr	r1, [pc, #44]	; (16b70 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03+0x44>)
   16b44:	9b01      	ldr	r3, [sp, #4]
   16b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
   16b4a:	4a0a      	ldr	r2, [pc, #40]	; (16b74 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03+0x48>)
   16b4c:	9b01      	ldr	r3, [sp, #4]
   16b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16b52:	f003 0301 	and.w	r3, r3, #1
   16b56:	2b00      	cmp	r3, #0
   16b58:	d106      	bne.n	16b68 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03+0x3c>
   16b5a:	4a05      	ldr	r2, [pc, #20]	; (16b70 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03+0x44>)
   16b5c:	9b01      	ldr	r3, [sp, #4]
   16b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16b62:	2b00      	cmp	r3, #0
   16b64:	d100      	bne.n	16b68 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16b66:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16b68:	bf00      	nop
   16b6a:	b003      	add	sp, #12
   16b6c:	f85d fb04 	ldr.w	pc, [sp], #4
   16b70:	1fff9648 	.word	0x1fff9648
   16b74:	1fff9644 	.word	0x1fff9644

00016b78 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04(void)
{
   16b78:	b500      	push	{lr}
   16b7a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16b7c:	f7ea fe4c 	bl	1818 <Sys_GetCoreID>
   16b80:	4603      	mov	r3, r0
   16b82:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_04[u32CoreId])
   16b84:	4a10      	ldr	r2, [pc, #64]	; (16bc8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04+0x50>)
   16b86:	9b01      	ldr	r3, [sp, #4]
   16b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16b8c:	2b00      	cmp	r3, #0
   16b8e:	d10d      	bne.n	16bac <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16b90:	f7e9 fede 	bl	950 <Pwm_schm_read_msr>
   16b94:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16b96:	9b00      	ldr	r3, [sp, #0]
   16b98:	f003 0301 	and.w	r3, r3, #1
   16b9c:	2b00      	cmp	r3, #0
   16b9e:	d100      	bne.n	16ba2 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16ba0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_04[u32CoreId] = msr;
   16ba2:	490a      	ldr	r1, [pc, #40]	; (16bcc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04+0x54>)
   16ba4:	9b01      	ldr	r3, [sp, #4]
   16ba6:	9a00      	ldr	r2, [sp, #0]
   16ba8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_04[u32CoreId]++;
   16bac:	4a06      	ldr	r2, [pc, #24]	; (16bc8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04+0x50>)
   16bae:	9b01      	ldr	r3, [sp, #4]
   16bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16bb4:	1c5a      	adds	r2, r3, #1
   16bb6:	4904      	ldr	r1, [pc, #16]	; (16bc8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_04+0x50>)
   16bb8:	9b01      	ldr	r3, [sp, #4]
   16bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16bbe:	bf00      	nop
   16bc0:	b003      	add	sp, #12
   16bc2:	f85d fb04 	ldr.w	pc, [sp], #4
   16bc6:	bf00      	nop
   16bc8:	1fff9650 	.word	0x1fff9650
   16bcc:	1fff964c 	.word	0x1fff964c

00016bd0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04(void)
{
   16bd0:	b500      	push	{lr}
   16bd2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16bd4:	f7ea fe20 	bl	1818 <Sys_GetCoreID>
   16bd8:	4603      	mov	r3, r0
   16bda:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_04[u32CoreId]--;
   16bdc:	4a0d      	ldr	r2, [pc, #52]	; (16c14 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04+0x44>)
   16bde:	9b01      	ldr	r3, [sp, #4]
   16be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16be4:	1e5a      	subs	r2, r3, #1
   16be6:	490b      	ldr	r1, [pc, #44]	; (16c14 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04+0x44>)
   16be8:	9b01      	ldr	r3, [sp, #4]
   16bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
   16bee:	4a0a      	ldr	r2, [pc, #40]	; (16c18 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04+0x48>)
   16bf0:	9b01      	ldr	r3, [sp, #4]
   16bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16bf6:	f003 0301 	and.w	r3, r3, #1
   16bfa:	2b00      	cmp	r3, #0
   16bfc:	d106      	bne.n	16c0c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04+0x3c>
   16bfe:	4a05      	ldr	r2, [pc, #20]	; (16c14 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04+0x44>)
   16c00:	9b01      	ldr	r3, [sp, #4]
   16c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16c06:	2b00      	cmp	r3, #0
   16c08:	d100      	bne.n	16c0c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16c0a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16c0c:	bf00      	nop
   16c0e:	b003      	add	sp, #12
   16c10:	f85d fb04 	ldr.w	pc, [sp], #4
   16c14:	1fff9650 	.word	0x1fff9650
   16c18:	1fff964c 	.word	0x1fff964c

00016c1c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05(void)
{
   16c1c:	b500      	push	{lr}
   16c1e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16c20:	f7ea fdfa 	bl	1818 <Sys_GetCoreID>
   16c24:	4603      	mov	r3, r0
   16c26:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_05[u32CoreId])
   16c28:	4a10      	ldr	r2, [pc, #64]	; (16c6c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05+0x50>)
   16c2a:	9b01      	ldr	r3, [sp, #4]
   16c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16c30:	2b00      	cmp	r3, #0
   16c32:	d10d      	bne.n	16c50 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16c34:	f7e9 fe8c 	bl	950 <Pwm_schm_read_msr>
   16c38:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16c3a:	9b00      	ldr	r3, [sp, #0]
   16c3c:	f003 0301 	and.w	r3, r3, #1
   16c40:	2b00      	cmp	r3, #0
   16c42:	d100      	bne.n	16c46 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16c44:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_05[u32CoreId] = msr;
   16c46:	490a      	ldr	r1, [pc, #40]	; (16c70 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05+0x54>)
   16c48:	9b01      	ldr	r3, [sp, #4]
   16c4a:	9a00      	ldr	r2, [sp, #0]
   16c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_05[u32CoreId]++;
   16c50:	4a06      	ldr	r2, [pc, #24]	; (16c6c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05+0x50>)
   16c52:	9b01      	ldr	r3, [sp, #4]
   16c54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16c58:	1c5a      	adds	r2, r3, #1
   16c5a:	4904      	ldr	r1, [pc, #16]	; (16c6c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_05+0x50>)
   16c5c:	9b01      	ldr	r3, [sp, #4]
   16c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16c62:	bf00      	nop
   16c64:	b003      	add	sp, #12
   16c66:	f85d fb04 	ldr.w	pc, [sp], #4
   16c6a:	bf00      	nop
   16c6c:	1fff9658 	.word	0x1fff9658
   16c70:	1fff9654 	.word	0x1fff9654

00016c74 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05(void)
{
   16c74:	b500      	push	{lr}
   16c76:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16c78:	f7ea fdce 	bl	1818 <Sys_GetCoreID>
   16c7c:	4603      	mov	r3, r0
   16c7e:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_05[u32CoreId]--;
   16c80:	4a0d      	ldr	r2, [pc, #52]	; (16cb8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05+0x44>)
   16c82:	9b01      	ldr	r3, [sp, #4]
   16c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16c88:	1e5a      	subs	r2, r3, #1
   16c8a:	490b      	ldr	r1, [pc, #44]	; (16cb8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05+0x44>)
   16c8c:	9b01      	ldr	r3, [sp, #4]
   16c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
   16c92:	4a0a      	ldr	r2, [pc, #40]	; (16cbc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05+0x48>)
   16c94:	9b01      	ldr	r3, [sp, #4]
   16c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16c9a:	f003 0301 	and.w	r3, r3, #1
   16c9e:	2b00      	cmp	r3, #0
   16ca0:	d106      	bne.n	16cb0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05+0x3c>
   16ca2:	4a05      	ldr	r2, [pc, #20]	; (16cb8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05+0x44>)
   16ca4:	9b01      	ldr	r3, [sp, #4]
   16ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16caa:	2b00      	cmp	r3, #0
   16cac:	d100      	bne.n	16cb0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16cae:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16cb0:	bf00      	nop
   16cb2:	b003      	add	sp, #12
   16cb4:	f85d fb04 	ldr.w	pc, [sp], #4
   16cb8:	1fff9658 	.word	0x1fff9658
   16cbc:	1fff9654 	.word	0x1fff9654

00016cc0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06(void)
{
   16cc0:	b500      	push	{lr}
   16cc2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16cc4:	f7ea fda8 	bl	1818 <Sys_GetCoreID>
   16cc8:	4603      	mov	r3, r0
   16cca:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_06[u32CoreId])
   16ccc:	4a10      	ldr	r2, [pc, #64]	; (16d10 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06+0x50>)
   16cce:	9b01      	ldr	r3, [sp, #4]
   16cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16cd4:	2b00      	cmp	r3, #0
   16cd6:	d10d      	bne.n	16cf4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16cd8:	f7e9 fe3a 	bl	950 <Pwm_schm_read_msr>
   16cdc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16cde:	9b00      	ldr	r3, [sp, #0]
   16ce0:	f003 0301 	and.w	r3, r3, #1
   16ce4:	2b00      	cmp	r3, #0
   16ce6:	d100      	bne.n	16cea <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16ce8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_06[u32CoreId] = msr;
   16cea:	490a      	ldr	r1, [pc, #40]	; (16d14 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06+0x54>)
   16cec:	9b01      	ldr	r3, [sp, #4]
   16cee:	9a00      	ldr	r2, [sp, #0]
   16cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_06[u32CoreId]++;
   16cf4:	4a06      	ldr	r2, [pc, #24]	; (16d10 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06+0x50>)
   16cf6:	9b01      	ldr	r3, [sp, #4]
   16cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16cfc:	1c5a      	adds	r2, r3, #1
   16cfe:	4904      	ldr	r1, [pc, #16]	; (16d10 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_06+0x50>)
   16d00:	9b01      	ldr	r3, [sp, #4]
   16d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16d06:	bf00      	nop
   16d08:	b003      	add	sp, #12
   16d0a:	f85d fb04 	ldr.w	pc, [sp], #4
   16d0e:	bf00      	nop
   16d10:	1fff9660 	.word	0x1fff9660
   16d14:	1fff965c 	.word	0x1fff965c

00016d18 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06(void)
{
   16d18:	b500      	push	{lr}
   16d1a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16d1c:	f7ea fd7c 	bl	1818 <Sys_GetCoreID>
   16d20:	4603      	mov	r3, r0
   16d22:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_06[u32CoreId]--;
   16d24:	4a0d      	ldr	r2, [pc, #52]	; (16d5c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06+0x44>)
   16d26:	9b01      	ldr	r3, [sp, #4]
   16d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16d2c:	1e5a      	subs	r2, r3, #1
   16d2e:	490b      	ldr	r1, [pc, #44]	; (16d5c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06+0x44>)
   16d30:	9b01      	ldr	r3, [sp, #4]
   16d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_06[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_06[u32CoreId]))         /*if interrupts were enabled*/
   16d36:	4a0a      	ldr	r2, [pc, #40]	; (16d60 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06+0x48>)
   16d38:	9b01      	ldr	r3, [sp, #4]
   16d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16d3e:	f003 0301 	and.w	r3, r3, #1
   16d42:	2b00      	cmp	r3, #0
   16d44:	d106      	bne.n	16d54 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06+0x3c>
   16d46:	4a05      	ldr	r2, [pc, #20]	; (16d5c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06+0x44>)
   16d48:	9b01      	ldr	r3, [sp, #4]
   16d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16d4e:	2b00      	cmp	r3, #0
   16d50:	d100      	bne.n	16d54 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_06+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16d52:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16d54:	bf00      	nop
   16d56:	b003      	add	sp, #12
   16d58:	f85d fb04 	ldr.w	pc, [sp], #4
   16d5c:	1fff9660 	.word	0x1fff9660
   16d60:	1fff965c 	.word	0x1fff965c

00016d64 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07(void)
{
   16d64:	b500      	push	{lr}
   16d66:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16d68:	f7ea fd56 	bl	1818 <Sys_GetCoreID>
   16d6c:	4603      	mov	r3, r0
   16d6e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_07[u32CoreId])
   16d70:	4a10      	ldr	r2, [pc, #64]	; (16db4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07+0x50>)
   16d72:	9b01      	ldr	r3, [sp, #4]
   16d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16d78:	2b00      	cmp	r3, #0
   16d7a:	d10d      	bne.n	16d98 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16d7c:	f7e9 fde8 	bl	950 <Pwm_schm_read_msr>
   16d80:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16d82:	9b00      	ldr	r3, [sp, #0]
   16d84:	f003 0301 	and.w	r3, r3, #1
   16d88:	2b00      	cmp	r3, #0
   16d8a:	d100      	bne.n	16d8e <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16d8c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_07[u32CoreId] = msr;
   16d8e:	490a      	ldr	r1, [pc, #40]	; (16db8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07+0x54>)
   16d90:	9b01      	ldr	r3, [sp, #4]
   16d92:	9a00      	ldr	r2, [sp, #0]
   16d94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_07[u32CoreId]++;
   16d98:	4a06      	ldr	r2, [pc, #24]	; (16db4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07+0x50>)
   16d9a:	9b01      	ldr	r3, [sp, #4]
   16d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16da0:	1c5a      	adds	r2, r3, #1
   16da2:	4904      	ldr	r1, [pc, #16]	; (16db4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_07+0x50>)
   16da4:	9b01      	ldr	r3, [sp, #4]
   16da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16daa:	bf00      	nop
   16dac:	b003      	add	sp, #12
   16dae:	f85d fb04 	ldr.w	pc, [sp], #4
   16db2:	bf00      	nop
   16db4:	1fff9668 	.word	0x1fff9668
   16db8:	1fff9664 	.word	0x1fff9664

00016dbc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07(void)
{
   16dbc:	b500      	push	{lr}
   16dbe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16dc0:	f7ea fd2a 	bl	1818 <Sys_GetCoreID>
   16dc4:	4603      	mov	r3, r0
   16dc6:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_07[u32CoreId]--;
   16dc8:	4a0d      	ldr	r2, [pc, #52]	; (16e00 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07+0x44>)
   16dca:	9b01      	ldr	r3, [sp, #4]
   16dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16dd0:	1e5a      	subs	r2, r3, #1
   16dd2:	490b      	ldr	r1, [pc, #44]	; (16e00 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07+0x44>)
   16dd4:	9b01      	ldr	r3, [sp, #4]
   16dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_07[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_07[u32CoreId]))         /*if interrupts were enabled*/
   16dda:	4a0a      	ldr	r2, [pc, #40]	; (16e04 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07+0x48>)
   16ddc:	9b01      	ldr	r3, [sp, #4]
   16dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16de2:	f003 0301 	and.w	r3, r3, #1
   16de6:	2b00      	cmp	r3, #0
   16de8:	d106      	bne.n	16df8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07+0x3c>
   16dea:	4a05      	ldr	r2, [pc, #20]	; (16e00 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07+0x44>)
   16dec:	9b01      	ldr	r3, [sp, #4]
   16dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16df2:	2b00      	cmp	r3, #0
   16df4:	d100      	bne.n	16df8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_07+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16df6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16df8:	bf00      	nop
   16dfa:	b003      	add	sp, #12
   16dfc:	f85d fb04 	ldr.w	pc, [sp], #4
   16e00:	1fff9668 	.word	0x1fff9668
   16e04:	1fff9664 	.word	0x1fff9664

00016e08 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08(void)
{
   16e08:	b500      	push	{lr}
   16e0a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16e0c:	f7ea fd04 	bl	1818 <Sys_GetCoreID>
   16e10:	4603      	mov	r3, r0
   16e12:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_08[u32CoreId])
   16e14:	4a10      	ldr	r2, [pc, #64]	; (16e58 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08+0x50>)
   16e16:	9b01      	ldr	r3, [sp, #4]
   16e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16e1c:	2b00      	cmp	r3, #0
   16e1e:	d10d      	bne.n	16e3c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16e20:	f7e9 fd96 	bl	950 <Pwm_schm_read_msr>
   16e24:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16e26:	9b00      	ldr	r3, [sp, #0]
   16e28:	f003 0301 	and.w	r3, r3, #1
   16e2c:	2b00      	cmp	r3, #0
   16e2e:	d100      	bne.n	16e32 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16e30:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_08[u32CoreId] = msr;
   16e32:	490a      	ldr	r1, [pc, #40]	; (16e5c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08+0x54>)
   16e34:	9b01      	ldr	r3, [sp, #4]
   16e36:	9a00      	ldr	r2, [sp, #0]
   16e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_08[u32CoreId]++;
   16e3c:	4a06      	ldr	r2, [pc, #24]	; (16e58 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08+0x50>)
   16e3e:	9b01      	ldr	r3, [sp, #4]
   16e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16e44:	1c5a      	adds	r2, r3, #1
   16e46:	4904      	ldr	r1, [pc, #16]	; (16e58 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_08+0x50>)
   16e48:	9b01      	ldr	r3, [sp, #4]
   16e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16e4e:	bf00      	nop
   16e50:	b003      	add	sp, #12
   16e52:	f85d fb04 	ldr.w	pc, [sp], #4
   16e56:	bf00      	nop
   16e58:	1fff9670 	.word	0x1fff9670
   16e5c:	1fff966c 	.word	0x1fff966c

00016e60 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08(void)
{
   16e60:	b500      	push	{lr}
   16e62:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16e64:	f7ea fcd8 	bl	1818 <Sys_GetCoreID>
   16e68:	4603      	mov	r3, r0
   16e6a:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_08[u32CoreId]--;
   16e6c:	4a0d      	ldr	r2, [pc, #52]	; (16ea4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08+0x44>)
   16e6e:	9b01      	ldr	r3, [sp, #4]
   16e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16e74:	1e5a      	subs	r2, r3, #1
   16e76:	490b      	ldr	r1, [pc, #44]	; (16ea4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08+0x44>)
   16e78:	9b01      	ldr	r3, [sp, #4]
   16e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_08[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_08[u32CoreId]))         /*if interrupts were enabled*/
   16e7e:	4a0a      	ldr	r2, [pc, #40]	; (16ea8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08+0x48>)
   16e80:	9b01      	ldr	r3, [sp, #4]
   16e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16e86:	f003 0301 	and.w	r3, r3, #1
   16e8a:	2b00      	cmp	r3, #0
   16e8c:	d106      	bne.n	16e9c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08+0x3c>
   16e8e:	4a05      	ldr	r2, [pc, #20]	; (16ea4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08+0x44>)
   16e90:	9b01      	ldr	r3, [sp, #4]
   16e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16e96:	2b00      	cmp	r3, #0
   16e98:	d100      	bne.n	16e9c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_08+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16e9a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16e9c:	bf00      	nop
   16e9e:	b003      	add	sp, #12
   16ea0:	f85d fb04 	ldr.w	pc, [sp], #4
   16ea4:	1fff9670 	.word	0x1fff9670
   16ea8:	1fff966c 	.word	0x1fff966c

00016eac <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09(void)
{
   16eac:	b500      	push	{lr}
   16eae:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16eb0:	f7ea fcb2 	bl	1818 <Sys_GetCoreID>
   16eb4:	4603      	mov	r3, r0
   16eb6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_09[u32CoreId])
   16eb8:	4a10      	ldr	r2, [pc, #64]	; (16efc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09+0x50>)
   16eba:	9b01      	ldr	r3, [sp, #4]
   16ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16ec0:	2b00      	cmp	r3, #0
   16ec2:	d10d      	bne.n	16ee0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16ec4:	f7e9 fd44 	bl	950 <Pwm_schm_read_msr>
   16ec8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16eca:	9b00      	ldr	r3, [sp, #0]
   16ecc:	f003 0301 	and.w	r3, r3, #1
   16ed0:	2b00      	cmp	r3, #0
   16ed2:	d100      	bne.n	16ed6 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16ed4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_09[u32CoreId] = msr;
   16ed6:	490a      	ldr	r1, [pc, #40]	; (16f00 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09+0x54>)
   16ed8:	9b01      	ldr	r3, [sp, #4]
   16eda:	9a00      	ldr	r2, [sp, #0]
   16edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_09[u32CoreId]++;
   16ee0:	4a06      	ldr	r2, [pc, #24]	; (16efc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09+0x50>)
   16ee2:	9b01      	ldr	r3, [sp, #4]
   16ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16ee8:	1c5a      	adds	r2, r3, #1
   16eea:	4904      	ldr	r1, [pc, #16]	; (16efc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_09+0x50>)
   16eec:	9b01      	ldr	r3, [sp, #4]
   16eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16ef2:	bf00      	nop
   16ef4:	b003      	add	sp, #12
   16ef6:	f85d fb04 	ldr.w	pc, [sp], #4
   16efa:	bf00      	nop
   16efc:	1fff9678 	.word	0x1fff9678
   16f00:	1fff9674 	.word	0x1fff9674

00016f04 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09(void)
{
   16f04:	b500      	push	{lr}
   16f06:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16f08:	f7ea fc86 	bl	1818 <Sys_GetCoreID>
   16f0c:	4603      	mov	r3, r0
   16f0e:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_09[u32CoreId]--;
   16f10:	4a0d      	ldr	r2, [pc, #52]	; (16f48 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09+0x44>)
   16f12:	9b01      	ldr	r3, [sp, #4]
   16f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16f18:	1e5a      	subs	r2, r3, #1
   16f1a:	490b      	ldr	r1, [pc, #44]	; (16f48 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09+0x44>)
   16f1c:	9b01      	ldr	r3, [sp, #4]
   16f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_09[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_09[u32CoreId]))         /*if interrupts were enabled*/
   16f22:	4a0a      	ldr	r2, [pc, #40]	; (16f4c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09+0x48>)
   16f24:	9b01      	ldr	r3, [sp, #4]
   16f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16f2a:	f003 0301 	and.w	r3, r3, #1
   16f2e:	2b00      	cmp	r3, #0
   16f30:	d106      	bne.n	16f40 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09+0x3c>
   16f32:	4a05      	ldr	r2, [pc, #20]	; (16f48 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09+0x44>)
   16f34:	9b01      	ldr	r3, [sp, #4]
   16f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16f3a:	2b00      	cmp	r3, #0
   16f3c:	d100      	bne.n	16f40 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_09+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16f3e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16f40:	bf00      	nop
   16f42:	b003      	add	sp, #12
   16f44:	f85d fb04 	ldr.w	pc, [sp], #4
   16f48:	1fff9678 	.word	0x1fff9678
   16f4c:	1fff9674 	.word	0x1fff9674

00016f50 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10(void)
{
   16f50:	b500      	push	{lr}
   16f52:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16f54:	f7ea fc60 	bl	1818 <Sys_GetCoreID>
   16f58:	4603      	mov	r3, r0
   16f5a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_10[u32CoreId])
   16f5c:	4a10      	ldr	r2, [pc, #64]	; (16fa0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10+0x50>)
   16f5e:	9b01      	ldr	r3, [sp, #4]
   16f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16f64:	2b00      	cmp	r3, #0
   16f66:	d10d      	bne.n	16f84 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   16f68:	f7e9 fcf2 	bl	950 <Pwm_schm_read_msr>
   16f6c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   16f6e:	9b00      	ldr	r3, [sp, #0]
   16f70:	f003 0301 	and.w	r3, r3, #1
   16f74:	2b00      	cmp	r3, #0
   16f76:	d100      	bne.n	16f7a <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   16f78:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_10[u32CoreId] = msr;
   16f7a:	490a      	ldr	r1, [pc, #40]	; (16fa4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10+0x54>)
   16f7c:	9b01      	ldr	r3, [sp, #4]
   16f7e:	9a00      	ldr	r2, [sp, #0]
   16f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_10[u32CoreId]++;
   16f84:	4a06      	ldr	r2, [pc, #24]	; (16fa0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10+0x50>)
   16f86:	9b01      	ldr	r3, [sp, #4]
   16f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16f8c:	1c5a      	adds	r2, r3, #1
   16f8e:	4904      	ldr	r1, [pc, #16]	; (16fa0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_10+0x50>)
   16f90:	9b01      	ldr	r3, [sp, #4]
   16f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   16f96:	bf00      	nop
   16f98:	b003      	add	sp, #12
   16f9a:	f85d fb04 	ldr.w	pc, [sp], #4
   16f9e:	bf00      	nop
   16fa0:	1fff9680 	.word	0x1fff9680
   16fa4:	1fff967c 	.word	0x1fff967c

00016fa8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10(void)
{
   16fa8:	b500      	push	{lr}
   16faa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16fac:	f7ea fc34 	bl	1818 <Sys_GetCoreID>
   16fb0:	4603      	mov	r3, r0
   16fb2:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_10[u32CoreId]--;
   16fb4:	4a0d      	ldr	r2, [pc, #52]	; (16fec <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10+0x44>)
   16fb6:	9b01      	ldr	r3, [sp, #4]
   16fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16fbc:	1e5a      	subs	r2, r3, #1
   16fbe:	490b      	ldr	r1, [pc, #44]	; (16fec <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10+0x44>)
   16fc0:	9b01      	ldr	r3, [sp, #4]
   16fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
   16fc6:	4a0a      	ldr	r2, [pc, #40]	; (16ff0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10+0x48>)
   16fc8:	9b01      	ldr	r3, [sp, #4]
   16fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16fce:	f003 0301 	and.w	r3, r3, #1
   16fd2:	2b00      	cmp	r3, #0
   16fd4:	d106      	bne.n	16fe4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10+0x3c>
   16fd6:	4a05      	ldr	r2, [pc, #20]	; (16fec <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10+0x44>)
   16fd8:	9b01      	ldr	r3, [sp, #4]
   16fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   16fde:	2b00      	cmp	r3, #0
   16fe0:	d100      	bne.n	16fe4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   16fe2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   16fe4:	bf00      	nop
   16fe6:	b003      	add	sp, #12
   16fe8:	f85d fb04 	ldr.w	pc, [sp], #4
   16fec:	1fff9680 	.word	0x1fff9680
   16ff0:	1fff967c 	.word	0x1fff967c

00016ff4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11(void)
{
   16ff4:	b500      	push	{lr}
   16ff6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   16ff8:	f7ea fc0e 	bl	1818 <Sys_GetCoreID>
   16ffc:	4603      	mov	r3, r0
   16ffe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_11[u32CoreId])
   17000:	4a10      	ldr	r2, [pc, #64]	; (17044 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11+0x50>)
   17002:	9b01      	ldr	r3, [sp, #4]
   17004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17008:	2b00      	cmp	r3, #0
   1700a:	d10d      	bne.n	17028 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1700c:	f7e9 fca0 	bl	950 <Pwm_schm_read_msr>
   17010:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17012:	9b00      	ldr	r3, [sp, #0]
   17014:	f003 0301 	and.w	r3, r3, #1
   17018:	2b00      	cmp	r3, #0
   1701a:	d100      	bne.n	1701e <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1701c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_11[u32CoreId] = msr;
   1701e:	490a      	ldr	r1, [pc, #40]	; (17048 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11+0x54>)
   17020:	9b01      	ldr	r3, [sp, #4]
   17022:	9a00      	ldr	r2, [sp, #0]
   17024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_11[u32CoreId]++;
   17028:	4a06      	ldr	r2, [pc, #24]	; (17044 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11+0x50>)
   1702a:	9b01      	ldr	r3, [sp, #4]
   1702c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17030:	1c5a      	adds	r2, r3, #1
   17032:	4904      	ldr	r1, [pc, #16]	; (17044 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_11+0x50>)
   17034:	9b01      	ldr	r3, [sp, #4]
   17036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1703a:	bf00      	nop
   1703c:	b003      	add	sp, #12
   1703e:	f85d fb04 	ldr.w	pc, [sp], #4
   17042:	bf00      	nop
   17044:	1fff9688 	.word	0x1fff9688
   17048:	1fff9684 	.word	0x1fff9684

0001704c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11(void)
{
   1704c:	b500      	push	{lr}
   1704e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17050:	f7ea fbe2 	bl	1818 <Sys_GetCoreID>
   17054:	4603      	mov	r3, r0
   17056:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_11[u32CoreId]--;
   17058:	4a0d      	ldr	r2, [pc, #52]	; (17090 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11+0x44>)
   1705a:	9b01      	ldr	r3, [sp, #4]
   1705c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17060:	1e5a      	subs	r2, r3, #1
   17062:	490b      	ldr	r1, [pc, #44]	; (17090 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11+0x44>)
   17064:	9b01      	ldr	r3, [sp, #4]
   17066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
   1706a:	4a0a      	ldr	r2, [pc, #40]	; (17094 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11+0x48>)
   1706c:	9b01      	ldr	r3, [sp, #4]
   1706e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17072:	f003 0301 	and.w	r3, r3, #1
   17076:	2b00      	cmp	r3, #0
   17078:	d106      	bne.n	17088 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11+0x3c>
   1707a:	4a05      	ldr	r2, [pc, #20]	; (17090 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11+0x44>)
   1707c:	9b01      	ldr	r3, [sp, #4]
   1707e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17082:	2b00      	cmp	r3, #0
   17084:	d100      	bne.n	17088 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17086:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17088:	bf00      	nop
   1708a:	b003      	add	sp, #12
   1708c:	f85d fb04 	ldr.w	pc, [sp], #4
   17090:	1fff9688 	.word	0x1fff9688
   17094:	1fff9684 	.word	0x1fff9684

00017098 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12(void)
{
   17098:	b500      	push	{lr}
   1709a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1709c:	f7ea fbbc 	bl	1818 <Sys_GetCoreID>
   170a0:	4603      	mov	r3, r0
   170a2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_12[u32CoreId])
   170a4:	4a10      	ldr	r2, [pc, #64]	; (170e8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12+0x50>)
   170a6:	9b01      	ldr	r3, [sp, #4]
   170a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   170ac:	2b00      	cmp	r3, #0
   170ae:	d10d      	bne.n	170cc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   170b0:	f7e9 fc4e 	bl	950 <Pwm_schm_read_msr>
   170b4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   170b6:	9b00      	ldr	r3, [sp, #0]
   170b8:	f003 0301 	and.w	r3, r3, #1
   170bc:	2b00      	cmp	r3, #0
   170be:	d100      	bne.n	170c2 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   170c0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_12[u32CoreId] = msr;
   170c2:	490a      	ldr	r1, [pc, #40]	; (170ec <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12+0x54>)
   170c4:	9b01      	ldr	r3, [sp, #4]
   170c6:	9a00      	ldr	r2, [sp, #0]
   170c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_12[u32CoreId]++;
   170cc:	4a06      	ldr	r2, [pc, #24]	; (170e8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12+0x50>)
   170ce:	9b01      	ldr	r3, [sp, #4]
   170d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   170d4:	1c5a      	adds	r2, r3, #1
   170d6:	4904      	ldr	r1, [pc, #16]	; (170e8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_12+0x50>)
   170d8:	9b01      	ldr	r3, [sp, #4]
   170da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   170de:	bf00      	nop
   170e0:	b003      	add	sp, #12
   170e2:	f85d fb04 	ldr.w	pc, [sp], #4
   170e6:	bf00      	nop
   170e8:	1fff9690 	.word	0x1fff9690
   170ec:	1fff968c 	.word	0x1fff968c

000170f0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12(void)
{
   170f0:	b500      	push	{lr}
   170f2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   170f4:	f7ea fb90 	bl	1818 <Sys_GetCoreID>
   170f8:	4603      	mov	r3, r0
   170fa:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_12[u32CoreId]--;
   170fc:	4a0d      	ldr	r2, [pc, #52]	; (17134 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12+0x44>)
   170fe:	9b01      	ldr	r3, [sp, #4]
   17100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17104:	1e5a      	subs	r2, r3, #1
   17106:	490b      	ldr	r1, [pc, #44]	; (17134 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12+0x44>)
   17108:	9b01      	ldr	r3, [sp, #4]
   1710a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
   1710e:	4a0a      	ldr	r2, [pc, #40]	; (17138 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12+0x48>)
   17110:	9b01      	ldr	r3, [sp, #4]
   17112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17116:	f003 0301 	and.w	r3, r3, #1
   1711a:	2b00      	cmp	r3, #0
   1711c:	d106      	bne.n	1712c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12+0x3c>
   1711e:	4a05      	ldr	r2, [pc, #20]	; (17134 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12+0x44>)
   17120:	9b01      	ldr	r3, [sp, #4]
   17122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17126:	2b00      	cmp	r3, #0
   17128:	d100      	bne.n	1712c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1712a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1712c:	bf00      	nop
   1712e:	b003      	add	sp, #12
   17130:	f85d fb04 	ldr.w	pc, [sp], #4
   17134:	1fff9690 	.word	0x1fff9690
   17138:	1fff968c 	.word	0x1fff968c

0001713c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13(void)
{
   1713c:	b500      	push	{lr}
   1713e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17140:	f7ea fb6a 	bl	1818 <Sys_GetCoreID>
   17144:	4603      	mov	r3, r0
   17146:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_13[u32CoreId])
   17148:	4a10      	ldr	r2, [pc, #64]	; (1718c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13+0x50>)
   1714a:	9b01      	ldr	r3, [sp, #4]
   1714c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17150:	2b00      	cmp	r3, #0
   17152:	d10d      	bne.n	17170 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17154:	f7e9 fbfc 	bl	950 <Pwm_schm_read_msr>
   17158:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1715a:	9b00      	ldr	r3, [sp, #0]
   1715c:	f003 0301 	and.w	r3, r3, #1
   17160:	2b00      	cmp	r3, #0
   17162:	d100      	bne.n	17166 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17164:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_13[u32CoreId] = msr;
   17166:	490a      	ldr	r1, [pc, #40]	; (17190 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13+0x54>)
   17168:	9b01      	ldr	r3, [sp, #4]
   1716a:	9a00      	ldr	r2, [sp, #0]
   1716c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_13[u32CoreId]++;
   17170:	4a06      	ldr	r2, [pc, #24]	; (1718c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13+0x50>)
   17172:	9b01      	ldr	r3, [sp, #4]
   17174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17178:	1c5a      	adds	r2, r3, #1
   1717a:	4904      	ldr	r1, [pc, #16]	; (1718c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_13+0x50>)
   1717c:	9b01      	ldr	r3, [sp, #4]
   1717e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17182:	bf00      	nop
   17184:	b003      	add	sp, #12
   17186:	f85d fb04 	ldr.w	pc, [sp], #4
   1718a:	bf00      	nop
   1718c:	1fff9698 	.word	0x1fff9698
   17190:	1fff9694 	.word	0x1fff9694

00017194 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13(void)
{
   17194:	b500      	push	{lr}
   17196:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17198:	f7ea fb3e 	bl	1818 <Sys_GetCoreID>
   1719c:	4603      	mov	r3, r0
   1719e:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_13[u32CoreId]--;
   171a0:	4a0d      	ldr	r2, [pc, #52]	; (171d8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13+0x44>)
   171a2:	9b01      	ldr	r3, [sp, #4]
   171a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   171a8:	1e5a      	subs	r2, r3, #1
   171aa:	490b      	ldr	r1, [pc, #44]	; (171d8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13+0x44>)
   171ac:	9b01      	ldr	r3, [sp, #4]
   171ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
   171b2:	4a0a      	ldr	r2, [pc, #40]	; (171dc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13+0x48>)
   171b4:	9b01      	ldr	r3, [sp, #4]
   171b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   171ba:	f003 0301 	and.w	r3, r3, #1
   171be:	2b00      	cmp	r3, #0
   171c0:	d106      	bne.n	171d0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13+0x3c>
   171c2:	4a05      	ldr	r2, [pc, #20]	; (171d8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13+0x44>)
   171c4:	9b01      	ldr	r3, [sp, #4]
   171c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   171ca:	2b00      	cmp	r3, #0
   171cc:	d100      	bne.n	171d0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   171ce:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   171d0:	bf00      	nop
   171d2:	b003      	add	sp, #12
   171d4:	f85d fb04 	ldr.w	pc, [sp], #4
   171d8:	1fff9698 	.word	0x1fff9698
   171dc:	1fff9694 	.word	0x1fff9694

000171e0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14(void)
{
   171e0:	b500      	push	{lr}
   171e2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   171e4:	f7ea fb18 	bl	1818 <Sys_GetCoreID>
   171e8:	4603      	mov	r3, r0
   171ea:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_14[u32CoreId])
   171ec:	4a10      	ldr	r2, [pc, #64]	; (17230 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14+0x50>)
   171ee:	9b01      	ldr	r3, [sp, #4]
   171f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   171f4:	2b00      	cmp	r3, #0
   171f6:	d10d      	bne.n	17214 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   171f8:	f7e9 fbaa 	bl	950 <Pwm_schm_read_msr>
   171fc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   171fe:	9b00      	ldr	r3, [sp, #0]
   17200:	f003 0301 	and.w	r3, r3, #1
   17204:	2b00      	cmp	r3, #0
   17206:	d100      	bne.n	1720a <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17208:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_14[u32CoreId] = msr;
   1720a:	490a      	ldr	r1, [pc, #40]	; (17234 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14+0x54>)
   1720c:	9b01      	ldr	r3, [sp, #4]
   1720e:	9a00      	ldr	r2, [sp, #0]
   17210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_14[u32CoreId]++;
   17214:	4a06      	ldr	r2, [pc, #24]	; (17230 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14+0x50>)
   17216:	9b01      	ldr	r3, [sp, #4]
   17218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1721c:	1c5a      	adds	r2, r3, #1
   1721e:	4904      	ldr	r1, [pc, #16]	; (17230 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_14+0x50>)
   17220:	9b01      	ldr	r3, [sp, #4]
   17222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17226:	bf00      	nop
   17228:	b003      	add	sp, #12
   1722a:	f85d fb04 	ldr.w	pc, [sp], #4
   1722e:	bf00      	nop
   17230:	1fff96a0 	.word	0x1fff96a0
   17234:	1fff969c 	.word	0x1fff969c

00017238 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14(void)
{
   17238:	b500      	push	{lr}
   1723a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1723c:	f7ea faec 	bl	1818 <Sys_GetCoreID>
   17240:	4603      	mov	r3, r0
   17242:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_14[u32CoreId]--;
   17244:	4a0d      	ldr	r2, [pc, #52]	; (1727c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14+0x44>)
   17246:	9b01      	ldr	r3, [sp, #4]
   17248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1724c:	1e5a      	subs	r2, r3, #1
   1724e:	490b      	ldr	r1, [pc, #44]	; (1727c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14+0x44>)
   17250:	9b01      	ldr	r3, [sp, #4]
   17252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
   17256:	4a0a      	ldr	r2, [pc, #40]	; (17280 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14+0x48>)
   17258:	9b01      	ldr	r3, [sp, #4]
   1725a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1725e:	f003 0301 	and.w	r3, r3, #1
   17262:	2b00      	cmp	r3, #0
   17264:	d106      	bne.n	17274 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14+0x3c>
   17266:	4a05      	ldr	r2, [pc, #20]	; (1727c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14+0x44>)
   17268:	9b01      	ldr	r3, [sp, #4]
   1726a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1726e:	2b00      	cmp	r3, #0
   17270:	d100      	bne.n	17274 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17272:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17274:	bf00      	nop
   17276:	b003      	add	sp, #12
   17278:	f85d fb04 	ldr.w	pc, [sp], #4
   1727c:	1fff96a0 	.word	0x1fff96a0
   17280:	1fff969c 	.word	0x1fff969c

00017284 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15(void)
{
   17284:	b500      	push	{lr}
   17286:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17288:	f7ea fac6 	bl	1818 <Sys_GetCoreID>
   1728c:	4603      	mov	r3, r0
   1728e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_15[u32CoreId])
   17290:	4a10      	ldr	r2, [pc, #64]	; (172d4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15+0x50>)
   17292:	9b01      	ldr	r3, [sp, #4]
   17294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17298:	2b00      	cmp	r3, #0
   1729a:	d10d      	bne.n	172b8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1729c:	f7e9 fb58 	bl	950 <Pwm_schm_read_msr>
   172a0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   172a2:	9b00      	ldr	r3, [sp, #0]
   172a4:	f003 0301 	and.w	r3, r3, #1
   172a8:	2b00      	cmp	r3, #0
   172aa:	d100      	bne.n	172ae <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   172ac:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_15[u32CoreId] = msr;
   172ae:	490a      	ldr	r1, [pc, #40]	; (172d8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15+0x54>)
   172b0:	9b01      	ldr	r3, [sp, #4]
   172b2:	9a00      	ldr	r2, [sp, #0]
   172b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_15[u32CoreId]++;
   172b8:	4a06      	ldr	r2, [pc, #24]	; (172d4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15+0x50>)
   172ba:	9b01      	ldr	r3, [sp, #4]
   172bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   172c0:	1c5a      	adds	r2, r3, #1
   172c2:	4904      	ldr	r1, [pc, #16]	; (172d4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_15+0x50>)
   172c4:	9b01      	ldr	r3, [sp, #4]
   172c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   172ca:	bf00      	nop
   172cc:	b003      	add	sp, #12
   172ce:	f85d fb04 	ldr.w	pc, [sp], #4
   172d2:	bf00      	nop
   172d4:	1fff96a8 	.word	0x1fff96a8
   172d8:	1fff96a4 	.word	0x1fff96a4

000172dc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15(void)
{
   172dc:	b500      	push	{lr}
   172de:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   172e0:	f7ea fa9a 	bl	1818 <Sys_GetCoreID>
   172e4:	4603      	mov	r3, r0
   172e6:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_15[u32CoreId]--;
   172e8:	4a0d      	ldr	r2, [pc, #52]	; (17320 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15+0x44>)
   172ea:	9b01      	ldr	r3, [sp, #4]
   172ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   172f0:	1e5a      	subs	r2, r3, #1
   172f2:	490b      	ldr	r1, [pc, #44]	; (17320 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15+0x44>)
   172f4:	9b01      	ldr	r3, [sp, #4]
   172f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
   172fa:	4a0a      	ldr	r2, [pc, #40]	; (17324 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15+0x48>)
   172fc:	9b01      	ldr	r3, [sp, #4]
   172fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17302:	f003 0301 	and.w	r3, r3, #1
   17306:	2b00      	cmp	r3, #0
   17308:	d106      	bne.n	17318 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15+0x3c>
   1730a:	4a05      	ldr	r2, [pc, #20]	; (17320 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15+0x44>)
   1730c:	9b01      	ldr	r3, [sp, #4]
   1730e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17312:	2b00      	cmp	r3, #0
   17314:	d100      	bne.n	17318 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17316:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17318:	bf00      	nop
   1731a:	b003      	add	sp, #12
   1731c:	f85d fb04 	ldr.w	pc, [sp], #4
   17320:	1fff96a8 	.word	0x1fff96a8
   17324:	1fff96a4 	.word	0x1fff96a4

00017328 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16(void)
{
   17328:	b500      	push	{lr}
   1732a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1732c:	f7ea fa74 	bl	1818 <Sys_GetCoreID>
   17330:	4603      	mov	r3, r0
   17332:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_16[u32CoreId])
   17334:	4a10      	ldr	r2, [pc, #64]	; (17378 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16+0x50>)
   17336:	9b01      	ldr	r3, [sp, #4]
   17338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1733c:	2b00      	cmp	r3, #0
   1733e:	d10d      	bne.n	1735c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17340:	f7e9 fb06 	bl	950 <Pwm_schm_read_msr>
   17344:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17346:	9b00      	ldr	r3, [sp, #0]
   17348:	f003 0301 	and.w	r3, r3, #1
   1734c:	2b00      	cmp	r3, #0
   1734e:	d100      	bne.n	17352 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17350:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_16[u32CoreId] = msr;
   17352:	490a      	ldr	r1, [pc, #40]	; (1737c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16+0x54>)
   17354:	9b01      	ldr	r3, [sp, #4]
   17356:	9a00      	ldr	r2, [sp, #0]
   17358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_16[u32CoreId]++;
   1735c:	4a06      	ldr	r2, [pc, #24]	; (17378 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16+0x50>)
   1735e:	9b01      	ldr	r3, [sp, #4]
   17360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17364:	1c5a      	adds	r2, r3, #1
   17366:	4904      	ldr	r1, [pc, #16]	; (17378 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_16+0x50>)
   17368:	9b01      	ldr	r3, [sp, #4]
   1736a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1736e:	bf00      	nop
   17370:	b003      	add	sp, #12
   17372:	f85d fb04 	ldr.w	pc, [sp], #4
   17376:	bf00      	nop
   17378:	1fff96b0 	.word	0x1fff96b0
   1737c:	1fff96ac 	.word	0x1fff96ac

00017380 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16(void)
{
   17380:	b500      	push	{lr}
   17382:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17384:	f7ea fa48 	bl	1818 <Sys_GetCoreID>
   17388:	4603      	mov	r3, r0
   1738a:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_16[u32CoreId]--;
   1738c:	4a0d      	ldr	r2, [pc, #52]	; (173c4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16+0x44>)
   1738e:	9b01      	ldr	r3, [sp, #4]
   17390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17394:	1e5a      	subs	r2, r3, #1
   17396:	490b      	ldr	r1, [pc, #44]	; (173c4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16+0x44>)
   17398:	9b01      	ldr	r3, [sp, #4]
   1739a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
   1739e:	4a0a      	ldr	r2, [pc, #40]	; (173c8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16+0x48>)
   173a0:	9b01      	ldr	r3, [sp, #4]
   173a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   173a6:	f003 0301 	and.w	r3, r3, #1
   173aa:	2b00      	cmp	r3, #0
   173ac:	d106      	bne.n	173bc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16+0x3c>
   173ae:	4a05      	ldr	r2, [pc, #20]	; (173c4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16+0x44>)
   173b0:	9b01      	ldr	r3, [sp, #4]
   173b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   173b6:	2b00      	cmp	r3, #0
   173b8:	d100      	bne.n	173bc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   173ba:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   173bc:	bf00      	nop
   173be:	b003      	add	sp, #12
   173c0:	f85d fb04 	ldr.w	pc, [sp], #4
   173c4:	1fff96b0 	.word	0x1fff96b0
   173c8:	1fff96ac 	.word	0x1fff96ac

000173cc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17(void)
{
   173cc:	b500      	push	{lr}
   173ce:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   173d0:	f7ea fa22 	bl	1818 <Sys_GetCoreID>
   173d4:	4603      	mov	r3, r0
   173d6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_17[u32CoreId])
   173d8:	4a10      	ldr	r2, [pc, #64]	; (1741c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17+0x50>)
   173da:	9b01      	ldr	r3, [sp, #4]
   173dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   173e0:	2b00      	cmp	r3, #0
   173e2:	d10d      	bne.n	17400 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   173e4:	f7e9 fab4 	bl	950 <Pwm_schm_read_msr>
   173e8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   173ea:	9b00      	ldr	r3, [sp, #0]
   173ec:	f003 0301 	and.w	r3, r3, #1
   173f0:	2b00      	cmp	r3, #0
   173f2:	d100      	bne.n	173f6 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   173f4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_17[u32CoreId] = msr;
   173f6:	490a      	ldr	r1, [pc, #40]	; (17420 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17+0x54>)
   173f8:	9b01      	ldr	r3, [sp, #4]
   173fa:	9a00      	ldr	r2, [sp, #0]
   173fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_17[u32CoreId]++;
   17400:	4a06      	ldr	r2, [pc, #24]	; (1741c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17+0x50>)
   17402:	9b01      	ldr	r3, [sp, #4]
   17404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17408:	1c5a      	adds	r2, r3, #1
   1740a:	4904      	ldr	r1, [pc, #16]	; (1741c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_17+0x50>)
   1740c:	9b01      	ldr	r3, [sp, #4]
   1740e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17412:	bf00      	nop
   17414:	b003      	add	sp, #12
   17416:	f85d fb04 	ldr.w	pc, [sp], #4
   1741a:	bf00      	nop
   1741c:	1fff96b8 	.word	0x1fff96b8
   17420:	1fff96b4 	.word	0x1fff96b4

00017424 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17(void)
{
   17424:	b500      	push	{lr}
   17426:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17428:	f7ea f9f6 	bl	1818 <Sys_GetCoreID>
   1742c:	4603      	mov	r3, r0
   1742e:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_17[u32CoreId]--;
   17430:	4a0d      	ldr	r2, [pc, #52]	; (17468 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17+0x44>)
   17432:	9b01      	ldr	r3, [sp, #4]
   17434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17438:	1e5a      	subs	r2, r3, #1
   1743a:	490b      	ldr	r1, [pc, #44]	; (17468 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17+0x44>)
   1743c:	9b01      	ldr	r3, [sp, #4]
   1743e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
   17442:	4a0a      	ldr	r2, [pc, #40]	; (1746c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17+0x48>)
   17444:	9b01      	ldr	r3, [sp, #4]
   17446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1744a:	f003 0301 	and.w	r3, r3, #1
   1744e:	2b00      	cmp	r3, #0
   17450:	d106      	bne.n	17460 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17+0x3c>
   17452:	4a05      	ldr	r2, [pc, #20]	; (17468 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17+0x44>)
   17454:	9b01      	ldr	r3, [sp, #4]
   17456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1745a:	2b00      	cmp	r3, #0
   1745c:	d100      	bne.n	17460 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1745e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17460:	bf00      	nop
   17462:	b003      	add	sp, #12
   17464:	f85d fb04 	ldr.w	pc, [sp], #4
   17468:	1fff96b8 	.word	0x1fff96b8
   1746c:	1fff96b4 	.word	0x1fff96b4

00017470 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18(void)
{
   17470:	b500      	push	{lr}
   17472:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17474:	f7ea f9d0 	bl	1818 <Sys_GetCoreID>
   17478:	4603      	mov	r3, r0
   1747a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_18[u32CoreId])
   1747c:	4a10      	ldr	r2, [pc, #64]	; (174c0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18+0x50>)
   1747e:	9b01      	ldr	r3, [sp, #4]
   17480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17484:	2b00      	cmp	r3, #0
   17486:	d10d      	bne.n	174a4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17488:	f7e9 fa62 	bl	950 <Pwm_schm_read_msr>
   1748c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1748e:	9b00      	ldr	r3, [sp, #0]
   17490:	f003 0301 	and.w	r3, r3, #1
   17494:	2b00      	cmp	r3, #0
   17496:	d100      	bne.n	1749a <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17498:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_18[u32CoreId] = msr;
   1749a:	490a      	ldr	r1, [pc, #40]	; (174c4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18+0x54>)
   1749c:	9b01      	ldr	r3, [sp, #4]
   1749e:	9a00      	ldr	r2, [sp, #0]
   174a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_18[u32CoreId]++;
   174a4:	4a06      	ldr	r2, [pc, #24]	; (174c0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18+0x50>)
   174a6:	9b01      	ldr	r3, [sp, #4]
   174a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   174ac:	1c5a      	adds	r2, r3, #1
   174ae:	4904      	ldr	r1, [pc, #16]	; (174c0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_18+0x50>)
   174b0:	9b01      	ldr	r3, [sp, #4]
   174b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   174b6:	bf00      	nop
   174b8:	b003      	add	sp, #12
   174ba:	f85d fb04 	ldr.w	pc, [sp], #4
   174be:	bf00      	nop
   174c0:	1fff96c0 	.word	0x1fff96c0
   174c4:	1fff96bc 	.word	0x1fff96bc

000174c8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18(void)
{
   174c8:	b500      	push	{lr}
   174ca:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   174cc:	f7ea f9a4 	bl	1818 <Sys_GetCoreID>
   174d0:	4603      	mov	r3, r0
   174d2:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_18[u32CoreId]--;
   174d4:	4a0d      	ldr	r2, [pc, #52]	; (1750c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18+0x44>)
   174d6:	9b01      	ldr	r3, [sp, #4]
   174d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   174dc:	1e5a      	subs	r2, r3, #1
   174de:	490b      	ldr	r1, [pc, #44]	; (1750c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18+0x44>)
   174e0:	9b01      	ldr	r3, [sp, #4]
   174e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
   174e6:	4a0a      	ldr	r2, [pc, #40]	; (17510 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18+0x48>)
   174e8:	9b01      	ldr	r3, [sp, #4]
   174ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   174ee:	f003 0301 	and.w	r3, r3, #1
   174f2:	2b00      	cmp	r3, #0
   174f4:	d106      	bne.n	17504 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18+0x3c>
   174f6:	4a05      	ldr	r2, [pc, #20]	; (1750c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18+0x44>)
   174f8:	9b01      	ldr	r3, [sp, #4]
   174fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   174fe:	2b00      	cmp	r3, #0
   17500:	d100      	bne.n	17504 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17502:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17504:	bf00      	nop
   17506:	b003      	add	sp, #12
   17508:	f85d fb04 	ldr.w	pc, [sp], #4
   1750c:	1fff96c0 	.word	0x1fff96c0
   17510:	1fff96bc 	.word	0x1fff96bc

00017514 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19(void)
{
   17514:	b500      	push	{lr}
   17516:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17518:	f7ea f97e 	bl	1818 <Sys_GetCoreID>
   1751c:	4603      	mov	r3, r0
   1751e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_19[u32CoreId])
   17520:	4a10      	ldr	r2, [pc, #64]	; (17564 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19+0x50>)
   17522:	9b01      	ldr	r3, [sp, #4]
   17524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17528:	2b00      	cmp	r3, #0
   1752a:	d10d      	bne.n	17548 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1752c:	f7e9 fa10 	bl	950 <Pwm_schm_read_msr>
   17530:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17532:	9b00      	ldr	r3, [sp, #0]
   17534:	f003 0301 	and.w	r3, r3, #1
   17538:	2b00      	cmp	r3, #0
   1753a:	d100      	bne.n	1753e <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1753c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_19[u32CoreId] = msr;
   1753e:	490a      	ldr	r1, [pc, #40]	; (17568 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19+0x54>)
   17540:	9b01      	ldr	r3, [sp, #4]
   17542:	9a00      	ldr	r2, [sp, #0]
   17544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_19[u32CoreId]++;
   17548:	4a06      	ldr	r2, [pc, #24]	; (17564 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19+0x50>)
   1754a:	9b01      	ldr	r3, [sp, #4]
   1754c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17550:	1c5a      	adds	r2, r3, #1
   17552:	4904      	ldr	r1, [pc, #16]	; (17564 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_19+0x50>)
   17554:	9b01      	ldr	r3, [sp, #4]
   17556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1755a:	bf00      	nop
   1755c:	b003      	add	sp, #12
   1755e:	f85d fb04 	ldr.w	pc, [sp], #4
   17562:	bf00      	nop
   17564:	1fff96c8 	.word	0x1fff96c8
   17568:	1fff96c4 	.word	0x1fff96c4

0001756c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19(void)
{
   1756c:	b500      	push	{lr}
   1756e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17570:	f7ea f952 	bl	1818 <Sys_GetCoreID>
   17574:	4603      	mov	r3, r0
   17576:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_19[u32CoreId]--;
   17578:	4a0d      	ldr	r2, [pc, #52]	; (175b0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19+0x44>)
   1757a:	9b01      	ldr	r3, [sp, #4]
   1757c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17580:	1e5a      	subs	r2, r3, #1
   17582:	490b      	ldr	r1, [pc, #44]	; (175b0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19+0x44>)
   17584:	9b01      	ldr	r3, [sp, #4]
   17586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
   1758a:	4a0a      	ldr	r2, [pc, #40]	; (175b4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19+0x48>)
   1758c:	9b01      	ldr	r3, [sp, #4]
   1758e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17592:	f003 0301 	and.w	r3, r3, #1
   17596:	2b00      	cmp	r3, #0
   17598:	d106      	bne.n	175a8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19+0x3c>
   1759a:	4a05      	ldr	r2, [pc, #20]	; (175b0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19+0x44>)
   1759c:	9b01      	ldr	r3, [sp, #4]
   1759e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   175a2:	2b00      	cmp	r3, #0
   175a4:	d100      	bne.n	175a8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   175a6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   175a8:	bf00      	nop
   175aa:	b003      	add	sp, #12
   175ac:	f85d fb04 	ldr.w	pc, [sp], #4
   175b0:	1fff96c8 	.word	0x1fff96c8
   175b4:	1fff96c4 	.word	0x1fff96c4

000175b8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20(void)
{
   175b8:	b500      	push	{lr}
   175ba:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   175bc:	f7ea f92c 	bl	1818 <Sys_GetCoreID>
   175c0:	4603      	mov	r3, r0
   175c2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_20[u32CoreId])
   175c4:	4a10      	ldr	r2, [pc, #64]	; (17608 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20+0x50>)
   175c6:	9b01      	ldr	r3, [sp, #4]
   175c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   175cc:	2b00      	cmp	r3, #0
   175ce:	d10d      	bne.n	175ec <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   175d0:	f7e9 f9be 	bl	950 <Pwm_schm_read_msr>
   175d4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   175d6:	9b00      	ldr	r3, [sp, #0]
   175d8:	f003 0301 	and.w	r3, r3, #1
   175dc:	2b00      	cmp	r3, #0
   175de:	d100      	bne.n	175e2 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   175e0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_20[u32CoreId] = msr;
   175e2:	490a      	ldr	r1, [pc, #40]	; (1760c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20+0x54>)
   175e4:	9b01      	ldr	r3, [sp, #4]
   175e6:	9a00      	ldr	r2, [sp, #0]
   175e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_20[u32CoreId]++;
   175ec:	4a06      	ldr	r2, [pc, #24]	; (17608 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20+0x50>)
   175ee:	9b01      	ldr	r3, [sp, #4]
   175f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   175f4:	1c5a      	adds	r2, r3, #1
   175f6:	4904      	ldr	r1, [pc, #16]	; (17608 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_20+0x50>)
   175f8:	9b01      	ldr	r3, [sp, #4]
   175fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   175fe:	bf00      	nop
   17600:	b003      	add	sp, #12
   17602:	f85d fb04 	ldr.w	pc, [sp], #4
   17606:	bf00      	nop
   17608:	1fff96d0 	.word	0x1fff96d0
   1760c:	1fff96cc 	.word	0x1fff96cc

00017610 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20(void)
{
   17610:	b500      	push	{lr}
   17612:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17614:	f7ea f900 	bl	1818 <Sys_GetCoreID>
   17618:	4603      	mov	r3, r0
   1761a:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_20[u32CoreId]--;
   1761c:	4a0d      	ldr	r2, [pc, #52]	; (17654 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20+0x44>)
   1761e:	9b01      	ldr	r3, [sp, #4]
   17620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17624:	1e5a      	subs	r2, r3, #1
   17626:	490b      	ldr	r1, [pc, #44]	; (17654 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20+0x44>)
   17628:	9b01      	ldr	r3, [sp, #4]
   1762a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
   1762e:	4a0a      	ldr	r2, [pc, #40]	; (17658 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20+0x48>)
   17630:	9b01      	ldr	r3, [sp, #4]
   17632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17636:	f003 0301 	and.w	r3, r3, #1
   1763a:	2b00      	cmp	r3, #0
   1763c:	d106      	bne.n	1764c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20+0x3c>
   1763e:	4a05      	ldr	r2, [pc, #20]	; (17654 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20+0x44>)
   17640:	9b01      	ldr	r3, [sp, #4]
   17642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17646:	2b00      	cmp	r3, #0
   17648:	d100      	bne.n	1764c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1764a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1764c:	bf00      	nop
   1764e:	b003      	add	sp, #12
   17650:	f85d fb04 	ldr.w	pc, [sp], #4
   17654:	1fff96d0 	.word	0x1fff96d0
   17658:	1fff96cc 	.word	0x1fff96cc

0001765c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21(void)
{
   1765c:	b500      	push	{lr}
   1765e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17660:	f7ea f8da 	bl	1818 <Sys_GetCoreID>
   17664:	4603      	mov	r3, r0
   17666:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_21[u32CoreId])
   17668:	4a10      	ldr	r2, [pc, #64]	; (176ac <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21+0x50>)
   1766a:	9b01      	ldr	r3, [sp, #4]
   1766c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17670:	2b00      	cmp	r3, #0
   17672:	d10d      	bne.n	17690 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17674:	f7e9 f96c 	bl	950 <Pwm_schm_read_msr>
   17678:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1767a:	9b00      	ldr	r3, [sp, #0]
   1767c:	f003 0301 	and.w	r3, r3, #1
   17680:	2b00      	cmp	r3, #0
   17682:	d100      	bne.n	17686 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17684:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_21[u32CoreId] = msr;
   17686:	490a      	ldr	r1, [pc, #40]	; (176b0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21+0x54>)
   17688:	9b01      	ldr	r3, [sp, #4]
   1768a:	9a00      	ldr	r2, [sp, #0]
   1768c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_21[u32CoreId]++;
   17690:	4a06      	ldr	r2, [pc, #24]	; (176ac <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21+0x50>)
   17692:	9b01      	ldr	r3, [sp, #4]
   17694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17698:	1c5a      	adds	r2, r3, #1
   1769a:	4904      	ldr	r1, [pc, #16]	; (176ac <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_21+0x50>)
   1769c:	9b01      	ldr	r3, [sp, #4]
   1769e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   176a2:	bf00      	nop
   176a4:	b003      	add	sp, #12
   176a6:	f85d fb04 	ldr.w	pc, [sp], #4
   176aa:	bf00      	nop
   176ac:	1fff96d8 	.word	0x1fff96d8
   176b0:	1fff96d4 	.word	0x1fff96d4

000176b4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21(void)
{
   176b4:	b500      	push	{lr}
   176b6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   176b8:	f7ea f8ae 	bl	1818 <Sys_GetCoreID>
   176bc:	4603      	mov	r3, r0
   176be:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_21[u32CoreId]--;
   176c0:	4a0d      	ldr	r2, [pc, #52]	; (176f8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21+0x44>)
   176c2:	9b01      	ldr	r3, [sp, #4]
   176c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   176c8:	1e5a      	subs	r2, r3, #1
   176ca:	490b      	ldr	r1, [pc, #44]	; (176f8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21+0x44>)
   176cc:	9b01      	ldr	r3, [sp, #4]
   176ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_21[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_21[u32CoreId]))         /*if interrupts were enabled*/
   176d2:	4a0a      	ldr	r2, [pc, #40]	; (176fc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21+0x48>)
   176d4:	9b01      	ldr	r3, [sp, #4]
   176d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   176da:	f003 0301 	and.w	r3, r3, #1
   176de:	2b00      	cmp	r3, #0
   176e0:	d106      	bne.n	176f0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21+0x3c>
   176e2:	4a05      	ldr	r2, [pc, #20]	; (176f8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21+0x44>)
   176e4:	9b01      	ldr	r3, [sp, #4]
   176e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   176ea:	2b00      	cmp	r3, #0
   176ec:	d100      	bne.n	176f0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_21+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   176ee:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   176f0:	bf00      	nop
   176f2:	b003      	add	sp, #12
   176f4:	f85d fb04 	ldr.w	pc, [sp], #4
   176f8:	1fff96d8 	.word	0x1fff96d8
   176fc:	1fff96d4 	.word	0x1fff96d4

00017700 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22(void)
{
   17700:	b500      	push	{lr}
   17702:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17704:	f7ea f888 	bl	1818 <Sys_GetCoreID>
   17708:	4603      	mov	r3, r0
   1770a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_22[u32CoreId])
   1770c:	4a10      	ldr	r2, [pc, #64]	; (17750 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22+0x50>)
   1770e:	9b01      	ldr	r3, [sp, #4]
   17710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17714:	2b00      	cmp	r3, #0
   17716:	d10d      	bne.n	17734 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17718:	f7e9 f91a 	bl	950 <Pwm_schm_read_msr>
   1771c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1771e:	9b00      	ldr	r3, [sp, #0]
   17720:	f003 0301 	and.w	r3, r3, #1
   17724:	2b00      	cmp	r3, #0
   17726:	d100      	bne.n	1772a <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17728:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_22[u32CoreId] = msr;
   1772a:	490a      	ldr	r1, [pc, #40]	; (17754 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22+0x54>)
   1772c:	9b01      	ldr	r3, [sp, #4]
   1772e:	9a00      	ldr	r2, [sp, #0]
   17730:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_22[u32CoreId]++;
   17734:	4a06      	ldr	r2, [pc, #24]	; (17750 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22+0x50>)
   17736:	9b01      	ldr	r3, [sp, #4]
   17738:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1773c:	1c5a      	adds	r2, r3, #1
   1773e:	4904      	ldr	r1, [pc, #16]	; (17750 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_22+0x50>)
   17740:	9b01      	ldr	r3, [sp, #4]
   17742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17746:	bf00      	nop
   17748:	b003      	add	sp, #12
   1774a:	f85d fb04 	ldr.w	pc, [sp], #4
   1774e:	bf00      	nop
   17750:	1fff96e0 	.word	0x1fff96e0
   17754:	1fff96dc 	.word	0x1fff96dc

00017758 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22(void)
{
   17758:	b500      	push	{lr}
   1775a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1775c:	f7ea f85c 	bl	1818 <Sys_GetCoreID>
   17760:	4603      	mov	r3, r0
   17762:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_22[u32CoreId]--;
   17764:	4a0d      	ldr	r2, [pc, #52]	; (1779c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22+0x44>)
   17766:	9b01      	ldr	r3, [sp, #4]
   17768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1776c:	1e5a      	subs	r2, r3, #1
   1776e:	490b      	ldr	r1, [pc, #44]	; (1779c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22+0x44>)
   17770:	9b01      	ldr	r3, [sp, #4]
   17772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_22[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_22[u32CoreId]))         /*if interrupts were enabled*/
   17776:	4a0a      	ldr	r2, [pc, #40]	; (177a0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22+0x48>)
   17778:	9b01      	ldr	r3, [sp, #4]
   1777a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1777e:	f003 0301 	and.w	r3, r3, #1
   17782:	2b00      	cmp	r3, #0
   17784:	d106      	bne.n	17794 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22+0x3c>
   17786:	4a05      	ldr	r2, [pc, #20]	; (1779c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22+0x44>)
   17788:	9b01      	ldr	r3, [sp, #4]
   1778a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1778e:	2b00      	cmp	r3, #0
   17790:	d100      	bne.n	17794 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_22+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17792:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17794:	bf00      	nop
   17796:	b003      	add	sp, #12
   17798:	f85d fb04 	ldr.w	pc, [sp], #4
   1779c:	1fff96e0 	.word	0x1fff96e0
   177a0:	1fff96dc 	.word	0x1fff96dc

000177a4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23(void)
{
   177a4:	b500      	push	{lr}
   177a6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   177a8:	f7ea f836 	bl	1818 <Sys_GetCoreID>
   177ac:	4603      	mov	r3, r0
   177ae:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_23[u32CoreId])
   177b0:	4a10      	ldr	r2, [pc, #64]	; (177f4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23+0x50>)
   177b2:	9b01      	ldr	r3, [sp, #4]
   177b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   177b8:	2b00      	cmp	r3, #0
   177ba:	d10d      	bne.n	177d8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   177bc:	f7e9 f8c8 	bl	950 <Pwm_schm_read_msr>
   177c0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   177c2:	9b00      	ldr	r3, [sp, #0]
   177c4:	f003 0301 	and.w	r3, r3, #1
   177c8:	2b00      	cmp	r3, #0
   177ca:	d100      	bne.n	177ce <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   177cc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_23[u32CoreId] = msr;
   177ce:	490a      	ldr	r1, [pc, #40]	; (177f8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23+0x54>)
   177d0:	9b01      	ldr	r3, [sp, #4]
   177d2:	9a00      	ldr	r2, [sp, #0]
   177d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_23[u32CoreId]++;
   177d8:	4a06      	ldr	r2, [pc, #24]	; (177f4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23+0x50>)
   177da:	9b01      	ldr	r3, [sp, #4]
   177dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   177e0:	1c5a      	adds	r2, r3, #1
   177e2:	4904      	ldr	r1, [pc, #16]	; (177f4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_23+0x50>)
   177e4:	9b01      	ldr	r3, [sp, #4]
   177e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   177ea:	bf00      	nop
   177ec:	b003      	add	sp, #12
   177ee:	f85d fb04 	ldr.w	pc, [sp], #4
   177f2:	bf00      	nop
   177f4:	1fff96e8 	.word	0x1fff96e8
   177f8:	1fff96e4 	.word	0x1fff96e4

000177fc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23(void)
{
   177fc:	b500      	push	{lr}
   177fe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17800:	f7ea f80a 	bl	1818 <Sys_GetCoreID>
   17804:	4603      	mov	r3, r0
   17806:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_23[u32CoreId]--;
   17808:	4a0d      	ldr	r2, [pc, #52]	; (17840 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23+0x44>)
   1780a:	9b01      	ldr	r3, [sp, #4]
   1780c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17810:	1e5a      	subs	r2, r3, #1
   17812:	490b      	ldr	r1, [pc, #44]	; (17840 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23+0x44>)
   17814:	9b01      	ldr	r3, [sp, #4]
   17816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_23[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_23[u32CoreId]))         /*if interrupts were enabled*/
   1781a:	4a0a      	ldr	r2, [pc, #40]	; (17844 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23+0x48>)
   1781c:	9b01      	ldr	r3, [sp, #4]
   1781e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17822:	f003 0301 	and.w	r3, r3, #1
   17826:	2b00      	cmp	r3, #0
   17828:	d106      	bne.n	17838 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23+0x3c>
   1782a:	4a05      	ldr	r2, [pc, #20]	; (17840 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23+0x44>)
   1782c:	9b01      	ldr	r3, [sp, #4]
   1782e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17832:	2b00      	cmp	r3, #0
   17834:	d100      	bne.n	17838 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_23+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17836:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17838:	bf00      	nop
   1783a:	b003      	add	sp, #12
   1783c:	f85d fb04 	ldr.w	pc, [sp], #4
   17840:	1fff96e8 	.word	0x1fff96e8
   17844:	1fff96e4 	.word	0x1fff96e4

00017848 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24(void)
{
   17848:	b500      	push	{lr}
   1784a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1784c:	f7e9 ffe4 	bl	1818 <Sys_GetCoreID>
   17850:	4603      	mov	r3, r0
   17852:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_24[u32CoreId])
   17854:	4a10      	ldr	r2, [pc, #64]	; (17898 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24+0x50>)
   17856:	9b01      	ldr	r3, [sp, #4]
   17858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1785c:	2b00      	cmp	r3, #0
   1785e:	d10d      	bne.n	1787c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17860:	f7e9 f876 	bl	950 <Pwm_schm_read_msr>
   17864:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17866:	9b00      	ldr	r3, [sp, #0]
   17868:	f003 0301 	and.w	r3, r3, #1
   1786c:	2b00      	cmp	r3, #0
   1786e:	d100      	bne.n	17872 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17870:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_24[u32CoreId] = msr;
   17872:	490a      	ldr	r1, [pc, #40]	; (1789c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24+0x54>)
   17874:	9b01      	ldr	r3, [sp, #4]
   17876:	9a00      	ldr	r2, [sp, #0]
   17878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_24[u32CoreId]++;
   1787c:	4a06      	ldr	r2, [pc, #24]	; (17898 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24+0x50>)
   1787e:	9b01      	ldr	r3, [sp, #4]
   17880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17884:	1c5a      	adds	r2, r3, #1
   17886:	4904      	ldr	r1, [pc, #16]	; (17898 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_24+0x50>)
   17888:	9b01      	ldr	r3, [sp, #4]
   1788a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1788e:	bf00      	nop
   17890:	b003      	add	sp, #12
   17892:	f85d fb04 	ldr.w	pc, [sp], #4
   17896:	bf00      	nop
   17898:	1fff96f0 	.word	0x1fff96f0
   1789c:	1fff96ec 	.word	0x1fff96ec

000178a0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24(void)
{
   178a0:	b500      	push	{lr}
   178a2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   178a4:	f7e9 ffb8 	bl	1818 <Sys_GetCoreID>
   178a8:	4603      	mov	r3, r0
   178aa:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_24[u32CoreId]--;
   178ac:	4a0d      	ldr	r2, [pc, #52]	; (178e4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24+0x44>)
   178ae:	9b01      	ldr	r3, [sp, #4]
   178b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   178b4:	1e5a      	subs	r2, r3, #1
   178b6:	490b      	ldr	r1, [pc, #44]	; (178e4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24+0x44>)
   178b8:	9b01      	ldr	r3, [sp, #4]
   178ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_24[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_24[u32CoreId]))         /*if interrupts were enabled*/
   178be:	4a0a      	ldr	r2, [pc, #40]	; (178e8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24+0x48>)
   178c0:	9b01      	ldr	r3, [sp, #4]
   178c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   178c6:	f003 0301 	and.w	r3, r3, #1
   178ca:	2b00      	cmp	r3, #0
   178cc:	d106      	bne.n	178dc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24+0x3c>
   178ce:	4a05      	ldr	r2, [pc, #20]	; (178e4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24+0x44>)
   178d0:	9b01      	ldr	r3, [sp, #4]
   178d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   178d6:	2b00      	cmp	r3, #0
   178d8:	d100      	bne.n	178dc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_24+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   178da:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   178dc:	bf00      	nop
   178de:	b003      	add	sp, #12
   178e0:	f85d fb04 	ldr.w	pc, [sp], #4
   178e4:	1fff96f0 	.word	0x1fff96f0
   178e8:	1fff96ec 	.word	0x1fff96ec

000178ec <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25(void)
{
   178ec:	b500      	push	{lr}
   178ee:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   178f0:	f7e9 ff92 	bl	1818 <Sys_GetCoreID>
   178f4:	4603      	mov	r3, r0
   178f6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_25[u32CoreId])
   178f8:	4a10      	ldr	r2, [pc, #64]	; (1793c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25+0x50>)
   178fa:	9b01      	ldr	r3, [sp, #4]
   178fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17900:	2b00      	cmp	r3, #0
   17902:	d10d      	bne.n	17920 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17904:	f7e9 f824 	bl	950 <Pwm_schm_read_msr>
   17908:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1790a:	9b00      	ldr	r3, [sp, #0]
   1790c:	f003 0301 	and.w	r3, r3, #1
   17910:	2b00      	cmp	r3, #0
   17912:	d100      	bne.n	17916 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17914:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_25[u32CoreId] = msr;
   17916:	490a      	ldr	r1, [pc, #40]	; (17940 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25+0x54>)
   17918:	9b01      	ldr	r3, [sp, #4]
   1791a:	9a00      	ldr	r2, [sp, #0]
   1791c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_25[u32CoreId]++;
   17920:	4a06      	ldr	r2, [pc, #24]	; (1793c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25+0x50>)
   17922:	9b01      	ldr	r3, [sp, #4]
   17924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17928:	1c5a      	adds	r2, r3, #1
   1792a:	4904      	ldr	r1, [pc, #16]	; (1793c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_25+0x50>)
   1792c:	9b01      	ldr	r3, [sp, #4]
   1792e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17932:	bf00      	nop
   17934:	b003      	add	sp, #12
   17936:	f85d fb04 	ldr.w	pc, [sp], #4
   1793a:	bf00      	nop
   1793c:	1fff96f8 	.word	0x1fff96f8
   17940:	1fff96f4 	.word	0x1fff96f4

00017944 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25(void)
{
   17944:	b500      	push	{lr}
   17946:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17948:	f7e9 ff66 	bl	1818 <Sys_GetCoreID>
   1794c:	4603      	mov	r3, r0
   1794e:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_25[u32CoreId]--;
   17950:	4a0d      	ldr	r2, [pc, #52]	; (17988 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25+0x44>)
   17952:	9b01      	ldr	r3, [sp, #4]
   17954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17958:	1e5a      	subs	r2, r3, #1
   1795a:	490b      	ldr	r1, [pc, #44]	; (17988 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25+0x44>)
   1795c:	9b01      	ldr	r3, [sp, #4]
   1795e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_25[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_25[u32CoreId]))         /*if interrupts were enabled*/
   17962:	4a0a      	ldr	r2, [pc, #40]	; (1798c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25+0x48>)
   17964:	9b01      	ldr	r3, [sp, #4]
   17966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1796a:	f003 0301 	and.w	r3, r3, #1
   1796e:	2b00      	cmp	r3, #0
   17970:	d106      	bne.n	17980 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25+0x3c>
   17972:	4a05      	ldr	r2, [pc, #20]	; (17988 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25+0x44>)
   17974:	9b01      	ldr	r3, [sp, #4]
   17976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1797a:	2b00      	cmp	r3, #0
   1797c:	d100      	bne.n	17980 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_25+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1797e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17980:	bf00      	nop
   17982:	b003      	add	sp, #12
   17984:	f85d fb04 	ldr.w	pc, [sp], #4
   17988:	1fff96f8 	.word	0x1fff96f8
   1798c:	1fff96f4 	.word	0x1fff96f4

00017990 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26(void)
{
   17990:	b500      	push	{lr}
   17992:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17994:	f7e9 ff40 	bl	1818 <Sys_GetCoreID>
   17998:	4603      	mov	r3, r0
   1799a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_26[u32CoreId])
   1799c:	4a10      	ldr	r2, [pc, #64]	; (179e0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26+0x50>)
   1799e:	9b01      	ldr	r3, [sp, #4]
   179a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   179a4:	2b00      	cmp	r3, #0
   179a6:	d10d      	bne.n	179c4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   179a8:	f7e8 ffd2 	bl	950 <Pwm_schm_read_msr>
   179ac:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   179ae:	9b00      	ldr	r3, [sp, #0]
   179b0:	f003 0301 	and.w	r3, r3, #1
   179b4:	2b00      	cmp	r3, #0
   179b6:	d100      	bne.n	179ba <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   179b8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_26[u32CoreId] = msr;
   179ba:	490a      	ldr	r1, [pc, #40]	; (179e4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26+0x54>)
   179bc:	9b01      	ldr	r3, [sp, #4]
   179be:	9a00      	ldr	r2, [sp, #0]
   179c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_26[u32CoreId]++;
   179c4:	4a06      	ldr	r2, [pc, #24]	; (179e0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26+0x50>)
   179c6:	9b01      	ldr	r3, [sp, #4]
   179c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   179cc:	1c5a      	adds	r2, r3, #1
   179ce:	4904      	ldr	r1, [pc, #16]	; (179e0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_26+0x50>)
   179d0:	9b01      	ldr	r3, [sp, #4]
   179d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   179d6:	bf00      	nop
   179d8:	b003      	add	sp, #12
   179da:	f85d fb04 	ldr.w	pc, [sp], #4
   179de:	bf00      	nop
   179e0:	1fff9700 	.word	0x1fff9700
   179e4:	1fff96fc 	.word	0x1fff96fc

000179e8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26(void)
{
   179e8:	b500      	push	{lr}
   179ea:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   179ec:	f7e9 ff14 	bl	1818 <Sys_GetCoreID>
   179f0:	4603      	mov	r3, r0
   179f2:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_26[u32CoreId]--;
   179f4:	4a0d      	ldr	r2, [pc, #52]	; (17a2c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26+0x44>)
   179f6:	9b01      	ldr	r3, [sp, #4]
   179f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   179fc:	1e5a      	subs	r2, r3, #1
   179fe:	490b      	ldr	r1, [pc, #44]	; (17a2c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26+0x44>)
   17a00:	9b01      	ldr	r3, [sp, #4]
   17a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_26[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_26[u32CoreId]))         /*if interrupts were enabled*/
   17a06:	4a0a      	ldr	r2, [pc, #40]	; (17a30 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26+0x48>)
   17a08:	9b01      	ldr	r3, [sp, #4]
   17a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17a0e:	f003 0301 	and.w	r3, r3, #1
   17a12:	2b00      	cmp	r3, #0
   17a14:	d106      	bne.n	17a24 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26+0x3c>
   17a16:	4a05      	ldr	r2, [pc, #20]	; (17a2c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26+0x44>)
   17a18:	9b01      	ldr	r3, [sp, #4]
   17a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17a1e:	2b00      	cmp	r3, #0
   17a20:	d100      	bne.n	17a24 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_26+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17a22:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17a24:	bf00      	nop
   17a26:	b003      	add	sp, #12
   17a28:	f85d fb04 	ldr.w	pc, [sp], #4
   17a2c:	1fff9700 	.word	0x1fff9700
   17a30:	1fff96fc 	.word	0x1fff96fc

00017a34 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27(void)
{
   17a34:	b500      	push	{lr}
   17a36:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17a38:	f7e9 feee 	bl	1818 <Sys_GetCoreID>
   17a3c:	4603      	mov	r3, r0
   17a3e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_27[u32CoreId])
   17a40:	4a10      	ldr	r2, [pc, #64]	; (17a84 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27+0x50>)
   17a42:	9b01      	ldr	r3, [sp, #4]
   17a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17a48:	2b00      	cmp	r3, #0
   17a4a:	d10d      	bne.n	17a68 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17a4c:	f7e8 ff80 	bl	950 <Pwm_schm_read_msr>
   17a50:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17a52:	9b00      	ldr	r3, [sp, #0]
   17a54:	f003 0301 	and.w	r3, r3, #1
   17a58:	2b00      	cmp	r3, #0
   17a5a:	d100      	bne.n	17a5e <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17a5c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_27[u32CoreId] = msr;
   17a5e:	490a      	ldr	r1, [pc, #40]	; (17a88 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27+0x54>)
   17a60:	9b01      	ldr	r3, [sp, #4]
   17a62:	9a00      	ldr	r2, [sp, #0]
   17a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_27[u32CoreId]++;
   17a68:	4a06      	ldr	r2, [pc, #24]	; (17a84 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27+0x50>)
   17a6a:	9b01      	ldr	r3, [sp, #4]
   17a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17a70:	1c5a      	adds	r2, r3, #1
   17a72:	4904      	ldr	r1, [pc, #16]	; (17a84 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_27+0x50>)
   17a74:	9b01      	ldr	r3, [sp, #4]
   17a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17a7a:	bf00      	nop
   17a7c:	b003      	add	sp, #12
   17a7e:	f85d fb04 	ldr.w	pc, [sp], #4
   17a82:	bf00      	nop
   17a84:	1fff9708 	.word	0x1fff9708
   17a88:	1fff9704 	.word	0x1fff9704

00017a8c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27(void)
{
   17a8c:	b500      	push	{lr}
   17a8e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17a90:	f7e9 fec2 	bl	1818 <Sys_GetCoreID>
   17a94:	4603      	mov	r3, r0
   17a96:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_27[u32CoreId]--;
   17a98:	4a0d      	ldr	r2, [pc, #52]	; (17ad0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27+0x44>)
   17a9a:	9b01      	ldr	r3, [sp, #4]
   17a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17aa0:	1e5a      	subs	r2, r3, #1
   17aa2:	490b      	ldr	r1, [pc, #44]	; (17ad0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27+0x44>)
   17aa4:	9b01      	ldr	r3, [sp, #4]
   17aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_27[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_27[u32CoreId]))         /*if interrupts were enabled*/
   17aaa:	4a0a      	ldr	r2, [pc, #40]	; (17ad4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27+0x48>)
   17aac:	9b01      	ldr	r3, [sp, #4]
   17aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17ab2:	f003 0301 	and.w	r3, r3, #1
   17ab6:	2b00      	cmp	r3, #0
   17ab8:	d106      	bne.n	17ac8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27+0x3c>
   17aba:	4a05      	ldr	r2, [pc, #20]	; (17ad0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27+0x44>)
   17abc:	9b01      	ldr	r3, [sp, #4]
   17abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17ac2:	2b00      	cmp	r3, #0
   17ac4:	d100      	bne.n	17ac8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_27+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17ac6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17ac8:	bf00      	nop
   17aca:	b003      	add	sp, #12
   17acc:	f85d fb04 	ldr.w	pc, [sp], #4
   17ad0:	1fff9708 	.word	0x1fff9708
   17ad4:	1fff9704 	.word	0x1fff9704

00017ad8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28(void)
{
   17ad8:	b500      	push	{lr}
   17ada:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17adc:	f7e9 fe9c 	bl	1818 <Sys_GetCoreID>
   17ae0:	4603      	mov	r3, r0
   17ae2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_28[u32CoreId])
   17ae4:	4a10      	ldr	r2, [pc, #64]	; (17b28 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28+0x50>)
   17ae6:	9b01      	ldr	r3, [sp, #4]
   17ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17aec:	2b00      	cmp	r3, #0
   17aee:	d10d      	bne.n	17b0c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17af0:	f7e8 ff2e 	bl	950 <Pwm_schm_read_msr>
   17af4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17af6:	9b00      	ldr	r3, [sp, #0]
   17af8:	f003 0301 	and.w	r3, r3, #1
   17afc:	2b00      	cmp	r3, #0
   17afe:	d100      	bne.n	17b02 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17b00:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_28[u32CoreId] = msr;
   17b02:	490a      	ldr	r1, [pc, #40]	; (17b2c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28+0x54>)
   17b04:	9b01      	ldr	r3, [sp, #4]
   17b06:	9a00      	ldr	r2, [sp, #0]
   17b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_28[u32CoreId]++;
   17b0c:	4a06      	ldr	r2, [pc, #24]	; (17b28 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28+0x50>)
   17b0e:	9b01      	ldr	r3, [sp, #4]
   17b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17b14:	1c5a      	adds	r2, r3, #1
   17b16:	4904      	ldr	r1, [pc, #16]	; (17b28 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_28+0x50>)
   17b18:	9b01      	ldr	r3, [sp, #4]
   17b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17b1e:	bf00      	nop
   17b20:	b003      	add	sp, #12
   17b22:	f85d fb04 	ldr.w	pc, [sp], #4
   17b26:	bf00      	nop
   17b28:	1fff9710 	.word	0x1fff9710
   17b2c:	1fff970c 	.word	0x1fff970c

00017b30 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28(void)
{
   17b30:	b500      	push	{lr}
   17b32:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17b34:	f7e9 fe70 	bl	1818 <Sys_GetCoreID>
   17b38:	4603      	mov	r3, r0
   17b3a:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_28[u32CoreId]--;
   17b3c:	4a0d      	ldr	r2, [pc, #52]	; (17b74 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28+0x44>)
   17b3e:	9b01      	ldr	r3, [sp, #4]
   17b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17b44:	1e5a      	subs	r2, r3, #1
   17b46:	490b      	ldr	r1, [pc, #44]	; (17b74 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28+0x44>)
   17b48:	9b01      	ldr	r3, [sp, #4]
   17b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_28[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_28[u32CoreId]))         /*if interrupts were enabled*/
   17b4e:	4a0a      	ldr	r2, [pc, #40]	; (17b78 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28+0x48>)
   17b50:	9b01      	ldr	r3, [sp, #4]
   17b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17b56:	f003 0301 	and.w	r3, r3, #1
   17b5a:	2b00      	cmp	r3, #0
   17b5c:	d106      	bne.n	17b6c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28+0x3c>
   17b5e:	4a05      	ldr	r2, [pc, #20]	; (17b74 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28+0x44>)
   17b60:	9b01      	ldr	r3, [sp, #4]
   17b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17b66:	2b00      	cmp	r3, #0
   17b68:	d100      	bne.n	17b6c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_28+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17b6a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17b6c:	bf00      	nop
   17b6e:	b003      	add	sp, #12
   17b70:	f85d fb04 	ldr.w	pc, [sp], #4
   17b74:	1fff9710 	.word	0x1fff9710
   17b78:	1fff970c 	.word	0x1fff970c

00017b7c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29(void)
{
   17b7c:	b500      	push	{lr}
   17b7e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17b80:	f7e9 fe4a 	bl	1818 <Sys_GetCoreID>
   17b84:	4603      	mov	r3, r0
   17b86:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_29[u32CoreId])
   17b88:	4a10      	ldr	r2, [pc, #64]	; (17bcc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29+0x50>)
   17b8a:	9b01      	ldr	r3, [sp, #4]
   17b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17b90:	2b00      	cmp	r3, #0
   17b92:	d10d      	bne.n	17bb0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17b94:	f7e8 fedc 	bl	950 <Pwm_schm_read_msr>
   17b98:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17b9a:	9b00      	ldr	r3, [sp, #0]
   17b9c:	f003 0301 	and.w	r3, r3, #1
   17ba0:	2b00      	cmp	r3, #0
   17ba2:	d100      	bne.n	17ba6 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17ba4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_29[u32CoreId] = msr;
   17ba6:	490a      	ldr	r1, [pc, #40]	; (17bd0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29+0x54>)
   17ba8:	9b01      	ldr	r3, [sp, #4]
   17baa:	9a00      	ldr	r2, [sp, #0]
   17bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_29[u32CoreId]++;
   17bb0:	4a06      	ldr	r2, [pc, #24]	; (17bcc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29+0x50>)
   17bb2:	9b01      	ldr	r3, [sp, #4]
   17bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17bb8:	1c5a      	adds	r2, r3, #1
   17bba:	4904      	ldr	r1, [pc, #16]	; (17bcc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_29+0x50>)
   17bbc:	9b01      	ldr	r3, [sp, #4]
   17bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17bc2:	bf00      	nop
   17bc4:	b003      	add	sp, #12
   17bc6:	f85d fb04 	ldr.w	pc, [sp], #4
   17bca:	bf00      	nop
   17bcc:	1fff9718 	.word	0x1fff9718
   17bd0:	1fff9714 	.word	0x1fff9714

00017bd4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29(void)
{
   17bd4:	b500      	push	{lr}
   17bd6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17bd8:	f7e9 fe1e 	bl	1818 <Sys_GetCoreID>
   17bdc:	4603      	mov	r3, r0
   17bde:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_29[u32CoreId]--;
   17be0:	4a0d      	ldr	r2, [pc, #52]	; (17c18 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29+0x44>)
   17be2:	9b01      	ldr	r3, [sp, #4]
   17be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17be8:	1e5a      	subs	r2, r3, #1
   17bea:	490b      	ldr	r1, [pc, #44]	; (17c18 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29+0x44>)
   17bec:	9b01      	ldr	r3, [sp, #4]
   17bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_29[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_29[u32CoreId]))         /*if interrupts were enabled*/
   17bf2:	4a0a      	ldr	r2, [pc, #40]	; (17c1c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29+0x48>)
   17bf4:	9b01      	ldr	r3, [sp, #4]
   17bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17bfa:	f003 0301 	and.w	r3, r3, #1
   17bfe:	2b00      	cmp	r3, #0
   17c00:	d106      	bne.n	17c10 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29+0x3c>
   17c02:	4a05      	ldr	r2, [pc, #20]	; (17c18 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29+0x44>)
   17c04:	9b01      	ldr	r3, [sp, #4]
   17c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17c0a:	2b00      	cmp	r3, #0
   17c0c:	d100      	bne.n	17c10 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_29+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17c0e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17c10:	bf00      	nop
   17c12:	b003      	add	sp, #12
   17c14:	f85d fb04 	ldr.w	pc, [sp], #4
   17c18:	1fff9718 	.word	0x1fff9718
   17c1c:	1fff9714 	.word	0x1fff9714

00017c20 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30(void)
{
   17c20:	b500      	push	{lr}
   17c22:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17c24:	f7e9 fdf8 	bl	1818 <Sys_GetCoreID>
   17c28:	4603      	mov	r3, r0
   17c2a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_30[u32CoreId])
   17c2c:	4a10      	ldr	r2, [pc, #64]	; (17c70 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30+0x50>)
   17c2e:	9b01      	ldr	r3, [sp, #4]
   17c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17c34:	2b00      	cmp	r3, #0
   17c36:	d10d      	bne.n	17c54 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17c38:	f7e8 fe8a 	bl	950 <Pwm_schm_read_msr>
   17c3c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17c3e:	9b00      	ldr	r3, [sp, #0]
   17c40:	f003 0301 	and.w	r3, r3, #1
   17c44:	2b00      	cmp	r3, #0
   17c46:	d100      	bne.n	17c4a <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17c48:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_30[u32CoreId] = msr;
   17c4a:	490a      	ldr	r1, [pc, #40]	; (17c74 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30+0x54>)
   17c4c:	9b01      	ldr	r3, [sp, #4]
   17c4e:	9a00      	ldr	r2, [sp, #0]
   17c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_30[u32CoreId]++;
   17c54:	4a06      	ldr	r2, [pc, #24]	; (17c70 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30+0x50>)
   17c56:	9b01      	ldr	r3, [sp, #4]
   17c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17c5c:	1c5a      	adds	r2, r3, #1
   17c5e:	4904      	ldr	r1, [pc, #16]	; (17c70 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_30+0x50>)
   17c60:	9b01      	ldr	r3, [sp, #4]
   17c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17c66:	bf00      	nop
   17c68:	b003      	add	sp, #12
   17c6a:	f85d fb04 	ldr.w	pc, [sp], #4
   17c6e:	bf00      	nop
   17c70:	1fff9720 	.word	0x1fff9720
   17c74:	1fff971c 	.word	0x1fff971c

00017c78 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30(void)
{
   17c78:	b500      	push	{lr}
   17c7a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17c7c:	f7e9 fdcc 	bl	1818 <Sys_GetCoreID>
   17c80:	4603      	mov	r3, r0
   17c82:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_30[u32CoreId]--;
   17c84:	4a0d      	ldr	r2, [pc, #52]	; (17cbc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30+0x44>)
   17c86:	9b01      	ldr	r3, [sp, #4]
   17c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17c8c:	1e5a      	subs	r2, r3, #1
   17c8e:	490b      	ldr	r1, [pc, #44]	; (17cbc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30+0x44>)
   17c90:	9b01      	ldr	r3, [sp, #4]
   17c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_30[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_30[u32CoreId]))         /*if interrupts were enabled*/
   17c96:	4a0a      	ldr	r2, [pc, #40]	; (17cc0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30+0x48>)
   17c98:	9b01      	ldr	r3, [sp, #4]
   17c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17c9e:	f003 0301 	and.w	r3, r3, #1
   17ca2:	2b00      	cmp	r3, #0
   17ca4:	d106      	bne.n	17cb4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30+0x3c>
   17ca6:	4a05      	ldr	r2, [pc, #20]	; (17cbc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30+0x44>)
   17ca8:	9b01      	ldr	r3, [sp, #4]
   17caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17cae:	2b00      	cmp	r3, #0
   17cb0:	d100      	bne.n	17cb4 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_30+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17cb2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17cb4:	bf00      	nop
   17cb6:	b003      	add	sp, #12
   17cb8:	f85d fb04 	ldr.w	pc, [sp], #4
   17cbc:	1fff9720 	.word	0x1fff9720
   17cc0:	1fff971c 	.word	0x1fff971c

00017cc4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31(void)
{
   17cc4:	b500      	push	{lr}
   17cc6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17cc8:	f7e9 fda6 	bl	1818 <Sys_GetCoreID>
   17ccc:	4603      	mov	r3, r0
   17cce:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_31[u32CoreId])
   17cd0:	4a10      	ldr	r2, [pc, #64]	; (17d14 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31+0x50>)
   17cd2:	9b01      	ldr	r3, [sp, #4]
   17cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17cd8:	2b00      	cmp	r3, #0
   17cda:	d10d      	bne.n	17cf8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17cdc:	f7e8 fe38 	bl	950 <Pwm_schm_read_msr>
   17ce0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17ce2:	9b00      	ldr	r3, [sp, #0]
   17ce4:	f003 0301 	and.w	r3, r3, #1
   17ce8:	2b00      	cmp	r3, #0
   17cea:	d100      	bne.n	17cee <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17cec:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_31[u32CoreId] = msr;
   17cee:	490a      	ldr	r1, [pc, #40]	; (17d18 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31+0x54>)
   17cf0:	9b01      	ldr	r3, [sp, #4]
   17cf2:	9a00      	ldr	r2, [sp, #0]
   17cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_31[u32CoreId]++;
   17cf8:	4a06      	ldr	r2, [pc, #24]	; (17d14 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31+0x50>)
   17cfa:	9b01      	ldr	r3, [sp, #4]
   17cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17d00:	1c5a      	adds	r2, r3, #1
   17d02:	4904      	ldr	r1, [pc, #16]	; (17d14 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_31+0x50>)
   17d04:	9b01      	ldr	r3, [sp, #4]
   17d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17d0a:	bf00      	nop
   17d0c:	b003      	add	sp, #12
   17d0e:	f85d fb04 	ldr.w	pc, [sp], #4
   17d12:	bf00      	nop
   17d14:	1fff9728 	.word	0x1fff9728
   17d18:	1fff9724 	.word	0x1fff9724

00017d1c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31(void)
{
   17d1c:	b500      	push	{lr}
   17d1e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17d20:	f7e9 fd7a 	bl	1818 <Sys_GetCoreID>
   17d24:	4603      	mov	r3, r0
   17d26:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_31[u32CoreId]--;
   17d28:	4a0d      	ldr	r2, [pc, #52]	; (17d60 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31+0x44>)
   17d2a:	9b01      	ldr	r3, [sp, #4]
   17d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17d30:	1e5a      	subs	r2, r3, #1
   17d32:	490b      	ldr	r1, [pc, #44]	; (17d60 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31+0x44>)
   17d34:	9b01      	ldr	r3, [sp, #4]
   17d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_31[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_31[u32CoreId]))         /*if interrupts were enabled*/
   17d3a:	4a0a      	ldr	r2, [pc, #40]	; (17d64 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31+0x48>)
   17d3c:	9b01      	ldr	r3, [sp, #4]
   17d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17d42:	f003 0301 	and.w	r3, r3, #1
   17d46:	2b00      	cmp	r3, #0
   17d48:	d106      	bne.n	17d58 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31+0x3c>
   17d4a:	4a05      	ldr	r2, [pc, #20]	; (17d60 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31+0x44>)
   17d4c:	9b01      	ldr	r3, [sp, #4]
   17d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17d52:	2b00      	cmp	r3, #0
   17d54:	d100      	bne.n	17d58 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_31+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17d56:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17d58:	bf00      	nop
   17d5a:	b003      	add	sp, #12
   17d5c:	f85d fb04 	ldr.w	pc, [sp], #4
   17d60:	1fff9728 	.word	0x1fff9728
   17d64:	1fff9724 	.word	0x1fff9724

00017d68 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32(void)
{
   17d68:	b500      	push	{lr}
   17d6a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17d6c:	f7e9 fd54 	bl	1818 <Sys_GetCoreID>
   17d70:	4603      	mov	r3, r0
   17d72:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_32[u32CoreId])
   17d74:	4a10      	ldr	r2, [pc, #64]	; (17db8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32+0x50>)
   17d76:	9b01      	ldr	r3, [sp, #4]
   17d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17d7c:	2b00      	cmp	r3, #0
   17d7e:	d10d      	bne.n	17d9c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17d80:	f7e8 fde6 	bl	950 <Pwm_schm_read_msr>
   17d84:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17d86:	9b00      	ldr	r3, [sp, #0]
   17d88:	f003 0301 	and.w	r3, r3, #1
   17d8c:	2b00      	cmp	r3, #0
   17d8e:	d100      	bne.n	17d92 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17d90:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_32[u32CoreId] = msr;
   17d92:	490a      	ldr	r1, [pc, #40]	; (17dbc <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32+0x54>)
   17d94:	9b01      	ldr	r3, [sp, #4]
   17d96:	9a00      	ldr	r2, [sp, #0]
   17d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_32[u32CoreId]++;
   17d9c:	4a06      	ldr	r2, [pc, #24]	; (17db8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32+0x50>)
   17d9e:	9b01      	ldr	r3, [sp, #4]
   17da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17da4:	1c5a      	adds	r2, r3, #1
   17da6:	4904      	ldr	r1, [pc, #16]	; (17db8 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_32+0x50>)
   17da8:	9b01      	ldr	r3, [sp, #4]
   17daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17dae:	bf00      	nop
   17db0:	b003      	add	sp, #12
   17db2:	f85d fb04 	ldr.w	pc, [sp], #4
   17db6:	bf00      	nop
   17db8:	1fff9730 	.word	0x1fff9730
   17dbc:	1fff972c 	.word	0x1fff972c

00017dc0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32(void)
{
   17dc0:	b500      	push	{lr}
   17dc2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17dc4:	f7e9 fd28 	bl	1818 <Sys_GetCoreID>
   17dc8:	4603      	mov	r3, r0
   17dca:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_32[u32CoreId]--;
   17dcc:	4a0d      	ldr	r2, [pc, #52]	; (17e04 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32+0x44>)
   17dce:	9b01      	ldr	r3, [sp, #4]
   17dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17dd4:	1e5a      	subs	r2, r3, #1
   17dd6:	490b      	ldr	r1, [pc, #44]	; (17e04 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32+0x44>)
   17dd8:	9b01      	ldr	r3, [sp, #4]
   17dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_32[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_32[u32CoreId]))         /*if interrupts were enabled*/
   17dde:	4a0a      	ldr	r2, [pc, #40]	; (17e08 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32+0x48>)
   17de0:	9b01      	ldr	r3, [sp, #4]
   17de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17de6:	f003 0301 	and.w	r3, r3, #1
   17dea:	2b00      	cmp	r3, #0
   17dec:	d106      	bne.n	17dfc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32+0x3c>
   17dee:	4a05      	ldr	r2, [pc, #20]	; (17e04 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32+0x44>)
   17df0:	9b01      	ldr	r3, [sp, #4]
   17df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17df6:	2b00      	cmp	r3, #0
   17df8:	d100      	bne.n	17dfc <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_32+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17dfa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17dfc:	bf00      	nop
   17dfe:	b003      	add	sp, #12
   17e00:	f85d fb04 	ldr.w	pc, [sp], #4
   17e04:	1fff9730 	.word	0x1fff9730
   17e08:	1fff972c 	.word	0x1fff972c

00017e0c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33(void)
{
   17e0c:	b500      	push	{lr}
   17e0e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17e10:	f7e9 fd02 	bl	1818 <Sys_GetCoreID>
   17e14:	4603      	mov	r3, r0
   17e16:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_33[u32CoreId])
   17e18:	4a10      	ldr	r2, [pc, #64]	; (17e5c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33+0x50>)
   17e1a:	9b01      	ldr	r3, [sp, #4]
   17e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17e20:	2b00      	cmp	r3, #0
   17e22:	d10d      	bne.n	17e40 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17e24:	f7e8 fd94 	bl	950 <Pwm_schm_read_msr>
   17e28:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17e2a:	9b00      	ldr	r3, [sp, #0]
   17e2c:	f003 0301 	and.w	r3, r3, #1
   17e30:	2b00      	cmp	r3, #0
   17e32:	d100      	bne.n	17e36 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17e34:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_33[u32CoreId] = msr;
   17e36:	490a      	ldr	r1, [pc, #40]	; (17e60 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33+0x54>)
   17e38:	9b01      	ldr	r3, [sp, #4]
   17e3a:	9a00      	ldr	r2, [sp, #0]
   17e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_33[u32CoreId]++;
   17e40:	4a06      	ldr	r2, [pc, #24]	; (17e5c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33+0x50>)
   17e42:	9b01      	ldr	r3, [sp, #4]
   17e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17e48:	1c5a      	adds	r2, r3, #1
   17e4a:	4904      	ldr	r1, [pc, #16]	; (17e5c <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_33+0x50>)
   17e4c:	9b01      	ldr	r3, [sp, #4]
   17e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17e52:	bf00      	nop
   17e54:	b003      	add	sp, #12
   17e56:	f85d fb04 	ldr.w	pc, [sp], #4
   17e5a:	bf00      	nop
   17e5c:	1fff9738 	.word	0x1fff9738
   17e60:	1fff9734 	.word	0x1fff9734

00017e64 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33(void)
{
   17e64:	b500      	push	{lr}
   17e66:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17e68:	f7e9 fcd6 	bl	1818 <Sys_GetCoreID>
   17e6c:	4603      	mov	r3, r0
   17e6e:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_33[u32CoreId]--;
   17e70:	4a0d      	ldr	r2, [pc, #52]	; (17ea8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33+0x44>)
   17e72:	9b01      	ldr	r3, [sp, #4]
   17e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17e78:	1e5a      	subs	r2, r3, #1
   17e7a:	490b      	ldr	r1, [pc, #44]	; (17ea8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33+0x44>)
   17e7c:	9b01      	ldr	r3, [sp, #4]
   17e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_33[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_33[u32CoreId]))         /*if interrupts were enabled*/
   17e82:	4a0a      	ldr	r2, [pc, #40]	; (17eac <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33+0x48>)
   17e84:	9b01      	ldr	r3, [sp, #4]
   17e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17e8a:	f003 0301 	and.w	r3, r3, #1
   17e8e:	2b00      	cmp	r3, #0
   17e90:	d106      	bne.n	17ea0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33+0x3c>
   17e92:	4a05      	ldr	r2, [pc, #20]	; (17ea8 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33+0x44>)
   17e94:	9b01      	ldr	r3, [sp, #4]
   17e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17e9a:	2b00      	cmp	r3, #0
   17e9c:	d100      	bne.n	17ea0 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_33+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17e9e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17ea0:	bf00      	nop
   17ea2:	b003      	add	sp, #12
   17ea4:	f85d fb04 	ldr.w	pc, [sp], #4
   17ea8:	1fff9738 	.word	0x1fff9738
   17eac:	1fff9734 	.word	0x1fff9734

00017eb0 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34>:

void SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34(void)
{
   17eb0:	b500      	push	{lr}
   17eb2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17eb4:	f7e9 fcb0 	bl	1818 <Sys_GetCoreID>
   17eb8:	4603      	mov	r3, r0
   17eba:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_34[u32CoreId])
   17ebc:	4a10      	ldr	r2, [pc, #64]	; (17f00 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34+0x50>)
   17ebe:	9b01      	ldr	r3, [sp, #4]
   17ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17ec4:	2b00      	cmp	r3, #0
   17ec6:	d10d      	bne.n	17ee4 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Pwm_schm_read_msr);
#else
        msr = Pwm_schm_read_msr();  /*read MSR (to store interrupts state)*/
   17ec8:	f7e8 fd42 	bl	950 <Pwm_schm_read_msr>
   17ecc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   17ece:	9b00      	ldr	r3, [sp, #0]
   17ed0:	f003 0301 	and.w	r3, r3, #1
   17ed4:	2b00      	cmp	r3, #0
   17ed6:	d100      	bne.n	17eda <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   17ed8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PWM_EXCLUSIVE_AREA_34[u32CoreId] = msr;
   17eda:	490a      	ldr	r1, [pc, #40]	; (17f04 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34+0x54>)
   17edc:	9b01      	ldr	r3, [sp, #4]
   17ede:	9a00      	ldr	r2, [sp, #0]
   17ee0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PWM_EXCLUSIVE_AREA_34[u32CoreId]++;
   17ee4:	4a06      	ldr	r2, [pc, #24]	; (17f00 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34+0x50>)
   17ee6:	9b01      	ldr	r3, [sp, #4]
   17ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17eec:	1c5a      	adds	r2, r3, #1
   17eee:	4904      	ldr	r1, [pc, #16]	; (17f00 <SchM_Enter_Pwm_PWM_EXCLUSIVE_AREA_34+0x50>)
   17ef0:	9b01      	ldr	r3, [sp, #4]
   17ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   17ef6:	bf00      	nop
   17ef8:	b003      	add	sp, #12
   17efa:	f85d fb04 	ldr.w	pc, [sp], #4
   17efe:	bf00      	nop
   17f00:	1fff9740 	.word	0x1fff9740
   17f04:	1fff973c 	.word	0x1fff973c

00017f08 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34>:

void SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34(void)
{
   17f08:	b500      	push	{lr}
   17f0a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   17f0c:	f7e9 fc84 	bl	1818 <Sys_GetCoreID>
   17f10:	4603      	mov	r3, r0
   17f12:	9301      	str	r3, [sp, #4]

    reentry_guard_PWM_EXCLUSIVE_AREA_34[u32CoreId]--;
   17f14:	4a0d      	ldr	r2, [pc, #52]	; (17f4c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34+0x44>)
   17f16:	9b01      	ldr	r3, [sp, #4]
   17f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17f1c:	1e5a      	subs	r2, r3, #1
   17f1e:	490b      	ldr	r1, [pc, #44]	; (17f4c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34+0x44>)
   17f20:	9b01      	ldr	r3, [sp, #4]
   17f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PWM_EXCLUSIVE_AREA_34[u32CoreId]))&&(0UL == reentry_guard_PWM_EXCLUSIVE_AREA_34[u32CoreId]))         /*if interrupts were enabled*/
   17f26:	4a0a      	ldr	r2, [pc, #40]	; (17f50 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34+0x48>)
   17f28:	9b01      	ldr	r3, [sp, #4]
   17f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17f2e:	f003 0301 	and.w	r3, r3, #1
   17f32:	2b00      	cmp	r3, #0
   17f34:	d106      	bne.n	17f44 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34+0x3c>
   17f36:	4a05      	ldr	r2, [pc, #20]	; (17f4c <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34+0x44>)
   17f38:	9b01      	ldr	r3, [sp, #4]
   17f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   17f3e:	2b00      	cmp	r3, #0
   17f40:	d100      	bne.n	17f44 <SchM_Exit_Pwm_PWM_EXCLUSIVE_AREA_34+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   17f42:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   17f44:	bf00      	nop
   17f46:	b003      	add	sp, #12
   17f48:	f85d fb04 	ldr.w	pc, [sp], #4
   17f4c:	1fff9740 	.word	0x1fff9740
   17f50:	1fff973c 	.word	0x1fff973c

00017f54 <Det_Init>:
*
*/
void Det_Init(void)
{
    /* Do nothing */
}
   17f54:	bf00      	nop
   17f56:	4770      	bx	lr

00017f58 <Det_GetModuleName>:
 * @brief This function gets the string name corresponding to a module Id.
 * 
 * @param[in] ModuleId Module Id where error was detected.
 * @return StringPtr Pointer to string module name.
 */
char* Det_GetModuleName( uint16 ModuleId ) {
   17f58:	b082      	sub	sp, #8
   17f5a:	4603      	mov	r3, r0
   17f5c:	f8ad 3006 	strh.w	r3, [sp, #6]
    switch ( ModuleId ) {
   17f60:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   17f64:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   17f68:	d057      	beq.n	1801a <Det_GetModuleName+0xc2>
   17f6a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   17f6e:	dc58      	bgt.n	18022 <Det_GetModuleName+0xca>
   17f70:	2b7c      	cmp	r3, #124	; 0x7c
   17f72:	dc37      	bgt.n	17fe4 <Det_GetModuleName+0x8c>
   17f74:	2b65      	cmp	r3, #101	; 0x65
   17f76:	db54      	blt.n	18022 <Det_GetModuleName+0xca>
   17f78:	3b65      	subs	r3, #101	; 0x65
   17f7a:	2b17      	cmp	r3, #23
   17f7c:	d851      	bhi.n	18022 <Det_GetModuleName+0xca>
   17f7e:	a201      	add	r2, pc, #4	; (adr r2, 17f84 <Det_GetModuleName+0x2c>)
   17f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   17f84:	00017feb 	.word	0x00017feb
   17f88:	00018023 	.word	0x00018023
   17f8c:	00018023 	.word	0x00018023
   17f90:	00018023 	.word	0x00018023
   17f94:	00018023 	.word	0x00018023
   17f98:	00018023 	.word	0x00018023
   17f9c:	00018023 	.word	0x00018023
   17fa0:	00018023 	.word	0x00018023
   17fa4:	00018023 	.word	0x00018023
   17fa8:	00018023 	.word	0x00018023
   17fac:	00018023 	.word	0x00018023
   17fb0:	00018023 	.word	0x00018023
   17fb4:	00018023 	.word	0x00018023
   17fb8:	00018023 	.word	0x00018023
   17fbc:	00018023 	.word	0x00018023
   17fc0:	00018023 	.word	0x00018023
   17fc4:	00018023 	.word	0x00018023
   17fc8:	00018023 	.word	0x00018023
   17fcc:	00018023 	.word	0x00018023
   17fd0:	00018003 	.word	0x00018003
   17fd4:	0001800b 	.word	0x0001800b
   17fd8:	00018023 	.word	0x00018023
   17fdc:	00018013 	.word	0x00018013
   17fe0:	00017ffb 	.word	0x00017ffb
   17fe4:	2bff      	cmp	r3, #255	; 0xff
   17fe6:	d004      	beq.n	17ff2 <Det_GetModuleName+0x9a>
        case DIO_MODULE_ID: ErrorString_Ptr[0] = "Dio module"; break;
        case PWM_MODULE_ID: ErrorString_Ptr[0] = "Pwm module"; break;
        case ADC_MODULE_ID: ErrorString_Ptr[0] = "Adc module"; break;
        case SCHEDULER_MODULE_ID: ErrorString_Ptr[0] = "Scheduler module"; break;

        default: break;    //Module ID is not used in aplication.
   17fe8:	e01b      	b.n	18022 <Det_GetModuleName+0xca>
        case MCU_MODULE_ID: ErrorString_Ptr[0] = "Mcu module"; break;
   17fea:	4b11      	ldr	r3, [pc, #68]	; (18030 <Det_GetModuleName+0xd8>)
   17fec:	4a11      	ldr	r2, [pc, #68]	; (18034 <Det_GetModuleName+0xdc>)
   17fee:	601a      	str	r2, [r3, #0]
   17ff0:	e018      	b.n	18024 <Det_GetModuleName+0xcc>
        case CDD_PLATFORM_MODULE_ID: ErrorString_Ptr[0] = "Platform module"; break;
   17ff2:	4b0f      	ldr	r3, [pc, #60]	; (18030 <Det_GetModuleName+0xd8>)
   17ff4:	4a10      	ldr	r2, [pc, #64]	; (18038 <Det_GetModuleName+0xe0>)
   17ff6:	601a      	str	r2, [r3, #0]
   17ff8:	e014      	b.n	18024 <Det_GetModuleName+0xcc>
        case PORT_MODULE_ID: ErrorString_Ptr[0] = "Port module"; break;
   17ffa:	4b0d      	ldr	r3, [pc, #52]	; (18030 <Det_GetModuleName+0xd8>)
   17ffc:	4a0f      	ldr	r2, [pc, #60]	; (1803c <Det_GetModuleName+0xe4>)
   17ffe:	601a      	str	r2, [r3, #0]
   18000:	e010      	b.n	18024 <Det_GetModuleName+0xcc>
        case DIO_MODULE_ID: ErrorString_Ptr[0] = "Dio module"; break;
   18002:	4b0b      	ldr	r3, [pc, #44]	; (18030 <Det_GetModuleName+0xd8>)
   18004:	4a0e      	ldr	r2, [pc, #56]	; (18040 <Det_GetModuleName+0xe8>)
   18006:	601a      	str	r2, [r3, #0]
   18008:	e00c      	b.n	18024 <Det_GetModuleName+0xcc>
        case PWM_MODULE_ID: ErrorString_Ptr[0] = "Pwm module"; break;
   1800a:	4b09      	ldr	r3, [pc, #36]	; (18030 <Det_GetModuleName+0xd8>)
   1800c:	4a0d      	ldr	r2, [pc, #52]	; (18044 <Det_GetModuleName+0xec>)
   1800e:	601a      	str	r2, [r3, #0]
   18010:	e008      	b.n	18024 <Det_GetModuleName+0xcc>
        case ADC_MODULE_ID: ErrorString_Ptr[0] = "Adc module"; break;
   18012:	4b07      	ldr	r3, [pc, #28]	; (18030 <Det_GetModuleName+0xd8>)
   18014:	4a0c      	ldr	r2, [pc, #48]	; (18048 <Det_GetModuleName+0xf0>)
   18016:	601a      	str	r2, [r3, #0]
   18018:	e004      	b.n	18024 <Det_GetModuleName+0xcc>
        case SCHEDULER_MODULE_ID: ErrorString_Ptr[0] = "Scheduler module"; break;
   1801a:	4b05      	ldr	r3, [pc, #20]	; (18030 <Det_GetModuleName+0xd8>)
   1801c:	4a0b      	ldr	r2, [pc, #44]	; (1804c <Det_GetModuleName+0xf4>)
   1801e:	601a      	str	r2, [r3, #0]
   18020:	e000      	b.n	18024 <Det_GetModuleName+0xcc>
        default: break;    //Module ID is not used in aplication.
   18022:	bf00      	nop
    }

    return ErrorString_Ptr[0];
   18024:	4b02      	ldr	r3, [pc, #8]	; (18030 <Det_GetModuleName+0xd8>)
   18026:	681b      	ldr	r3, [r3, #0]
}
   18028:	4618      	mov	r0, r3
   1802a:	b002      	add	sp, #8
   1802c:	4770      	bx	lr
   1802e:	bf00      	nop
   18030:	1fff9768 	.word	0x1fff9768
   18034:	00018ba0 	.word	0x00018ba0
   18038:	00018bac 	.word	0x00018bac
   1803c:	00018bbc 	.word	0x00018bbc
   18040:	00018bc8 	.word	0x00018bc8
   18044:	00018bd4 	.word	0x00018bd4
   18048:	00018be0 	.word	0x00018be0
   1804c:	00018bec 	.word	0x00018bec

00018050 <Det_GetApiName>:
 * 
 * @param[in] ModuleId Module Id where error was detected. 
 * @param[in] ApiId Api Id where error was detected 
 * @return StringPtr Pointer to string Api name.
 */
char* Det_GetApiName( uint16 ModuleId, uint8 ApiId ) {
   18050:	b082      	sub	sp, #8
   18052:	4603      	mov	r3, r0
   18054:	460a      	mov	r2, r1
   18056:	f8ad 3006 	strh.w	r3, [sp, #6]
   1805a:	4613      	mov	r3, r2
   1805c:	f88d 3005 	strb.w	r3, [sp, #5]

    switch ( ModuleId ) {
   18060:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   18064:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   18068:	f000 820c 	beq.w	18484 <Det_GetApiName+0x434>
   1806c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   18070:	f300 825c 	bgt.w	1852c <Det_GetApiName+0x4dc>
   18074:	2b7c      	cmp	r3, #124	; 0x7c
   18076:	dc39      	bgt.n	180ec <Det_GetApiName+0x9c>
   18078:	2b65      	cmp	r3, #101	; 0x65
   1807a:	f2c0 8257 	blt.w	1852c <Det_GetApiName+0x4dc>
   1807e:	3b65      	subs	r3, #101	; 0x65
   18080:	2b17      	cmp	r3, #23
   18082:	f200 8253 	bhi.w	1852c <Det_GetApiName+0x4dc>
   18086:	a201      	add	r2, pc, #4	; (adr r2, 1808c <Det_GetApiName+0x3c>)
   18088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1808c:	000180f3 	.word	0x000180f3
   18090:	0001852d 	.word	0x0001852d
   18094:	0001852d 	.word	0x0001852d
   18098:	0001852d 	.word	0x0001852d
   1809c:	0001852d 	.word	0x0001852d
   180a0:	0001852d 	.word	0x0001852d
   180a4:	0001852d 	.word	0x0001852d
   180a8:	0001852d 	.word	0x0001852d
   180ac:	0001852d 	.word	0x0001852d
   180b0:	0001852d 	.word	0x0001852d
   180b4:	0001852d 	.word	0x0001852d
   180b8:	0001852d 	.word	0x0001852d
   180bc:	0001852d 	.word	0x0001852d
   180c0:	0001852d 	.word	0x0001852d
   180c4:	0001852d 	.word	0x0001852d
   180c8:	0001852d 	.word	0x0001852d
   180cc:	0001852d 	.word	0x0001852d
   180d0:	0001852d 	.word	0x0001852d
   180d4:	0001852d 	.word	0x0001852d
   180d8:	000181ed 	.word	0x000181ed
   180dc:	0001828d 	.word	0x0001828d
   180e0:	0001852d 	.word	0x0001852d
   180e4:	000182f5 	.word	0x000182f5
   180e8:	0001819d 	.word	0x0001819d
   180ec:	2bff      	cmp	r3, #255	; 0xff
   180ee:	d02d      	beq.n	1814c <Det_GetApiName+0xfc>
                default: break; //Api doesnt report det error or is not used.
            }
        break;

        default: //Module ID is not used in aplication.
        break;
   180f0:	e21c      	b.n	1852c <Det_GetApiName+0x4dc>
            switch( ApiId ) {   //4 Apis that report det errors.
   180f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
   180f6:	2b09      	cmp	r3, #9
   180f8:	d826      	bhi.n	18148 <Det_GetApiName+0xf8>
   180fa:	a201      	add	r2, pc, #4	; (adr r2, 18100 <Det_GetApiName+0xb0>)
   180fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   18100:	00018129 	.word	0x00018129
   18104:	00018149 	.word	0x00018149
   18108:	00018131 	.word	0x00018131
   1810c:	00018149 	.word	0x00018149
   18110:	00018149 	.word	0x00018149
   18114:	00018149 	.word	0x00018149
   18118:	00018149 	.word	0x00018149
   1811c:	00018149 	.word	0x00018149
   18120:	00018139 	.word	0x00018139
   18124:	00018141 	.word	0x00018141
                case MCU_INIT_ID: ErrorString_Ptr[1] = "Mcu_Init()"; break;
   18128:	4bac      	ldr	r3, [pc, #688]	; (183dc <Det_GetApiName+0x38c>)
   1812a:	4aad      	ldr	r2, [pc, #692]	; (183e0 <Det_GetApiName+0x390>)
   1812c:	605a      	str	r2, [r3, #4]
   1812e:	e00c      	b.n	1814a <Det_GetApiName+0xfa>
                case MCU_INITCLOCK_ID: ErrorString_Ptr[1] = "Mcu_InitClock()"; break;
   18130:	4baa      	ldr	r3, [pc, #680]	; (183dc <Det_GetApiName+0x38c>)
   18132:	4aac      	ldr	r2, [pc, #688]	; (183e4 <Det_GetApiName+0x394>)
   18134:	605a      	str	r2, [r3, #4]
   18136:	e008      	b.n	1814a <Det_GetApiName+0xfa>
                case MCU_SETMODE_ID: ErrorString_Ptr[1] = "Mcu_SetMode()"; break;
   18138:	4ba8      	ldr	r3, [pc, #672]	; (183dc <Det_GetApiName+0x38c>)
   1813a:	4aab      	ldr	r2, [pc, #684]	; (183e8 <Det_GetApiName+0x398>)
   1813c:	605a      	str	r2, [r3, #4]
   1813e:	e004      	b.n	1814a <Det_GetApiName+0xfa>
                case MCU_GETVERSIONINFO_ID: ErrorString_Ptr[1] = "Mcu_GetVersionInfo()"; break;
   18140:	4ba6      	ldr	r3, [pc, #664]	; (183dc <Det_GetApiName+0x38c>)
   18142:	4aaa      	ldr	r2, [pc, #680]	; (183ec <Det_GetApiName+0x39c>)
   18144:	605a      	str	r2, [r3, #4]
   18146:	e000      	b.n	1814a <Det_GetApiName+0xfa>
                default: break; //Api doesnt report det error or is not used.
   18148:	bf00      	nop
        break;
   1814a:	e1f0      	b.n	1852e <Det_GetApiName+0x4de>
            switch ( ApiId ) {  //5 Apis that report det errors.
   1814c:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18150:	3b20      	subs	r3, #32
   18152:	2b04      	cmp	r3, #4
   18154:	d820      	bhi.n	18198 <Det_GetApiName+0x148>
   18156:	a201      	add	r2, pc, #4	; (adr r2, 1815c <Det_GetApiName+0x10c>)
   18158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1815c:	00018171 	.word	0x00018171
   18160:	00018179 	.word	0x00018179
   18164:	00018181 	.word	0x00018181
   18168:	00018189 	.word	0x00018189
   1816c:	00018191 	.word	0x00018191
                case PLATFORM_INIT_ID: ErrorString_Ptr[1] = "Platform_Init()"; break;
   18170:	4b9a      	ldr	r3, [pc, #616]	; (183dc <Det_GetApiName+0x38c>)
   18172:	4a9f      	ldr	r2, [pc, #636]	; (183f0 <Det_GetApiName+0x3a0>)
   18174:	605a      	str	r2, [r3, #4]
   18176:	e010      	b.n	1819a <Det_GetApiName+0x14a>
                case PLATFORM_SET_IRQ_ID: ErrorString_Ptr[1] = "Platform_SetIrq()"; break;
   18178:	4b98      	ldr	r3, [pc, #608]	; (183dc <Det_GetApiName+0x38c>)
   1817a:	4a9e      	ldr	r2, [pc, #632]	; (183f4 <Det_GetApiName+0x3a4>)
   1817c:	605a      	str	r2, [r3, #4]
   1817e:	e00c      	b.n	1819a <Det_GetApiName+0x14a>
                case PLATFORM_SET_IRQ_PRIO_ID: ErrorString_Ptr[1] = "Platform_SetIrqPriority()"; break;
   18180:	4b96      	ldr	r3, [pc, #600]	; (183dc <Det_GetApiName+0x38c>)
   18182:	4a9d      	ldr	r2, [pc, #628]	; (183f8 <Det_GetApiName+0x3a8>)
   18184:	605a      	str	r2, [r3, #4]
   18186:	e008      	b.n	1819a <Det_GetApiName+0x14a>
                case PLATFORM_GET_IRQ_PRIO_ID: ErrorString_Ptr[1] = "Platform_GetIrqPriority()"; break;
   18188:	4b94      	ldr	r3, [pc, #592]	; (183dc <Det_GetApiName+0x38c>)
   1818a:	4a9c      	ldr	r2, [pc, #624]	; (183fc <Det_GetApiName+0x3ac>)
   1818c:	605a      	str	r2, [r3, #4]
   1818e:	e004      	b.n	1819a <Det_GetApiName+0x14a>
                case PLATFORM_INSTALL_HANDLER_ID: ErrorString_Ptr[1] = "Platform_InstallIrqHandler()"; break;
   18190:	4b92      	ldr	r3, [pc, #584]	; (183dc <Det_GetApiName+0x38c>)
   18192:	4a9b      	ldr	r2, [pc, #620]	; (18400 <Det_GetApiName+0x3b0>)
   18194:	605a      	str	r2, [r3, #4]
   18196:	e000      	b.n	1819a <Det_GetApiName+0x14a>
                default: break; //Api doesnt report det error or is not used.
   18198:	bf00      	nop
        break;
   1819a:	e1c8      	b.n	1852e <Det_GetApiName+0x4de>
            switch ( ApiId ) {  //5 Apis that report det errors.
   1819c:	f89d 3005 	ldrb.w	r3, [sp, #5]
   181a0:	2b04      	cmp	r3, #4
   181a2:	d821      	bhi.n	181e8 <Det_GetApiName+0x198>
   181a4:	a201      	add	r2, pc, #4	; (adr r2, 181ac <Det_GetApiName+0x15c>)
   181a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   181aa:	bf00      	nop
   181ac:	000181c1 	.word	0x000181c1
   181b0:	000181c9 	.word	0x000181c9
   181b4:	000181d9 	.word	0x000181d9
   181b8:	000181e1 	.word	0x000181e1
   181bc:	000181d1 	.word	0x000181d1
                case PORT_INIT_ID: ErrorString_Ptr[1] = "Port_Init()"; break;
   181c0:	4b86      	ldr	r3, [pc, #536]	; (183dc <Det_GetApiName+0x38c>)
   181c2:	4a90      	ldr	r2, [pc, #576]	; (18404 <Det_GetApiName+0x3b4>)
   181c4:	605a      	str	r2, [r3, #4]
   181c6:	e010      	b.n	181ea <Det_GetApiName+0x19a>
                case PORT_SETPINDIRECTION_ID: ErrorString_Ptr[1] = "Port_SetPinDirection()"; break;
   181c8:	4b84      	ldr	r3, [pc, #528]	; (183dc <Det_GetApiName+0x38c>)
   181ca:	4a8f      	ldr	r2, [pc, #572]	; (18408 <Det_GetApiName+0x3b8>)
   181cc:	605a      	str	r2, [r3, #4]
   181ce:	e00c      	b.n	181ea <Det_GetApiName+0x19a>
                case PORT_SETPINMODE_ID: ErrorString_Ptr[1] = "Port_SetPinMode()"; break;
   181d0:	4b82      	ldr	r3, [pc, #520]	; (183dc <Det_GetApiName+0x38c>)
   181d2:	4a8e      	ldr	r2, [pc, #568]	; (1840c <Det_GetApiName+0x3bc>)
   181d4:	605a      	str	r2, [r3, #4]
   181d6:	e008      	b.n	181ea <Det_GetApiName+0x19a>
                case PORT_REFRESHPINDIRECTION_ID: ErrorString_Ptr[1] = "Port_RefreshPortDirection()"; break;
   181d8:	4b80      	ldr	r3, [pc, #512]	; (183dc <Det_GetApiName+0x38c>)
   181da:	4a8d      	ldr	r2, [pc, #564]	; (18410 <Det_GetApiName+0x3c0>)
   181dc:	605a      	str	r2, [r3, #4]
   181de:	e004      	b.n	181ea <Det_GetApiName+0x19a>
                case PORT_GETVERSIONINFO_ID: ErrorString_Ptr[1] = "Port_GetVersionInfo()"; break;
   181e0:	4b7e      	ldr	r3, [pc, #504]	; (183dc <Det_GetApiName+0x38c>)
   181e2:	4a8c      	ldr	r2, [pc, #560]	; (18414 <Det_GetApiName+0x3c4>)
   181e4:	605a      	str	r2, [r3, #4]
   181e6:	e000      	b.n	181ea <Det_GetApiName+0x19a>
                default: break; //Api doesnt report det error or is not used.
   181e8:	bf00      	nop
        break;
   181ea:	e1a0      	b.n	1852e <Det_GetApiName+0x4de>
            switch ( ApiId ) {  //8 Apis that report det errors.
   181ec:	f89d 3005 	ldrb.w	r3, [sp, #5]
   181f0:	2b12      	cmp	r3, #18
   181f2:	d849      	bhi.n	18288 <Det_GetApiName+0x238>
   181f4:	a201      	add	r2, pc, #4	; (adr r2, 181fc <Det_GetApiName+0x1ac>)
   181f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   181fa:	bf00      	nop
   181fc:	00018251 	.word	0x00018251
   18200:	00018249 	.word	0x00018249
   18204:	00018271 	.word	0x00018271
   18208:	00018279 	.word	0x00018279
   1820c:	00018269 	.word	0x00018269
   18210:	00018261 	.word	0x00018261
   18214:	00018289 	.word	0x00018289
   18218:	00018289 	.word	0x00018289
   1821c:	00018289 	.word	0x00018289
   18220:	00018289 	.word	0x00018289
   18224:	00018289 	.word	0x00018289
   18228:	00018289 	.word	0x00018289
   1822c:	00018289 	.word	0x00018289
   18230:	00018289 	.word	0x00018289
   18234:	00018289 	.word	0x00018289
   18238:	00018289 	.word	0x00018289
   1823c:	00018289 	.word	0x00018289
   18240:	00018259 	.word	0x00018259
   18244:	00018281 	.word	0x00018281
                case DIO_WRITECHANNEL_ID: ErrorString_Ptr[1] = "Dio_WriteChannel()"; break;
   18248:	4b64      	ldr	r3, [pc, #400]	; (183dc <Det_GetApiName+0x38c>)
   1824a:	4a73      	ldr	r2, [pc, #460]	; (18418 <Det_GetApiName+0x3c8>)
   1824c:	605a      	str	r2, [r3, #4]
   1824e:	e01c      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_READCHANNEL_ID: ErrorString_Ptr[1] = "Dio_ReadChannel()"; break;
   18250:	4b62      	ldr	r3, [pc, #392]	; (183dc <Det_GetApiName+0x38c>)
   18252:	4a72      	ldr	r2, [pc, #456]	; (1841c <Det_GetApiName+0x3cc>)
   18254:	605a      	str	r2, [r3, #4]
   18256:	e018      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_FLIPCHANNEL_ID: ErrorString_Ptr[1] = "Dio_FlipChannel()"; break;
   18258:	4b60      	ldr	r3, [pc, #384]	; (183dc <Det_GetApiName+0x38c>)
   1825a:	4a71      	ldr	r2, [pc, #452]	; (18420 <Det_GetApiName+0x3d0>)
   1825c:	605a      	str	r2, [r3, #4]
   1825e:	e014      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_WRITECHANNELGROUP_ID: ErrorString_Ptr[1] = "Dio_WriteChannelGroup()"; break;
   18260:	4b5e      	ldr	r3, [pc, #376]	; (183dc <Det_GetApiName+0x38c>)
   18262:	4a70      	ldr	r2, [pc, #448]	; (18424 <Det_GetApiName+0x3d4>)
   18264:	605a      	str	r2, [r3, #4]
   18266:	e010      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_READCHANNELGROUP_ID: ErrorString_Ptr[1] = "Dio_ReadChannelGroup()"; break;
   18268:	4b5c      	ldr	r3, [pc, #368]	; (183dc <Det_GetApiName+0x38c>)
   1826a:	4a6f      	ldr	r2, [pc, #444]	; (18428 <Det_GetApiName+0x3d8>)
   1826c:	605a      	str	r2, [r3, #4]
   1826e:	e00c      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_READPORT_ID: ErrorString_Ptr[1] = "Dio_ReadPort()"; break;
   18270:	4b5a      	ldr	r3, [pc, #360]	; (183dc <Det_GetApiName+0x38c>)
   18272:	4a6e      	ldr	r2, [pc, #440]	; (1842c <Det_GetApiName+0x3dc>)
   18274:	605a      	str	r2, [r3, #4]
   18276:	e008      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_WRITEPORT_ID: ErrorString_Ptr[1] = "Dio_WritePort()"; break;
   18278:	4b58      	ldr	r3, [pc, #352]	; (183dc <Det_GetApiName+0x38c>)
   1827a:	4a6d      	ldr	r2, [pc, #436]	; (18430 <Det_GetApiName+0x3e0>)
   1827c:	605a      	str	r2, [r3, #4]
   1827e:	e004      	b.n	1828a <Det_GetApiName+0x23a>
                case DIO_GETVERSIONINFO_ID: ErrorString_Ptr[1] = "Dio_GetVersionInfo()"; break;
   18280:	4b56      	ldr	r3, [pc, #344]	; (183dc <Det_GetApiName+0x38c>)
   18282:	4a6c      	ldr	r2, [pc, #432]	; (18434 <Det_GetApiName+0x3e4>)
   18284:	605a      	str	r2, [r3, #4]
   18286:	e000      	b.n	1828a <Det_GetApiName+0x23a>
                default: break; //Api doesnt report det error or is not used.
   18288:	bf00      	nop
        break;
   1828a:	e150      	b.n	1852e <Det_GetApiName+0x4de>
            switch ( ApiId ) {  //6 Apis that report det errors.
   1828c:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18290:	2b08      	cmp	r3, #8
   18292:	d82d      	bhi.n	182f0 <Det_GetApiName+0x2a0>
   18294:	a201      	add	r2, pc, #4	; (adr r2, 1829c <Det_GetApiName+0x24c>)
   18296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1829a:	bf00      	nop
   1829c:	000182c1 	.word	0x000182c1
   182a0:	000182c9 	.word	0x000182c9
   182a4:	000182d1 	.word	0x000182d1
   182a8:	000182d9 	.word	0x000182d9
   182ac:	000182e1 	.word	0x000182e1
   182b0:	000182f1 	.word	0x000182f1
   182b4:	000182f1 	.word	0x000182f1
   182b8:	000182f1 	.word	0x000182f1
   182bc:	000182e9 	.word	0x000182e9
                case PWM_INIT_ID: ErrorString_Ptr[1] = "Pwm_Init()"; break;
   182c0:	4b46      	ldr	r3, [pc, #280]	; (183dc <Det_GetApiName+0x38c>)
   182c2:	4a5d      	ldr	r2, [pc, #372]	; (18438 <Det_GetApiName+0x3e8>)
   182c4:	605a      	str	r2, [r3, #4]
   182c6:	e014      	b.n	182f2 <Det_GetApiName+0x2a2>
                case PWM_DEINIT_ID: ErrorString_Ptr[1] = "Pwm_DeInit()"; break;
   182c8:	4b44      	ldr	r3, [pc, #272]	; (183dc <Det_GetApiName+0x38c>)
   182ca:	4a5c      	ldr	r2, [pc, #368]	; (1843c <Det_GetApiName+0x3ec>)
   182cc:	605a      	str	r2, [r3, #4]
   182ce:	e010      	b.n	182f2 <Det_GetApiName+0x2a2>
                case PWM_SETDUTYCYCLE_ID: ErrorString_Ptr[1] = "Pwm_SetDutyCycle()"; break;
   182d0:	4b42      	ldr	r3, [pc, #264]	; (183dc <Det_GetApiName+0x38c>)
   182d2:	4a5b      	ldr	r2, [pc, #364]	; (18440 <Det_GetApiName+0x3f0>)
   182d4:	605a      	str	r2, [r3, #4]
   182d6:	e00c      	b.n	182f2 <Det_GetApiName+0x2a2>
                case PWM_SETPERIODANDDUTY_ID: ErrorString_Ptr[1] = "Pwm_SetPeriodAndDuty()"; break;
   182d8:	4b40      	ldr	r3, [pc, #256]	; (183dc <Det_GetApiName+0x38c>)
   182da:	4a5a      	ldr	r2, [pc, #360]	; (18444 <Det_GetApiName+0x3f4>)
   182dc:	605a      	str	r2, [r3, #4]
   182de:	e008      	b.n	182f2 <Det_GetApiName+0x2a2>
                case PWM_SETOUTPUTTOIDLE_ID: ErrorString_Ptr[1] = "Pwm_SetOutputToIdle()"; break;
   182e0:	4b3e      	ldr	r3, [pc, #248]	; (183dc <Det_GetApiName+0x38c>)
   182e2:	4a59      	ldr	r2, [pc, #356]	; (18448 <Det_GetApiName+0x3f8>)
   182e4:	605a      	str	r2, [r3, #4]
   182e6:	e004      	b.n	182f2 <Det_GetApiName+0x2a2>
                case PWM_GETVERSIONINFO_ID: ErrorString_Ptr[1] = "Pwm_GetVersionInfo()"; break;
   182e8:	4b3c      	ldr	r3, [pc, #240]	; (183dc <Det_GetApiName+0x38c>)
   182ea:	4a58      	ldr	r2, [pc, #352]	; (1844c <Det_GetApiName+0x3fc>)
   182ec:	605a      	str	r2, [r3, #4]
   182ee:	e000      	b.n	182f2 <Det_GetApiName+0x2a2>
                default: break; //Api doesnt report det error or is not used.
   182f0:	bf00      	nop
        break;
   182f2:	e11c      	b.n	1852e <Det_GetApiName+0x4de>
            switch ( ApiId ) {  //9 Apis that report det errors.
   182f4:	f89d 3005 	ldrb.w	r3, [sp, #5]
   182f8:	2b29      	cmp	r3, #41	; 0x29
   182fa:	f200 80c1 	bhi.w	18480 <Det_GetApiName+0x430>
   182fe:	a201      	add	r2, pc, #4	; (adr r2, 18304 <Det_GetApiName+0x2b4>)
   18300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   18304:	000183ad 	.word	0x000183ad
   18308:	000183b5 	.word	0x000183b5
   1830c:	000183bd 	.word	0x000183bd
   18310:	000183c5 	.word	0x000183c5
   18314:	000183cd 	.word	0x000183cd
   18318:	00018481 	.word	0x00018481
   1831c:	00018481 	.word	0x00018481
   18320:	00018481 	.word	0x00018481
   18324:	00018481 	.word	0x00018481
   18328:	000183d5 	.word	0x000183d5
   1832c:	00018479 	.word	0x00018479
   18330:	00018481 	.word	0x00018481
   18334:	00018471 	.word	0x00018471
   18338:	00018481 	.word	0x00018481
   1833c:	00018481 	.word	0x00018481
   18340:	00018481 	.word	0x00018481
   18344:	00018481 	.word	0x00018481
   18348:	00018481 	.word	0x00018481
   1834c:	00018481 	.word	0x00018481
   18350:	00018481 	.word	0x00018481
   18354:	00018481 	.word	0x00018481
   18358:	00018481 	.word	0x00018481
   1835c:	00018481 	.word	0x00018481
   18360:	00018481 	.word	0x00018481
   18364:	00018481 	.word	0x00018481
   18368:	00018481 	.word	0x00018481
   1836c:	00018481 	.word	0x00018481
   18370:	00018481 	.word	0x00018481
   18374:	00018481 	.word	0x00018481
   18378:	00018481 	.word	0x00018481
   1837c:	00018481 	.word	0x00018481
   18380:	00018481 	.word	0x00018481
   18384:	00018481 	.word	0x00018481
   18388:	00018481 	.word	0x00018481
   1838c:	00018481 	.word	0x00018481
   18390:	00018481 	.word	0x00018481
   18394:	00018481 	.word	0x00018481
   18398:	00018481 	.word	0x00018481
   1839c:	00018481 	.word	0x00018481
   183a0:	00018481 	.word	0x00018481
   183a4:	00018481 	.word	0x00018481
   183a8:	00018469 	.word	0x00018469
                case ADC_INIT_ID: ErrorString_Ptr[1] = "Adc_Init()"; break;
   183ac:	4b0b      	ldr	r3, [pc, #44]	; (183dc <Det_GetApiName+0x38c>)
   183ae:	4a28      	ldr	r2, [pc, #160]	; (18450 <Det_GetApiName+0x400>)
   183b0:	605a      	str	r2, [r3, #4]
   183b2:	e066      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_DEINIT_ID: ErrorString_Ptr[1] = "Adc_DeInit()"; break;
   183b4:	4b09      	ldr	r3, [pc, #36]	; (183dc <Det_GetApiName+0x38c>)
   183b6:	4a27      	ldr	r2, [pc, #156]	; (18454 <Det_GetApiName+0x404>)
   183b8:	605a      	str	r2, [r3, #4]
   183ba:	e062      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_STARTGROUPCONVERSION_ID: ErrorString_Ptr[1] = "Adc_StartGroupConversion()"; break;
   183bc:	4b07      	ldr	r3, [pc, #28]	; (183dc <Det_GetApiName+0x38c>)
   183be:	4a26      	ldr	r2, [pc, #152]	; (18458 <Det_GetApiName+0x408>)
   183c0:	605a      	str	r2, [r3, #4]
   183c2:	e05e      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_STOPGROUPCONVERSION_ID: ErrorString_Ptr[1] = "Adc_StopGroupConversion()"; break;
   183c4:	4b05      	ldr	r3, [pc, #20]	; (183dc <Det_GetApiName+0x38c>)
   183c6:	4a25      	ldr	r2, [pc, #148]	; (1845c <Det_GetApiName+0x40c>)
   183c8:	605a      	str	r2, [r3, #4]
   183ca:	e05a      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_VALUEREADGROUP_ID: ErrorString_Ptr[1] = "Adc_ReadGroup()"; break;
   183cc:	4b03      	ldr	r3, [pc, #12]	; (183dc <Det_GetApiName+0x38c>)
   183ce:	4a24      	ldr	r2, [pc, #144]	; (18460 <Det_GetApiName+0x410>)
   183d0:	605a      	str	r2, [r3, #4]
   183d2:	e056      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_GETGROUPSTATUS_ID: ErrorString_Ptr[1] = "Adc_GetGroupStatus()"; break;
   183d4:	4b01      	ldr	r3, [pc, #4]	; (183dc <Det_GetApiName+0x38c>)
   183d6:	4a23      	ldr	r2, [pc, #140]	; (18464 <Det_GetApiName+0x414>)
   183d8:	605a      	str	r2, [r3, #4]
   183da:	e052      	b.n	18482 <Det_GetApiName+0x432>
   183dc:	1fff9768 	.word	0x1fff9768
   183e0:	00018c00 	.word	0x00018c00
   183e4:	00018c0c 	.word	0x00018c0c
   183e8:	00018c1c 	.word	0x00018c1c
   183ec:	00018c2c 	.word	0x00018c2c
   183f0:	00018c44 	.word	0x00018c44
   183f4:	00018c54 	.word	0x00018c54
   183f8:	00018c68 	.word	0x00018c68
   183fc:	00018c84 	.word	0x00018c84
   18400:	00018ca0 	.word	0x00018ca0
   18404:	00018cc0 	.word	0x00018cc0
   18408:	00018ccc 	.word	0x00018ccc
   1840c:	00018ce4 	.word	0x00018ce4
   18410:	00018cf8 	.word	0x00018cf8
   18414:	00018d14 	.word	0x00018d14
   18418:	00018d2c 	.word	0x00018d2c
   1841c:	00018d40 	.word	0x00018d40
   18420:	00018d54 	.word	0x00018d54
   18424:	00018d68 	.word	0x00018d68
   18428:	00018d80 	.word	0x00018d80
   1842c:	00018d98 	.word	0x00018d98
   18430:	00018da8 	.word	0x00018da8
   18434:	00018db8 	.word	0x00018db8
   18438:	00018dd0 	.word	0x00018dd0
   1843c:	00018ddc 	.word	0x00018ddc
   18440:	00018dec 	.word	0x00018dec
   18444:	00018e00 	.word	0x00018e00
   18448:	00018e18 	.word	0x00018e18
   1844c:	00018e30 	.word	0x00018e30
   18450:	00018e48 	.word	0x00018e48
   18454:	00018e54 	.word	0x00018e54
   18458:	00018e64 	.word	0x00018e64
   1845c:	00018e80 	.word	0x00018e80
   18460:	00018e9c 	.word	0x00018e9c
   18464:	00018eac 	.word	0x00018eac
                case ADC_CALIBRATE_ID: ErrorString_Ptr[1] = "Adc_Calibrate()"; break;
   18468:	4b33      	ldr	r3, [pc, #204]	; (18538 <Det_GetApiName+0x4e8>)
   1846a:	4a34      	ldr	r2, [pc, #208]	; (1853c <Det_GetApiName+0x4ec>)
   1846c:	605a      	str	r2, [r3, #4]
   1846e:	e008      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_SETUPRESULTBUFFER_ID: ErrorString_Ptr[1] = "Adc_SetupResultBuffer()"; break;
   18470:	4b31      	ldr	r3, [pc, #196]	; (18538 <Det_GetApiName+0x4e8>)
   18472:	4a33      	ldr	r2, [pc, #204]	; (18540 <Det_GetApiName+0x4f0>)
   18474:	605a      	str	r2, [r3, #4]
   18476:	e004      	b.n	18482 <Det_GetApiName+0x432>
                case ADC_GETVERSIONINFO_ID: ErrorString_Ptr[1] = "Adc_GetVersionInfo()"; break;
   18478:	4b2f      	ldr	r3, [pc, #188]	; (18538 <Det_GetApiName+0x4e8>)
   1847a:	4a32      	ldr	r2, [pc, #200]	; (18544 <Det_GetApiName+0x4f4>)
   1847c:	605a      	str	r2, [r3, #4]
   1847e:	e000      	b.n	18482 <Det_GetApiName+0x432>
                default: break; //Api doesnt report det error or is not used.
   18480:	bf00      	nop
        break;
   18482:	e054      	b.n	1852e <Det_GetApiName+0x4de>
            switch ( ApiId ) {  //12 Apis that report det errors.
   18484:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18488:	2b0c      	cmp	r3, #12
   1848a:	d84d      	bhi.n	18528 <Det_GetApiName+0x4d8>
   1848c:	a201      	add	r2, pc, #4	; (adr r2, 18494 <Det_GetApiName+0x444>)
   1848e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   18492:	bf00      	nop
   18494:	000184c9 	.word	0x000184c9
   18498:	00018529 	.word	0x00018529
   1849c:	000184d1 	.word	0x000184d1
   184a0:	000184d9 	.word	0x000184d9
   184a4:	000184e1 	.word	0x000184e1
   184a8:	000184e9 	.word	0x000184e9
   184ac:	000184f1 	.word	0x000184f1
   184b0:	000184f9 	.word	0x000184f9
   184b4:	00018501 	.word	0x00018501
   184b8:	00018509 	.word	0x00018509
   184bc:	00018511 	.word	0x00018511
   184c0:	00018519 	.word	0x00018519
   184c4:	00018521 	.word	0x00018521
                case SCHEDULER_INIT_ID: ErrorString_Ptr[1] = "Scheduler_Init()"; break;
   184c8:	4b1b      	ldr	r3, [pc, #108]	; (18538 <Det_GetApiName+0x4e8>)
   184ca:	4a1f      	ldr	r2, [pc, #124]	; (18548 <Det_GetApiName+0x4f8>)
   184cc:	605a      	str	r2, [r3, #4]
   184ce:	e02c      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_GETSTATUSQUEUE_ID: ErrorString_Ptr[1] = "Scheduler_GetStatusQueue()"; break;
   184d0:	4b19      	ldr	r3, [pc, #100]	; (18538 <Det_GetApiName+0x4e8>)
   184d2:	4a1e      	ldr	r2, [pc, #120]	; (1854c <Det_GetApiName+0x4fc>)
   184d4:	605a      	str	r2, [r3, #4]
   184d6:	e028      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_FLUSHQUEUE_ID: ErrorString_Ptr[1] = "Scheduler_FlushQueue()"; break;
   184d8:	4b17      	ldr	r3, [pc, #92]	; (18538 <Det_GetApiName+0x4e8>)
   184da:	4a1d      	ldr	r2, [pc, #116]	; (18550 <Det_GetApiName+0x500>)
   184dc:	605a      	str	r2, [r3, #4]
   184de:	e024      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_WRITEQUEUE_ID: ErrorString_Ptr[1] = "Scheduler_WriteQueue()"; break;
   184e0:	4b15      	ldr	r3, [pc, #84]	; (18538 <Det_GetApiName+0x4e8>)
   184e2:	4a1c      	ldr	r2, [pc, #112]	; (18554 <Det_GetApiName+0x504>)
   184e4:	605a      	str	r2, [r3, #4]
   184e6:	e020      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_READQUEUE_ID: ErrorString_Ptr[1] = "Scheduler_ReadQueue()"; break;
   184e8:	4b13      	ldr	r3, [pc, #76]	; (18538 <Det_GetApiName+0x4e8>)
   184ea:	4a1b      	ldr	r2, [pc, #108]	; (18558 <Det_GetApiName+0x508>)
   184ec:	605a      	str	r2, [r3, #4]
   184ee:	e01c      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_STARTTASK_ID: ErrorString_Ptr[1] = "Scheduler_StartTask()"; break;
   184f0:	4b11      	ldr	r3, [pc, #68]	; (18538 <Det_GetApiName+0x4e8>)
   184f2:	4a1a      	ldr	r2, [pc, #104]	; (1855c <Det_GetApiName+0x50c>)
   184f4:	605a      	str	r2, [r3, #4]
   184f6:	e018      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_STOPTASK_ID: ErrorString_Ptr[1] = "Scheduler_StopTask()"; break;
   184f8:	4b0f      	ldr	r3, [pc, #60]	; (18538 <Det_GetApiName+0x4e8>)
   184fa:	4a19      	ldr	r2, [pc, #100]	; (18560 <Det_GetApiName+0x510>)
   184fc:	605a      	str	r2, [r3, #4]
   184fe:	e014      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_PERIODTASK_ID: ErrorString_Ptr[1] = "Scheduler_PeriodTask()"; break;
   18500:	4b0d      	ldr	r3, [pc, #52]	; (18538 <Det_GetApiName+0x4e8>)
   18502:	4a18      	ldr	r2, [pc, #96]	; (18564 <Det_GetApiName+0x514>)
   18504:	605a      	str	r2, [r3, #4]
   18506:	e010      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_STARTTIMER_ID: ErrorString_Ptr[1] = "Scheduler_StartTimer()"; break;
   18508:	4b0b      	ldr	r3, [pc, #44]	; (18538 <Det_GetApiName+0x4e8>)
   1850a:	4a17      	ldr	r2, [pc, #92]	; (18568 <Det_GetApiName+0x518>)
   1850c:	605a      	str	r2, [r3, #4]
   1850e:	e00c      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_STOPTIMER_ID: ErrorString_Ptr[1] = "Scheduler_StopTimer()"; break;
   18510:	4b09      	ldr	r3, [pc, #36]	; (18538 <Det_GetApiName+0x4e8>)
   18512:	4a16      	ldr	r2, [pc, #88]	; (1856c <Det_GetApiName+0x51c>)
   18514:	605a      	str	r2, [r3, #4]
   18516:	e008      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_GETTIMER_ID: ErrorString_Ptr[1] = "Scheduler_GetTimer()"; break;
   18518:	4b07      	ldr	r3, [pc, #28]	; (18538 <Det_GetApiName+0x4e8>)
   1851a:	4a15      	ldr	r2, [pc, #84]	; (18570 <Det_GetApiName+0x520>)
   1851c:	605a      	str	r2, [r3, #4]
   1851e:	e004      	b.n	1852a <Det_GetApiName+0x4da>
                case SCHEDULER_RELOADTIMER_ID: ErrorString_Ptr[1] = "Scheduler_ReloadTimer()"; break;
   18520:	4b05      	ldr	r3, [pc, #20]	; (18538 <Det_GetApiName+0x4e8>)
   18522:	4a14      	ldr	r2, [pc, #80]	; (18574 <Det_GetApiName+0x524>)
   18524:	605a      	str	r2, [r3, #4]
   18526:	e000      	b.n	1852a <Det_GetApiName+0x4da>
                default: break; //Api doesnt report det error or is not used.
   18528:	bf00      	nop
        break;
   1852a:	e000      	b.n	1852e <Det_GetApiName+0x4de>
        break;
   1852c:	bf00      	nop
    }

    return ErrorString_Ptr[1];
   1852e:	4b02      	ldr	r3, [pc, #8]	; (18538 <Det_GetApiName+0x4e8>)
   18530:	685b      	ldr	r3, [r3, #4]
}
   18532:	4618      	mov	r0, r3
   18534:	b002      	add	sp, #8
   18536:	4770      	bx	lr
   18538:	1fff9768 	.word	0x1fff9768
   1853c:	00018ec4 	.word	0x00018ec4
   18540:	00018ed4 	.word	0x00018ed4
   18544:	00018eec 	.word	0x00018eec
   18548:	00018f04 	.word	0x00018f04
   1854c:	00018f18 	.word	0x00018f18
   18550:	00018f34 	.word	0x00018f34
   18554:	00018f4c 	.word	0x00018f4c
   18558:	00018f64 	.word	0x00018f64
   1855c:	00018f7c 	.word	0x00018f7c
   18560:	00018f94 	.word	0x00018f94
   18564:	00018fac 	.word	0x00018fac
   18568:	00018fc4 	.word	0x00018fc4
   1856c:	00018fdc 	.word	0x00018fdc
   18570:	00018ff4 	.word	0x00018ff4
   18574:	0001900c 	.word	0x0001900c

00018578 <Det_GetErrorMeaning>:
 * 
 * @param[in] ModuleId Module Id where error was detected.
 * @param[in] ErrorId Error Id reported. 
 * @return StringPtr Pointer to string Error meaning.
 */
char* Det_GetErrorMeaning( uint16 ModuleId, uint8 ErrorId ) {
   18578:	b082      	sub	sp, #8
   1857a:	4603      	mov	r3, r0
   1857c:	460a      	mov	r2, r1
   1857e:	f8ad 3006 	strh.w	r3, [sp, #6]
   18582:	4613      	mov	r3, r2
   18584:	f88d 3005 	strb.w	r3, [sp, #5]

    switch( ModuleId ) {
   18588:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   1858c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   18590:	f000 81e4 	beq.w	1895c <Det_GetErrorMeaning+0x3e4>
   18594:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   18598:	f300 820e 	bgt.w	189b8 <Det_GetErrorMeaning+0x440>
   1859c:	2b7c      	cmp	r3, #124	; 0x7c
   1859e:	dc39      	bgt.n	18614 <Det_GetErrorMeaning+0x9c>
   185a0:	2b65      	cmp	r3, #101	; 0x65
   185a2:	f2c0 8209 	blt.w	189b8 <Det_GetErrorMeaning+0x440>
   185a6:	3b65      	subs	r3, #101	; 0x65
   185a8:	2b17      	cmp	r3, #23
   185aa:	f200 8205 	bhi.w	189b8 <Det_GetErrorMeaning+0x440>
   185ae:	a201      	add	r2, pc, #4	; (adr r2, 185b4 <Det_GetErrorMeaning+0x3c>)
   185b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   185b4:	0001861b 	.word	0x0001861b
   185b8:	000189b9 	.word	0x000189b9
   185bc:	000189b9 	.word	0x000189b9
   185c0:	000189b9 	.word	0x000189b9
   185c4:	000189b9 	.word	0x000189b9
   185c8:	000189b9 	.word	0x000189b9
   185cc:	000189b9 	.word	0x000189b9
   185d0:	000189b9 	.word	0x000189b9
   185d4:	000189b9 	.word	0x000189b9
   185d8:	000189b9 	.word	0x000189b9
   185dc:	000189b9 	.word	0x000189b9
   185e0:	000189b9 	.word	0x000189b9
   185e4:	000189b9 	.word	0x000189b9
   185e8:	000189b9 	.word	0x000189b9
   185ec:	000189b9 	.word	0x000189b9
   185f0:	000189b9 	.word	0x000189b9
   185f4:	000189b9 	.word	0x000189b9
   185f8:	000189b9 	.word	0x000189b9
   185fc:	000189b9 	.word	0x000189b9
   18600:	0001872f 	.word	0x0001872f
   18604:	000187e3 	.word	0x000187e3
   18608:	000189b9 	.word	0x000189b9
   1860c:	00018841 	.word	0x00018841
   18610:	000186b7 	.word	0x000186b7
   18614:	2bff      	cmp	r3, #255	; 0xff
   18616:	d035      	beq.n	18684 <Det_GetErrorMeaning+0x10c>
                default: break; //Error ID not registered.
            }
        break;

        default:    //Module Id is no used in aplication.
        break;
   18618:	e1ce      	b.n	189b8 <Det_GetErrorMeaning+0x440>
            switch ( ErrorId ) {
   1861a:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1861e:	3b0b      	subs	r3, #11
   18620:	2b08      	cmp	r3, #8
   18622:	d82d      	bhi.n	18680 <Det_GetErrorMeaning+0x108>
   18624:	a201      	add	r2, pc, #4	; (adr r2, 1862c <Det_GetErrorMeaning+0xb4>)
   18626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1862a:	bf00      	nop
   1862c:	00018659 	.word	0x00018659
   18630:	00018661 	.word	0x00018661
   18634:	00018681 	.word	0x00018681
   18638:	00018681 	.word	0x00018681
   1863c:	00018671 	.word	0x00018671
   18640:	00018669 	.word	0x00018669
   18644:	00018651 	.word	0x00018651
   18648:	00018681 	.word	0x00018681
   1864c:	00018679 	.word	0x00018679
                case MCU_E_INIT_FAILED: ErrorString_Ptr[2] = "Invalid conf pointer"; break;
   18650:	4ba8      	ldr	r3, [pc, #672]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18652:	4aa9      	ldr	r2, [pc, #676]	; (188f8 <Det_GetErrorMeaning+0x380>)
   18654:	609a      	str	r2, [r3, #8]
   18656:	e014      	b.n	18682 <Det_GetErrorMeaning+0x10a>
                case MCU_E_PARAM_CLOCK: ErrorString_Ptr[2] = "Invalid input parameter"; break;
   18658:	4ba6      	ldr	r3, [pc, #664]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1865a:	4aa8      	ldr	r2, [pc, #672]	; (188fc <Det_GetErrorMeaning+0x384>)
   1865c:	609a      	str	r2, [r3, #8]
   1865e:	e010      	b.n	18682 <Det_GetErrorMeaning+0x10a>
                case MCU_E_PARAM_MODE: ErrorString_Ptr[2] = "Invalid input parameter"; break;
   18660:	4ba4      	ldr	r3, [pc, #656]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18662:	4aa6      	ldr	r2, [pc, #664]	; (188fc <Det_GetErrorMeaning+0x384>)
   18664:	609a      	str	r2, [r3, #8]
   18666:	e00c      	b.n	18682 <Det_GetErrorMeaning+0x10a>
                case MCU_E_PARAM_POINTER: ErrorString_Ptr[2] = "Invalid input parameter"; break;
   18668:	4ba2      	ldr	r3, [pc, #648]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1866a:	4aa4      	ldr	r2, [pc, #656]	; (188fc <Det_GetErrorMeaning+0x384>)
   1866c:	609a      	str	r2, [r3, #8]
   1866e:	e008      	b.n	18682 <Det_GetErrorMeaning+0x10a>
                case MCU_E_UNINIT: ErrorString_Ptr[2] = "Driver uninitialized"; break;
   18670:	4ba0      	ldr	r3, [pc, #640]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18672:	4aa3      	ldr	r2, [pc, #652]	; (18900 <Det_GetErrorMeaning+0x388>)
   18674:	609a      	str	r2, [r3, #8]
   18676:	e004      	b.n	18682 <Det_GetErrorMeaning+0x10a>
                case MCU_E_ALREADY_INITIALIZED: ErrorString_Ptr[2] = "Driver already initialized"; break;
   18678:	4b9e      	ldr	r3, [pc, #632]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1867a:	4aa2      	ldr	r2, [pc, #648]	; (18904 <Det_GetErrorMeaning+0x38c>)
   1867c:	609a      	str	r2, [r3, #8]
   1867e:	e000      	b.n	18682 <Det_GetErrorMeaning+0x10a>
                default: break; //Error ID not registered.
   18680:	bf00      	nop
        break;
   18682:	e19a      	b.n	189ba <Det_GetErrorMeaning+0x442>
            switch ( ErrorId ) {
   18684:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18688:	2b04      	cmp	r3, #4
   1868a:	d00a      	beq.n	186a2 <Det_GetErrorMeaning+0x12a>
   1868c:	2b04      	cmp	r3, #4
   1868e:	dc10      	bgt.n	186b2 <Det_GetErrorMeaning+0x13a>
   18690:	2b01      	cmp	r3, #1
   18692:	d002      	beq.n	1869a <Det_GetErrorMeaning+0x122>
   18694:	2b02      	cmp	r3, #2
   18696:	d008      	beq.n	186aa <Det_GetErrorMeaning+0x132>
                default: break; //Error ID not registered.
   18698:	e00b      	b.n	186b2 <Det_GetErrorMeaning+0x13a>
                case PLATFORM_E_PARAM_POINTER: ErrorString_Ptr[2] = "Invalid pointer"; break;
   1869a:	4b96      	ldr	r3, [pc, #600]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1869c:	4a9a      	ldr	r2, [pc, #616]	; (18908 <Det_GetErrorMeaning+0x390>)
   1869e:	609a      	str	r2, [r3, #8]
   186a0:	e008      	b.n	186b4 <Det_GetErrorMeaning+0x13c>
                case PLATFORM_E_PARAM_CONFIG: ErrorString_Ptr[2] = "Call from wrong mapped partition"; break;
   186a2:	4b94      	ldr	r3, [pc, #592]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   186a4:	4a99      	ldr	r2, [pc, #612]	; (1890c <Det_GetErrorMeaning+0x394>)
   186a6:	609a      	str	r2, [r3, #8]
   186a8:	e004      	b.n	186b4 <Det_GetErrorMeaning+0x13c>
                case PLATFORM_E_PARAM_OUT_OF_RANGE: ErrorString_Ptr[2] = "Parameter out of range"; break;
   186aa:	4b92      	ldr	r3, [pc, #584]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   186ac:	4a98      	ldr	r2, [pc, #608]	; (18910 <Det_GetErrorMeaning+0x398>)
   186ae:	609a      	str	r2, [r3, #8]
   186b0:	e000      	b.n	186b4 <Det_GetErrorMeaning+0x13c>
                default: break; //Error ID not registered.
   186b2:	bf00      	nop
        break;
   186b4:	e181      	b.n	189ba <Det_GetErrorMeaning+0x442>
            switch ( ErrorId ) {
   186b6:	f89d 3005 	ldrb.w	r3, [sp, #5]
   186ba:	2b10      	cmp	r3, #16
   186bc:	dc16      	bgt.n	186ec <Det_GetErrorMeaning+0x174>
   186be:	2b0a      	cmp	r3, #10
   186c0:	db33      	blt.n	1872a <Det_GetErrorMeaning+0x1b2>
   186c2:	3b0a      	subs	r3, #10
   186c4:	2b06      	cmp	r3, #6
   186c6:	d830      	bhi.n	1872a <Det_GetErrorMeaning+0x1b2>
   186c8:	a201      	add	r2, pc, #4	; (adr r2, 186d0 <Det_GetErrorMeaning+0x158>)
   186ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   186ce:	bf00      	nop
   186d0:	000186f3 	.word	0x000186f3
   186d4:	0001872b 	.word	0x0001872b
   186d8:	00018703 	.word	0x00018703
   186dc:	00018713 	.word	0x00018713
   186e0:	000186fb 	.word	0x000186fb
   186e4:	0001871b 	.word	0x0001871b
   186e8:	00018723 	.word	0x00018723
   186ec:	2bf0      	cmp	r3, #240	; 0xf0
   186ee:	d00c      	beq.n	1870a <Det_GetErrorMeaning+0x192>
                default: break; //Error ID not registered.
   186f0:	e01b      	b.n	1872a <Det_GetErrorMeaning+0x1b2>
                case PORT_E_PARAM_PIN: ErrorString_Ptr[2] = "Invalid Port Pin ID"; break;
   186f2:	4b80      	ldr	r3, [pc, #512]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   186f4:	4a87      	ldr	r2, [pc, #540]	; (18914 <Det_GetErrorMeaning+0x39c>)
   186f6:	609a      	str	r2, [r3, #8]
   186f8:	e018      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                case PORT_E_MODE_UNCHANGEABLE: ErrorString_Ptr[2] = "Port pin mode is unchangeable"; break;
   186fa:	4b7e      	ldr	r3, [pc, #504]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   186fc:	4a86      	ldr	r2, [pc, #536]	; (18918 <Det_GetErrorMeaning+0x3a0>)
   186fe:	609a      	str	r2, [r3, #8]
   18700:	e014      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                case PORT_E_INIT_FAILED: ErrorString_Ptr[2] = "Invalid conf pointer"; break;
   18702:	4b7c      	ldr	r3, [pc, #496]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18704:	4a7c      	ldr	r2, [pc, #496]	; (188f8 <Det_GetErrorMeaning+0x380>)
   18706:	609a      	str	r2, [r3, #8]
   18708:	e010      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                case PORT_E_PARAM_CONFIG: ErrorString_Ptr[2] = "Invalid conf pointer"; break;
   1870a:	4b7a      	ldr	r3, [pc, #488]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1870c:	4a7a      	ldr	r2, [pc, #488]	; (188f8 <Det_GetErrorMeaning+0x380>)
   1870e:	609a      	str	r2, [r3, #8]
   18710:	e00c      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                case PORT_E_PARAM_INVALID_MODE: ErrorString_Ptr[2] = "Invalid port pin mode"; break;
   18712:	4b78      	ldr	r3, [pc, #480]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18714:	4a81      	ldr	r2, [pc, #516]	; (1891c <Det_GetErrorMeaning+0x3a4>)
   18716:	609a      	str	r2, [r3, #8]
   18718:	e008      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                case PORT_E_UNINIT: ErrorString_Ptr[2] = "Driver uninitialized"; break;
   1871a:	4b76      	ldr	r3, [pc, #472]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1871c:	4a78      	ldr	r2, [pc, #480]	; (18900 <Det_GetErrorMeaning+0x388>)
   1871e:	609a      	str	r2, [r3, #8]
   18720:	e004      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                case PORT_E_PARAM_POINTER: ErrorString_Ptr[2] = "Invalid input parameter"; break;
   18722:	4b74      	ldr	r3, [pc, #464]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18724:	4a75      	ldr	r2, [pc, #468]	; (188fc <Det_GetErrorMeaning+0x384>)
   18726:	609a      	str	r2, [r3, #8]
   18728:	e000      	b.n	1872c <Det_GetErrorMeaning+0x1b4>
                default: break; //Error ID not registered.
   1872a:	bf00      	nop
        break;
   1872c:	e145      	b.n	189ba <Det_GetErrorMeaning+0x442>
            switch ( ErrorId ) {
   1872e:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18732:	2b21      	cmp	r3, #33	; 0x21
   18734:	dc38      	bgt.n	187a8 <Det_GetErrorMeaning+0x230>
   18736:	2b0a      	cmp	r3, #10
   18738:	db51      	blt.n	187de <Det_GetErrorMeaning+0x266>
   1873a:	3b0a      	subs	r3, #10
   1873c:	2b17      	cmp	r3, #23
   1873e:	d84e      	bhi.n	187de <Det_GetErrorMeaning+0x266>
   18740:	a201      	add	r2, pc, #4	; (adr r2, 18748 <Det_GetErrorMeaning+0x1d0>)
   18742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   18746:	bf00      	nop
   18748:	000187bf 	.word	0x000187bf
   1874c:	000187df 	.word	0x000187df
   18750:	000187df 	.word	0x000187df
   18754:	000187df 	.word	0x000187df
   18758:	000187df 	.word	0x000187df
   1875c:	000187df 	.word	0x000187df
   18760:	000187df 	.word	0x000187df
   18764:	000187df 	.word	0x000187df
   18768:	000187df 	.word	0x000187df
   1876c:	000187df 	.word	0x000187df
   18770:	000187c7 	.word	0x000187c7
   18774:	000187df 	.word	0x000187df
   18778:	000187df 	.word	0x000187df
   1877c:	000187df 	.word	0x000187df
   18780:	000187df 	.word	0x000187df
   18784:	000187df 	.word	0x000187df
   18788:	000187df 	.word	0x000187df
   1878c:	000187df 	.word	0x000187df
   18790:	000187df 	.word	0x000187df
   18794:	000187df 	.word	0x000187df
   18798:	000187df 	.word	0x000187df
   1879c:	000187cf 	.word	0x000187cf
   187a0:	000187b7 	.word	0x000187b7
   187a4:	000187af 	.word	0x000187af
   187a8:	2bf0      	cmp	r3, #240	; 0xf0
   187aa:	d014      	beq.n	187d6 <Det_GetErrorMeaning+0x25e>
                default: break; //Error ID not registered.
   187ac:	e017      	b.n	187de <Det_GetErrorMeaning+0x266>
                case DIO_E_PARAM_LEVEL: ErrorString_Ptr[2] = "Invalid dio channel level"; break;
   187ae:	4b51      	ldr	r3, [pc, #324]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   187b0:	4a5b      	ldr	r2, [pc, #364]	; (18920 <Det_GetErrorMeaning+0x3a8>)
   187b2:	609a      	str	r2, [r3, #8]
   187b4:	e014      	b.n	187e0 <Det_GetErrorMeaning+0x268>
                case DIO_E_PARAM_POINTER: ErrorString_Ptr[2] = "Invalid input parameter"; break;
   187b6:	4b4f      	ldr	r3, [pc, #316]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   187b8:	4a50      	ldr	r2, [pc, #320]	; (188fc <Det_GetErrorMeaning+0x384>)
   187ba:	609a      	str	r2, [r3, #8]
   187bc:	e010      	b.n	187e0 <Det_GetErrorMeaning+0x268>
                case DIO_E_PARAM_INVALID_CHANNEL_ID: ErrorString_Ptr[2] = "Invalid dio channel id"; break;
   187be:	4b4d      	ldr	r3, [pc, #308]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   187c0:	4a58      	ldr	r2, [pc, #352]	; (18924 <Det_GetErrorMeaning+0x3ac>)
   187c2:	609a      	str	r2, [r3, #8]
   187c4:	e00c      	b.n	187e0 <Det_GetErrorMeaning+0x268>
                case DIO_E_PARAM_INVALID_PORT_ID: ErrorString_Ptr[2] = "Invalid port id"; break;
   187c6:	4b4b      	ldr	r3, [pc, #300]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   187c8:	4a57      	ldr	r2, [pc, #348]	; (18928 <Det_GetErrorMeaning+0x3b0>)
   187ca:	609a      	str	r2, [r3, #8]
   187cc:	e008      	b.n	187e0 <Det_GetErrorMeaning+0x268>
                case DIO_E_PARAM_INVALID_GROUP_ID: ErrorString_Ptr[2] = "Invalid channel group id"; break;
   187ce:	4b49      	ldr	r3, [pc, #292]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   187d0:	4a56      	ldr	r2, [pc, #344]	; (1892c <Det_GetErrorMeaning+0x3b4>)
   187d2:	609a      	str	r2, [r3, #8]
   187d4:	e004      	b.n	187e0 <Det_GetErrorMeaning+0x268>
                case DIO_E_PARAM_CONFIG: ErrorString_Ptr[2] = "Invalid config parameter"; break;
   187d6:	4b47      	ldr	r3, [pc, #284]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   187d8:	4a55      	ldr	r2, [pc, #340]	; (18930 <Det_GetErrorMeaning+0x3b8>)
   187da:	609a      	str	r2, [r3, #8]
   187dc:	e000      	b.n	187e0 <Det_GetErrorMeaning+0x268>
                default: break; //Error ID not registered.
   187de:	bf00      	nop
        break;        
   187e0:	e0eb      	b.n	189ba <Det_GetErrorMeaning+0x442>
            switch ( ErrorId ) {
   187e2:	f89d 3005 	ldrb.w	r3, [sp, #5]
   187e6:	3b10      	subs	r3, #16
   187e8:	2b05      	cmp	r3, #5
   187ea:	d827      	bhi.n	1883c <Det_GetErrorMeaning+0x2c4>
   187ec:	a201      	add	r2, pc, #4	; (adr r2, 187f4 <Det_GetErrorMeaning+0x27c>)
   187ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   187f2:	bf00      	nop
   187f4:	0001880d 	.word	0x0001880d
   187f8:	00018815 	.word	0x00018815
   187fc:	00018825 	.word	0x00018825
   18800:	0001882d 	.word	0x0001882d
   18804:	0001881d 	.word	0x0001881d
   18808:	00018835 	.word	0x00018835
                case PWM_E_INIT_FAILED: ErrorString_Ptr[2] = "Invalid config pointer"; break;
   1880c:	4b39      	ldr	r3, [pc, #228]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1880e:	4a49      	ldr	r2, [pc, #292]	; (18934 <Det_GetErrorMeaning+0x3bc>)
   18810:	609a      	str	r2, [r3, #8]
   18812:	e014      	b.n	1883e <Det_GetErrorMeaning+0x2c6>
                case PWM_E_UNINIT: ErrorString_Ptr[2] = "Driver uninitialized"; break;
   18814:	4b37      	ldr	r3, [pc, #220]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18816:	4a3a      	ldr	r2, [pc, #232]	; (18900 <Det_GetErrorMeaning+0x388>)
   18818:	609a      	str	r2, [r3, #8]
   1881a:	e010      	b.n	1883e <Det_GetErrorMeaning+0x2c6>
                case PWM_E_ALREADY_INITIALIZED: ErrorString_Ptr[2] = "Driver already initialized"; break;
   1881c:	4b35      	ldr	r3, [pc, #212]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1881e:	4a39      	ldr	r2, [pc, #228]	; (18904 <Det_GetErrorMeaning+0x38c>)
   18820:	609a      	str	r2, [r3, #8]
   18822:	e00c      	b.n	1883e <Det_GetErrorMeaning+0x2c6>
                case PWM_E_PARAM_CHANNEL: ErrorString_Ptr[2] = "Invalid pwm channel"; break;
   18824:	4b33      	ldr	r3, [pc, #204]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18826:	4a44      	ldr	r2, [pc, #272]	; (18938 <Det_GetErrorMeaning+0x3c0>)
   18828:	609a      	str	r2, [r3, #8]
   1882a:	e008      	b.n	1883e <Det_GetErrorMeaning+0x2c6>
                case PWM_E_PERIOD_UNCHANGEABLE: ErrorString_Ptr[2] = "Pwm channel period is unchangeable"; break;
   1882c:	4b31      	ldr	r3, [pc, #196]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   1882e:	4a43      	ldr	r2, [pc, #268]	; (1893c <Det_GetErrorMeaning+0x3c4>)
   18830:	609a      	str	r2, [r3, #8]
   18832:	e004      	b.n	1883e <Det_GetErrorMeaning+0x2c6>
                case PWM_E_PARAM_POINTER: ErrorString_Ptr[2] = "Invalid input parameter"; break;
   18834:	4b2f      	ldr	r3, [pc, #188]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   18836:	4a31      	ldr	r2, [pc, #196]	; (188fc <Det_GetErrorMeaning+0x384>)
   18838:	609a      	str	r2, [r3, #8]
   1883a:	e000      	b.n	1883e <Det_GetErrorMeaning+0x2c6>
                default: break; //Error ID not registered.
   1883c:	bf00      	nop
        break;
   1883e:	e0bc      	b.n	189ba <Det_GetErrorMeaning+0x442>
            switch ( ErrorId ) {
   18840:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18844:	3b0a      	subs	r3, #10
   18846:	2b21      	cmp	r3, #33	; 0x21
   18848:	f200 8086 	bhi.w	18958 <Det_GetErrorMeaning+0x3e0>
   1884c:	a201      	add	r2, pc, #4	; (adr r2, 18854 <Det_GetErrorMeaning+0x2dc>)
   1884e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   18852:	bf00      	nop
   18854:	000188dd 	.word	0x000188dd
   18858:	00018959 	.word	0x00018959
   1885c:	00018959 	.word	0x00018959
   18860:	000188e5 	.word	0x000188e5
   18864:	00018959 	.word	0x00018959
   18868:	00018959 	.word	0x00018959
   1886c:	00018959 	.word	0x00018959
   18870:	00018959 	.word	0x00018959
   18874:	00018959 	.word	0x00018959
   18878:	00018959 	.word	0x00018959
   1887c:	000188ed 	.word	0x000188ed
   18880:	00018941 	.word	0x00018941
   18884:	00018959 	.word	0x00018959
   18888:	00018959 	.word	0x00018959
   1888c:	00018959 	.word	0x00018959
   18890:	00018949 	.word	0x00018949
   18894:	00018959 	.word	0x00018959
   18898:	00018959 	.word	0x00018959
   1889c:	00018959 	.word	0x00018959
   188a0:	00018959 	.word	0x00018959
   188a4:	00018959 	.word	0x00018959
   188a8:	00018959 	.word	0x00018959
   188ac:	00018959 	.word	0x00018959
   188b0:	00018959 	.word	0x00018959
   188b4:	00018959 	.word	0x00018959
   188b8:	00018959 	.word	0x00018959
   188bc:	00018959 	.word	0x00018959
   188c0:	00018959 	.word	0x00018959
   188c4:	00018959 	.word	0x00018959
   188c8:	00018959 	.word	0x00018959
   188cc:	00018959 	.word	0x00018959
   188d0:	00018959 	.word	0x00018959
   188d4:	00018959 	.word	0x00018959
   188d8:	00018951 	.word	0x00018951
                case ADC_E_UNINIT: ErrorString_Ptr[2] = "Driver uninitialized"; break;
   188dc:	4b05      	ldr	r3, [pc, #20]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   188de:	4a08      	ldr	r2, [pc, #32]	; (18900 <Det_GetErrorMeaning+0x388>)
   188e0:	609a      	str	r2, [r3, #8]
   188e2:	e03a      	b.n	1895a <Det_GetErrorMeaning+0x3e2>
                case ADC_E_ALREADY_INITIALIZED: ErrorString_Ptr[2] = "Driver already initialized"; break;
   188e4:	4b03      	ldr	r3, [pc, #12]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   188e6:	4a07      	ldr	r2, [pc, #28]	; (18904 <Det_GetErrorMeaning+0x38c>)
   188e8:	609a      	str	r2, [r3, #8]
   188ea:	e036      	b.n	1895a <Det_GetErrorMeaning+0x3e2>
                case ADC_E_PARAM_POINTER: ErrorString_Ptr[2] = "Invalid pointer"; break;
   188ec:	4b01      	ldr	r3, [pc, #4]	; (188f4 <Det_GetErrorMeaning+0x37c>)
   188ee:	4a06      	ldr	r2, [pc, #24]	; (18908 <Det_GetErrorMeaning+0x390>)
   188f0:	609a      	str	r2, [r3, #8]
   188f2:	e032      	b.n	1895a <Det_GetErrorMeaning+0x3e2>
   188f4:	1fff9768 	.word	0x1fff9768
   188f8:	00019024 	.word	0x00019024
   188fc:	0001903c 	.word	0x0001903c
   18900:	00019054 	.word	0x00019054
   18904:	0001906c 	.word	0x0001906c
   18908:	00019088 	.word	0x00019088
   1890c:	00019098 	.word	0x00019098
   18910:	000190bc 	.word	0x000190bc
   18914:	000190d4 	.word	0x000190d4
   18918:	000190e8 	.word	0x000190e8
   1891c:	00019108 	.word	0x00019108
   18920:	00019120 	.word	0x00019120
   18924:	0001913c 	.word	0x0001913c
   18928:	00019154 	.word	0x00019154
   1892c:	00019164 	.word	0x00019164
   18930:	00019180 	.word	0x00019180
   18934:	0001919c 	.word	0x0001919c
   18938:	000191b4 	.word	0x000191b4
   1893c:	000191c8 	.word	0x000191c8
                case ADC_E_PARAM_GROUP: ErrorString_Ptr[2] = "Invalid adc group"; break;
   18940:	4b20      	ldr	r3, [pc, #128]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   18942:	4a21      	ldr	r2, [pc, #132]	; (189c8 <Det_GetErrorMeaning+0x450>)
   18944:	609a      	str	r2, [r3, #8]
   18946:	e008      	b.n	1895a <Det_GetErrorMeaning+0x3e2>
                case ADC_E_BUFFER_UNINIT: ErrorString_Ptr[2] = "Buffer pointer not initialized"; break;
   18948:	4b1e      	ldr	r3, [pc, #120]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   1894a:	4a20      	ldr	r2, [pc, #128]	; (189cc <Det_GetErrorMeaning+0x454>)
   1894c:	609a      	str	r2, [r3, #8]
   1894e:	e004      	b.n	1895a <Det_GetErrorMeaning+0x3e2>
                case ADC_E_TIMEOUT: ErrorString_Ptr[2] = "Calibration operation timed out"; break;
   18950:	4b1c      	ldr	r3, [pc, #112]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   18952:	4a1f      	ldr	r2, [pc, #124]	; (189d0 <Det_GetErrorMeaning+0x458>)
   18954:	609a      	str	r2, [r3, #8]
   18956:	e000      	b.n	1895a <Det_GetErrorMeaning+0x3e2>
                default: break; //Error ID not registered.
   18958:	bf00      	nop
        break;
   1895a:	e02e      	b.n	189ba <Det_GetErrorMeaning+0x442>
            switch ( ErrorId ) {
   1895c:	f89d 3005 	ldrb.w	r3, [sp, #5]
   18960:	2b05      	cmp	r3, #5
   18962:	d827      	bhi.n	189b4 <Det_GetErrorMeaning+0x43c>
   18964:	a201      	add	r2, pc, #4	; (adr r2, 1896c <Det_GetErrorMeaning+0x3f4>)
   18966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1896a:	bf00      	nop
   1896c:	00018985 	.word	0x00018985
   18970:	0001898d 	.word	0x0001898d
   18974:	00018995 	.word	0x00018995
   18978:	0001899d 	.word	0x0001899d
   1897c:	000189a5 	.word	0x000189a5
   18980:	000189ad 	.word	0x000189ad
                case SCHEDULER_E_PARAM_CONFIG: ErrorString_Ptr[2] = "Invalid config pointer"; break;
   18984:	4b0f      	ldr	r3, [pc, #60]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   18986:	4a13      	ldr	r2, [pc, #76]	; (189d4 <Det_GetErrorMeaning+0x45c>)
   18988:	609a      	str	r2, [r3, #8]
   1898a:	e014      	b.n	189b6 <Det_GetErrorMeaning+0x43e>
                case SCHEDULER_E_QUEUE_ID: ErrorString_Ptr[2] = "Invalid queue id"; break;
   1898c:	4b0d      	ldr	r3, [pc, #52]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   1898e:	4a12      	ldr	r2, [pc, #72]	; (189d8 <Det_GetErrorMeaning+0x460>)
   18990:	609a      	str	r2, [r3, #8]
   18992:	e010      	b.n	189b6 <Det_GetErrorMeaning+0x43e>
                case SCHEDULER_E_QUEUE_STATUS: ErrorString_Ptr[2] = "Invalid queue status flag"; break;
   18994:	4b0b      	ldr	r3, [pc, #44]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   18996:	4a11      	ldr	r2, [pc, #68]	; (189dc <Det_GetErrorMeaning+0x464>)
   18998:	609a      	str	r2, [r3, #8]
   1899a:	e00c      	b.n	189b6 <Det_GetErrorMeaning+0x43e>
                case SCHEDULER_E_TASK_ID: ErrorString_Ptr[2] = "Invalid task id"; break;
   1899c:	4b09      	ldr	r3, [pc, #36]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   1899e:	4a10      	ldr	r2, [pc, #64]	; (189e0 <Det_GetErrorMeaning+0x468>)
   189a0:	609a      	str	r2, [r3, #8]
   189a2:	e008      	b.n	189b6 <Det_GetErrorMeaning+0x43e>
                case SCHEDULER_E_PERIODICITY: ErrorString_Ptr[2] = "Invalid task or timer periodicity"; break;
   189a4:	4b07      	ldr	r3, [pc, #28]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   189a6:	4a0f      	ldr	r2, [pc, #60]	; (189e4 <Det_GetErrorMeaning+0x46c>)
   189a8:	609a      	str	r2, [r3, #8]
   189aa:	e004      	b.n	189b6 <Det_GetErrorMeaning+0x43e>
                case SCHEDULER_E_TIMER_ID : ErrorString_Ptr[2] = "Invalid timer id"; break;
   189ac:	4b05      	ldr	r3, [pc, #20]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   189ae:	4a0e      	ldr	r2, [pc, #56]	; (189e8 <Det_GetErrorMeaning+0x470>)
   189b0:	609a      	str	r2, [r3, #8]
   189b2:	e000      	b.n	189b6 <Det_GetErrorMeaning+0x43e>
                default: break; //Error ID not registered.
   189b4:	bf00      	nop
        break;
   189b6:	e000      	b.n	189ba <Det_GetErrorMeaning+0x442>
        break;
   189b8:	bf00      	nop
    }

    return ErrorString_Ptr[2];
   189ba:	4b02      	ldr	r3, [pc, #8]	; (189c4 <Det_GetErrorMeaning+0x44c>)
   189bc:	689b      	ldr	r3, [r3, #8]
}
   189be:	4618      	mov	r0, r3
   189c0:	b002      	add	sp, #8
   189c2:	4770      	bx	lr
   189c4:	1fff9768 	.word	0x1fff9768
   189c8:	000191ec 	.word	0x000191ec
   189cc:	00019200 	.word	0x00019200
   189d0:	00019220 	.word	0x00019220
   189d4:	0001919c 	.word	0x0001919c
   189d8:	00019240 	.word	0x00019240
   189dc:	00019254 	.word	0x00019254
   189e0:	00019270 	.word	0x00019270
   189e4:	00019280 	.word	0x00019280
   189e8:	000192a4 	.word	0x000192a4

000189ec <Det_ReportError>:
*/
Std_ReturnType Det_ReportError(uint16 ModuleId,
                               uint8 InstanceId,
                               uint8 ApiId,
                               uint8 ErrorId)
{
   189ec:	b510      	push	{r4, lr}
   189ee:	b088      	sub	sp, #32
   189f0:	4604      	mov	r4, r0
   189f2:	4608      	mov	r0, r1
   189f4:	4611      	mov	r1, r2
   189f6:	461a      	mov	r2, r3
   189f8:	4623      	mov	r3, r4
   189fa:	f8ad 300e 	strh.w	r3, [sp, #14]
   189fe:	4603      	mov	r3, r0
   18a00:	f88d 300d 	strb.w	r3, [sp, #13]
   18a04:	460b      	mov	r3, r1
   18a06:	f88d 300c 	strb.w	r3, [sp, #12]
   18a0a:	4613      	mov	r3, r2
   18a0c:	f88d 300b 	strb.w	r3, [sp, #11]
    //local data.
    char* Strings_error[3]; //Pointer to strings for the error message.

    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   18a10:	f7e8 ff02 	bl	1818 <Sys_GetCoreID>
   18a14:	4603      	mov	r3, r0
   18a16:	9307      	str	r3, [sp, #28]

    Det_ModuleId[u32CoreId] = ModuleId;
   18a18:	4921      	ldr	r1, [pc, #132]	; (18aa0 <Det_ReportError+0xb4>)
   18a1a:	9b07      	ldr	r3, [sp, #28]
   18a1c:	f8bd 200e 	ldrh.w	r2, [sp, #14]
   18a20:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_InstanceId[u32CoreId] = InstanceId;
   18a24:	4a1f      	ldr	r2, [pc, #124]	; (18aa4 <Det_ReportError+0xb8>)
   18a26:	9b07      	ldr	r3, [sp, #28]
   18a28:	4413      	add	r3, r2
   18a2a:	f89d 200d 	ldrb.w	r2, [sp, #13]
   18a2e:	701a      	strb	r2, [r3, #0]
    Det_ApiId[u32CoreId] = ApiId;
   18a30:	4a1d      	ldr	r2, [pc, #116]	; (18aa8 <Det_ReportError+0xbc>)
   18a32:	9b07      	ldr	r3, [sp, #28]
   18a34:	4413      	add	r3, r2
   18a36:	f89d 200c 	ldrb.w	r2, [sp, #12]
   18a3a:	701a      	strb	r2, [r3, #0]
    Det_ErrorId[u32CoreId] = ErrorId;
   18a3c:	4a1b      	ldr	r2, [pc, #108]	; (18aac <Det_ReportError+0xc0>)
   18a3e:	9b07      	ldr	r3, [sp, #28]
   18a40:	4413      	add	r3, r2
   18a42:	f89d 200b 	ldrb.w	r2, [sp, #11]
   18a46:	701a      	strb	r2, [r3, #0]

    //Obtaining strings for error message.
    Strings_error[0] = Det_GetModuleName( ModuleId );
   18a48:	f8bd 300e 	ldrh.w	r3, [sp, #14]
   18a4c:	4618      	mov	r0, r3
   18a4e:	f7ff fa83 	bl	17f58 <Det_GetModuleName>
   18a52:	4603      	mov	r3, r0
   18a54:	9304      	str	r3, [sp, #16]
    Strings_error[1] = Det_GetApiName( ModuleId, ApiId );
   18a56:	f89d 200c 	ldrb.w	r2, [sp, #12]
   18a5a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
   18a5e:	4611      	mov	r1, r2
   18a60:	4618      	mov	r0, r3
   18a62:	f7ff faf5 	bl	18050 <Det_GetApiName>
   18a66:	4603      	mov	r3, r0
   18a68:	9305      	str	r3, [sp, #20]
    Strings_error[2] = Det_GetErrorMeaning( ModuleId, ErrorId );
   18a6a:	f89d 200b 	ldrb.w	r2, [sp, #11]
   18a6e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
   18a72:	4611      	mov	r1, r2
   18a74:	4618      	mov	r0, r3
   18a76:	f7ff fd7f 	bl	18578 <Det_GetErrorMeaning>
   18a7a:	4603      	mov	r3, r0
   18a7c:	9306      	str	r3, [sp, #24]

    SEGGER_RTT_printf( 0, "Error: Error in %s in function %s with the instance %d, %s\n", 
   18a7e:	9904      	ldr	r1, [sp, #16]
   18a80:	9805      	ldr	r0, [sp, #20]
   18a82:	f89d 300d 	ldrb.w	r3, [sp, #13]
   18a86:	9a06      	ldr	r2, [sp, #24]
   18a88:	9201      	str	r2, [sp, #4]
   18a8a:	9300      	str	r3, [sp, #0]
   18a8c:	4603      	mov	r3, r0
   18a8e:	460a      	mov	r2, r1
   18a90:	4907      	ldr	r1, [pc, #28]	; (18ab0 <Det_ReportError+0xc4>)
   18a92:	2000      	movs	r0, #0
   18a94:	f7e9 fbc6 	bl	2224 <SEGGER_RTT_printf>
    Strings_error[0], Strings_error[1], InstanceId, Strings_error[2] );

    return E_OK;
   18a98:	2300      	movs	r3, #0
}
   18a9a:	4618      	mov	r0, r3
   18a9c:	b008      	add	sp, #32
   18a9e:	bd10      	pop	{r4, pc}
   18aa0:	1fff9778 	.word	0x1fff9778
   18aa4:	1fff9744 	.word	0x1fff9744
   18aa8:	1fff9748 	.word	0x1fff9748
   18aac:	1fff974c 	.word	0x1fff974c
   18ab0:	000192b8 	.word	0x000192b8

00018ab4 <Det_ReportRuntimeError>:
*/
Std_ReturnType Det_ReportRuntimeError(uint16 ModuleId,
                                      uint8 InstanceId,
                                      uint8 ApiId,
                                      uint8 ErrorId)
{
   18ab4:	b510      	push	{r4, lr}
   18ab6:	b084      	sub	sp, #16
   18ab8:	4604      	mov	r4, r0
   18aba:	4608      	mov	r0, r1
   18abc:	4611      	mov	r1, r2
   18abe:	461a      	mov	r2, r3
   18ac0:	4623      	mov	r3, r4
   18ac2:	f8ad 3006 	strh.w	r3, [sp, #6]
   18ac6:	4603      	mov	r3, r0
   18ac8:	f88d 3005 	strb.w	r3, [sp, #5]
   18acc:	460b      	mov	r3, r1
   18ace:	f88d 3004 	strb.w	r3, [sp, #4]
   18ad2:	4613      	mov	r3, r2
   18ad4:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   18ad8:	f7e8 fe9e 	bl	1818 <Sys_GetCoreID>
   18adc:	4603      	mov	r3, r0
   18ade:	9303      	str	r3, [sp, #12]

    Det_RuntimeModuleId[u32CoreId] = ModuleId;
   18ae0:	490d      	ldr	r1, [pc, #52]	; (18b18 <Det_ReportRuntimeError+0x64>)
   18ae2:	9b03      	ldr	r3, [sp, #12]
   18ae4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   18ae8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_RuntimeInstanceId[u32CoreId] = InstanceId;
   18aec:	4a0b      	ldr	r2, [pc, #44]	; (18b1c <Det_ReportRuntimeError+0x68>)
   18aee:	9b03      	ldr	r3, [sp, #12]
   18af0:	4413      	add	r3, r2
   18af2:	f89d 2005 	ldrb.w	r2, [sp, #5]
   18af6:	701a      	strb	r2, [r3, #0]
    Det_RuntimeApiId[u32CoreId] = ApiId;
   18af8:	4a09      	ldr	r2, [pc, #36]	; (18b20 <Det_ReportRuntimeError+0x6c>)
   18afa:	9b03      	ldr	r3, [sp, #12]
   18afc:	4413      	add	r3, r2
   18afe:	f89d 2004 	ldrb.w	r2, [sp, #4]
   18b02:	701a      	strb	r2, [r3, #0]
    Det_RuntimeErrorId[u32CoreId] = ErrorId;
   18b04:	4a07      	ldr	r2, [pc, #28]	; (18b24 <Det_ReportRuntimeError+0x70>)
   18b06:	9b03      	ldr	r3, [sp, #12]
   18b08:	4413      	add	r3, r2
   18b0a:	f89d 2003 	ldrb.w	r2, [sp, #3]
   18b0e:	701a      	strb	r2, [r3, #0]

    return E_OK;
   18b10:	2300      	movs	r3, #0
}
   18b12:	4618      	mov	r0, r3
   18b14:	b004      	add	sp, #16
   18b16:	bd10      	pop	{r4, pc}
   18b18:	1fff977c 	.word	0x1fff977c
   18b1c:	1fff9750 	.word	0x1fff9750
   18b20:	1fff9754 	.word	0x1fff9754
   18b24:	1fff9758 	.word	0x1fff9758

00018b28 <Det_ReportTransientFault>:
*/
Std_ReturnType Det_ReportTransientFault(uint16 ModuleId,
                                        uint8 InstanceId,
                                        uint8 ApiId,
                                        uint8 FaultId)
{
   18b28:	b510      	push	{r4, lr}
   18b2a:	b084      	sub	sp, #16
   18b2c:	4604      	mov	r4, r0
   18b2e:	4608      	mov	r0, r1
   18b30:	4611      	mov	r1, r2
   18b32:	461a      	mov	r2, r3
   18b34:	4623      	mov	r3, r4
   18b36:	f8ad 3006 	strh.w	r3, [sp, #6]
   18b3a:	4603      	mov	r3, r0
   18b3c:	f88d 3005 	strb.w	r3, [sp, #5]
   18b40:	460b      	mov	r3, r1
   18b42:	f88d 3004 	strb.w	r3, [sp, #4]
   18b46:	4613      	mov	r3, r2
   18b48:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   18b4c:	f7e8 fe64 	bl	1818 <Sys_GetCoreID>
   18b50:	4603      	mov	r3, r0
   18b52:	9303      	str	r3, [sp, #12]

    Det_TransientModuleId[u32CoreId] = ModuleId;
   18b54:	490d      	ldr	r1, [pc, #52]	; (18b8c <Det_ReportTransientFault+0x64>)
   18b56:	9b03      	ldr	r3, [sp, #12]
   18b58:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   18b5c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_TransientInstanceId[u32CoreId] = InstanceId;
   18b60:	4a0b      	ldr	r2, [pc, #44]	; (18b90 <Det_ReportTransientFault+0x68>)
   18b62:	9b03      	ldr	r3, [sp, #12]
   18b64:	4413      	add	r3, r2
   18b66:	f89d 2005 	ldrb.w	r2, [sp, #5]
   18b6a:	701a      	strb	r2, [r3, #0]
    Det_TransientApiId[u32CoreId] = ApiId;
   18b6c:	4a09      	ldr	r2, [pc, #36]	; (18b94 <Det_ReportTransientFault+0x6c>)
   18b6e:	9b03      	ldr	r3, [sp, #12]
   18b70:	4413      	add	r3, r2
   18b72:	f89d 2004 	ldrb.w	r2, [sp, #4]
   18b76:	701a      	strb	r2, [r3, #0]
    Det_TransientFaultId[u32CoreId] = FaultId;
   18b78:	4a07      	ldr	r2, [pc, #28]	; (18b98 <Det_ReportTransientFault+0x70>)
   18b7a:	9b03      	ldr	r3, [sp, #12]
   18b7c:	4413      	add	r3, r2
   18b7e:	f89d 2003 	ldrb.w	r2, [sp, #3]
   18b82:	701a      	strb	r2, [r3, #0]

    return E_OK;
   18b84:	2300      	movs	r3, #0
}
   18b86:	4618      	mov	r0, r3
   18b88:	b004      	add	sp, #16
   18b8a:	bd10      	pop	{r4, pc}
   18b8c:	1fff9774 	.word	0x1fff9774
   18b90:	1fff975c 	.word	0x1fff975c
   18b94:	1fff9760 	.word	0x1fff9760
   18b98:	1fff9764 	.word	0x1fff9764

00018b9c <Det_Start>:
* @requirement DET010
*/
void Det_Start(void)
{
    /* Do nothing */
}
   18b9c:	bf00      	nop
   18b9e:	4770      	bx	lr

00018ba0 <Fls_ACEraseRomEnd>:
   18ba0:	2075634d 	.word	0x2075634d
   18ba4:	75646f6d 	.word	0x75646f6d
   18ba8:	0000656c 	.word	0x0000656c
   18bac:	74616c50 	.word	0x74616c50
   18bb0:	6d726f66 	.word	0x6d726f66
   18bb4:	646f6d20 	.word	0x646f6d20
   18bb8:	00656c75 	.word	0x00656c75
   18bbc:	74726f50 	.word	0x74726f50
   18bc0:	646f6d20 	.word	0x646f6d20
   18bc4:	00656c75 	.word	0x00656c75
   18bc8:	206f6944 	.word	0x206f6944
   18bcc:	75646f6d 	.word	0x75646f6d
   18bd0:	0000656c 	.word	0x0000656c
   18bd4:	206d7750 	.word	0x206d7750
   18bd8:	75646f6d 	.word	0x75646f6d
   18bdc:	0000656c 	.word	0x0000656c
   18be0:	20636441 	.word	0x20636441
   18be4:	75646f6d 	.word	0x75646f6d
   18be8:	0000656c 	.word	0x0000656c
   18bec:	65686353 	.word	0x65686353
   18bf0:	656c7564 	.word	0x656c7564
   18bf4:	6f6d2072 	.word	0x6f6d2072
   18bf8:	656c7564 	.word	0x656c7564
   18bfc:	00000000 	.word	0x00000000
   18c00:	5f75634d 	.word	0x5f75634d
   18c04:	74696e49 	.word	0x74696e49
   18c08:	00002928 	.word	0x00002928
   18c0c:	5f75634d 	.word	0x5f75634d
   18c10:	74696e49 	.word	0x74696e49
   18c14:	636f6c43 	.word	0x636f6c43
   18c18:	0029286b 	.word	0x0029286b
   18c1c:	5f75634d 	.word	0x5f75634d
   18c20:	4d746553 	.word	0x4d746553
   18c24:	2865646f 	.word	0x2865646f
   18c28:	00000029 	.word	0x00000029
   18c2c:	5f75634d 	.word	0x5f75634d
   18c30:	56746547 	.word	0x56746547
   18c34:	69737265 	.word	0x69737265
   18c38:	6e496e6f 	.word	0x6e496e6f
   18c3c:	29286f66 	.word	0x29286f66
   18c40:	00000000 	.word	0x00000000
   18c44:	74616c50 	.word	0x74616c50
   18c48:	6d726f66 	.word	0x6d726f66
   18c4c:	696e495f 	.word	0x696e495f
   18c50:	00292874 	.word	0x00292874
   18c54:	74616c50 	.word	0x74616c50
   18c58:	6d726f66 	.word	0x6d726f66
   18c5c:	7465535f 	.word	0x7465535f
   18c60:	28717249 	.word	0x28717249
   18c64:	00000029 	.word	0x00000029
   18c68:	74616c50 	.word	0x74616c50
   18c6c:	6d726f66 	.word	0x6d726f66
   18c70:	7465535f 	.word	0x7465535f
   18c74:	50717249 	.word	0x50717249
   18c78:	726f6972 	.word	0x726f6972
   18c7c:	28797469 	.word	0x28797469
   18c80:	00000029 	.word	0x00000029
   18c84:	74616c50 	.word	0x74616c50
   18c88:	6d726f66 	.word	0x6d726f66
   18c8c:	7465475f 	.word	0x7465475f
   18c90:	50717249 	.word	0x50717249
   18c94:	726f6972 	.word	0x726f6972
   18c98:	28797469 	.word	0x28797469
   18c9c:	00000029 	.word	0x00000029
   18ca0:	74616c50 	.word	0x74616c50
   18ca4:	6d726f66 	.word	0x6d726f66
   18ca8:	736e495f 	.word	0x736e495f
   18cac:	6c6c6174 	.word	0x6c6c6174
   18cb0:	48717249 	.word	0x48717249
   18cb4:	6c646e61 	.word	0x6c646e61
   18cb8:	29287265 	.word	0x29287265
   18cbc:	00000000 	.word	0x00000000
   18cc0:	74726f50 	.word	0x74726f50
   18cc4:	696e495f 	.word	0x696e495f
   18cc8:	00292874 	.word	0x00292874
   18ccc:	74726f50 	.word	0x74726f50
   18cd0:	7465535f 	.word	0x7465535f
   18cd4:	446e6950 	.word	0x446e6950
   18cd8:	63657269 	.word	0x63657269
   18cdc:	6e6f6974 	.word	0x6e6f6974
   18ce0:	00002928 	.word	0x00002928
   18ce4:	74726f50 	.word	0x74726f50
   18ce8:	7465535f 	.word	0x7465535f
   18cec:	4d6e6950 	.word	0x4d6e6950
   18cf0:	2865646f 	.word	0x2865646f
   18cf4:	00000029 	.word	0x00000029
   18cf8:	74726f50 	.word	0x74726f50
   18cfc:	6665525f 	.word	0x6665525f
   18d00:	68736572 	.word	0x68736572
   18d04:	74726f50 	.word	0x74726f50
   18d08:	65726944 	.word	0x65726944
   18d0c:	6f697463 	.word	0x6f697463
   18d10:	0029286e 	.word	0x0029286e
   18d14:	74726f50 	.word	0x74726f50
   18d18:	7465475f 	.word	0x7465475f
   18d1c:	73726556 	.word	0x73726556
   18d20:	496e6f69 	.word	0x496e6f69
   18d24:	286f666e 	.word	0x286f666e
   18d28:	00000029 	.word	0x00000029
   18d2c:	5f6f6944 	.word	0x5f6f6944
   18d30:	74697257 	.word	0x74697257
   18d34:	61684365 	.word	0x61684365
   18d38:	6c656e6e 	.word	0x6c656e6e
   18d3c:	00002928 	.word	0x00002928
   18d40:	5f6f6944 	.word	0x5f6f6944
   18d44:	64616552 	.word	0x64616552
   18d48:	6e616843 	.word	0x6e616843
   18d4c:	286c656e 	.word	0x286c656e
   18d50:	00000029 	.word	0x00000029
   18d54:	5f6f6944 	.word	0x5f6f6944
   18d58:	70696c46 	.word	0x70696c46
   18d5c:	6e616843 	.word	0x6e616843
   18d60:	286c656e 	.word	0x286c656e
   18d64:	00000029 	.word	0x00000029
   18d68:	5f6f6944 	.word	0x5f6f6944
   18d6c:	74697257 	.word	0x74697257
   18d70:	61684365 	.word	0x61684365
   18d74:	6c656e6e 	.word	0x6c656e6e
   18d78:	756f7247 	.word	0x756f7247
   18d7c:	00292870 	.word	0x00292870
   18d80:	5f6f6944 	.word	0x5f6f6944
   18d84:	64616552 	.word	0x64616552
   18d88:	6e616843 	.word	0x6e616843
   18d8c:	476c656e 	.word	0x476c656e
   18d90:	70756f72 	.word	0x70756f72
   18d94:	00002928 	.word	0x00002928
   18d98:	5f6f6944 	.word	0x5f6f6944
   18d9c:	64616552 	.word	0x64616552
   18da0:	74726f50 	.word	0x74726f50
   18da4:	00002928 	.word	0x00002928
   18da8:	5f6f6944 	.word	0x5f6f6944
   18dac:	74697257 	.word	0x74697257
   18db0:	726f5065 	.word	0x726f5065
   18db4:	00292874 	.word	0x00292874
   18db8:	5f6f6944 	.word	0x5f6f6944
   18dbc:	56746547 	.word	0x56746547
   18dc0:	69737265 	.word	0x69737265
   18dc4:	6e496e6f 	.word	0x6e496e6f
   18dc8:	29286f66 	.word	0x29286f66
   18dcc:	00000000 	.word	0x00000000
   18dd0:	5f6d7750 	.word	0x5f6d7750
   18dd4:	74696e49 	.word	0x74696e49
   18dd8:	00002928 	.word	0x00002928
   18ddc:	5f6d7750 	.word	0x5f6d7750
   18de0:	6e496544 	.word	0x6e496544
   18de4:	29287469 	.word	0x29287469
   18de8:	00000000 	.word	0x00000000
   18dec:	5f6d7750 	.word	0x5f6d7750
   18df0:	44746553 	.word	0x44746553
   18df4:	43797475 	.word	0x43797475
   18df8:	656c6379 	.word	0x656c6379
   18dfc:	00002928 	.word	0x00002928
   18e00:	5f6d7750 	.word	0x5f6d7750
   18e04:	50746553 	.word	0x50746553
   18e08:	6f697265 	.word	0x6f697265
   18e0c:	646e4164 	.word	0x646e4164
   18e10:	79747544 	.word	0x79747544
   18e14:	00002928 	.word	0x00002928
   18e18:	5f6d7750 	.word	0x5f6d7750
   18e1c:	4f746553 	.word	0x4f746553
   18e20:	75707475 	.word	0x75707475
   18e24:	496f5474 	.word	0x496f5474
   18e28:	28656c64 	.word	0x28656c64
   18e2c:	00000029 	.word	0x00000029
   18e30:	5f6d7750 	.word	0x5f6d7750
   18e34:	56746547 	.word	0x56746547
   18e38:	69737265 	.word	0x69737265
   18e3c:	6e496e6f 	.word	0x6e496e6f
   18e40:	29286f66 	.word	0x29286f66
   18e44:	00000000 	.word	0x00000000
   18e48:	5f636441 	.word	0x5f636441
   18e4c:	74696e49 	.word	0x74696e49
   18e50:	00002928 	.word	0x00002928
   18e54:	5f636441 	.word	0x5f636441
   18e58:	6e496544 	.word	0x6e496544
   18e5c:	29287469 	.word	0x29287469
   18e60:	00000000 	.word	0x00000000
   18e64:	5f636441 	.word	0x5f636441
   18e68:	72617453 	.word	0x72617453
   18e6c:	6f724774 	.word	0x6f724774
   18e70:	6f437075 	.word	0x6f437075
   18e74:	7265766e 	.word	0x7265766e
   18e78:	6e6f6973 	.word	0x6e6f6973
   18e7c:	00002928 	.word	0x00002928
   18e80:	5f636441 	.word	0x5f636441
   18e84:	706f7453 	.word	0x706f7453
   18e88:	756f7247 	.word	0x756f7247
   18e8c:	6e6f4370 	.word	0x6e6f4370
   18e90:	73726576 	.word	0x73726576
   18e94:	286e6f69 	.word	0x286e6f69
   18e98:	00000029 	.word	0x00000029
   18e9c:	5f636441 	.word	0x5f636441
   18ea0:	64616552 	.word	0x64616552
   18ea4:	756f7247 	.word	0x756f7247
   18ea8:	00292870 	.word	0x00292870
   18eac:	5f636441 	.word	0x5f636441
   18eb0:	47746547 	.word	0x47746547
   18eb4:	70756f72 	.word	0x70756f72
   18eb8:	74617453 	.word	0x74617453
   18ebc:	29287375 	.word	0x29287375
   18ec0:	00000000 	.word	0x00000000
   18ec4:	5f636441 	.word	0x5f636441
   18ec8:	696c6143 	.word	0x696c6143
   18ecc:	74617262 	.word	0x74617262
   18ed0:	00292865 	.word	0x00292865
   18ed4:	5f636441 	.word	0x5f636441
   18ed8:	75746553 	.word	0x75746553
   18edc:	73655270 	.word	0x73655270
   18ee0:	42746c75 	.word	0x42746c75
   18ee4:	65666675 	.word	0x65666675
   18ee8:	00292872 	.word	0x00292872
   18eec:	5f636441 	.word	0x5f636441
   18ef0:	56746547 	.word	0x56746547
   18ef4:	69737265 	.word	0x69737265
   18ef8:	6e496e6f 	.word	0x6e496e6f
   18efc:	29286f66 	.word	0x29286f66
   18f00:	00000000 	.word	0x00000000
   18f04:	65686353 	.word	0x65686353
   18f08:	656c7564 	.word	0x656c7564
   18f0c:	6e495f72 	.word	0x6e495f72
   18f10:	29287469 	.word	0x29287469
   18f14:	00000000 	.word	0x00000000
   18f18:	65686353 	.word	0x65686353
   18f1c:	656c7564 	.word	0x656c7564
   18f20:	65475f72 	.word	0x65475f72
   18f24:	61745374 	.word	0x61745374
   18f28:	51737574 	.word	0x51737574
   18f2c:	65756575 	.word	0x65756575
   18f30:	00002928 	.word	0x00002928
   18f34:	65686353 	.word	0x65686353
   18f38:	656c7564 	.word	0x656c7564
   18f3c:	6c465f72 	.word	0x6c465f72
   18f40:	51687375 	.word	0x51687375
   18f44:	65756575 	.word	0x65756575
   18f48:	00002928 	.word	0x00002928
   18f4c:	65686353 	.word	0x65686353
   18f50:	656c7564 	.word	0x656c7564
   18f54:	72575f72 	.word	0x72575f72
   18f58:	51657469 	.word	0x51657469
   18f5c:	65756575 	.word	0x65756575
   18f60:	00002928 	.word	0x00002928
   18f64:	65686353 	.word	0x65686353
   18f68:	656c7564 	.word	0x656c7564
   18f6c:	65525f72 	.word	0x65525f72
   18f70:	75516461 	.word	0x75516461
   18f74:	28657565 	.word	0x28657565
   18f78:	00000029 	.word	0x00000029
   18f7c:	65686353 	.word	0x65686353
   18f80:	656c7564 	.word	0x656c7564
   18f84:	74535f72 	.word	0x74535f72
   18f88:	54747261 	.word	0x54747261
   18f8c:	286b7361 	.word	0x286b7361
   18f90:	00000029 	.word	0x00000029
   18f94:	65686353 	.word	0x65686353
   18f98:	656c7564 	.word	0x656c7564
   18f9c:	74535f72 	.word	0x74535f72
   18fa0:	6154706f 	.word	0x6154706f
   18fa4:	29286b73 	.word	0x29286b73
   18fa8:	00000000 	.word	0x00000000
   18fac:	65686353 	.word	0x65686353
   18fb0:	656c7564 	.word	0x656c7564
   18fb4:	65505f72 	.word	0x65505f72
   18fb8:	646f6972 	.word	0x646f6972
   18fbc:	6b736154 	.word	0x6b736154
   18fc0:	00002928 	.word	0x00002928
   18fc4:	65686353 	.word	0x65686353
   18fc8:	656c7564 	.word	0x656c7564
   18fcc:	74535f72 	.word	0x74535f72
   18fd0:	54747261 	.word	0x54747261
   18fd4:	72656d69 	.word	0x72656d69
   18fd8:	00002928 	.word	0x00002928
   18fdc:	65686353 	.word	0x65686353
   18fe0:	656c7564 	.word	0x656c7564
   18fe4:	74535f72 	.word	0x74535f72
   18fe8:	6954706f 	.word	0x6954706f
   18fec:	2872656d 	.word	0x2872656d
   18ff0:	00000029 	.word	0x00000029
   18ff4:	65686353 	.word	0x65686353
   18ff8:	656c7564 	.word	0x656c7564
   18ffc:	65475f72 	.word	0x65475f72
   19000:	6d695474 	.word	0x6d695474
   19004:	29287265 	.word	0x29287265
   19008:	00000000 	.word	0x00000000
   1900c:	65686353 	.word	0x65686353
   19010:	656c7564 	.word	0x656c7564
   19014:	65525f72 	.word	0x65525f72
   19018:	64616f6c 	.word	0x64616f6c
   1901c:	656d6954 	.word	0x656d6954
   19020:	00292872 	.word	0x00292872
   19024:	61766e49 	.word	0x61766e49
   19028:	2064696c 	.word	0x2064696c
   1902c:	666e6f63 	.word	0x666e6f63
   19030:	696f7020 	.word	0x696f7020
   19034:	7265746e 	.word	0x7265746e
   19038:	00000000 	.word	0x00000000
   1903c:	61766e49 	.word	0x61766e49
   19040:	2064696c 	.word	0x2064696c
   19044:	75706e69 	.word	0x75706e69
   19048:	61702074 	.word	0x61702074
   1904c:	656d6172 	.word	0x656d6172
   19050:	00726574 	.word	0x00726574
   19054:	76697244 	.word	0x76697244
   19058:	75207265 	.word	0x75207265
   1905c:	696e696e 	.word	0x696e696e
   19060:	6c616974 	.word	0x6c616974
   19064:	64657a69 	.word	0x64657a69
   19068:	00000000 	.word	0x00000000
   1906c:	76697244 	.word	0x76697244
   19070:	61207265 	.word	0x61207265
   19074:	6165726c 	.word	0x6165726c
   19078:	69207964 	.word	0x69207964
   1907c:	6974696e 	.word	0x6974696e
   19080:	7a696c61 	.word	0x7a696c61
   19084:	00006465 	.word	0x00006465
   19088:	61766e49 	.word	0x61766e49
   1908c:	2064696c 	.word	0x2064696c
   19090:	6e696f70 	.word	0x6e696f70
   19094:	00726574 	.word	0x00726574
   19098:	6c6c6143 	.word	0x6c6c6143
   1909c:	6f726620 	.word	0x6f726620
   190a0:	7277206d 	.word	0x7277206d
   190a4:	20676e6f 	.word	0x20676e6f
   190a8:	7070616d 	.word	0x7070616d
   190ac:	70206465 	.word	0x70206465
   190b0:	69747261 	.word	0x69747261
   190b4:	6e6f6974 	.word	0x6e6f6974
   190b8:	00000000 	.word	0x00000000
   190bc:	61726150 	.word	0x61726150
   190c0:	6574656d 	.word	0x6574656d
   190c4:	756f2072 	.word	0x756f2072
   190c8:	666f2074 	.word	0x666f2074
   190cc:	6e617220 	.word	0x6e617220
   190d0:	00006567 	.word	0x00006567
   190d4:	61766e49 	.word	0x61766e49
   190d8:	2064696c 	.word	0x2064696c
   190dc:	74726f50 	.word	0x74726f50
   190e0:	6e695020 	.word	0x6e695020
   190e4:	00444920 	.word	0x00444920
   190e8:	74726f50 	.word	0x74726f50
   190ec:	6e697020 	.word	0x6e697020
   190f0:	646f6d20 	.word	0x646f6d20
   190f4:	73692065 	.word	0x73692065
   190f8:	636e7520 	.word	0x636e7520
   190fc:	676e6168 	.word	0x676e6168
   19100:	6c626165 	.word	0x6c626165
   19104:	00000065 	.word	0x00000065
   19108:	61766e49 	.word	0x61766e49
   1910c:	2064696c 	.word	0x2064696c
   19110:	74726f70 	.word	0x74726f70
   19114:	6e697020 	.word	0x6e697020
   19118:	646f6d20 	.word	0x646f6d20
   1911c:	00000065 	.word	0x00000065
   19120:	61766e49 	.word	0x61766e49
   19124:	2064696c 	.word	0x2064696c
   19128:	206f6964 	.word	0x206f6964
   1912c:	6e616863 	.word	0x6e616863
   19130:	206c656e 	.word	0x206c656e
   19134:	6576656c 	.word	0x6576656c
   19138:	0000006c 	.word	0x0000006c
   1913c:	61766e49 	.word	0x61766e49
   19140:	2064696c 	.word	0x2064696c
   19144:	206f6964 	.word	0x206f6964
   19148:	6e616863 	.word	0x6e616863
   1914c:	206c656e 	.word	0x206c656e
   19150:	00006469 	.word	0x00006469
   19154:	61766e49 	.word	0x61766e49
   19158:	2064696c 	.word	0x2064696c
   1915c:	74726f70 	.word	0x74726f70
   19160:	00646920 	.word	0x00646920
   19164:	61766e49 	.word	0x61766e49
   19168:	2064696c 	.word	0x2064696c
   1916c:	6e616863 	.word	0x6e616863
   19170:	206c656e 	.word	0x206c656e
   19174:	756f7267 	.word	0x756f7267
   19178:	64692070 	.word	0x64692070
   1917c:	00000000 	.word	0x00000000
   19180:	61766e49 	.word	0x61766e49
   19184:	2064696c 	.word	0x2064696c
   19188:	666e6f63 	.word	0x666e6f63
   1918c:	70206769 	.word	0x70206769
   19190:	6d617261 	.word	0x6d617261
   19194:	72657465 	.word	0x72657465
   19198:	00000000 	.word	0x00000000
   1919c:	61766e49 	.word	0x61766e49
   191a0:	2064696c 	.word	0x2064696c
   191a4:	666e6f63 	.word	0x666e6f63
   191a8:	70206769 	.word	0x70206769
   191ac:	746e696f 	.word	0x746e696f
   191b0:	00007265 	.word	0x00007265
   191b4:	61766e49 	.word	0x61766e49
   191b8:	2064696c 	.word	0x2064696c
   191bc:	206d7770 	.word	0x206d7770
   191c0:	6e616863 	.word	0x6e616863
   191c4:	006c656e 	.word	0x006c656e
   191c8:	206d7750 	.word	0x206d7750
   191cc:	6e616863 	.word	0x6e616863
   191d0:	206c656e 	.word	0x206c656e
   191d4:	69726570 	.word	0x69726570
   191d8:	6920646f 	.word	0x6920646f
   191dc:	6e752073 	.word	0x6e752073
   191e0:	6e616863 	.word	0x6e616863
   191e4:	62616567 	.word	0x62616567
   191e8:	0000656c 	.word	0x0000656c
   191ec:	61766e49 	.word	0x61766e49
   191f0:	2064696c 	.word	0x2064696c
   191f4:	20636461 	.word	0x20636461
   191f8:	756f7267 	.word	0x756f7267
   191fc:	00000070 	.word	0x00000070
   19200:	66667542 	.word	0x66667542
   19204:	70207265 	.word	0x70207265
   19208:	746e696f 	.word	0x746e696f
   1920c:	6e207265 	.word	0x6e207265
   19210:	6920746f 	.word	0x6920746f
   19214:	6974696e 	.word	0x6974696e
   19218:	7a696c61 	.word	0x7a696c61
   1921c:	00006465 	.word	0x00006465
   19220:	696c6143 	.word	0x696c6143
   19224:	74617262 	.word	0x74617262
   19228:	206e6f69 	.word	0x206e6f69
   1922c:	7265706f 	.word	0x7265706f
   19230:	6f697461 	.word	0x6f697461
   19234:	6974206e 	.word	0x6974206e
   19238:	2064656d 	.word	0x2064656d
   1923c:	0074756f 	.word	0x0074756f
   19240:	61766e49 	.word	0x61766e49
   19244:	2064696c 	.word	0x2064696c
   19248:	75657571 	.word	0x75657571
   1924c:	64692065 	.word	0x64692065
   19250:	00000000 	.word	0x00000000
   19254:	61766e49 	.word	0x61766e49
   19258:	2064696c 	.word	0x2064696c
   1925c:	75657571 	.word	0x75657571
   19260:	74732065 	.word	0x74732065
   19264:	73757461 	.word	0x73757461
   19268:	616c6620 	.word	0x616c6620
   1926c:	00000067 	.word	0x00000067
   19270:	61766e49 	.word	0x61766e49
   19274:	2064696c 	.word	0x2064696c
   19278:	6b736174 	.word	0x6b736174
   1927c:	00646920 	.word	0x00646920
   19280:	61766e49 	.word	0x61766e49
   19284:	2064696c 	.word	0x2064696c
   19288:	6b736174 	.word	0x6b736174
   1928c:	20726f20 	.word	0x20726f20
   19290:	656d6974 	.word	0x656d6974
   19294:	65702072 	.word	0x65702072
   19298:	646f6972 	.word	0x646f6972
   1929c:	74696369 	.word	0x74696369
   192a0:	00000079 	.word	0x00000079
   192a4:	61766e49 	.word	0x61766e49
   192a8:	2064696c 	.word	0x2064696c
   192ac:	656d6974 	.word	0x656d6974
   192b0:	64692072 	.word	0x64692072
   192b4:	00000000 	.word	0x00000000
   192b8:	6f727245 	.word	0x6f727245
   192bc:	45203a72 	.word	0x45203a72
   192c0:	726f7272 	.word	0x726f7272
   192c4:	206e6920 	.word	0x206e6920
   192c8:	69207325 	.word	0x69207325
   192cc:	7566206e 	.word	0x7566206e
   192d0:	6974636e 	.word	0x6974636e
   192d4:	25206e6f 	.word	0x25206e6f
   192d8:	69772073 	.word	0x69772073
   192dc:	74206874 	.word	0x74206874
   192e0:	69206568 	.word	0x69206568
   192e4:	6174736e 	.word	0x6174736e
   192e8:	2065636e 	.word	0x2065636e
   192ec:	202c6425 	.word	0x202c6425
   192f0:	000a7325 	.word	0x000a7325
   192f4:	20746f50 	.word	0x20746f50
   192f8:	65722031 	.word	0x65722031
   192fc:	74736973 	.word	0x74736973
   19300:	65636e61 	.word	0x65636e61
   19304:	6c617620 	.word	0x6c617620
   19308:	69206575 	.word	0x69206575
   1930c:	686f206e 	.word	0x686f206e
   19310:	203a736d 	.word	0x203a736d
   19314:	000a6425 	.word	0x000a6425
   19318:	20746f50 	.word	0x20746f50
   1931c:	65722032 	.word	0x65722032
   19320:	74736973 	.word	0x74736973
   19324:	65636e61 	.word	0x65636e61
   19328:	6c617620 	.word	0x6c617620
   1932c:	69206575 	.word	0x69206575
   19330:	686f206e 	.word	0x686f206e
   19334:	203a736d 	.word	0x203a736d
   19338:	000a6425 	.word	0x000a6425
   1933c:	20746f50 	.word	0x20746f50
   19340:	65722031 	.word	0x65722031
   19344:	74736973 	.word	0x74736973
   19348:	65636e61 	.word	0x65636e61
   1934c:	6c617620 	.word	0x6c617620
   19350:	69206575 	.word	0x69206575
   19354:	686f206e 	.word	0x686f206e
   19358:	203a736d 	.word	0x203a736d
   1935c:	202c6425 	.word	0x202c6425
   19360:	20746f50 	.word	0x20746f50
   19364:	65722032 	.word	0x65722032
   19368:	74736973 	.word	0x74736973
   1936c:	65636e61 	.word	0x65636e61
   19370:	6c617620 	.word	0x6c617620
   19374:	69206575 	.word	0x69206575
   19378:	686f206e 	.word	0x686f206e
   1937c:	203a736d 	.word	0x203a736d
   19380:	000a6425 	.word	0x000a6425
   19384:	6d726554 	.word	0x6d726554
   19388:	6c616e69 	.word	0x6c616e69
   1938c:	00000000 	.word	0x00000000
   19390:	4c554e28 	.word	0x4c554e28
   19394:	0000294c 	.word	0x0000294c

00019398 <Clock_Ip_au8DividerCallbackIndex>:
   19398:	0e0d0c00 06030201 0a070409 000b0805     ................

000193a8 <Clock_Ip_au8DividerTriggerCallbackIndex>:
	...

000193b8 <Clock_Ip_au8XoscCallbackIndex>:
   193b8:	00000100 00000000 00000000 00000000     ................

000193c8 <Clock_Ip_au8IrcoscCallbackIndex>:
   193c8:	03020100 00000004 00000000 00000000     ................

000193d8 <Clock_Ip_au8GateCallbackIndex>:
   193d8:	06010200 01040301 00000500 00000000     ................

000193e8 <Clock_Ip_au8FractionalDividerCallbackIndex>:
	...

000193f8 <Clock_Ip_au8PllCallbackIndex>:
   193f8:	00000100 00000000 00000000 00000000     ................

00019408 <Clock_Ip_au8SelectorCallbackIndex>:
   19408:	0a090800 03020109 07060504 00000000     ................

00019418 <Clock_Ip_au8PcfsCallbackIndex>:
	...

00019428 <Clock_Ip_au8CmuCallbackIndex>:
	...

00019438 <Clock_Ip_au8ClockFeatures>:
	...
   19448:	01000000 00000000 00000000 00000002     ................
   19458:	00000000 00000300 00000000 00040000     ................
   19468:	00000000 05000000 00000000 00000000     ................
   19478:	00000006 00000000 00000100 00000000     ................
   19488:	00010000 00000000 04000000 00000000     ................
   19498:	00000000 00000005 00000001 00000401     ................
   194a8:	00000200 00050100 00030000 04020000     ................
   194b8:	04000000 02000000 00000005 00000005     ................
   194c8:	00000403 00000600 00050300 00070000     ................
   194d8:	05000000 00000000 00000000 00000006     ................
	...
   19518:	00050000 00000000 06000000 00000100     ................
   19528:	00000000 00030007 00000000 00000000     ................
   19538:	00000000 00060000 00000000 07000000     ................
   19548:	00000100 00000000 00030008 00000000     ................
	...
   19560:	00090000 00000000 0a000000 00000100     ................
   19570:	00000000 0003000b 00000000 00000000     ................
   19580:	00000000 000c0000 00000000 0d000000     ................
   19590:	00000100 00000000 0003000e 00000000     ................
   195a0:	00000800 00000000 00090000 00000000     ................
   195b0:	0a000000 00000000 00000000 0000000b     ................
   195c0:	00000000 00000b01 00000000 000b0200     ................
   195d0:	00000000 0b030000 00000000 00000000     ................
	...
   195e8:	00000400 003b003b 00040000 27002700     ....;.;......'.'
   195f8:	01000000 00000000 00000000 00000007     ................
   19608:	00007300 00000700 00320000 00090000     .s........2.....
   19618:	02000000 07000000 00000000 00000021     ............!...
   19628:	00000009 00000400 00000900 00030000     ................
   19638:	00070000 61000000 07000000 00000000     .......a........
   19648:	00000024 00000007 00002500 00000700     $........%......
   19658:	002b0000 00040000 5a005a00 07000000     ..+......Z.Z....
   19668:	00000000 00000020 38000004 00003800     .... ......8.8..
   19678:	00000400 00390039 00040000 3a003a00     ....9.9......:.:
   19688:	04000000 00260000 00000026 66000004     ......&.&......f
   19698:	00006600 00000400 00370037 00040000     .f......7.7.....
   196a8:	2c002c00 04000000 002d0000 0000002d     .,.,......-.-...
   196b8:	2e000004 00002e00 00000200 00404040     ............@@@.
   196c8:	00040000 6a006a00 04000000 006b0000     .....j.j......k.
   196d8:	0000006b 6c000004 00006c00 00000900     k......l.l......
   196e8:	00010000 00090000 00000000 07000000     ................
   196f8:	00000000 00000036 00000007 00003100     ....6........1..
   19708:	00000700 00490000 00070000 4a000000     ......I........J
   19718:	07000000 00000000 0000004b 00000007     ........K.......
   19728:	00004c00 00000700 004d0000 00070000     .L........M.....
   19738:	3d000000 03000000 00000000 00000000     ...=............

00019748 <Clock_Ip_au16SelectorEntryHardwareValue>:
   19748:	01010a03 01010001 04040002 02000603     ................
   19758:	00010810 02020100 00000000 00000007     ................
   19768:	00000009 00000000 00000c0e 00000000     ................
	...

000197a0 <Clock_Ip_au8SelectorEntryScsHardwareValue>:
   197a0:	00020000 00000300 00000601 00000000     ................
	...

000197d0 <Clock_Ip_au8SelectorEntryPcsHardwareValue>:
   197d0:	00000700 00000000 02020000 01010303     ................
   197e0:	03020606 00000000 00000000 00000000     ................
	...

00019800 <Clock_Ip_au8SelectorEntrySIMHardwareValue>:
   19800:	00000001 00000000 02020000 01010303     ................
   19810:	03020606 00000000 00000000 00000000     ................
	...

00019830 <Clock_Ip_au8DividerValueHardwareValue>:
   19830:	00020100 00000003 00000004 00000000     ................
   19840:	00000005 00000000 00000000 00000000     ................
   19850:	00000006 00000000 00000000 00000000     ................
	...
   19870:	00000007                                ....

00019874 <Clock_Ip_apxScgPeriphAsyncDivs>:
   19874:	40064204 40064304 40064104 40064604     .B.@.C.@.A.@.F.@

00019884 <Clock_Ip_aeSourceTypeClockName>:
   19884:	00000000 00000001 00000001 00000001     ................
   19894:	00000001 00000001 00000001 00000001     ................
   198a4:	00000002 00000003 00000001 00000001     ................
   198b4:	00000001 00000001 00000002 00000002     ................
   198c4:	00000003 00000003 00000001 00000001     ................
   198d4:	00000004 00000004 00000004 00000004     ................
	...

00019940 <Clock_Ip_aeHwPllName>:
   19940:	00000009                                ....

00019944 <Clock_Ip_aeHwDfsName>:
   19944:	00000057                                W...

00019948 <Clock_Ip_axDividerCallbacks>:
   19948:	00003aa9 00003ab3 00003acd 00003ae7     .:...:...:...:..
   19958:	00003b01 00003b1b 00003b35 00003b4f     .;...;..5;..O;..
   19968:	00003b69 00003b83 00003b9d 00003bb7     i;...;...;...;..
   19978:	00003bd1 00003beb 00003c05              .;...;...<..

00019984 <Clock_Ip_axDividerTriggerCallbacks>:
   19984:	00003f79 00003f79                       y?..y?..

0001998c <Clock_Ip_axExtOscCallbacks>:
   1998c:	00003f85 00003f85 00003f85 00003f8f     .?...?...?...?..
   1999c:	00003f85 00003f99 00003fb3 00003fcd     .?...?...?...?..
   199ac:	00004051 00004065                       Q@..e@..

000199b4 <Clock_Ip_axFracDivCallbacks>:
   199b4:	00004225 00004225 0000422f              %B..%B../B..

000199c0 <Clock_Ip_axGateCallbacks>:
   199c0:	00004249 00004253 00004353 0000436d     IB..SB..SC..mC..
   199d0:	00004303 0000431d 000042b3 000042cd     .C...C...B...B..
   199e0:	00004263 0000427d 000043a3 000043bd     cB..}B...C...C..
   199f0:	000043f3 0000440d                       .C...D..

000199f8 <Clock_Ip_axIntOscCallbacks>:
   199f8:	000045b9 000045b9 000045c3 000045cd     .E...E...E...E..
   19a08:	000045e7 00004601 00004615 0000462f     .E...F...F../F..
   19a18:	00004649 0000465d 00004677 00004691     IF..]F..wF...F..
   19a28:	00004739 00004753 0000476d              9G..SG..mG..

00019a34 <Clock_Ip_axCmuCallbacks>:
   19a34:	00004d09 00004d13 00004d1f 00004d09     .M...M...M...M..

00019a44 <Clock_Ip_axPllCallbacks>:
   19a44:	00004d29 00004d29 00004d33 00004d29     )M..)M..3M..)M..
   19a54:	00004d3f 00004d49 00004d63 00004d7d     ?M..IM..cM..}M..
   19a64:	00004e21 00004e0d                       !N...N..

00019a6c <Clock_Ip_axPcfsCallbacks>:
   19a6c:	00004f7d                                }O..

00019a70 <Clock_Ip_axSelectorCallbacks>:
   19a70:	00004f89 00004f89 00004f93 00004fad     .O...O...O...O..
   19a80:	00004f89 00004fc7 00004fe1 00004ffb     .O...O...O...O..
   19a90:	00005015 0000502f 00005049 00005063     .P../P..IP..cP..
   19aa0:	0000507d 00005097 000050b1 000050cb     }P...P...P...P..
   19ab0:	000050e5 000050ff 00005119 00005133     .P...P...Q..3Q..
   19ac0:	0000514d 00005167                       MQ..gQ..

00019ac8 <ClockSource>:
   19ac8:	00000000 00000008 00000002 00000005     ................
	...
   19ae0:	00000009                                ....

00019ae4 <ResetReasonArray>:
   19ae4:	00000000 00000001 00000002 00000003     ................
   19af4:	00000004 00000005 00000006 00000007     ................
   19b04:	00000008 00000009 0000000a 0000000b     ................
   19b14:	0000000c 0000000d 0000000e              ............

00019b20 <Port_au32PortCiPortBaseAddr>:
   19b20:	40049000 4004a000 4004b000 4004c000     ...@...@...@...@
   19b30:	4004d000                                ...@

00019b34 <Port_au32PortCiGpioBaseAddr>:
   19b34:	400ff000 400ff040 400ff080 400ff0c0     ...@@..@...@...@
   19b44:	400ff100                                ...@

00019b48 <Adc_Ip_apxBase>:
   19b48:	4003b000 40027000                       ...@.p.@

00019b50 <Pdb_Adc_Ip_apxBase>:
   19b50:	40036000 40031000                       .`.@...@

00019b58 <Ftm_Pwm_Ip_aFtmBase>:
   19b58:	40038000 40039000 4003a000 40026000     ...@...@...@.`.@

00019b68 <Queue_Config>:
   19b68:	00000002 00000001 1fff8b70              ........p...

00019b74 <Task_Config>:
   19b74:	00000032 00000001 00000dd9 00000064     2...........d...
   19b84:	00000001 00000de5                       ........

00019b8c <Timer_Config>:
   19b8c:	00000064 00000000 00000ff1              d...........

00019b98 <Scheduler_Config>:
   19b98:	0000000a 00000002 00019b74 00000001     ........t.......
   19ba8:	00019b8c 00000001 00019b68              ........h...

00019bb4 <ButtonsCfg>:
   19bb4:	0000008c 0000012c 00000071 0000012c     ....,...q...,...
   19bc4:	0000000c 0000012c                       ....,...

00019bcc <LedsCfg>:
   19bcc:	00010048 00010049 0001004a              H...I...J...

00019bd8 <AdcIpChansConfig_0>:
   19bd8:	00000000 00000005 00000000 00000001     ................
   19be8:	00000008 00000000                       ........

00019bf0 <AdcIpChansConfig_1>:
   19bf0:	00000000 0000000f 00000000 00000001     ................
   19c00:	00000008 00000000                       ........

00019c08 <AdcIpConfig_0>:
   19c08:	00000000 00000003 00000000 0000000c     ................
   19c18:	00000000 00000001 00000001 00000000     ................
	...
   19c30:	00ff0000 00000000 00000000 00019bd8     ................
   19c40:	0000ca11                                ....

00019c44 <AdcIpConfig_1>:
   19c44:	00000000 00000003 00000000 0000000c     ................
   19c54:	00000000 00000001 00000001 00000000     ................
	...
   19c6c:	00ff0000 00000000 00000000 00019bf0     ................
   19c7c:	0000ca33                                3...

00019c80 <AdcIpwCfg>:
   19c80:	00019c08 00019c44 0001a4e0 0001a500     ....D...........
   19c90:	01010100 00010001 00020002 0101ffff     ................
   19ca0:	00000100                                ....

00019ca4 <AdcIpwGroupConfig_0>:
   19ca4:	00000001 00000000 000000c8 00010000     ................
   19cb4:	00000000                                ....

00019cb8 <AdcIpwGroupConfig_1>:
   19cb8:	00000001 00000000 000000c8 00010000     ................
   19cc8:	00000000                                ....

00019ccc <Adc_Group0_Assignment_0>:
   19ccc:	00010000                                ....

00019cd0 <Adc_Group1_Assignment_1>:
   19cd0:	00010000                                ....

00019cd4 <Adc_GroupsCfg>:
	...
   19cf0:	00000001 00019ccc 00080002 00000005     ................
   19d00:	00000000 00019ca4 00010001 00000000     ................
	...
   19d24:	00000001 00019cd0 000f0002 00000008     ................
   19d34:	00000000 00019cb8                       ........

00019d3c <Adc_au16GroupIdToIndexMap>:
   19d3c:	00010000                                ....

00019d40 <Adc_Partition_Assignment>:
   19d40:	00000000                                ....

00019d44 <Adc_Config>:
   19d44:	00019c80 00019cd4 00000002 00019d3c     ............<...
   19d54:	00000000 00019d40 00000001              ....@.......

00019d60 <Mcu_aClockConfigPB>:
	...
   19d68:	14000002 0400000e 01000020 00000002     ........ .......
   19d78:	01000001 00000001 00000005 00000001     ................
   19d88:	00000000 00000057 00000000 00000000     ....W...........
	...
   19da0:	00000057 00000000 00000057 00000000     W.......W.......
	...
   19dc8:	00000019 00000005 0000001a 00000002     ................
   19dd8:	0000001b 00000005 0000002a 00000002     ........*.......
   19de8:	0000003f 0000000a 00000040 0000000a     ?.......@.......
   19df8:	00000041 00000000 00000042 00000000     A.......B.......
   19e08:	00000031 0000000b 00000045 00000000     1.......E.......
   19e18:	00000046 00000000 00000047 00000000     F.......G.......
   19e28:	00000044 00000000 00000030 0000000b     D.......0.......
   19e38:	0000003d 00000000 00000043 00000000     =.......C.......
   19e48:	00000049 00000000 0000004a 00000000     I.......J.......
   19e58:	0000004b 00000000 00000048 00000000     K.......H.......
   19e68:	00000057 00000057 00000057 00000057     W...W...W...W...
   19e78:	00000057 00000057 00000057 00000057     W...W...W...W...
   19e88:	00000057 00000057 00000057 00000057     W...W...W...W...
   19e98:	00000057 00000057 00000057 00000057     W...W...W...W...
   19ea8:	0000000a 00000001 00000000 0000000b     ................
   19eb8:	00000001 00000000 0000000c 00000001     ................
   19ec8:	00000000 0000000d 00000002 00000000     ................
   19ed8:	0000001d 00000001 00000000 0000001e     ................
   19ee8:	00000002 00000000 0000001f 00000001     ................
   19ef8:	00000000 00000021 00000001 00000000     ....!...........
   19f08:	00000022 00000002 00000000 00000023     "...........#...
   19f18:	00000001 00000000 00000025 00000002     ........%.......
   19f28:	00000000 00000026 00000004 00000000     ....&...........
   19f38:	00000027 00000002 00000000 00000048     '...........H...
   19f48:	00000001 00000001 00000057 00000000     ........W.......
   19f58:	00000000 00000057 00000000 00000000     ....W...........
   19f68:	00000057 00000000 00000000 00000057     W...........W...
	...
   19f80:	00000057 00000000 00000000 00000057     W...........W...
	...
   19f98:	00000057 00000000 00000057 00000057     W.......W...W...
	...
   19fb4:	00000014 00007d00 00000015 00007d00     .....}.......}..
   19fc4:	00000016 00007d00 00000017 00008000     .....}..........
   19fd4:	00000030 00000001 00000031 00000001     0.......1.......
   19fe4:	00000033 00000000 00000034 00000000     3.......4.......
   19ff4:	00000036 00000000 00000039 00000000     6.......9.......
   1a004:	0000003a 00000000 0000003b 00000000     :.......;.......
   1a014:	0000003c 00000000 0000003d 00000000     <.......=.......
   1a024:	0000003e 00000000 0000003f 00000000     >.......?.......
   1a034:	00000040 00000001 00000041 00000000     @.......A.......
   1a044:	00000042 00000000 00000043 00000000     B.......C.......
   1a054:	00000044 00000000 00000045 00000000     D.......E.......
   1a064:	00000046 00000000 00000047 00000000     F.......G.......
   1a074:	00000048 00000000 00000049 00000000     H.......I.......
   1a084:	0000004a 00000000 0000004b 00000000     J.......K.......
   1a094:	0000004e 00000001 0000004f 00000001     N.......O.......
   1a0a4:	00000050 00000001 00000051 00000001     P.......Q.......
   1a0b4:	00000052 00000001 00000053 00000001     R.......S.......
   1a0c4:	00000054 00000001 00000055 00000000     T.......U.......
   1a0d4:	00000057 00000000 00000057 00000000     W.......W.......
   1a0e4:	00000057 00000000 00000057 00000000     W.......W.......
   1a0f4:	00000057 00000000 00000057 00000000     W.......W.......
   1a104:	00000057 00000000 00000057 00000000     W.......W.......
   1a114:	00000057 00000000 00000057 00000000     W.......W.......
   1a124:	00000000 00000057 00000000 00000057     ....W.......W...
	...

0001a158 <Dio_au32ChannelToPartitionMap>:
   1a158:	00000001 00000001 00000001 00000001     ................
   1a168:	00000001 00000001 00000001 00000001     ................
   1a178:	00000001 00000001 00000001 00000001     ................
   1a188:	00000001 00000001 00000001 00000001     ................
   1a198:	00000001 00000001 00000001 00000001     ................
   1a1a8:	00000001 00000001 00000001 00000001     ................
   1a1b8:	00000001 00000001 00000001 00000001     ................
   1a1c8:	00000001 00000001 00000001 00000001     ................
   1a1d8:	00000001 00000001 00000001 00000001     ................
   1a1e8:	00000001 00000001 00000001 00000001     ................
   1a1f8:	00000001 00000001 00000001 00000001     ................
   1a208:	00000001 00000001 00000001 00000001     ................
   1a218:	00000001 00000001 00000001 00000001     ................
   1a228:	00000001 00000001 00000001 00000001     ................
   1a238:	00000001 00000001 00000001 00000001     ................
   1a248:	00000001 00000001 00000001 00000001     ................
   1a258:	00000001 00000001 00000001 00000001     ................
   1a268:	00000001 00000001 00000001 00000001     ................
   1a278:	00000001 00000001 00000001 00000001     ................
   1a288:	00000001 00000001 00000001 00000001     ................
   1a298:	00000001 00000001 00000001 00000001     ................
   1a2a8:	00000001 00000001 00000001 00000001     ................
   1a2b8:	00000001 00000001 00000001 00000001     ................
   1a2c8:	00000001 00000001 00000001 00000001     ................
   1a2d8:	00000001 00000001 00000001 00000001     ................
   1a2e8:	00000001 00000001 00000001 00000001     ................
   1a2f8:	00000001 00000001 00000001 00000001     ................
   1a308:	00000001 00000001 00000001 00000001     ................
   1a318:	00000001 00000001 00000001 00000001     ................
   1a328:	00000001 00000001 00000001 00000001     ................
   1a338:	00000001 00000001 00000001 00000001     ................
   1a348:	00000001 00000001 00000001 00000001     ................
   1a358:	00000001 00000001 00000001 00000001     ................
   1a368:	00000001 00000001 00000001 00000001     ................
   1a378:	00000001 00000001 00000001 00000001     ................
   1a388:	00000001 00000001 00000001 00000001     ................
   1a398:	00000001                                ....

0001a39c <Dio_au32PortToPartitionMap>:
   1a39c:	00000001 00000001 00000001 00000001     ................
   1a3ac:	00000001                                ....

0001a3b0 <Dio_aAvailablePinsForWrite>:
   1a3b0:	0003ffff 0003ffff 0003ffff 0003ffff     ................
   1a3c0:	0001ffff                                ....

0001a3c4 <Dio_aAvailablePinsForRead>:
   1a3c4:	0003ffff 0003ffff 0003ffff 0003ffff     ................
   1a3d4:	0001ffff                                ....

0001a3d8 <Dio_Config>:
	...
   1a3e0:	0001a158 0001a39c                       X.......

0001a3e8 <Ftm_Pwm_Ip_SyncCfg1>:
	...
   1a404:	00000003 00000003                       ........

0001a40c <Ftm_Pwm_Ip_InstCfg1>:
   1a40c:	00000003 00000000 00000000 00000000     ................
	...
   1a440:	000014d5 00000001 00000000 00000000     ................
   1a450:	00000000 0001a3e8                       ........

0001a458 <Ftm_Pwm_Ip_I1_Ch7>:
   1a458:	00000007 0000000a 00000000 00000000     ................
   1a468:	00000000 00000001 00000000 00000000     ................
	...

0001a480 <Ftm_Pwm_Ip_I1_ChArray>:
   1a480:	0001a458                                X...

0001a484 <Ftm_Pwm_Ip_UserCfg1>:
   1a484:	0001a40c 0001a480 00000001 00000000     ................
   1a494:	00000000                                ....

0001a498 <aIrqConfiguration>:
   1a498:	00000027 00000001 0000b355 00000028     '.......U...(...
   1a4a8:	00000001 0000b365                       ....e...

0001a4b0 <intCtrlConfig>:
   1a4b0:	00000002 0001a498                       ........

0001a4b8 <Mcu_Config>:
   1a4b8:	0000005a 00000000 00000001 00000001     Z...............
   1a4c8:	0001a9a4 00019d60 0001a9b0              ....`.......

0001a4d4 <OsIf_xPredefinedConfig>:
   1a4d4:	00000000 02dc6c00                       .....l..

0001a4dc <OsIf_apxPredefinedConfig>:
   1a4dc:	0001a4d4                                ....

0001a4e0 <PdbAdcIpConfig_0>:
	...
   1a4ec:	0000000f ffff0000 00000000 00000000     ................
   1a4fc:	00000000                                ....

0001a500 <PdbAdcIpConfig_1>:
	...
   1a50c:	0000000f ffff0000 00000000 00000000     ................
   1a51c:	00000000                                ....

0001a520 <Platform_uConfiguration>:
   1a520:	0001a528                                (...

0001a524 <Platform_Config>:
   1a524:	0001a520                                 ...

0001a528 <ipwConfig>:
   1a528:	0001a4b0 00000000                       ........

0001a530 <Port_au16PinDescription>:
   1a530:	0003ffff 0003ffff 0003ffff 0003ffff     ................
   1a540:	0001ffff 0003ffff 0003ffff 0003ffff     ................
   1a550:	0003ffff 0001ffff 0003ffcf 0003ffff     ................
   1a560:	0003ffff 0003fcff 0001dfef 0003f36f     ............o...
   1a570:	0003fe3f 0003f3ff 00026e3f 0001bebf     ?.......?n......
   1a580:	0002cf9f 0000302f 000030cc 000183ef     ..../0...0......
   1a590:	0001ec7c 00000b1f 00000023 00000010     |.......#.......
   1a5a0:	0001010c 00000033 000072cf 0000003c     ....3....r..<...
   1a5b0:	0000cff3 00001b2f 00018c7f 00000433     ..../.......3...
   1a5c0:	00000000 00000030 0000600b 00018c38     ....0....`..8...

0001a5d0 <g_pin_mux_InitConfigArr>:
   1a5d0:	4004b000 400ff080 00000008 00000002     ...@...@........
   1a5e0:	00000001 00000002 00000000 00000000     ................
	...
   1a5f8:	4004b000 400ff080 00000009 00000002     ...@...@........
   1a608:	00000001 00000002 00000000 00000000     ................
	...
   1a620:	4004b000 400ff080 0000000a 00000002     ...@...@........
   1a630:	00000001 00000002 00000000 00000000     ................
	...
   1a648:	4004b000 400ff080 0000000b 00000002     ...@...@........
   1a658:	00000001 00000002 00000000 00000000     ................
	...
   1a670:	4004b000 400ff080 0000000d 00000002     ...@...@........
   1a680:	00000001 00000002 00000000 00000000     ................
	...
   1a698:	4004b000 400ff080 0000000e 00000002     ...@...@........
   1a6a8:	00000001 00000002 00000000 00000000     ................
	...
   1a6c0:	4004d000 400ff100 0000000c 00000002     ...@...@........
   1a6d0:	00000001 00000001 00000000 00000000     ................
	...
   1a6e8:	4004c000 400ff0c0 00000011 00000002     ...@...@........
   1a6f8:	00000001 00000001 00000000 00000000     ................
	...
   1a710:	40049000 400ff000 0000000c 00000002     ...@...@........
   1a720:	00000001 00000001 00000000 00000000     ................
	...
   1a738:	40049000 00000000 0000000d 00000002     ...@............
   1a748:	00000002 00000002 00000000 00000000     ................
	...
   1a760:	4004a000 00000000 00000001 00000002     ...@............
   1a770:	00000000 00000001 00000000 00000000     ................
	...
   1a788:	4004a000 00000000 0000000d 00000002     ...@............
   1a798:	00000000 00000001 00000000 00000000     ................
	...

0001a7b0 <au8Port_PartitionList>:
   1a7b0:	00000001                                ....

0001a7b4 <au32Port_PinToPartitionMap>:
   1a7b4:	00000001 00000001 00000001 00000001     ................
   1a7c4:	00000001 00000001 00000001 00000001     ................
   1a7d4:	00000001 00000001 00000001 00000001     ................

0001a7e4 <Port_au16NoUnUsedPadsArrayDefault>:
   1a7e4:	00010000 00030002 00070006 00090008     ................
   1a7f4:	000e000b 0010000f 00200011 00230022     .......... .".#.
   1a804:	00250024 00270026 00290028 002b002a     $.%.&.'.(.).*.+.
   1a814:	002e002c 0030002f 00400031 00420041     ,.../.0.1.@.A.B.
   1a824:	00460043 004c0047 0050004f 00600051     C.F.G.L.O.P.Q.`.
   1a834:	00620061 00640063 00660065 00680067     a.b.c.d.e.f.g.h.
   1a844:	006a0069 006c006b 006e006d 0070006f     i.j.k.l.m.n.o.p.
   1a854:	00810080 00830082 00850084 00870086     ................
   1a864:	00890088 008b008a 008e008d 0090008f     ................

0001a874 <Port_UnUsedPin>:
   1a874:	00000000 00000001 00000000              ............

0001a880 <Port_aPinConfigDefault>:
   1a880:	00000048 00000100 00000000 00000002     H...............
   1a890:	00010001 00000049 00000100 00000000     ....I...........
   1a8a0:	00000002 00010101 0000004a 00000100     ........J.......
   1a8b0:	00000000 00000002 00010101 0000008c     ................
   1a8c0:	00000100 00000000 00000001 00010101     ................
   1a8d0:	0000004b 00000100 00000000 00000002     K...............
   1a8e0:	00010101 0000004d 00000100 00000000     ....M...........
   1a8f0:	00000002 00010101 0000004e 00000100     ........N.......
   1a900:	00000000 00000002 00010101 00000071     ............q...
   1a910:	00000100 00000000 00000001 00010101     ................
   1a920:	0000000c 00000100 00000000 00000001     ................
   1a930:	00010101 00000021 00000000 00000002     ....!...........
   1a940:	00000000 00010000 0000002d 00000000     ........-.......
   1a950:	00000002 00000000 00010000 0000000d     ................
   1a960:	00000200 00000000 00000002 00010000     ................

0001a970 <Port_Config>:
   1a970:	0048000c 0001a7e4 0001a874 0001a880     ..H.....t.......
	...
   1a988:	0001a7b4 0001a7b0 0001a5d0              ............

0001a994 <Power_Ip_RCM_ConfigPB>:
	...

0001a99c <Power_Ip_PMC_ConfigPB>:
   1a99c:	00000000                                ....

0001a9a0 <Power_Ip_SMC_ConfigPB>:
   1a9a0:	00000000                                ....

0001a9a4 <Power_Ip_aModeConfigPB>:
	...

0001a9b0 <Power_Ip_HwIPsConfigPB>:
   1a9b0:	0001a994 0001a99c 0001a9a0              ............

0001a9bc <Pwm_Channels_PB>:
	...
   1a9c4:	00000001 0001a458 00000001 00000001     ....X...........

0001a9d4 <Pwm_Instances_PB>:
   1a9d4:	00000001 00000001 0001a484              ............

0001a9e0 <Pwm_Config>:
   1a9e0:	00000001 0001a9bc 00000001 0001a9d4     ................

0001a9f0 <_aInitStr.0>:
   1a9f0:	00000000 54540000 45522052 53454747     ......TTR REGGES
   1aa00:	00000000                                ....

0001aa04 <_aV2C.0>:
   1aa04:	33323130 37363534 42413938 46454443     0123456789ABCDEF

0001aa14 <__INIT_TABLE>:
   1aa14:	00000002 	.word	0x00000002
   1aa18:	1fff8b10 	.word	0x1fff8b10
   1aa1c:	0001aa3c 	.word	0x0001aa3c
   1aa20:	0001aa98 	.word	0x0001aa98
   1aa24:	1fff8800 	.word	0x1fff8800
   1aa28:	00000000 	.word	0x00000000
   1aa2c:	00000310 	.word	0x00000310

0001aa30 <__ZERO_TABLE>:
   1aa30:	00000001 	.word	0x00000001
   1aa34:	1fff8b70 	.word	0x1fff8b70
   1aa38:	1fff9cb0 	.word	0x1fff9cb0
