# Reading C:/altera/modelsim/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do SigCIC_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\modelsim\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_6/E6_7/SigCIC/source {D:/FilterVerilog/Chapter_6/E6_7/SigCIC/source/SigCIC.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module SigCIC
# 
# Top level modules:
# 	SigCIC
# 
# vlog -vlog01compat -work work +incdir+D:/FilterVerilog/Chapter_6/E6_7/SigCIC/simulation/modelsim {D:/FilterVerilog/Chapter_6/E6_7/SigCIC/simulation/modelsim/SigCIC.vt}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module SigCIC_vlg_tst
# 
# Top level modules:
# 	SigCIC_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  SigCIC_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps SigCIC_vlg_tst 
# Loading work.SigCIC_vlg_tst
# Loading work.SigCIC
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2001 of file "sin_in.txt". (Current address [2001], address range [1:2000])    : D:/FilterVerilog/Chapter_6/E6_7/SigCIC/simulation/modelsim/SigCIC.vt(77)
#    Time: 0 ps  Iteration: 0  Instance: /SigCIC_vlg_tst
# ** Note: $finish    : D:/FilterVerilog/Chapter_6/E6_7/SigCIC/simulation/modelsim/SigCIC.vt(62)
#    Time: 636 us  Iteration: 0  Instance: /SigCIC_vlg_tst
# 1
# Break in Module SigCIC_vlg_tst at D:/FilterVerilog/Chapter_6/E6_7/SigCIC/simulation/modelsim/SigCIC.vt line 62
# Simulation Breakpoint: 1
# Break in Module SigCIC_vlg_tst at D:/FilterVerilog/Chapter_6/E6_7/SigCIC/simulation/modelsim/SigCIC.vt line 62
# MACRO ./SigCIC_run_msim_rtl_verilog.do PAUSED at line 17
