
*** Running vivado
    with args -log system_mean_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 302.551 ; gain = 71.609
Command: synth_design -top system_mean_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 452.070 ; gain = 98.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_0' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/synth/system_mean_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/mean.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_AXILiteS_s_axi' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/mean_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/mean_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'mean_AXILiteS_s_axi' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/mean_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/AXIvideo2Mat.v:75]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Loop_1_proc32.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Loop_1_proc32.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc32' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Loop_1_proc32.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:63]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:239]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:265]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:291]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:353]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (4#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (5#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (6#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_1_bkb' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Loop_1_bkb.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_1_bkb_shiftReg' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Loop_1_bkb.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_1_bkb_shiftReg' (7#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Loop_1_bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_1_bkb' (8#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Loop_1_bkb.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Mat2AXIcud.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud_shiftReg' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Mat2AXIcud.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud_shiftReg' (9#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Mat2AXIcud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud' (10#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/start_for_Mat2AXIcud.v:45]
INFO: [Synth 8-6155] done synthesizing module 'mean' (11#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/86c2/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_0' (12#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/synth/system_mean_0_0.v:58]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port image_in_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port image_in_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port image_in_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port image_in_TDEST[0]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design mean_AXILiteS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 507.785 ; gain = 154.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 507.785 ; gain = 154.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 507.785 ; gain = 154.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 876.023 ; gain = 1.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 876.023 ; gain = 522.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 876.023 ; gain = 522.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 876.023 ; gain = 522.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mean_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mean_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mean_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mean_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:24 . Memory (MB): peak = 876.023 ; gain = 522.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 65    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 69    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mean_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
Module Loop_1_proc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_1_bkb_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_1_bkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIcud_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIcud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "AXIvideo2Mat_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AXIvideo2Mat_U0/exitcond_fu_285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXIvideo2Mat_U0/exitcond3_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_1_proc32_U0/exitcond_fu_112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_1_proc32_U0/exitcond1_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond_fu_167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/exitcond2_fu_155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mat2AXIvideo_U0/axi_last_V_fu_179_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design mean has unconnected port s_axi_AXILiteS_WSTRB[1]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TKEEP[0]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TSTRB[0]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TID[0]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_1_proc32_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mean_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/mean_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mean_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mean_AXILiteS_s_axi_U/rdata_reg[31]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (Loop_1_proc32_U0/ap_done_reg_reg) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (start_for_Loop_1_bkb_U/U_start_for_Loop_1_bkb_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (start_for_Loop_1_bkb_U/U_start_for_Loop_1_bkb_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIcud_U/U_start_for_Mat2AXIcud_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIcud_U/U_start_for_Mat2AXIcud_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module mean.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:33 . Memory (MB): peak = 876.023 ; gain = 522.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:02:21 . Memory (MB): peak = 876.023 ; gain = 522.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:02:28 . Memory (MB): peak = 897.074 ; gain = 543.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:02:29 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:02:33 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:02:33 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:02:33 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:02:33 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:02:34 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:02:34 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     9|
|2     |LUT2 |    20|
|3     |LUT3 |    70|
|4     |LUT4 |    70|
|5     |LUT5 |   101|
|6     |LUT6 |    54|
|7     |FDRE |   294|
|8     |FDSE |    13|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+------------------------+------+
|      |Instance                   |Module                  |Cells |
+------+---------------------------+------------------------+------+
|1     |top                        |                        |   631|
|2     |  inst                     |mean                    |   631|
|3     |    AXIvideo2Mat_U0        |AXIvideo2Mat            |   247|
|4     |    Loop_1_proc32_U0       |Loop_1_proc32           |    77|
|5     |    Mat2AXIvideo_U0        |Mat2AXIvideo            |   170|
|6     |    img_i_data_stream_0_U  |fifo_w8_d2_A            |    32|
|7     |      U_fifo_w8_d2_A_ram   |fifo_w8_d2_A_shiftReg_1 |    24|
|8     |    img_o_data_stream_0_U  |fifo_w8_d2_A_0          |    32|
|9     |      U_fifo_w8_d2_A_ram   |fifo_w8_d2_A_shiftReg   |    24|
|10    |    mean_AXILiteS_s_axi_U  |mean_AXILiteS_s_axi     |    55|
|11    |    start_for_Loop_1_bkb_U |start_for_Loop_1_bkb    |     9|
|12    |    start_for_Mat2AXIcud_U |start_for_Mat2AXIcud    |     9|
+------+---------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:02:34 . Memory (MB): peak = 902.750 ; gain = 549.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:39 . Memory (MB): peak = 902.750 ; gain = 180.887
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:02:34 . Memory (MB): peak = 902.750 ; gain = 549.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:44 . Memory (MB): peak = 902.750 ; gain = 560.598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/system_mean_0_0.dcp' has been generated.
