module RegisterFile (
	input logic clk,
	input wire [3:0] readAddr1, readAddr2,
	input wire [3:0] writeAddr,
	input wire writeEnable,
	input wire [31:0] writeData,
	output reg [31:0] readData1, readData2
);

  logic [31:0] registers [8:0];

  always @(posedge clk) begin
    if (writeEnable) begin
      registers[writeAddr] <= writeData;
    end

    readData1 <= registers[readAddr1];
    readData2 <= registers[readAddr2];
  end

endmodule
