module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);
    wire [3:0] q;
    
      always @(posedge clk) begin
         
          if (!resetn) begin
              q= 0; 
          end
          else begin 
              q[3] = q[2];
              q[2] = q[1];
              q[1] = q[0];
              q[0] = in;
          end
          out = q[3];
      end
              
endmodule
