INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Tue May 20 00:16:26 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 70.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.66 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 70.83 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.457 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 17.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           ap_source done; 0.12 sec.
Command         clang_tidy done; 1.67 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.59 seconds. Elapsed time: 34.3 seconds; current allocated memory: 245.691 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 9.43 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 8.69 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,097 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 852 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 762 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 565 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 380 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,397 Array/Struct (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 632 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 634 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 800 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 747 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 749 Performance (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 749 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,053 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,053 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,053 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,053 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,073 HW Transforms (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,073 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,164 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [228][228], float (*) [224][224], float (*) [256][5][5], hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' into 'kernel_cnn(hls::vector<float, 4ul>*, hls::vector<float, 1ul>*, hls::vector<float, 16ul>*)' (cnn.cpp:364:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 3. (cnn.cpp:378:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:379:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_320_5> at cnn.cpp:320:29 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:321:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_6' (cnn.cpp:321:31) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_7' (cnn.cpp:322:33) in function 'kernel_cnn' completely with a factor of 5 (cnn.cpp:364:0)
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.52 seconds. Elapsed time: 25.22 seconds; current allocated memory: 247.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.746 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.38 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 249.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 252.344 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.31 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 278.574 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_183_3'(cnn.cpp:183:25) and 'VITIS_LOOP_184_4'(cnn.cpp:184:27) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'kernel_cnn' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'kernel_cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'kernel_cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 361.152 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.25 sec.
Command       elaborate done; 61.77 sec.
Execute       ap_eval exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
Execute         ap_set_top_model kernel_cnn 
Execute         get_model_list kernel_cnn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_cnn 
Execute         preproc_iomode -model store_output_S0 
Execute         preproc_iomode -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         preproc_iomode -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         preproc_iomode -model load_input_S0 
Execute         preproc_iomode -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         preproc_iomode -model load_output_S0 
Execute         preproc_iomode -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         preproc_iomode -model load_weight_S0 
Execute         preproc_iomode -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 kernel_cnn_Pipeline_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 kernel_cnn
INFO-FLOW: Configuring Module : load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         apply_spec_resource_limit load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Configuring Module : load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         apply_spec_resource_limit load_weight_S0 
INFO-FLOW: Configuring Module : load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         apply_spec_resource_limit load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         apply_spec_resource_limit load_output_S0 
INFO-FLOW: Configuring Module : load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         apply_spec_resource_limit load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         apply_spec_resource_limit load_input_S0 
INFO-FLOW: Configuring Module : kernel_cnn_Pipeline_VITIS_LOOP_320_5 ...
Execute         set_default_model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         apply_spec_resource_limit kernel_cnn_Pipeline_VITIS_LOOP_320_5 
INFO-FLOW: Configuring Module : store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         apply_spec_resource_limit store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Configuring Module : store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         apply_spec_resource_limit store_output_S0 
INFO-FLOW: Configuring Module : kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         apply_spec_resource_limit kernel_cnn 
INFO-FLOW: Model list for preprocess: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 kernel_cnn_Pipeline_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 kernel_cnn
INFO-FLOW: Preprocessing Module: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         cdfg_preprocess -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Preprocessing Module: load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         cdfg_preprocess -model load_weight_S0 
Execute         rtl_gen_preprocess load_weight_S0 
INFO-FLOW: Preprocessing Module: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         cdfg_preprocess -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         cdfg_preprocess -model load_output_S0 
Execute         rtl_gen_preprocess load_output_S0 
INFO-FLOW: Preprocessing Module: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         cdfg_preprocess -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         cdfg_preprocess -model load_input_S0 
Execute         rtl_gen_preprocess load_input_S0 
INFO-FLOW: Preprocessing Module: kernel_cnn_Pipeline_VITIS_LOOP_320_5 ...
Execute         set_default_model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         cdfg_preprocess -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess kernel_cnn_Pipeline_VITIS_LOOP_320_5 
INFO-FLOW: Preprocessing Module: store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         cdfg_preprocess -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Preprocessing Module: store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         cdfg_preprocess -model store_output_S0 
Execute         rtl_gen_preprocess store_output_S0 
INFO-FLOW: Preprocessing Module: kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         cdfg_preprocess -model kernel_cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for synthesis: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 kernel_cnn_Pipeline_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         schedule -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.66 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 363.262 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         bind -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.262 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0 
Execute         schedule -model load_weight_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 363.340 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0.
Execute         set_default_model load_weight_S0 
Execute         bind -model load_weight_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.340 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         schedule -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 365.090 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         bind -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.090 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0 
Execute         schedule -model load_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.090 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0.
Execute         set_default_model load_output_S0 
Execute         bind -model load_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.090 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         schedule -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 365.973 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         bind -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.973 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0 
Execute         schedule -model load_input_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 366.258 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0.
Execute         set_default_model load_input_S0 
Execute         bind -model load_input_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 366.258 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         schedule -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_320_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' (loop 'VITIS_LOOP_320_5'): Unable to schedule 'load' operation 32 bit ('input_load_6', cnn.cpp:331->cnn.cpp:406) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 44, loop 'VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 371.410 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn_Pipeline_VITIS_LOOP_320_5.
Execute         set_default_model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         bind -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 371.410 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn_Pipeline_VITIS_LOOP_320_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         schedule -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 372.754 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         bind -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.754 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0 
Execute         schedule -model store_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.031 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0.
Execute         set_default_model store_output_S0 
Execute         bind -model store_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.031 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn 
Execute         schedule -model kernel_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln331) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_cnn' consists of the following:
	'phi' operation 5 bit ('i1', cnn.cpp:317->cnn.cpp:406) with incoming values : ('add_ln317', cnn.cpp:317->cnn.cpp:406) [75]  (0.000 ns)
	'add' operation 14 bit of DSP[88] ('add_ln331_4', cnn.cpp:331->cnn.cpp:406) [86]  (2.396 ns)
	'mul' operation 19 bit of DSP[88] ('mul_ln331', cnn.cpp:331->cnn.cpp:406) [88]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 374.879 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn.
Execute         set_default_model kernel_cnn 
Execute         bind -model kernel_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.879 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn.
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0 
Execute         rtl_gen_preprocess kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for RTL generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 kernel_cnn_Pipeline_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 374.934 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         syn_report -csynth -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.adb 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
Command         create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 377.836 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0 
Execute         syn_report -csynth -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.adb 
Execute         db_write -model load_weight_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 379.594 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         syn_report -csynth -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.adb 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 383.656 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0 
Execute         syn_report -csynth -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.adb 
Execute         db_write -model load_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 385.055 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         syn_report -csynth -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.adb 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 387.578 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0 
Execute         syn_report -csynth -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.adb 
Execute         db_write -model load_input_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn_Pipeline_VITIS_LOOP_320_5 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cnn_Pipeline_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14s_7ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn_Pipeline_VITIS_LOOP_320_5'.
Command         create_rtl_model done; 1.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 393.402 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn_Pipeline_VITIS_LOOP_320_5 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         gen_rtl kernel_cnn_Pipeline_VITIS_LOOP_320_5 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_320_5 
Execute         syn_report -csynth -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_Pipeline_VITIS_LOOP_320_5_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_Pipeline_VITIS_LOOP_320_5_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.adb 
Execute         db_write -model kernel_cnn_Pipeline_VITIS_LOOP_320_5 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn_Pipeline_VITIS_LOOP_320_5 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 403.637 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         syn_report -csynth -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.adb 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 407.082 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0 
Execute         syn_report -csynth -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.adb 
Execute         db_write -model store_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn -top_prefix  -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_13ns_9ns_5ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 413.117 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn 
Execute         syn_report -csynth -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model kernel_cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.adb 
Execute         db_write -model kernel_cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         syn_report -designview -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.design.xml 
Execute         syn_report -csynthDesign -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.rpt -MHOut /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -wcfg -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.protoinst 
Execute         sc_get_clocks kernel_cnn 
Execute         sc_get_portdomain kernel_cnn 
INFO-FLOW: Model list for RTL component generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 kernel_cnn_Pipeline_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 kernel_cnn
INFO-FLOW: Handling components in module [load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_weight_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_16ns_23_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: Handling components in module [load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_19ns_26_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: Handling components in module [load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1.
INFO-FLOW: Append model kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: Handling components in module [kernel_cnn_Pipeline_VITIS_LOOP_320_5] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel_cnn_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_9_2_32_1_1
INFO-FLOW: Found component kernel_cnn_mul_14s_7ns_14_1_1.
INFO-FLOW: Append model kernel_cnn_mul_14s_7ns_14_1_1
INFO-FLOW: Found component kernel_cnn_mul_8ns_7ns_14_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_7ns_14_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_33_4_32_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1.
INFO-FLOW: Append model kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1
INFO-FLOW: Found component kernel_cnn_input_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_input_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_weight_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_kernel_input_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_input_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_weight_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_output_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_output_m_axi
INFO-FLOW: Found component kernel_cnn_control_s_axi.
INFO-FLOW: Append model kernel_cnn_control_s_axi
INFO-FLOW: Append model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: Append model load_weight_S0
INFO-FLOW: Append model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: Append model load_output_S0
INFO-FLOW: Append model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: Append model load_input_S0
INFO-FLOW: Append model kernel_cnn_Pipeline_VITIS_LOOP_320_5
INFO-FLOW: Append model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: Append model store_output_S0
INFO-FLOW: Append model kernel_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_16ns_23_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_19ns_26_1_1 kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_15ns_22_1_1 kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 kernel_cnn_sparsemux_9_2_32_1_1 kernel_cnn_mul_14s_7ns_14_1_1 kernel_cnn_mul_8ns_7ns_14_1_1 kernel_cnn_sparsemux_33_4_32_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1 kernel_cnn_input_RAM_1WNR_AUTO_1R1W kernel_cnn_output_RAM_AUTO_1R1W kernel_cnn_weight_RAM_AUTO_1R1W kernel_cnn_kernel_input_m_axi kernel_cnn_kernel_weight_m_axi kernel_cnn_kernel_output_m_axi kernel_cnn_control_s_axi load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 kernel_cnn_Pipeline_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: To file: write model kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_14s_7ns_14_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_7ns_14_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1
INFO-FLOW: To file: write model kernel_cnn_input_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_kernel_input_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_output_m_axi
INFO-FLOW: To file: write model kernel_cnn_control_s_axi
INFO-FLOW: To file: write model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: To file: write model load_weight_S0
INFO-FLOW: To file: write model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: To file: write model load_output_S0
INFO-FLOW: To file: write model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model load_input_S0
INFO-FLOW: To file: write model kernel_cnn_Pipeline_VITIS_LOOP_320_5
INFO-FLOW: To file: write model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: To file: write model store_output_S0
INFO-FLOW: To file: write model kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vlog' tclDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_mul_14s_7ns_14_1_1
kernel_cnn_mul_8ns_7ns_14_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1
kernel_cnn_input_RAM_1WNR_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
kernel_cnn_Pipeline_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
kernel_cnn
' expOnly='0'
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 419.324 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_mul_14s_7ns_14_1_1
kernel_cnn_mul_8ns_7ns_14_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1
kernel_cnn_input_RAM_1WNR_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
kernel_cnn_Pipeline_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
kernel_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         sc_get_clocks kernel_cnn 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_input_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_input DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_output DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_weight_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_weight DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST kernel_cnn MODULE2INSTS {kernel_cnn kernel_cnn load_weight_S0 grp_load_weight_S0_fu_497 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_67 load_output_S0 grp_load_output_S0_fu_506 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 load_input_S0 grp_load_input_S0_fu_530 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_73 store_output_S0 grp_store_output_S0_fu_542 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 kernel_cnn_Pipeline_VITIS_LOOP_320_5 grp_kernel_cnn_Pipeline_VITIS_LOOP_320_5_fu_566} INST2MODULE {kernel_cnn kernel_cnn grp_load_weight_S0_fu_497 load_weight_S0 grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_67 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_output_S0_fu_506 load_output_S0 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_input_S0_fu_530 load_input_S0 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_73 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_store_output_S0_fu_542 store_output_S0 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_kernel_cnn_Pipeline_VITIS_LOOP_320_5_fu_566 kernel_cnn_Pipeline_VITIS_LOOP_320_5} INSTDATA {kernel_cnn {DEPTH 1 CHILDREN {grp_load_weight_S0_fu_497 grp_load_output_S0_fu_506 grp_load_input_S0_fu_530 grp_store_output_S0_fu_542 grp_kernel_cnn_Pipeline_VITIS_LOOP_320_5_fu_566}} grp_load_weight_S0_fu_497 {DEPTH 2 CHILDREN grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_67} grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_67 {DEPTH 3 CHILDREN {}} grp_load_output_S0_fu_506 {DEPTH 2 CHILDREN grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97} grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 {DEPTH 3 CHILDREN {}} grp_load_input_S0_fu_530 {DEPTH 2 CHILDREN grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_73} grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_73 {DEPTH 3 CHILDREN {}} grp_store_output_S0_fu_542 {DEPTH 2 CHILDREN grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100} grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 {DEPTH 3 CHILDREN {}} grp_kernel_cnn_Pipeline_VITIS_LOOP_320_5_fu_566 {DEPTH 2 CHILDREN {}}} MODULEDATA {load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_186_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_221_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_273_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_325_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_375_p2 SOURCE cnn.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_381_p2 SOURCE cnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_387_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_401_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_weight_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_23_1_1_U4 SOURCE cnn.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_97_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_464_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_476_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_564_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_613_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_627_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_833_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_839_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_496_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U28 SOURCE cnn.cpp:112 VARIABLE mul_ln112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_157_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_198_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_210_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_6ns_14_4_1_U49 SOURCE cnn.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_6ns_14_4_1_U49 SOURCE cnn.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_327_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_234_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U57 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_109_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} kernel_cnn_Pipeline_VITIS_LOOP_320_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_fu_1848_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_2736_p2 SOURCE cnn.cpp:320 VARIABLE empty_33 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14s_7ns_14_1_1_U95 SOURCE cnn.cpp:331 VARIABLE mul_ln331 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_4_fu_1878_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U79 SOURCE cnn.cpp:331 VARIABLE mul38_i LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_5_fu_1905_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_5 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE cnn.cpp:331 VARIABLE mul38_i_s LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_1_fu_1918_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_6_fu_2196_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_6 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U79 SOURCE cnn.cpp:331 VARIABLE mul38_i_5 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_2_fu_1941_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_7_fu_1964_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_7 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U81 SOURCE cnn.cpp:331 VARIABLE mul38_i_6 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_3_fu_1977_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_8_fu_1987_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_8 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U82 SOURCE cnn.cpp:331 VARIABLE mul38_i_7 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_1806_p2 SOURCE {} VARIABLE empty_34 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14s_7ns_14_1_1_U98 SOURCE cnn.cpp:331 VARIABLE mul_ln331_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_9_fu_2254_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_9 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_10_fu_2266_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_10 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_11_fu_2278_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_11 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_12_fu_2290_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_12 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_13_fu_2302_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_13 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE cnn.cpp:331 VARIABLE mul38_i_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U81 SOURCE cnn.cpp:331 VARIABLE mul38_i_1_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U82 SOURCE cnn.cpp:331 VARIABLE mul38_i_1_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U83 SOURCE cnn.cpp:331 VARIABLE mul38_i_1_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U84 SOURCE cnn.cpp:331 VARIABLE mul38_i_1_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_1816_p2 SOURCE {} VARIABLE empty_35 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_14_1_1_U96 SOURCE cnn.cpp:331 VARIABLE mul_ln331_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_14_fu_2005_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_14 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_15_fu_2018_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_15 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_16_fu_2031_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_16 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_17_fu_2044_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_17 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_18_fu_2057_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_18 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U83 SOURCE cnn.cpp:331 VARIABLE mul38_i_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U84 SOURCE cnn.cpp:331 VARIABLE mul38_i_2_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U85 SOURCE cnn.cpp:331 VARIABLE mul38_i_2_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U86 SOURCE cnn.cpp:331 VARIABLE mul38_i_2_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U87 SOURCE cnn.cpp:331 VARIABLE mul38_i_2_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_1832_p2 SOURCE {} VARIABLE empty_36 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_14_1_1_U97 SOURCE cnn.cpp:331 VARIABLE mul_ln331_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_19_fu_2070_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_19 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_20_fu_2083_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_20 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_21_fu_2096_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_21 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_22_fu_2384_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_22 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_23_fu_2109_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_23 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U88 SOURCE cnn.cpp:331 VARIABLE mul38_i_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U89 SOURCE cnn.cpp:331 VARIABLE mul38_i_3_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U90 SOURCE cnn.cpp:331 VARIABLE mul38_i_3_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U85 SOURCE cnn.cpp:331 VARIABLE mul38_i_3_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U91 SOURCE cnn.cpp:331 VARIABLE mul38_i_3_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_2122_p2 SOURCE {} VARIABLE empty_37 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_14_1_1_U99 SOURCE cnn.cpp:331 VARIABLE mul_ln331_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_24_fu_2466_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_24 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_25_fu_2478_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_25 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_26_fu_2490_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_26 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_27_fu_2502_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_27 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_28_fu_2514_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_28 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U86 SOURCE cnn.cpp:331 VARIABLE mul38_i_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U87 SOURCE cnn.cpp:331 VARIABLE mul38_i_4_1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U88 SOURCE cnn.cpp:331 VARIABLE mul38_i_4_2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U89 SOURCE cnn.cpp:331 VARIABLE mul38_i_4_3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U90 SOURCE cnn.cpp:331 VARIABLE mul38_i_4_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U66 SOURCE cnn.cpp:330 VARIABLE tmp1 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U72 SOURCE cnn.cpp:330 VARIABLE tmp2 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U66 SOURCE cnn.cpp:330 VARIABLE tmp3 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U70 SOURCE cnn.cpp:330 VARIABLE tmp4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE cnn.cpp:330 VARIABLE tmp5 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U67 SOURCE cnn.cpp:330 VARIABLE tmp6 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U71 SOURCE cnn.cpp:330 VARIABLE tmp7 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U68 SOURCE cnn.cpp:330 VARIABLE tmp8 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U69 SOURCE cnn.cpp:330 VARIABLE tmp9 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U72 SOURCE cnn.cpp:330 VARIABLE tmp10 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U75 SOURCE cnn.cpp:330 VARIABLE tmp11 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U77 SOURCE cnn.cpp:330 VARIABLE tmp12 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U70 SOURCE cnn.cpp:330 VARIABLE tmp13 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U73 SOURCE cnn.cpp:330 VARIABLE tmp14 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U71 SOURCE cnn.cpp:330 VARIABLE tmp15 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE cnn.cpp:330 VARIABLE tmp16 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U76 SOURCE cnn.cpp:330 VARIABLE tmp17 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U67 SOURCE cnn.cpp:330 VARIABLE tmp18 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U73 SOURCE cnn.cpp:330 VARIABLE tmp19 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U68 SOURCE cnn.cpp:330 VARIABLE tmp20 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U69 SOURCE cnn.cpp:330 VARIABLE tmp21 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U74 SOURCE cnn.cpp:330 VARIABLE tmp22 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U76 SOURCE cnn.cpp:330 VARIABLE tmp23 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U78 SOURCE cnn.cpp:330 VARIABLE tmp24 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U77 SOURCE cnn.cpp:330 VARIABLE add45_i_4_4 LOOP VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 67 BRAM 0 URAM 0}} store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_411_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_429_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_475_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_519_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_594_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_666_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_525_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_539_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U193 SOURCE cnn.cpp:235 VARIABLE mul_ln235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_160_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} kernel_cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_U SOURCE cnn.cpp:378 VARIABLE input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12996 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_1_U SOURCE cnn.cpp:378 VARIABLE input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12996 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_2_U SOURCE cnn.cpp:378 VARIABLE input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12996 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_3_U SOURCE cnn.cpp:378 VARIABLE input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12996 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_U SOURCE cnn.cpp:379 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_1_U SOURCE cnn.cpp:379 VARIABLE output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_2_U SOURCE cnn.cpp:379 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_3_U SOURCE cnn.cpp:379 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_4_U SOURCE cnn.cpp:379 VARIABLE output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_5_U SOURCE cnn.cpp:379 VARIABLE output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_6_U SOURCE cnn.cpp:379 VARIABLE output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_7_U SOURCE cnn.cpp:379 VARIABLE output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_8_U SOURCE cnn.cpp:379 VARIABLE output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_9_U SOURCE cnn.cpp:379 VARIABLE output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_10_U SOURCE cnn.cpp:379 VARIABLE output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_11_U SOURCE cnn.cpp:379 VARIABLE output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_12_U SOURCE cnn.cpp:379 VARIABLE output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_13_U SOURCE cnn.cpp:379 VARIABLE output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_14_U SOURCE cnn.cpp:379 VARIABLE output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_15_U SOURCE cnn.cpp:379 VARIABLE output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_U SOURCE cnn.cpp:380 VARIABLE weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 200 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 102400 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i0_2_fu_634_p2 SOURCE cnn.cpp:293 VARIABLE i0_2 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_652_p2 SOURCE cnn.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_677_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_707_p2 SOURCE cnn.cpp:317 VARIABLE empty LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_13ns_9ns_5ns_19_4_1_U213 SOURCE cnn.cpp:331 VARIABLE add_ln331_4 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_13ns_9ns_5ns_19_4_1_U213 SOURCE cnn.cpp:331 VARIABLE mul_ln331 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_5_fu_720_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_5 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_6_fu_730_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_6 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_7_fu_740_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_7 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_8_fu_750_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_8 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_9_fu_760_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_9 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_10_fu_770_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_10 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_11_fu_780_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_11 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_12_fu_790_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_12 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_13_fu_800_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_13 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_14_fu_810_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_14 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_15_fu_820_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_15 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_16_fu_830_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_16 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_17_fu_840_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_17 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_18_fu_850_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_18 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_19_fu_860_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_19 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_20_fu_870_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_20 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_21_fu_880_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_21 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_22_fu_890_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_22 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_23_fu_900_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_23 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_24_fu_910_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_24 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_25_fu_920_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_25 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_26_fu_930_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_26 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_27_fu_940_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_27 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_28_fu_950_p2 SOURCE cnn.cpp:331 VARIABLE add_ln331_28 LOOP VITIS_LOOP_317_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_967_p2 SOURCE cnn.cpp:331 VARIABLE empty_39 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_41_fu_992_p2 SOURCE cnn.cpp:331 VARIABLE empty_41 LOOP VITIS_LOOP_318_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 73 BRAM 3008 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 434.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
Execute         syn_report -model kernel_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 294.81 MHz
Command       autosyn done; 8.56 sec.
Command     csynth_design done; 70.42 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.68 seconds. CPU system time: 1.4 seconds. Elapsed time: 70.42 seconds; current allocated memory: 191.852 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cnn xml_exists=0
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=33 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mac_muladd_8ns_6ns_6ns_14_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_mul_14s_7ns_14_1_1
kernel_cnn_mul_8ns_7ns_14_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_am_addmul_13ns_9ns_5ns_19_4_1
kernel_cnn_input_RAM_1WNR_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
kernel_cnn_Pipeline_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
kernel_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_Pipeline_VITIS_LOOP_320_5.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       sc_get_clocks kernel_cnn 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cnn.prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
Command     export_design done; 262.58 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.53 seconds. CPU system time: 1.11 seconds. Elapsed time: 262.58 seconds; current allocated memory: 5.719 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Tue May 20 22:09:04 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 2.26 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.41 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 2.51 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.22 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.535 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.58 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.04 seconds; current allocated memory: 274.332 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.33 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.93 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.77 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,097 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,036 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 902 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 703 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 518 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,924 Array/Struct (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,924 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,782 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,782 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,784 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,784 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,950 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,900 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,900 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,904 Performance (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,904 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,898 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,898 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,898 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,918 HW Transforms (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,918 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,009 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,009 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_321_6' (cnn.cpp:321:31) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_323_7' (cnn.cpp:323:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:379:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:380:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:381:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_320_5> at cnn.cpp:320:29 
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.32 seconds. CPU system time: 0.66 seconds. Elapsed time: 13.5 seconds; current allocated memory: 276.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.531 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.73 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 279.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 285.945 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.9 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.26 seconds; current allocated memory: 316.789 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_318_4'(cnn.cpp:318:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_318_4'(cnn.cpp:318:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
Command           transform done; 2.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.89 seconds; current allocated memory: 413.500 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.17 sec.
Command       elaborate done; 25.71 sec.
Execute       ap_eval exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
Execute         ap_set_top_model kernel_cnn 
Execute         get_model_list kernel_cnn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_cnn 
Execute         preproc_iomode -model cnn 
Execute         preproc_iomode -model store_output_S0 
Execute         preproc_iomode -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         preproc_iomode -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         preproc_iomode -model load_input_S0 
Execute         preproc_iomode -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         preproc_iomode -model load_output_S0 
Execute         preproc_iomode -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         preproc_iomode -model load_weight_S0 
Execute         preproc_iomode -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Configuring Module : load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         apply_spec_resource_limit load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Configuring Module : load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         apply_spec_resource_limit load_weight_S0 
INFO-FLOW: Configuring Module : load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         apply_spec_resource_limit load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         apply_spec_resource_limit load_output_S0 
INFO-FLOW: Configuring Module : load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         apply_spec_resource_limit load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         apply_spec_resource_limit load_input_S0 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO-FLOW: Configuring Module : store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         apply_spec_resource_limit store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Configuring Module : store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         apply_spec_resource_limit store_output_S0 
INFO-FLOW: Configuring Module : cnn ...
Execute         set_default_model cnn 
Execute         apply_spec_resource_limit cnn 
INFO-FLOW: Configuring Module : kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         apply_spec_resource_limit kernel_cnn 
INFO-FLOW: Model list for preprocess: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Preprocessing Module: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         cdfg_preprocess -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Preprocessing Module: load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         cdfg_preprocess -model load_weight_S0 
Execute         rtl_gen_preprocess load_weight_S0 
INFO-FLOW: Preprocessing Module: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         cdfg_preprocess -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         cdfg_preprocess -model load_output_S0 
Execute         rtl_gen_preprocess load_output_S0 
INFO-FLOW: Preprocessing Module: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         cdfg_preprocess -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         cdfg_preprocess -model load_input_S0 
Execute         rtl_gen_preprocess load_input_S0 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO-FLOW: Preprocessing Module: store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         cdfg_preprocess -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Preprocessing Module: store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         cdfg_preprocess -model store_output_S0 
Execute         rtl_gen_preprocess store_output_S0 
INFO-FLOW: Preprocessing Module: cnn ...
Execute         set_default_model cnn 
Execute         cdfg_preprocess -model cnn 
Execute         rtl_gen_preprocess cnn 
INFO-FLOW: Preprocessing Module: kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         cdfg_preprocess -model kernel_cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for synthesis: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         schedule -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         bind -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0 
Execute         schedule -model load_weight_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0.
Execute         set_default_model load_weight_S0 
Execute         bind -model load_weight_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         schedule -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         bind -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0 
Execute         schedule -model load_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0.
Execute         set_default_model load_output_S0 
Execute         bind -model load_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.777 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         schedule -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 424.176 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         bind -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.176 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0 
Execute         schedule -model load_input_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.176 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0.
Execute         set_default_model load_input_S0 
Execute         bind -model load_input_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.176 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         schedule -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 56, loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 48.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 48.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 48.43 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         bind -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         schedule -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         bind -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0 
Execute         schedule -model store_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0.
Execute         set_default_model store_output_S0 
Execute         bind -model store_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn 
Execute         schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute         set_default_model cnn 
Execute         bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn 
Execute         schedule -model kernel_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn.
Execute         set_default_model kernel_cnn 
Execute         bind -model kernel_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.742 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn.
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0 
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0 
Execute         rtl_gen_preprocess cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for RTL generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 457.742 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         syn_report -csynth -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.adb 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.742 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0 
Execute         syn_report -csynth -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.adb 
Execute         db_write -model load_weight_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 457.742 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         syn_report -csynth -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.adb 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 457.742 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0 
Execute         syn_report -csynth -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.adb 
Execute         db_write -model load_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 457.742 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         syn_report -csynth -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.adb 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 460.742 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0 
Execute         syn_report -csynth -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.adb 
Execute         db_write -model load_input_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' is 12850 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
Command         create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 477.008 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 509.141 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         syn_report -csynth -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.adb 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 512.816 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0 
Execute         syn_report -csynth -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.adb 
Execute         db_write -model store_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 518.066 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn 
Execute         gen_rtl cnn -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn 
Execute         syn_report -csynth -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.adb 
Execute         db_write -model cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn -top_prefix  -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 525.195 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn 
Execute         syn_report -csynth -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model kernel_cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.adb 
Execute         db_write -model kernel_cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         syn_report -designview -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.design.xml 
Execute         syn_report -csynthDesign -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.rpt -MHOut /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -wcfg -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.protoinst 
Execute         sc_get_clocks kernel_cnn 
Execute         sc_get_portdomain kernel_cnn 
INFO-FLOW: Model list for RTL component generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Handling components in module [load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_weight_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_16ns_23_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: Handling components in module [load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_19ns_26_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: Handling components in module [load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component kernel_cnn_urem_8ns_4ns_3_12_1.
INFO-FLOW: Append model kernel_cnn_urem_8ns_4ns_3_12_1
INFO-FLOW: Found component kernel_cnn_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model kernel_cnn_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_33_4_32_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_weight_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_kernel_input_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_input_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_weight_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_output_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_output_m_axi
INFO-FLOW: Found component kernel_cnn_control_s_axi.
INFO-FLOW: Append model kernel_cnn_control_s_axi
INFO-FLOW: Append model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: Append model load_weight_S0
INFO-FLOW: Append model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: Append model load_output_S0
INFO-FLOW: Append model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: Append model load_input_S0
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
INFO-FLOW: Append model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: Append model store_output_S0
INFO-FLOW: Append model cnn
INFO-FLOW: Append model kernel_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_16ns_23_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_19ns_26_1_1 kernel_cnn_mul_8ns_10ns_17_1_1 kernel_cnn_urem_8ns_4ns_3_12_1 kernel_cnn_mul_6ns_7ns_12_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_15ns_22_1_1 kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_33_4_32_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_input_RAM_AUTO_1R1W kernel_cnn_output_RAM_AUTO_1R1W kernel_cnn_weight_RAM_AUTO_1R1W kernel_cnn_kernel_input_m_axi kernel_cnn_kernel_weight_m_axi kernel_cnn_kernel_output_m_axi kernel_cnn_control_s_axi load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_8ns_4ns_3_12_1
INFO-FLOW: To file: write model kernel_cnn_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_kernel_input_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_output_m_axi
INFO-FLOW: To file: write model kernel_cnn_control_s_axi
INFO-FLOW: To file: write model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: To file: write model load_weight_S0
INFO-FLOW: To file: write model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: To file: write model load_output_S0
INFO-FLOW: To file: write model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model load_input_S0
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
INFO-FLOW: To file: write model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: To file: write model store_output_S0
INFO-FLOW: To file: write model cnn
INFO-FLOW: To file: write model kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vlog' tclDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_4ns_3_12_1
kernel_cnn_mul_6ns_7ns_12_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' expOnly='0'
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 529.270 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_4ns_3_12_1
kernel_cnn_mul_6ns_7ns_12_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         sc_get_clocks kernel_cnn 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_input_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_input DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_output DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_weight_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_weight DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST kernel_cnn MODULE2INSTS {kernel_cnn kernel_cnn cnn grp_cnn_fu_344 load_weight_S0 grp_load_weight_S0_fu_237 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_output_S0 grp_load_output_S0_fu_295 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 load_input_S0 grp_load_input_S0_fu_335 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115 store_output_S0 grp_store_output_S0_fu_393 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433} INST2MODULE {kernel_cnn kernel_cnn grp_cnn_fu_344 cnn grp_load_weight_S0_fu_237 load_weight_S0 grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_output_S0_fu_295 load_output_S0 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_input_S0_fu_335 load_input_S0 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_store_output_S0_fu_393 store_output_S0 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5} INSTDATA {kernel_cnn {DEPTH 1 CHILDREN grp_cnn_fu_344} grp_cnn_fu_344 {DEPTH 2 CHILDREN {grp_load_weight_S0_fu_237 grp_load_output_S0_fu_295 grp_load_input_S0_fu_335 grp_store_output_S0_fu_393 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433}} grp_load_weight_S0_fu_237 {DEPTH 3 CHILDREN grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115} grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 {DEPTH 4 CHILDREN {}} grp_load_output_S0_fu_295 {DEPTH 3 CHILDREN grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97} grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 {DEPTH 4 CHILDREN {}} grp_load_input_S0_fu_335 {DEPTH 3 CHILDREN grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115} grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115 {DEPTH 4 CHILDREN {}} grp_store_output_S0_fu_393 {DEPTH 3 CHILDREN grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100} grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 {DEPTH 4 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_547_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_604_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_651_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_701_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_746_p2 SOURCE cnn.cpp:182 VARIABLE empty LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_756_p2 SOURCE cnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_762_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_559_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_weight_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_23_1_1_U28 SOURCE cnn.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_193_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_464_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_476_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_564_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_613_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_627_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_833_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_839_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_496_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U76 SOURCE cnn.cpp:112 VARIABLE mul_ln112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_157_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1130_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1142_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U97 SOURCE cnn.cpp:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U100 SOURCE cnn.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U101 SOURCE cnn.cpp:59 VARIABLE mul_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1412_p2 SOURCE cnn.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U102 SOURCE cnn.cpp:78 VARIABLE mul_ln78 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_1449_p2 SOURCE cnn.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U103 SOURCE cnn.cpp:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_1486_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U104 SOURCE cnn.cpp:80 VARIABLE mul_ln80 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1523_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1202_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1208_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_input_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U135 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_193_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_7294_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_7736_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_3_fu_7429_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_4_fu_7360_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_5_fu_7441_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_30_fu_9071_p2 SOURCE cnn.cpp:317 VARIABLE empty_30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_9084_p2 SOURCE cnn.cpp:317 VARIABLE empty_31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_7473_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_1_fu_7478_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_2_fu_7483_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U253 SOURCE cnn.cpp:318 VARIABLE mul_ln318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U257 SOURCE cnn.cpp:332 VARIABLE mul_ln332 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U252 SOURCE cnn.cpp:318 VARIABLE mul25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U258 SOURCE cnn.cpp:332 VARIABLE mul_ln332_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U254 SOURCE cnn.cpp:318 VARIABLE mul22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U259 SOURCE cnn.cpp:332 VARIABLE mul_ln332_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U255 SOURCE cnn.cpp:318 VARIABLE mul19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U260 SOURCE cnn.cpp:332 VARIABLE mul_ln332_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U256 SOURCE cnn.cpp:320 VARIABLE mul_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U261 SOURCE cnn.cpp:332 VARIABLE mul_ln332_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_7616_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_1_fu_7621_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_2_fu_7626_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_3_fu_7397_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U262 SOURCE cnn.cpp:320 VARIABLE mul_ln320_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_fu_7787_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_1_fu_7821_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_2_fu_7826_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_3_fu_7860_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_4_fu_7894_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE cnn.cpp:332 VARIABLE mul LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U263 SOURCE cnn.cpp:332 VARIABLE mul_ln332_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_5_fu_7902_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_6_fu_7936_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_7_fu_7970_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_8_fu_8004_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_9_fu_8038_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE cnn.cpp:332 VARIABLE mul38_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U264 SOURCE cnn.cpp:332 VARIABLE mul_ln332_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_10_fu_8075_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_11_fu_8080_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_12_fu_8114_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_13_fu_8148_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_14_fu_8182_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE cnn.cpp:332 VARIABLE mul38_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U265 SOURCE cnn.cpp:332 VARIABLE mul_ln332_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_15_fu_8190_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_16_fu_8224_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_17_fu_8258_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_18_fu_8292_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_19_fu_8297_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE cnn.cpp:332 VARIABLE mul38_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U266 SOURCE cnn.cpp:332 VARIABLE mul_ln332_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_20_fu_8334_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_21_fu_8368_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_22_fu_8402_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_23_fu_8436_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_24_fu_8470_p2 SOURCE cnn.cpp:332 VARIABLE add_ln332_24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE cnn.cpp:332 VARIABLE mul38_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE cnn.cpp:332 VARIABLE mul38_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE cnn.cpp:332 VARIABLE mul38_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U195 SOURCE cnn.cpp:332 VARIABLE mul38_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U196 SOURCE cnn.cpp:332 VARIABLE mul38_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U197 SOURCE cnn.cpp:332 VARIABLE mul38_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE cnn.cpp:332 VARIABLE mul38_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U199 SOURCE cnn.cpp:332 VARIABLE mul38_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE cnn.cpp:332 VARIABLE mul38_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE cnn.cpp:332 VARIABLE mul38_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE cnn.cpp:332 VARIABLE mul38_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE cnn.cpp:332 VARIABLE mul38_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE cnn.cpp:332 VARIABLE mul38_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE cnn.cpp:332 VARIABLE mul38_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE cnn.cpp:332 VARIABLE mul38_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE cnn.cpp:332 VARIABLE mul38_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE cnn.cpp:332 VARIABLE mul38_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE cnn.cpp:332 VARIABLE mul38_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE cnn.cpp:332 VARIABLE mul38_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE cnn.cpp:332 VARIABLE mul38_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE cnn.cpp:332 VARIABLE mul38_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U165 SOURCE cnn.cpp:331 VARIABLE tmp1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U175 SOURCE cnn.cpp:331 VARIABLE tmp2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U166 SOURCE cnn.cpp:331 VARIABLE tmp3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U176 SOURCE cnn.cpp:331 VARIABLE tmp4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U183 SOURCE cnn.cpp:331 VARIABLE tmp5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U167 SOURCE cnn.cpp:331 VARIABLE tmp6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U177 SOURCE cnn.cpp:331 VARIABLE tmp7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U168 SOURCE cnn.cpp:331 VARIABLE tmp8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U169 SOURCE cnn.cpp:331 VARIABLE tmp9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U178 SOURCE cnn.cpp:331 VARIABLE tmp10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U184 SOURCE cnn.cpp:331 VARIABLE tmp11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U187 SOURCE cnn.cpp:331 VARIABLE tmp12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U170 SOURCE cnn.cpp:331 VARIABLE tmp13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE cnn.cpp:331 VARIABLE tmp14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U171 SOURCE cnn.cpp:331 VARIABLE tmp15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE cnn.cpp:331 VARIABLE tmp16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U185 SOURCE cnn.cpp:331 VARIABLE tmp17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U172 SOURCE cnn.cpp:331 VARIABLE tmp18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U181 SOURCE cnn.cpp:331 VARIABLE tmp19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U173 SOURCE cnn.cpp:331 VARIABLE tmp20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U174 SOURCE cnn.cpp:331 VARIABLE tmp21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U182 SOURCE cnn.cpp:331 VARIABLE tmp22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U186 SOURCE cnn.cpp:331 VARIABLE tmp23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U188 SOURCE cnn.cpp:331 VARIABLE tmp24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U189 SOURCE cnn.cpp:331 VARIABLE add45_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_6_fu_7306_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 125 BRAM 0 URAM 0}} store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_411_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_429_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_475_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_519_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_594_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_666_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_525_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_539_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U391 SOURCE cnn.cpp:235 VARIABLE mul_ln235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_160_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i0_2_fu_584_p2 SOURCE cnn.cpp:293 VARIABLE i0_2 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_602_p2 SOURCE cnn.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 129 BRAM 0 URAM 0}} kernel_cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_U SOURCE cnn.cpp:379 VARIABLE input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_1_U SOURCE cnn.cpp:379 VARIABLE input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_2_U SOURCE cnn.cpp:379 VARIABLE input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_3_U SOURCE cnn.cpp:379 VARIABLE input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_4_U SOURCE cnn.cpp:379 VARIABLE input_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_5_U SOURCE cnn.cpp:379 VARIABLE input_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_6_U SOURCE cnn.cpp:379 VARIABLE input_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_7_U SOURCE cnn.cpp:379 VARIABLE input_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_8_U SOURCE cnn.cpp:379 VARIABLE input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_9_U SOURCE cnn.cpp:379 VARIABLE input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_10_U SOURCE cnn.cpp:379 VARIABLE input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_11_U SOURCE cnn.cpp:379 VARIABLE input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_12_U SOURCE cnn.cpp:379 VARIABLE input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_13_U SOURCE cnn.cpp:379 VARIABLE input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_14_U SOURCE cnn.cpp:379 VARIABLE input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_15_U SOURCE cnn.cpp:379 VARIABLE input_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_16_U SOURCE cnn.cpp:379 VARIABLE input_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_17_U SOURCE cnn.cpp:379 VARIABLE input_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_18_U SOURCE cnn.cpp:379 VARIABLE input_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_19_U SOURCE cnn.cpp:379 VARIABLE input_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_20_U SOURCE cnn.cpp:379 VARIABLE input_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_21_U SOURCE cnn.cpp:379 VARIABLE input_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_22_U SOURCE cnn.cpp:379 VARIABLE input_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_23_U SOURCE cnn.cpp:379 VARIABLE input_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_24_U SOURCE cnn.cpp:379 VARIABLE input_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_U SOURCE cnn.cpp:380 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_1_U SOURCE cnn.cpp:380 VARIABLE output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_2_U SOURCE cnn.cpp:380 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_3_U SOURCE cnn.cpp:380 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_4_U SOURCE cnn.cpp:380 VARIABLE output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_5_U SOURCE cnn.cpp:380 VARIABLE output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_6_U SOURCE cnn.cpp:380 VARIABLE output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_7_U SOURCE cnn.cpp:380 VARIABLE output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_8_U SOURCE cnn.cpp:380 VARIABLE output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_9_U SOURCE cnn.cpp:380 VARIABLE output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_10_U SOURCE cnn.cpp:380 VARIABLE output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_11_U SOURCE cnn.cpp:380 VARIABLE output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_12_U SOURCE cnn.cpp:380 VARIABLE output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_13_U SOURCE cnn.cpp:380 VARIABLE output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_14_U SOURCE cnn.cpp:380 VARIABLE output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_15_U SOURCE cnn.cpp:380 VARIABLE output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_U SOURCE cnn.cpp:381 VARIABLE weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_1_U SOURCE cnn.cpp:381 VARIABLE weight_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_2_U SOURCE cnn.cpp:381 VARIABLE weight_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_3_U SOURCE cnn.cpp:381 VARIABLE weight_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_4_U SOURCE cnn.cpp:381 VARIABLE weight_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_5_U SOURCE cnn.cpp:381 VARIABLE weight_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_6_U SOURCE cnn.cpp:381 VARIABLE weight_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_7_U SOURCE cnn.cpp:381 VARIABLE weight_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_8_U SOURCE cnn.cpp:381 VARIABLE weight_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_9_U SOURCE cnn.cpp:381 VARIABLE weight_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_10_U SOURCE cnn.cpp:381 VARIABLE weight_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_11_U SOURCE cnn.cpp:381 VARIABLE weight_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_12_U SOURCE cnn.cpp:381 VARIABLE weight_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_13_U SOURCE cnn.cpp:381 VARIABLE weight_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_14_U SOURCE cnn.cpp:381 VARIABLE weight_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_15_U SOURCE cnn.cpp:381 VARIABLE weight_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_16_U SOURCE cnn.cpp:381 VARIABLE weight_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_17_U SOURCE cnn.cpp:381 VARIABLE weight_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_18_U SOURCE cnn.cpp:381 VARIABLE weight_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_19_U SOURCE cnn.cpp:381 VARIABLE weight_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_20_U SOURCE cnn.cpp:381 VARIABLE weight_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_21_U SOURCE cnn.cpp:381 VARIABLE weight_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_22_U SOURCE cnn.cpp:381 VARIABLE weight_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_23_U SOURCE cnn.cpp:381 VARIABLE weight_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_24_U SOURCE cnn.cpp:381 VARIABLE weight_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}}} AREA {DSP 129 BRAM 1608 URAM 50}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 546.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
Execute         syn_report -model kernel_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 57.06 sec.
Command     csynth_design done; 82.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 76.67 seconds. CPU system time: 1.59 seconds. Elapsed time: 82.86 seconds; current allocated memory: 273.730 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cnn xml_exists=1
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=37 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_4ns_3_12_1
kernel_cnn_mul_6ns_7ns_12_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       sc_get_clocks kernel_cnn 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cnn.prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
Command     export_design done; 25.9 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.92 seconds. CPU system time: 1.09 seconds. Elapsed time: 25.9 seconds; current allocated memory: 5.789 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Tue May 20 22:26:05 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.25 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.35 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.22 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.48 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.09 seconds; current allocated memory: 296.129 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.81 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.75 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,097 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO-FLOW: background_tcl error: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang exited with code 1
ERROR: [HLS 214-274] In 'VITIS_LOOP_321_6', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (cnn.cpp:321:31)
ERROR: [HLS 214-274] In 'VITIS_LOOP_324_7', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (cnn.cpp:324:20)
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 105)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 12.82 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 12.9 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.14 seconds. CPU system time: 0.94 seconds. Elapsed time: 12.9 seconds; current allocated memory: 2.555 MB.
Command   ap_source done; error code: 1; 14.48 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Tue May 20 22:28:38 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.2 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.32 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.42 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.22 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.086 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.82 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,097 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO-FLOW: background_tcl error: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang exited with code 1
ERROR: [HLS 214-274] In 'VITIS_LOOP_321_6', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (cnn.cpp:321:31)
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 105)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 12.87 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 12.95 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.26 seconds. CPU system time: 0.89 seconds. Elapsed time: 12.95 seconds; current allocated memory: 2.547 MB.
Command   ap_source done; error code: 1; 14.6 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Tue May 20 22:29:11 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.26 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.35 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.22 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.1 seconds; current allocated memory: 296.086 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.81 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.75 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,097 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,036 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 902 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 703 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 518 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 518 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,924 Array/Struct (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,924 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,782 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,782 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,784 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,784 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,950 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,950 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,900 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,900 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,904 Performance (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,904 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,898 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,898 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,898 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,898 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,918 HW Transforms (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,918 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,009 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,009 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (cnn.cpp:380:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 16 on dimension 3. (cnn.cpp:381:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:382:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.21 seconds. CPU system time: 0.65 seconds. Elapsed time: 13.05 seconds; current allocated memory: 298.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 298.297 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.63 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 301.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 307.746 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.89 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:29)...49 expression(s) balanced.
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 338.598 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_318_4'(cnn.cpp:318:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:29) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_318_4'(cnn.cpp:318:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_4' (cnn.cpp:318:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
Command           transform done; 2.92 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.92 seconds; current allocated memory: 435.305 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.11 sec.
Command       elaborate done; 24.27 sec.
Execute       ap_eval exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
Execute         ap_set_top_model kernel_cnn 
Execute         get_model_list kernel_cnn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_cnn 
Execute         preproc_iomode -model cnn 
Execute         preproc_iomode -model store_output_S0 
Execute         preproc_iomode -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         preproc_iomode -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         preproc_iomode -model load_input_S0 
Execute         preproc_iomode -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         preproc_iomode -model load_output_S0 
Execute         preproc_iomode -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         preproc_iomode -model load_weight_S0 
Execute         preproc_iomode -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Configuring Module : load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         apply_spec_resource_limit load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Configuring Module : load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         apply_spec_resource_limit load_weight_S0 
INFO-FLOW: Configuring Module : load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         apply_spec_resource_limit load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         apply_spec_resource_limit load_output_S0 
INFO-FLOW: Configuring Module : load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         apply_spec_resource_limit load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         apply_spec_resource_limit load_input_S0 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO-FLOW: Configuring Module : store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         apply_spec_resource_limit store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Configuring Module : store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         apply_spec_resource_limit store_output_S0 
INFO-FLOW: Configuring Module : cnn ...
Execute         set_default_model cnn 
Execute         apply_spec_resource_limit cnn 
INFO-FLOW: Configuring Module : kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         apply_spec_resource_limit kernel_cnn 
INFO-FLOW: Model list for preprocess: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Preprocessing Module: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         cdfg_preprocess -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Preprocessing Module: load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         cdfg_preprocess -model load_weight_S0 
Execute         rtl_gen_preprocess load_weight_S0 
INFO-FLOW: Preprocessing Module: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         cdfg_preprocess -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         cdfg_preprocess -model load_output_S0 
Execute         rtl_gen_preprocess load_output_S0 
INFO-FLOW: Preprocessing Module: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         cdfg_preprocess -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         cdfg_preprocess -model load_input_S0 
Execute         rtl_gen_preprocess load_input_S0 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO-FLOW: Preprocessing Module: store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         cdfg_preprocess -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Preprocessing Module: store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         cdfg_preprocess -model store_output_S0 
Execute         rtl_gen_preprocess store_output_S0 
INFO-FLOW: Preprocessing Module: cnn ...
Execute         set_default_model cnn 
Execute         cdfg_preprocess -model cnn 
Execute         rtl_gen_preprocess cnn 
INFO-FLOW: Preprocessing Module: kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         cdfg_preprocess -model kernel_cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for synthesis: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         schedule -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         bind -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0 
Execute         schedule -model load_weight_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0.
Execute         set_default_model load_weight_S0 
Execute         bind -model load_weight_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         schedule -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         bind -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0 
Execute         schedule -model load_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0.
Execute         set_default_model load_output_S0 
Execute         bind -model load_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.605 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         schedule -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 445.953 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         bind -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 445.953 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0 
Execute         schedule -model load_input_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 445.953 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0.
Execute         set_default_model load_input_S0 
Execute         bind -model load_input_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 445.953 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         schedule -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 56, loop 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 48.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 48.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 48.44 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         bind -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         schedule -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         bind -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0 
Execute         schedule -model store_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0.
Execute         set_default_model store_output_S0 
Execute         bind -model store_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn 
Execute         schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute         set_default_model cnn 
Execute         bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn 
Execute         schedule -model kernel_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn.
Execute         set_default_model kernel_cnn 
Execute         bind -model kernel_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.691 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn.
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0 
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0 
Execute         rtl_gen_preprocess cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for RTL generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.691 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         syn_report -csynth -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.adb 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 479.691 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0 
Execute         syn_report -csynth -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.adb 
Execute         db_write -model load_weight_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 479.691 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         syn_report -csynth -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.adb 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 479.691 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0 
Execute         syn_report -csynth -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.adb 
Execute         db_write -model load_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 479.691 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         syn_report -csynth -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.adb 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 482.508 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0 
Execute         syn_report -csynth -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.adb 
Execute         db_write -model load_input_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5' is 12850 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_4ns_3_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 498.773 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
Execute         syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.8 seconds; current allocated memory: 533.254 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         syn_report -csynth -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.adb 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 533.254 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0 
Execute         syn_report -csynth -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.adb 
Execute         db_write -model store_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 535.797 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn 
Execute         gen_rtl cnn -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn 
Execute         syn_report -csynth -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.adb 
Execute         db_write -model cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn -top_prefix  -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 542.922 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn 
Execute         syn_report -csynth -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model kernel_cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.adb 
Execute         db_write -model kernel_cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         syn_report -designview -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.design.xml 
Execute         syn_report -csynthDesign -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.rpt -MHOut /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -wcfg -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.protoinst 
Execute         sc_get_clocks kernel_cnn 
Execute         sc_get_portdomain kernel_cnn 
INFO-FLOW: Model list for RTL component generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Handling components in module [load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_weight_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_16ns_23_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: Handling components in module [load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_19ns_26_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: Handling components in module [load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component kernel_cnn_urem_8ns_4ns_3_12_1.
INFO-FLOW: Append model kernel_cnn_urem_8ns_4ns_3_12_1
INFO-FLOW: Found component kernel_cnn_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model kernel_cnn_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_11_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_33_4_32_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_weight_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_kernel_input_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_input_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_weight_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_output_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_output_m_axi
INFO-FLOW: Found component kernel_cnn_control_s_axi.
INFO-FLOW: Append model kernel_cnn_control_s_axi
INFO-FLOW: Append model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: Append model load_weight_S0
INFO-FLOW: Append model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: Append model load_output_S0
INFO-FLOW: Append model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: Append model load_input_S0
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
INFO-FLOW: Append model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: Append model store_output_S0
INFO-FLOW: Append model cnn
INFO-FLOW: Append model kernel_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_16ns_23_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_19ns_26_1_1 kernel_cnn_mul_8ns_10ns_17_1_1 kernel_cnn_urem_8ns_4ns_3_12_1 kernel_cnn_mul_6ns_7ns_12_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_15ns_22_1_1 kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_11_3_32_1_1 kernel_cnn_sparsemux_33_4_32_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_input_RAM_AUTO_1R1W kernel_cnn_output_RAM_AUTO_1R1W kernel_cnn_weight_RAM_AUTO_1R1W kernel_cnn_kernel_input_m_axi kernel_cnn_kernel_weight_m_axi kernel_cnn_kernel_output_m_axi kernel_cnn_control_s_axi load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_8ns_4ns_3_12_1
INFO-FLOW: To file: write model kernel_cnn_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_11_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_kernel_input_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_output_m_axi
INFO-FLOW: To file: write model kernel_cnn_control_s_axi
INFO-FLOW: To file: write model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: To file: write model load_weight_S0
INFO-FLOW: To file: write model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: To file: write model load_output_S0
INFO-FLOW: To file: write model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model load_input_S0
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
INFO-FLOW: To file: write model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: To file: write model store_output_S0
INFO-FLOW: To file: write model cnn
INFO-FLOW: To file: write model kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vlog' tclDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_4ns_3_12_1
kernel_cnn_mul_6ns_7ns_12_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' expOnly='0'
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 546.715 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_4ns_3_12_1
kernel_cnn_mul_6ns_7ns_12_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         sc_get_clocks kernel_cnn 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_input_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_input DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_output DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_weight_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_weight DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST kernel_cnn MODULE2INSTS {kernel_cnn kernel_cnn cnn grp_cnn_fu_344 load_weight_S0 grp_load_weight_S0_fu_237 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_output_S0 grp_load_output_S0_fu_295 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 load_input_S0 grp_load_input_S0_fu_335 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115 store_output_S0 grp_store_output_S0_fu_393 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433} INST2MODULE {kernel_cnn kernel_cnn grp_cnn_fu_344 cnn grp_load_weight_S0_fu_237 load_weight_S0 grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_output_S0_fu_295 load_output_S0 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_input_S0_fu_335 load_input_S0 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_store_output_S0_fu_393 store_output_S0 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5} INSTDATA {kernel_cnn {DEPTH 1 CHILDREN grp_cnn_fu_344} grp_cnn_fu_344 {DEPTH 2 CHILDREN {grp_load_weight_S0_fu_237 grp_load_output_S0_fu_295 grp_load_input_S0_fu_335 grp_store_output_S0_fu_393 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433}} grp_load_weight_S0_fu_237 {DEPTH 3 CHILDREN grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115} grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 {DEPTH 4 CHILDREN {}} grp_load_output_S0_fu_295 {DEPTH 3 CHILDREN grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97} grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_97 {DEPTH 4 CHILDREN {}} grp_load_input_S0_fu_335 {DEPTH 3 CHILDREN grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115} grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_115 {DEPTH 4 CHILDREN {}} grp_store_output_S0_fu_393 {DEPTH 3 CHILDREN grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100} grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_100 {DEPTH 4 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5_fu_433 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_547_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_604_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_651_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_701_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_746_p2 SOURCE cnn.cpp:182 VARIABLE empty LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_756_p2 SOURCE cnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_762_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_559_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_weight_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_23_1_1_U28 SOURCE cnn.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_193_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_464_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_476_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_564_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_613_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_627_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_833_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_839_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_496_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U76 SOURCE cnn.cpp:112 VARIABLE mul_ln112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_157_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1130_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1142_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U97 SOURCE cnn.cpp:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U100 SOURCE cnn.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U101 SOURCE cnn.cpp:59 VARIABLE mul_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1412_p2 SOURCE cnn.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U102 SOURCE cnn.cpp:78 VARIABLE mul_ln78 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_1449_p2 SOURCE cnn.cpp:78 VARIABLE add_ln78 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U103 SOURCE cnn.cpp:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_1486_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U104 SOURCE cnn.cpp:80 VARIABLE mul_ln80 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1523_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1202_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1208_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_input_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U135 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_193_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_7294_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_7736_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_3_fu_7429_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_4_fu_7360_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_5_fu_7441_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_30_fu_9071_p2 SOURCE cnn.cpp:317 VARIABLE empty_30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_9084_p2 SOURCE cnn.cpp:317 VARIABLE empty_31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_7473_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_1_fu_7478_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_2_fu_7483_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U253 SOURCE cnn.cpp:318 VARIABLE mul_ln318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U257 SOURCE cnn.cpp:333 VARIABLE mul_ln333 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U252 SOURCE cnn.cpp:318 VARIABLE mul25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U258 SOURCE cnn.cpp:333 VARIABLE mul_ln333_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U254 SOURCE cnn.cpp:318 VARIABLE mul22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U259 SOURCE cnn.cpp:333 VARIABLE mul_ln333_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U255 SOURCE cnn.cpp:318 VARIABLE mul19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U260 SOURCE cnn.cpp:333 VARIABLE mul_ln333_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U256 SOURCE cnn.cpp:320 VARIABLE mul_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U261 SOURCE cnn.cpp:333 VARIABLE mul_ln333_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_7616_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_1_fu_7621_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_2_fu_7626_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_3_fu_7397_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U262 SOURCE cnn.cpp:320 VARIABLE mul_ln320_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_7787_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_1_fu_7821_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_2_fu_7826_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_3_fu_7860_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_4_fu_7894_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U190 SOURCE cnn.cpp:333 VARIABLE mul LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U263 SOURCE cnn.cpp:333 VARIABLE mul_ln333_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_5_fu_7902_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_6_fu_7936_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_7_fu_7970_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_8_fu_8004_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_9_fu_8038_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U191 SOURCE cnn.cpp:333 VARIABLE mul38_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U264 SOURCE cnn.cpp:333 VARIABLE mul_ln333_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_10_fu_8075_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_11_fu_8080_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_12_fu_8114_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_13_fu_8148_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_14_fu_8182_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE cnn.cpp:333 VARIABLE mul38_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U265 SOURCE cnn.cpp:333 VARIABLE mul_ln333_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_15_fu_8190_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_16_fu_8224_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_17_fu_8258_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_18_fu_8292_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_19_fu_8297_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE cnn.cpp:333 VARIABLE mul38_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U266 SOURCE cnn.cpp:333 VARIABLE mul_ln333_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_20_fu_8334_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_21_fu_8368_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_22_fu_8402_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_23_fu_8436_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_24_fu_8470_p2 SOURCE cnn.cpp:333 VARIABLE add_ln333_24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U193 SOURCE cnn.cpp:333 VARIABLE mul38_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U211 SOURCE cnn.cpp:333 VARIABLE mul38_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U194 SOURCE cnn.cpp:333 VARIABLE mul38_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U195 SOURCE cnn.cpp:333 VARIABLE mul38_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U196 SOURCE cnn.cpp:333 VARIABLE mul38_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U197 SOURCE cnn.cpp:333 VARIABLE mul38_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE cnn.cpp:333 VARIABLE mul38_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U199 SOURCE cnn.cpp:333 VARIABLE mul38_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U200 SOURCE cnn.cpp:333 VARIABLE mul38_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U201 SOURCE cnn.cpp:333 VARIABLE mul38_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U202 SOURCE cnn.cpp:333 VARIABLE mul38_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U203 SOURCE cnn.cpp:333 VARIABLE mul38_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE cnn.cpp:333 VARIABLE mul38_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U205 SOURCE cnn.cpp:333 VARIABLE mul38_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U212 SOURCE cnn.cpp:333 VARIABLE mul38_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U206 SOURCE cnn.cpp:333 VARIABLE mul38_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U213 SOURCE cnn.cpp:333 VARIABLE mul38_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE cnn.cpp:333 VARIABLE mul38_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U214 SOURCE cnn.cpp:333 VARIABLE mul38_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U208 SOURCE cnn.cpp:333 VARIABLE mul38_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U209 SOURCE cnn.cpp:333 VARIABLE mul38_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U165 SOURCE cnn.cpp:332 VARIABLE tmp1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U175 SOURCE cnn.cpp:332 VARIABLE tmp2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U166 SOURCE cnn.cpp:332 VARIABLE tmp3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U176 SOURCE cnn.cpp:332 VARIABLE tmp4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U183 SOURCE cnn.cpp:332 VARIABLE tmp5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U167 SOURCE cnn.cpp:332 VARIABLE tmp6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U177 SOURCE cnn.cpp:332 VARIABLE tmp7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U168 SOURCE cnn.cpp:332 VARIABLE tmp8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U169 SOURCE cnn.cpp:332 VARIABLE tmp9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U178 SOURCE cnn.cpp:332 VARIABLE tmp10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U184 SOURCE cnn.cpp:332 VARIABLE tmp11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U187 SOURCE cnn.cpp:332 VARIABLE tmp12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U170 SOURCE cnn.cpp:332 VARIABLE tmp13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U179 SOURCE cnn.cpp:332 VARIABLE tmp14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U171 SOURCE cnn.cpp:332 VARIABLE tmp15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U180 SOURCE cnn.cpp:332 VARIABLE tmp16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U185 SOURCE cnn.cpp:332 VARIABLE tmp17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U172 SOURCE cnn.cpp:332 VARIABLE tmp18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U181 SOURCE cnn.cpp:332 VARIABLE tmp19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U173 SOURCE cnn.cpp:332 VARIABLE tmp20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U174 SOURCE cnn.cpp:332 VARIABLE tmp21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U182 SOURCE cnn.cpp:332 VARIABLE tmp22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U186 SOURCE cnn.cpp:332 VARIABLE tmp23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U188 SOURCE cnn.cpp:332 VARIABLE tmp24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U189 SOURCE cnn.cpp:332 VARIABLE add45_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_6_fu_7306_p2 SOURCE cnn.cpp:318 VARIABLE add_ln318_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 125 BRAM 0 URAM 0}} store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_411_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_429_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_475_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_519_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_594_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_666_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_525_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_539_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U391 SOURCE cnn.cpp:235 VARIABLE mul_ln235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_160_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i0_2_fu_584_p2 SOURCE cnn.cpp:293 VARIABLE i0_2 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_602_p2 SOURCE cnn.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 129 BRAM 0 URAM 0}} kernel_cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_U SOURCE cnn.cpp:380 VARIABLE input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_1_U SOURCE cnn.cpp:380 VARIABLE input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_2_U SOURCE cnn.cpp:380 VARIABLE input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_3_U SOURCE cnn.cpp:380 VARIABLE input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_4_U SOURCE cnn.cpp:380 VARIABLE input_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_5_U SOURCE cnn.cpp:380 VARIABLE input_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_6_U SOURCE cnn.cpp:380 VARIABLE input_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_7_U SOURCE cnn.cpp:380 VARIABLE input_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_8_U SOURCE cnn.cpp:380 VARIABLE input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_9_U SOURCE cnn.cpp:380 VARIABLE input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_10_U SOURCE cnn.cpp:380 VARIABLE input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_11_U SOURCE cnn.cpp:380 VARIABLE input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_12_U SOURCE cnn.cpp:380 VARIABLE input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_13_U SOURCE cnn.cpp:380 VARIABLE input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_14_U SOURCE cnn.cpp:380 VARIABLE input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_15_U SOURCE cnn.cpp:380 VARIABLE input_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_16_U SOURCE cnn.cpp:380 VARIABLE input_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_17_U SOURCE cnn.cpp:380 VARIABLE input_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_18_U SOURCE cnn.cpp:380 VARIABLE input_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_19_U SOURCE cnn.cpp:380 VARIABLE input_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_20_U SOURCE cnn.cpp:380 VARIABLE input_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_21_U SOURCE cnn.cpp:380 VARIABLE input_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_22_U SOURCE cnn.cpp:380 VARIABLE input_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_23_U SOURCE cnn.cpp:380 VARIABLE input_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME input_24_U SOURCE cnn.cpp:380 VARIABLE input_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 2116 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_U SOURCE cnn.cpp:381 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_1_U SOURCE cnn.cpp:381 VARIABLE output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_2_U SOURCE cnn.cpp:381 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_3_U SOURCE cnn.cpp:381 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_4_U SOURCE cnn.cpp:381 VARIABLE output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_5_U SOURCE cnn.cpp:381 VARIABLE output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_6_U SOURCE cnn.cpp:381 VARIABLE output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_7_U SOURCE cnn.cpp:381 VARIABLE output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_8_U SOURCE cnn.cpp:381 VARIABLE output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_9_U SOURCE cnn.cpp:381 VARIABLE output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_10_U SOURCE cnn.cpp:381 VARIABLE output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_11_U SOURCE cnn.cpp:381 VARIABLE output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_12_U SOURCE cnn.cpp:381 VARIABLE output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_13_U SOURCE cnn.cpp:381 VARIABLE output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_14_U SOURCE cnn.cpp:381 VARIABLE output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME output_15_U SOURCE cnn.cpp:381 VARIABLE output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 98 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50176 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_U SOURCE cnn.cpp:382 VARIABLE weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_1_U SOURCE cnn.cpp:382 VARIABLE weight_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_2_U SOURCE cnn.cpp:382 VARIABLE weight_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_3_U SOURCE cnn.cpp:382 VARIABLE weight_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_4_U SOURCE cnn.cpp:382 VARIABLE weight_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_5_U SOURCE cnn.cpp:382 VARIABLE weight_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_6_U SOURCE cnn.cpp:382 VARIABLE weight_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_7_U SOURCE cnn.cpp:382 VARIABLE weight_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_8_U SOURCE cnn.cpp:382 VARIABLE weight_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_9_U SOURCE cnn.cpp:382 VARIABLE weight_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_10_U SOURCE cnn.cpp:382 VARIABLE weight_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_11_U SOURCE cnn.cpp:382 VARIABLE weight_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_12_U SOURCE cnn.cpp:382 VARIABLE weight_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_13_U SOURCE cnn.cpp:382 VARIABLE weight_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_14_U SOURCE cnn.cpp:382 VARIABLE weight_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_15_U SOURCE cnn.cpp:382 VARIABLE weight_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_16_U SOURCE cnn.cpp:382 VARIABLE weight_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_17_U SOURCE cnn.cpp:382 VARIABLE weight_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_18_U SOURCE cnn.cpp:382 VARIABLE weight_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_19_U SOURCE cnn.cpp:382 VARIABLE weight_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_20_U SOURCE cnn.cpp:382 VARIABLE weight_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_21_U SOURCE cnn.cpp:382 VARIABLE weight_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_22_U SOURCE cnn.cpp:382 VARIABLE weight_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_23_U SOURCE cnn.cpp:382 VARIABLE weight_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_24_U SOURCE cnn.cpp:382 VARIABLE weight_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}}} AREA {DSP 129 BRAM 1608 URAM 50}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 563.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
Execute         syn_report -model kernel_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 57.02 sec.
Command     csynth_design done; 81.39 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 76.57 seconds. CPU system time: 1.56 seconds. Elapsed time: 81.39 seconds; current allocated memory: 269.699 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cnn xml_exists=1
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=37 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_4ns_3_12_1
kernel_cnn_mul_6ns_7ns_12_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_11_3_32_1_1
kernel_cnn_sparsemux_33_4_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_318_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       sc_get_clocks kernel_cnn 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cnn.prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
Command     export_design done; 19.36 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.96 seconds. CPU system time: 0.67 seconds. Elapsed time: 19.36 seconds; current allocated memory: 6.039 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Tue May 20 23:00:39 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.12 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.25 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.35 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.22 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.11 seconds; current allocated memory: 296.109 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.77 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,097 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,423 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,423 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,541 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,264 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,264 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,049 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,049 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 474,867 Array/Struct /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 474,867 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 463,329 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 463,329 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 463,331 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 463,331 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 463,496 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 463,496 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 245,375 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 245,375 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 245,379 Performance /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 245,379 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 718.6 sec.
Command     csynth_design done; error code: 1; 718.68 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.1 seconds. CPU system time: 0.86 seconds. Elapsed time: 718.68 seconds; current allocated memory: 5.074 MB.
Command   ap_source done; error code: 1; 720.26 sec.
Command vitis_hls_bin done; error code: 1; 720.27 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Thu May 22 17:20:17 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 2.36 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.51 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 2.61 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.21 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.535 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.4 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.98 seconds; current allocated memory: 274.340 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.37 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.76 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.69 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,119 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,599 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,599 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,536 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,536 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,304 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,304 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,119 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 44,575 Array/Struct (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 44,575 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,698 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,698 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,700 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,700 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,866 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,866 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,358 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,358 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,362 Performance /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,362 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,356 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,356 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,356 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,356 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,356 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,356 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,376 HW Transforms (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,376 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,467 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,467 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.05 seconds. CPU system time: 0.72 seconds. Elapsed time: 15.21 seconds; current allocated memory: 280.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.109 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 5.89 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.89 seconds; current allocated memory: 289.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.1 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 304.168 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 7.72 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...1600 expression(s) balanced.
Command           transform done; 1.07 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.81 seconds; current allocated memory: 350.773 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
Command           transform done; 13.81 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.81 seconds; current allocated memory: 466.500 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 29.67 sec.
Command       elaborate done; 50.86 sec.
Execute       ap_eval exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
Execute         ap_set_top_model kernel_cnn 
Execute         get_model_list kernel_cnn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_cnn 
Execute         preproc_iomode -model cnn 
Execute         preproc_iomode -model store_output_S0 
Execute         preproc_iomode -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         preproc_iomode -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         preproc_iomode -model load_input_S0 
Execute         preproc_iomode -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         preproc_iomode -model load_output_S0 
Execute         preproc_iomode -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         preproc_iomode -model load_weight_S0 
Execute         preproc_iomode -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Configuring Module : load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         apply_spec_resource_limit load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Configuring Module : load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         apply_spec_resource_limit load_weight_S0 
INFO-FLOW: Configuring Module : load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         apply_spec_resource_limit load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         apply_spec_resource_limit load_output_S0 
INFO-FLOW: Configuring Module : load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         apply_spec_resource_limit load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         apply_spec_resource_limit load_input_S0 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO-FLOW: Configuring Module : store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         apply_spec_resource_limit store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Configuring Module : store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         apply_spec_resource_limit store_output_S0 
INFO-FLOW: Configuring Module : cnn ...
Execute         set_default_model cnn 
Execute         apply_spec_resource_limit cnn 
INFO-FLOW: Configuring Module : kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         apply_spec_resource_limit kernel_cnn 
INFO-FLOW: Model list for preprocess: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Preprocessing Module: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         cdfg_preprocess -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Preprocessing Module: load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         cdfg_preprocess -model load_weight_S0 
Execute         rtl_gen_preprocess load_weight_S0 
INFO-FLOW: Preprocessing Module: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         cdfg_preprocess -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         cdfg_preprocess -model load_output_S0 
Execute         rtl_gen_preprocess load_output_S0 
INFO-FLOW: Preprocessing Module: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         cdfg_preprocess -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         cdfg_preprocess -model load_input_S0 
Execute         rtl_gen_preprocess load_input_S0 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Command         cdfg_preprocess done; 0.52 sec.
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO-FLOW: Preprocessing Module: store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         cdfg_preprocess -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Preprocessing Module: store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         cdfg_preprocess -model store_output_S0 
Execute         rtl_gen_preprocess store_output_S0 
INFO-FLOW: Preprocessing Module: cnn ...
Execute         set_default_model cnn 
Execute         cdfg_preprocess -model cnn 
Execute         rtl_gen_preprocess cnn 
INFO-FLOW: Preprocessing Module: kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         cdfg_preprocess -model kernel_cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for synthesis: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         schedule -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 473.457 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         bind -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.457 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0 
Execute         schedule -model load_weight_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.457 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0.
Execute         set_default_model load_weight_S0 
Execute         bind -model load_weight_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.457 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         schedule -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 478.930 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         bind -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.930 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0 
Execute         schedule -model load_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 478.930 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0.
Execute         set_default_model load_output_S0 
Execute         bind -model load_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 478.930 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         schedule -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 491.660 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         bind -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 491.660 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0 
Execute         schedule -model load_input_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.660 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0.
Execute         set_default_model load_input_S0 
Execute         bind -model load_input_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 491.660 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         schedule -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 696.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 696.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 696.72 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.sched.adb -f 
Command         db_write done; 0.36 sec.
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         bind -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.92 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.bind.adb -f 
Command         db_write done; 0.5 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         schedule -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.58 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         bind -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0 
Execute         schedule -model store_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0.
Execute         set_default_model store_output_S0 
Execute         bind -model store_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn 
Execute         schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute         set_default_model cnn 
Execute         bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn 
Execute         schedule -model kernel_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn.
Execute         set_default_model kernel_cnn 
Execute         bind -model kernel_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 609.562 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn.
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0 
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0 
Execute         rtl_gen_preprocess cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for RTL generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 609.562 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         syn_report -csynth -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.adb 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 609.562 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0 
Execute         syn_report -csynth -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.adb 
Execute         db_write -model load_weight_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' is 5888 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 609.562 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         syn_report -csynth -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.adb 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_output_S0' is 6144 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 614.879 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0 
Execute         syn_report -csynth -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.adb 
Execute         db_write -model load_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 622.738 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         syn_report -csynth -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.adb 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_input_S0' is 6192 from HDL expression: (1'b1 == ap_CS_fsm_state75)
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 641.613 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0 
Execute         syn_report -csynth -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.adb 
Execute         db_write -model load_input_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' is 225277 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
Command         create_rtl_model done; 7.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.81 seconds; current allocated memory: 798.980 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.75 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.adb 
Command         db_write done; 0.77 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 11.89 sec.
Execute         gen_tb_info cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.7 seconds. CPU system time: 0.25 seconds. Elapsed time: 16 seconds; current allocated memory: 927.891 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         syn_report -csynth -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.adb 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 958.277 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0 
Execute         syn_report -csynth -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.adb 
Execute         db_write -model store_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn' is 7294 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 968.457 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn 
Execute         gen_rtl cnn -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn 
Execute         syn_report -csynth -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         db_write -model cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.adb 
Execute         db_write -model cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn -top_prefix  -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 984.207 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn 
Command         gen_rtl done; 0.32 sec.
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn 
Execute         syn_report -csynth -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -model kernel_cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.adb 
Execute         db_write -model kernel_cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         syn_report -designview -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.design.xml 
Command         syn_report done; 0.38 sec.
Execute         syn_report -csynthDesign -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.rpt -MHOut /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -wcfg -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.protoinst 
Execute         sc_get_clocks kernel_cnn 
Execute         sc_get_portdomain kernel_cnn 
INFO-FLOW: Model list for RTL component generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Handling components in module [load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_weight_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_16ns_23_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: Handling components in module [load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_19ns_26_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: Handling components in module [load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component kernel_cnn_urem_8ns_5ns_4_12_1.
INFO-FLOW: Append model kernel_cnn_urem_8ns_5ns_4_12_1
INFO-FLOW: Found component kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1.
INFO-FLOW: Append model kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model kernel_cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component kernel_cnn_mul_6ns_8ns_13_1_1.
INFO-FLOW: Append model kernel_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: Found component kernel_cnn_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model kernel_cnn_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_17_3_32_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_weight_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_kernel_input_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_input_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_weight_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_output_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_output_m_axi
INFO-FLOW: Found component kernel_cnn_control_s_axi.
INFO-FLOW: Append model kernel_cnn_control_s_axi
INFO-FLOW: Append model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: Append model load_weight_S0
INFO-FLOW: Append model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: Append model load_output_S0
INFO-FLOW: Append model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: Append model load_input_S0
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
INFO-FLOW: Append model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: Append model store_output_S0
INFO-FLOW: Append model cnn
INFO-FLOW: Append model kernel_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_16ns_23_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_19ns_26_1_1 kernel_cnn_mul_8ns_10ns_17_1_1 kernel_cnn_urem_8ns_5ns_4_12_1 kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_15ns_22_1_1 kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_urem_5ns_3ns_2_9_1 kernel_cnn_mul_6ns_8ns_13_1_1 kernel_cnn_mul_5ns_6ns_9_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_sparsemux_17_3_32_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_input_RAM_AUTO_1R1W kernel_cnn_output_RAM_AUTO_1R1W kernel_cnn_weight_RAM_AUTO_1R1W kernel_cnn_kernel_input_m_axi kernel_cnn_kernel_weight_m_axi kernel_cnn_kernel_output_m_axi kernel_cnn_control_s_axi load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_8ns_5ns_4_12_1
INFO-FLOW: To file: write model kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model kernel_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_kernel_input_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_output_m_axi
INFO-FLOW: To file: write model kernel_cnn_control_s_axi
INFO-FLOW: To file: write model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: To file: write model load_weight_S0
INFO-FLOW: To file: write model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: To file: write model load_output_S0
INFO-FLOW: To file: write model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model load_input_S0
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
INFO-FLOW: To file: write model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: To file: write model store_output_S0
INFO-FLOW: To file: write model cnn
INFO-FLOW: To file: write model kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vlog' tclDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_mul_5ns_6ns_9_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_17_3_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' expOnly='0'
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 991.184 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_mul_5ns_6ns_9_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_17_3_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         sc_get_clocks kernel_cnn 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_input_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_input DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_output DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_weight_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_weight DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST kernel_cnn MODULE2INSTS {kernel_cnn kernel_cnn cnn grp_cnn_fu_1012 load_weight_S0 grp_load_weight_S0_fu_571 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_output_S0 grp_load_output_S0_fu_629 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_193 load_input_S0 grp_load_input_S0_fu_765 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_353 store_output_S0 grp_store_output_S0_fu_1061 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_196 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_1197} INST2MODULE {kernel_cnn kernel_cnn grp_cnn_fu_1012 cnn grp_load_weight_S0_fu_571 load_weight_S0 grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_output_S0_fu_629 load_output_S0 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_193 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_input_S0_fu_765 load_input_S0 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_353 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_store_output_S0_fu_1061 store_output_S0 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_196 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_1197 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5} INSTDATA {kernel_cnn {DEPTH 1 CHILDREN grp_cnn_fu_1012} grp_cnn_fu_1012 {DEPTH 2 CHILDREN {grp_load_weight_S0_fu_571 grp_load_output_S0_fu_629 grp_load_input_S0_fu_765 grp_store_output_S0_fu_1061 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_1197}} grp_load_weight_S0_fu_571 {DEPTH 3 CHILDREN grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115} grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 {DEPTH 4 CHILDREN {}} grp_load_output_S0_fu_629 {DEPTH 3 CHILDREN grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_193} grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_193 {DEPTH 4 CHILDREN {}} grp_load_input_S0_fu_765 {DEPTH 3 CHILDREN grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_353} grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_353 {DEPTH 4 CHILDREN {}} grp_store_output_S0_fu_1061 {DEPTH 3 CHILDREN grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_196} grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_196 {DEPTH 4 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_1197 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_547_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_604_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_651_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_701_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_746_p2 SOURCE cnn.cpp:182 VARIABLE empty LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_756_p2 SOURCE cnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_762_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_559_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_weight_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_23_1_1_U28 SOURCE cnn.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_193_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_1969_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_1978_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_2063_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_2104_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_2132_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_1_fu_2158_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_2430_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_2513_p2 SOURCE cnn.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_2586_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_2382_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_1998_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U124 SOURCE cnn.cpp:112 VARIABLE mul_ln112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_349_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_2325_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_2337_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U193 SOURCE cnn.cpp:58 VARIABLE mul_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_5ns_5ns_9_4_1_U197 SOURCE cnn.cpp:58 VARIABLE mul_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U195 SOURCE cnn.cpp:59 VARIABLE mul_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_5ns_5ns_9_4_1_U197 SOURCE cnn.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_2417_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_2423_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U347 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_669_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_28675_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_28693_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_28743_p2 SOURCE cnn.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_28795_p2 SOURCE cnn.cpp:317 VARIABLE empty LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_28900_p2 SOURCE cnn.cpp:317 VARIABLE empty_32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_29016_p2 SOURCE cnn.cpp:319 VARIABLE empty_35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_29022_p2 SOURCE cnn.cpp:319 VARIABLE empty_36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_29028_p2 SOURCE cnn.cpp:319 VARIABLE empty_37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_29040_p2 SOURCE cnn.cpp:319 VARIABLE empty_39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U3853 SOURCE cnn.cpp:319 VARIABLE mul70 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3854 SOURCE cnn.cpp:319 VARIABLE mul_ln339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3842 SOURCE cnn.cpp:319 VARIABLE mul67 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3855 SOURCE cnn.cpp:319 VARIABLE mul_ln339_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3843 SOURCE cnn.cpp:319 VARIABLE mul64 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3856 SOURCE cnn.cpp:319 VARIABLE mul_ln339_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3844 SOURCE cnn.cpp:319 VARIABLE mul61 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3857 SOURCE cnn.cpp:319 VARIABLE mul_ln339_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3845 SOURCE cnn.cpp:319 VARIABLE mul58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3858 SOURCE cnn.cpp:319 VARIABLE mul_ln339_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3846 SOURCE cnn.cpp:319 VARIABLE mul55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3859 SOURCE cnn.cpp:319 VARIABLE mul_ln339_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3847 SOURCE cnn.cpp:319 VARIABLE mul52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3860 SOURCE cnn.cpp:319 VARIABLE mul_ln339_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3848 SOURCE cnn.cpp:319 VARIABLE mul49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3861 SOURCE cnn.cpp:319 VARIABLE mul_ln339_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3849 SOURCE cnn.cpp:319 VARIABLE mul46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3862 SOURCE cnn.cpp:319 VARIABLE mul_ln339_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3850 SOURCE cnn.cpp:319 VARIABLE mul43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3863 SOURCE cnn.cpp:319 VARIABLE mul_ln339_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3851 SOURCE cnn.cpp:319 VARIABLE mul40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3864 SOURCE cnn.cpp:320 VARIABLE mul_ln320_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3852 SOURCE cnn.cpp:320 VARIABLE mul_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U3865 SOURCE cnn.cpp:320 VARIABLE mul_ln320_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_29449_p2 SOURCE cnn.cpp:319 VARIABLE empty_49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_29455_p2 SOURCE cnn.cpp:319 VARIABLE empty_50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_29461_p2 SOURCE cnn.cpp:319 VARIABLE empty_51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_29473_p2 SOURCE cnn.cpp:319 VARIABLE empty_53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U3866 SOURCE cnn.cpp:319 VARIABLE mul34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_29769_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_1_fu_29787_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_2_fu_29805_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_3_fu_29823_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_4_fu_29841_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_5_fu_29859_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_6_fu_29877_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_7_fu_29895_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_8_fu_29913_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_9_fu_29931_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_10_fu_29949_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_11_fu_29967_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2096 SOURCE cnn.cpp:339 VARIABLE mul LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3867 SOURCE cnn.cpp:339 VARIABLE mul_ln339_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_12_fu_29988_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_13_fu_30006_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_14_fu_30024_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_15_fu_30042_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_16_fu_30060_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_17_fu_30078_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_18_fu_30096_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_19_fu_30114_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_20_fu_30132_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_21_fu_30150_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_22_fu_30168_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_23_fu_30186_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2097 SOURCE cnn.cpp:339 VARIABLE mul50_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3868 SOURCE cnn.cpp:339 VARIABLE mul_ln339_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_24_fu_30207_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_25_fu_30225_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_26_fu_30243_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_26 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_27_fu_30261_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_27 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_28_fu_30279_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_28 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_29_fu_30297_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_29 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_30_fu_30315_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_31_fu_30333_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_32_fu_30351_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_33_fu_30369_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_33 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_34_fu_30387_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_35_fu_30405_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3378 SOURCE cnn.cpp:339 VARIABLE mul50_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3869 SOURCE cnn.cpp:339 VARIABLE mul_ln339_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_36_fu_30426_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_37_fu_30444_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_38_fu_30462_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_39_fu_30480_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_40_fu_30498_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_41_fu_30516_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_41 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_42_fu_30534_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_43_fu_30552_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_44_fu_30570_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_45_fu_30588_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_45 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_46_fu_30606_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_47_fu_30624_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_47 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2098 SOURCE cnn.cpp:339 VARIABLE mul50_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3870 SOURCE cnn.cpp:339 VARIABLE mul_ln339_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_48_fu_30645_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_48 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_49_fu_30663_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_50_fu_30681_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_51_fu_30699_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_52_fu_30717_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_53_fu_30735_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_54_fu_30753_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_54 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_55_fu_30771_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_56_fu_30789_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_56 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_57_fu_30807_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_57 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_58_fu_30825_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_59_fu_30843_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_59 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2099 SOURCE cnn.cpp:339 VARIABLE mul50_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3379 SOURCE cnn.cpp:339 VARIABLE mul50_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2100 SOURCE cnn.cpp:339 VARIABLE mul50_12040_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2101 SOURCE cnn.cpp:339 VARIABLE mul50_12040_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2102 SOURCE cnn.cpp:339 VARIABLE mul50_12040_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2103 SOURCE cnn.cpp:339 VARIABLE mul50_12040_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2104 SOURCE cnn.cpp:339 VARIABLE mul50_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2105 SOURCE cnn.cpp:339 VARIABLE mul50_22048_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3380 SOURCE cnn.cpp:339 VARIABLE mul50_22048_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2106 SOURCE cnn.cpp:339 VARIABLE mul50_22048_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2107 SOURCE cnn.cpp:339 VARIABLE mul50_22048_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3381 SOURCE cnn.cpp:339 VARIABLE mul50_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2108 SOURCE cnn.cpp:339 VARIABLE mul50_32056_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2109 SOURCE cnn.cpp:339 VARIABLE mul50_32056_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3382 SOURCE cnn.cpp:339 VARIABLE mul50_32056_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2110 SOURCE cnn.cpp:339 VARIABLE mul50_32056_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2111 SOURCE cnn.cpp:339 VARIABLE mul50_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2112 SOURCE cnn.cpp:339 VARIABLE mul50_42064_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2113 SOURCE cnn.cpp:339 VARIABLE mul50_42064_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2114 SOURCE cnn.cpp:339 VARIABLE mul50_42064_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2115 SOURCE cnn.cpp:339 VARIABLE mul50_42064_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U496 SOURCE cnn.cpp:338 VARIABLE tmp4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1136 SOURCE cnn.cpp:338 VARIABLE tmp3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U497 SOURCE cnn.cpp:338 VARIABLE tmp6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1137 SOURCE cnn.cpp:338 VARIABLE tmp5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1648 SOURCE cnn.cpp:338 VARIABLE tmp2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U498 SOURCE cnn.cpp:338 VARIABLE tmp9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1138 SOURCE cnn.cpp:338 VARIABLE tmp8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U499 SOURCE cnn.cpp:338 VARIABLE tmp11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U500 SOURCE cnn.cpp:338 VARIABLE tmp12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1139 SOURCE cnn.cpp:338 VARIABLE tmp10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1649 SOURCE cnn.cpp:338 VARIABLE tmp7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1904 SOURCE cnn.cpp:338 VARIABLE tmp1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U501 SOURCE cnn.cpp:338 VARIABLE tmp16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1140 SOURCE cnn.cpp:338 VARIABLE tmp15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U502 SOURCE cnn.cpp:338 VARIABLE tmp18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1141 SOURCE cnn.cpp:338 VARIABLE tmp17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1650 SOURCE cnn.cpp:338 VARIABLE tmp14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U503 SOURCE cnn.cpp:338 VARIABLE tmp21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1142 SOURCE cnn.cpp:338 VARIABLE tmp20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U504 SOURCE cnn.cpp:338 VARIABLE tmp23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U505 SOURCE cnn.cpp:338 VARIABLE tmp24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1143 SOURCE cnn.cpp:338 VARIABLE tmp22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1651 SOURCE cnn.cpp:338 VARIABLE tmp19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1905 SOURCE cnn.cpp:338 VARIABLE tmp13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2032 SOURCE cnn.cpp:338 VARIABLE add57_42065_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2116 SOURCE cnn.cpp:339 VARIABLE mul50_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2117 SOURCE cnn.cpp:339 VARIABLE mul50_11708_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2118 SOURCE cnn.cpp:339 VARIABLE mul50_11708_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2119 SOURCE cnn.cpp:339 VARIABLE mul50_11708_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3871 SOURCE cnn.cpp:339 VARIABLE mul_ln339_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_60_fu_30864_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_60 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_61_fu_30882_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_61 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_62_fu_30900_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_62 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_63_fu_30918_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_63 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_64_fu_30936_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_64 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_65_fu_30954_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_65 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_66_fu_30972_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_66 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_67_fu_30990_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_67 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_68_fu_31008_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_68 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_69_fu_31026_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_69 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_70_fu_31044_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_70 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_71_fu_31062_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_71 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2120 SOURCE cnn.cpp:339 VARIABLE mul50_11708_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3383 SOURCE cnn.cpp:339 VARIABLE mul50_11708_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2121 SOURCE cnn.cpp:339 VARIABLE mul50_11708_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2122 SOURCE cnn.cpp:339 VARIABLE mul50_11708_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2123 SOURCE cnn.cpp:339 VARIABLE mul50_11708_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2124 SOURCE cnn.cpp:339 VARIABLE mul50_11708_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2125 SOURCE cnn.cpp:339 VARIABLE mul50_11708_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2126 SOURCE cnn.cpp:339 VARIABLE mul50_11708_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3384 SOURCE cnn.cpp:339 VARIABLE mul50_11708_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2127 SOURCE cnn.cpp:339 VARIABLE mul50_11708_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2128 SOURCE cnn.cpp:339 VARIABLE mul50_11708_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3385 SOURCE cnn.cpp:339 VARIABLE mul50_11708_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2129 SOURCE cnn.cpp:339 VARIABLE mul50_11708_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2130 SOURCE cnn.cpp:339 VARIABLE mul50_11708_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3386 SOURCE cnn.cpp:339 VARIABLE mul50_11708_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2131 SOURCE cnn.cpp:339 VARIABLE mul50_11708_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2132 SOURCE cnn.cpp:339 VARIABLE mul50_11708_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2133 SOURCE cnn.cpp:339 VARIABLE mul50_11708_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2134 SOURCE cnn.cpp:339 VARIABLE mul50_11708_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2135 SOURCE cnn.cpp:339 VARIABLE mul50_11708_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2136 SOURCE cnn.cpp:339 VARIABLE mul50_11708_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U506 SOURCE cnn.cpp:338 VARIABLE tmp28 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1144 SOURCE cnn.cpp:338 VARIABLE tmp27 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U507 SOURCE cnn.cpp:338 VARIABLE tmp30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1145 SOURCE cnn.cpp:338 VARIABLE tmp29 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1652 SOURCE cnn.cpp:338 VARIABLE tmp26 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U508 SOURCE cnn.cpp:338 VARIABLE tmp33 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1146 SOURCE cnn.cpp:338 VARIABLE tmp32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U509 SOURCE cnn.cpp:338 VARIABLE tmp35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U510 SOURCE cnn.cpp:338 VARIABLE tmp36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1147 SOURCE cnn.cpp:338 VARIABLE tmp34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1653 SOURCE cnn.cpp:338 VARIABLE tmp31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1906 SOURCE cnn.cpp:338 VARIABLE tmp25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U511 SOURCE cnn.cpp:338 VARIABLE tmp40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1148 SOURCE cnn.cpp:338 VARIABLE tmp39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE cnn.cpp:338 VARIABLE tmp42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1149 SOURCE cnn.cpp:338 VARIABLE tmp41 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1654 SOURCE cnn.cpp:338 VARIABLE tmp38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U513 SOURCE cnn.cpp:338 VARIABLE tmp45 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1150 SOURCE cnn.cpp:338 VARIABLE tmp44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U514 SOURCE cnn.cpp:338 VARIABLE tmp47 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U515 SOURCE cnn.cpp:338 VARIABLE tmp48 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1151 SOURCE cnn.cpp:338 VARIABLE tmp46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1655 SOURCE cnn.cpp:338 VARIABLE tmp43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1907 SOURCE cnn.cpp:338 VARIABLE tmp37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2033 SOURCE cnn.cpp:338 VARIABLE add57_11709_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2137 SOURCE cnn.cpp:339 VARIABLE mul50_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2138 SOURCE cnn.cpp:339 VARIABLE mul50_21720_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3387 SOURCE cnn.cpp:339 VARIABLE mul50_21720_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2139 SOURCE cnn.cpp:339 VARIABLE mul50_21720_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3872 SOURCE cnn.cpp:339 VARIABLE mul_ln339_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_72_fu_31083_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_72 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_73_fu_31101_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_73 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_74_fu_31119_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_74 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_75_fu_31137_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_75 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_76_fu_31155_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_76 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_77_fu_31173_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_77 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_78_fu_31191_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_78 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_79_fu_31209_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_79 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_80_fu_31227_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_80 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_81_fu_31245_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_81 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_82_fu_31263_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_82 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_83_fu_31281_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_83 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2140 SOURCE cnn.cpp:339 VARIABLE mul50_21720_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3388 SOURCE cnn.cpp:339 VARIABLE mul50_21720_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2141 SOURCE cnn.cpp:339 VARIABLE mul50_21720_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2142 SOURCE cnn.cpp:339 VARIABLE mul50_21720_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2143 SOURCE cnn.cpp:339 VARIABLE mul50_21720_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2144 SOURCE cnn.cpp:339 VARIABLE mul50_21720_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2145 SOURCE cnn.cpp:339 VARIABLE mul50_21720_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2146 SOURCE cnn.cpp:339 VARIABLE mul50_21720_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3389 SOURCE cnn.cpp:339 VARIABLE mul50_21720_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2147 SOURCE cnn.cpp:339 VARIABLE mul50_21720_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2148 SOURCE cnn.cpp:339 VARIABLE mul50_21720_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3390 SOURCE cnn.cpp:339 VARIABLE mul50_21720_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2149 SOURCE cnn.cpp:339 VARIABLE mul50_21720_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2150 SOURCE cnn.cpp:339 VARIABLE mul50_21720_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3391 SOURCE cnn.cpp:339 VARIABLE mul50_21720_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2151 SOURCE cnn.cpp:339 VARIABLE mul50_21720_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2152 SOURCE cnn.cpp:339 VARIABLE mul50_21720_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2153 SOURCE cnn.cpp:339 VARIABLE mul50_21720_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2154 SOURCE cnn.cpp:339 VARIABLE mul50_21720_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2155 SOURCE cnn.cpp:339 VARIABLE mul50_21720_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2156 SOURCE cnn.cpp:339 VARIABLE mul50_21720_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U516 SOURCE cnn.cpp:338 VARIABLE tmp52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1152 SOURCE cnn.cpp:338 VARIABLE tmp51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U517 SOURCE cnn.cpp:338 VARIABLE tmp54 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1153 SOURCE cnn.cpp:338 VARIABLE tmp53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1656 SOURCE cnn.cpp:338 VARIABLE tmp50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U518 SOURCE cnn.cpp:338 VARIABLE tmp57 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1154 SOURCE cnn.cpp:338 VARIABLE tmp56 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U519 SOURCE cnn.cpp:338 VARIABLE tmp59 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U520 SOURCE cnn.cpp:338 VARIABLE tmp60 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1155 SOURCE cnn.cpp:338 VARIABLE tmp58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1657 SOURCE cnn.cpp:338 VARIABLE tmp55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1908 SOURCE cnn.cpp:338 VARIABLE tmp49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U521 SOURCE cnn.cpp:338 VARIABLE tmp64 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1156 SOURCE cnn.cpp:338 VARIABLE tmp63 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U522 SOURCE cnn.cpp:338 VARIABLE tmp66 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1157 SOURCE cnn.cpp:338 VARIABLE tmp65 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1658 SOURCE cnn.cpp:338 VARIABLE tmp62 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U523 SOURCE cnn.cpp:338 VARIABLE tmp69 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1158 SOURCE cnn.cpp:338 VARIABLE tmp68 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U524 SOURCE cnn.cpp:338 VARIABLE tmp71 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U525 SOURCE cnn.cpp:338 VARIABLE tmp72 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1159 SOURCE cnn.cpp:338 VARIABLE tmp70 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1659 SOURCE cnn.cpp:338 VARIABLE tmp67 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1909 SOURCE cnn.cpp:338 VARIABLE tmp61 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2034 SOURCE cnn.cpp:338 VARIABLE add57_21721_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2157 SOURCE cnn.cpp:339 VARIABLE mul50_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2158 SOURCE cnn.cpp:339 VARIABLE mul50_31732_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3392 SOURCE cnn.cpp:339 VARIABLE mul50_31732_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2159 SOURCE cnn.cpp:339 VARIABLE mul50_31732_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3873 SOURCE cnn.cpp:339 VARIABLE mul_ln339_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_84_fu_31302_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_84 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_85_fu_31320_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_85 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_86_fu_31338_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_86 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_87_fu_31356_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_87 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_88_fu_31374_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_88 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_89_fu_31392_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_89 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_90_fu_31410_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_90 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_91_fu_31428_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_91 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_92_fu_31446_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_92 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_93_fu_31464_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_93 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_94_fu_31482_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_94 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_95_fu_31500_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_95 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2160 SOURCE cnn.cpp:339 VARIABLE mul50_31732_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3393 SOURCE cnn.cpp:339 VARIABLE mul50_31732_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2161 SOURCE cnn.cpp:339 VARIABLE mul50_31732_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2162 SOURCE cnn.cpp:339 VARIABLE mul50_31732_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2163 SOURCE cnn.cpp:339 VARIABLE mul50_31732_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2164 SOURCE cnn.cpp:339 VARIABLE mul50_31732_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2165 SOURCE cnn.cpp:339 VARIABLE mul50_31732_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2166 SOURCE cnn.cpp:339 VARIABLE mul50_31732_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3394 SOURCE cnn.cpp:339 VARIABLE mul50_31732_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2167 SOURCE cnn.cpp:339 VARIABLE mul50_31732_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2168 SOURCE cnn.cpp:339 VARIABLE mul50_31732_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3395 SOURCE cnn.cpp:339 VARIABLE mul50_31732_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2169 SOURCE cnn.cpp:339 VARIABLE mul50_31732_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2170 SOURCE cnn.cpp:339 VARIABLE mul50_31732_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3396 SOURCE cnn.cpp:339 VARIABLE mul50_31732_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2171 SOURCE cnn.cpp:339 VARIABLE mul50_31732_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2172 SOURCE cnn.cpp:339 VARIABLE mul50_31732_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2173 SOURCE cnn.cpp:339 VARIABLE mul50_31732_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2174 SOURCE cnn.cpp:339 VARIABLE mul50_31732_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2175 SOURCE cnn.cpp:339 VARIABLE mul50_31732_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2176 SOURCE cnn.cpp:339 VARIABLE mul50_31732_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U526 SOURCE cnn.cpp:338 VARIABLE tmp76 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1160 SOURCE cnn.cpp:338 VARIABLE tmp75 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U527 SOURCE cnn.cpp:338 VARIABLE tmp78 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1161 SOURCE cnn.cpp:338 VARIABLE tmp77 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1660 SOURCE cnn.cpp:338 VARIABLE tmp74 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U528 SOURCE cnn.cpp:338 VARIABLE tmp81 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1162 SOURCE cnn.cpp:338 VARIABLE tmp80 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U529 SOURCE cnn.cpp:338 VARIABLE tmp83 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U530 SOURCE cnn.cpp:338 VARIABLE tmp84 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1163 SOURCE cnn.cpp:338 VARIABLE tmp82 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1661 SOURCE cnn.cpp:338 VARIABLE tmp79 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1910 SOURCE cnn.cpp:338 VARIABLE tmp73 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U531 SOURCE cnn.cpp:338 VARIABLE tmp88 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1164 SOURCE cnn.cpp:338 VARIABLE tmp87 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U532 SOURCE cnn.cpp:338 VARIABLE tmp90 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1165 SOURCE cnn.cpp:338 VARIABLE tmp89 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1662 SOURCE cnn.cpp:338 VARIABLE tmp86 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U533 SOURCE cnn.cpp:338 VARIABLE tmp93 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1166 SOURCE cnn.cpp:338 VARIABLE tmp92 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U534 SOURCE cnn.cpp:338 VARIABLE tmp95 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U535 SOURCE cnn.cpp:338 VARIABLE tmp96 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1167 SOURCE cnn.cpp:338 VARIABLE tmp94 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1663 SOURCE cnn.cpp:338 VARIABLE tmp91 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1911 SOURCE cnn.cpp:338 VARIABLE tmp85 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2035 SOURCE cnn.cpp:338 VARIABLE add57_31733_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2177 SOURCE cnn.cpp:339 VARIABLE mul50_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2178 SOURCE cnn.cpp:339 VARIABLE mul50_41744_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3397 SOURCE cnn.cpp:339 VARIABLE mul50_41744_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2179 SOURCE cnn.cpp:339 VARIABLE mul50_41744_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3874 SOURCE cnn.cpp:339 VARIABLE mul_ln339_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_96_fu_31521_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_96 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_97_fu_31539_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_97 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_98_fu_31557_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_98 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_99_fu_31575_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_99 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_100_fu_31593_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_100 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_101_fu_31611_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_101 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_102_fu_31629_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_102 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_103_fu_31647_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_103 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_104_fu_31665_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_104 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_105_fu_31683_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_105 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_106_fu_31701_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_106 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_107_fu_31719_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_107 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2180 SOURCE cnn.cpp:339 VARIABLE mul50_41744_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3398 SOURCE cnn.cpp:339 VARIABLE mul50_41744_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2181 SOURCE cnn.cpp:339 VARIABLE mul50_41744_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2182 SOURCE cnn.cpp:339 VARIABLE mul50_41744_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2183 SOURCE cnn.cpp:339 VARIABLE mul50_41744_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2184 SOURCE cnn.cpp:339 VARIABLE mul50_41744_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2185 SOURCE cnn.cpp:339 VARIABLE mul50_41744_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2186 SOURCE cnn.cpp:339 VARIABLE mul50_41744_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3399 SOURCE cnn.cpp:339 VARIABLE mul50_41744_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2187 SOURCE cnn.cpp:339 VARIABLE mul50_41744_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2188 SOURCE cnn.cpp:339 VARIABLE mul50_41744_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3400 SOURCE cnn.cpp:339 VARIABLE mul50_41744_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2189 SOURCE cnn.cpp:339 VARIABLE mul50_41744_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2190 SOURCE cnn.cpp:339 VARIABLE mul50_41744_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3401 SOURCE cnn.cpp:339 VARIABLE mul50_41744_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2191 SOURCE cnn.cpp:339 VARIABLE mul50_41744_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2192 SOURCE cnn.cpp:339 VARIABLE mul50_41744_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2193 SOURCE cnn.cpp:339 VARIABLE mul50_41744_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2194 SOURCE cnn.cpp:339 VARIABLE mul50_41744_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2195 SOURCE cnn.cpp:339 VARIABLE mul50_41744_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2196 SOURCE cnn.cpp:339 VARIABLE mul50_41744_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U536 SOURCE cnn.cpp:338 VARIABLE tmp100 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1168 SOURCE cnn.cpp:338 VARIABLE tmp99 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U537 SOURCE cnn.cpp:338 VARIABLE tmp102 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1169 SOURCE cnn.cpp:338 VARIABLE tmp101 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1664 SOURCE cnn.cpp:338 VARIABLE tmp98 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U538 SOURCE cnn.cpp:338 VARIABLE tmp105 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1170 SOURCE cnn.cpp:338 VARIABLE tmp104 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U539 SOURCE cnn.cpp:338 VARIABLE tmp107 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U540 SOURCE cnn.cpp:338 VARIABLE tmp108 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1171 SOURCE cnn.cpp:338 VARIABLE tmp106 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1665 SOURCE cnn.cpp:338 VARIABLE tmp103 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1912 SOURCE cnn.cpp:338 VARIABLE tmp97 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U541 SOURCE cnn.cpp:338 VARIABLE tmp112 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1172 SOURCE cnn.cpp:338 VARIABLE tmp111 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U542 SOURCE cnn.cpp:338 VARIABLE tmp114 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1173 SOURCE cnn.cpp:338 VARIABLE tmp113 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1666 SOURCE cnn.cpp:338 VARIABLE tmp110 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U543 SOURCE cnn.cpp:338 VARIABLE tmp117 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1174 SOURCE cnn.cpp:338 VARIABLE tmp116 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U544 SOURCE cnn.cpp:338 VARIABLE tmp119 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U545 SOURCE cnn.cpp:338 VARIABLE tmp120 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1175 SOURCE cnn.cpp:338 VARIABLE tmp118 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1667 SOURCE cnn.cpp:338 VARIABLE tmp115 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1913 SOURCE cnn.cpp:338 VARIABLE tmp109 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2036 SOURCE cnn.cpp:338 VARIABLE add57_41745_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2197 SOURCE cnn.cpp:339 VARIABLE mul50_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2198 SOURCE cnn.cpp:339 VARIABLE mul50_51756_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3402 SOURCE cnn.cpp:339 VARIABLE mul50_51756_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2199 SOURCE cnn.cpp:339 VARIABLE mul50_51756_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3875 SOURCE cnn.cpp:339 VARIABLE mul_ln339_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_108_fu_31740_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_108 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_109_fu_31758_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_109 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_110_fu_31776_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_110 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_111_fu_31794_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_111 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_112_fu_31812_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_112 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_113_fu_31830_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_113 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_114_fu_31848_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_114 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_115_fu_31866_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_115 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_116_fu_31884_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_116 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_117_fu_31902_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_117 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_118_fu_31920_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_118 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_119_fu_31938_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_119 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2200 SOURCE cnn.cpp:339 VARIABLE mul50_51756_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3403 SOURCE cnn.cpp:339 VARIABLE mul50_51756_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2201 SOURCE cnn.cpp:339 VARIABLE mul50_51756_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2202 SOURCE cnn.cpp:339 VARIABLE mul50_51756_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2203 SOURCE cnn.cpp:339 VARIABLE mul50_51756_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2204 SOURCE cnn.cpp:339 VARIABLE mul50_51756_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2205 SOURCE cnn.cpp:339 VARIABLE mul50_51756_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2206 SOURCE cnn.cpp:339 VARIABLE mul50_51756_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3404 SOURCE cnn.cpp:339 VARIABLE mul50_51756_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2207 SOURCE cnn.cpp:339 VARIABLE mul50_51756_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2208 SOURCE cnn.cpp:339 VARIABLE mul50_51756_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3405 SOURCE cnn.cpp:339 VARIABLE mul50_51756_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2209 SOURCE cnn.cpp:339 VARIABLE mul50_51756_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2210 SOURCE cnn.cpp:339 VARIABLE mul50_51756_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3406 SOURCE cnn.cpp:339 VARIABLE mul50_51756_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2211 SOURCE cnn.cpp:339 VARIABLE mul50_51756_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2212 SOURCE cnn.cpp:339 VARIABLE mul50_51756_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2213 SOURCE cnn.cpp:339 VARIABLE mul50_51756_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2214 SOURCE cnn.cpp:339 VARIABLE mul50_51756_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2215 SOURCE cnn.cpp:339 VARIABLE mul50_51756_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2216 SOURCE cnn.cpp:339 VARIABLE mul50_51756_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U546 SOURCE cnn.cpp:338 VARIABLE tmp124 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1176 SOURCE cnn.cpp:338 VARIABLE tmp123 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U547 SOURCE cnn.cpp:338 VARIABLE tmp126 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1177 SOURCE cnn.cpp:338 VARIABLE tmp125 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1668 SOURCE cnn.cpp:338 VARIABLE tmp122 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U548 SOURCE cnn.cpp:338 VARIABLE tmp129 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1178 SOURCE cnn.cpp:338 VARIABLE tmp128 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U549 SOURCE cnn.cpp:338 VARIABLE tmp131 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U550 SOURCE cnn.cpp:338 VARIABLE tmp132 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1179 SOURCE cnn.cpp:338 VARIABLE tmp130 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1669 SOURCE cnn.cpp:338 VARIABLE tmp127 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1914 SOURCE cnn.cpp:338 VARIABLE tmp121 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U551 SOURCE cnn.cpp:338 VARIABLE tmp136 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1180 SOURCE cnn.cpp:338 VARIABLE tmp135 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U552 SOURCE cnn.cpp:338 VARIABLE tmp138 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1181 SOURCE cnn.cpp:338 VARIABLE tmp137 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1670 SOURCE cnn.cpp:338 VARIABLE tmp134 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U553 SOURCE cnn.cpp:338 VARIABLE tmp141 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1182 SOURCE cnn.cpp:338 VARIABLE tmp140 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U554 SOURCE cnn.cpp:338 VARIABLE tmp143 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE cnn.cpp:338 VARIABLE tmp144 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1183 SOURCE cnn.cpp:338 VARIABLE tmp142 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1671 SOURCE cnn.cpp:338 VARIABLE tmp139 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1915 SOURCE cnn.cpp:338 VARIABLE tmp133 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2037 SOURCE cnn.cpp:338 VARIABLE add57_51757_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2217 SOURCE cnn.cpp:339 VARIABLE mul50_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2218 SOURCE cnn.cpp:339 VARIABLE mul50_61768_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3407 SOURCE cnn.cpp:339 VARIABLE mul50_61768_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2219 SOURCE cnn.cpp:339 VARIABLE mul50_61768_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3876 SOURCE cnn.cpp:339 VARIABLE mul_ln339_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_120_fu_31959_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_120 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_121_fu_31977_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_121 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_122_fu_31995_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_122 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_123_fu_32013_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_123 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_124_fu_32031_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_124 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_125_fu_32049_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_125 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_126_fu_32067_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_126 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_127_fu_32085_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_127 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_128_fu_32103_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_128 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_129_fu_32121_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_129 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_130_fu_32139_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_130 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_131_fu_32157_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_131 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2220 SOURCE cnn.cpp:339 VARIABLE mul50_61768_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3408 SOURCE cnn.cpp:339 VARIABLE mul50_61768_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2221 SOURCE cnn.cpp:339 VARIABLE mul50_61768_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2222 SOURCE cnn.cpp:339 VARIABLE mul50_61768_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2223 SOURCE cnn.cpp:339 VARIABLE mul50_61768_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2224 SOURCE cnn.cpp:339 VARIABLE mul50_61768_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2225 SOURCE cnn.cpp:339 VARIABLE mul50_61768_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2226 SOURCE cnn.cpp:339 VARIABLE mul50_61768_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3409 SOURCE cnn.cpp:339 VARIABLE mul50_61768_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2227 SOURCE cnn.cpp:339 VARIABLE mul50_61768_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2228 SOURCE cnn.cpp:339 VARIABLE mul50_61768_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3410 SOURCE cnn.cpp:339 VARIABLE mul50_61768_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2229 SOURCE cnn.cpp:339 VARIABLE mul50_61768_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2230 SOURCE cnn.cpp:339 VARIABLE mul50_61768_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3411 SOURCE cnn.cpp:339 VARIABLE mul50_61768_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2231 SOURCE cnn.cpp:339 VARIABLE mul50_61768_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2232 SOURCE cnn.cpp:339 VARIABLE mul50_61768_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2233 SOURCE cnn.cpp:339 VARIABLE mul50_61768_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2234 SOURCE cnn.cpp:339 VARIABLE mul50_61768_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2235 SOURCE cnn.cpp:339 VARIABLE mul50_61768_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2236 SOURCE cnn.cpp:339 VARIABLE mul50_61768_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE cnn.cpp:338 VARIABLE tmp148 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1184 SOURCE cnn.cpp:338 VARIABLE tmp147 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U557 SOURCE cnn.cpp:338 VARIABLE tmp150 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1185 SOURCE cnn.cpp:338 VARIABLE tmp149 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1672 SOURCE cnn.cpp:338 VARIABLE tmp146 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U558 SOURCE cnn.cpp:338 VARIABLE tmp153 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1186 SOURCE cnn.cpp:338 VARIABLE tmp152 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U559 SOURCE cnn.cpp:338 VARIABLE tmp155 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U560 SOURCE cnn.cpp:338 VARIABLE tmp156 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1187 SOURCE cnn.cpp:338 VARIABLE tmp154 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1673 SOURCE cnn.cpp:338 VARIABLE tmp151 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1916 SOURCE cnn.cpp:338 VARIABLE tmp145 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U561 SOURCE cnn.cpp:338 VARIABLE tmp160 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1188 SOURCE cnn.cpp:338 VARIABLE tmp159 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U562 SOURCE cnn.cpp:338 VARIABLE tmp162 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1189 SOURCE cnn.cpp:338 VARIABLE tmp161 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1674 SOURCE cnn.cpp:338 VARIABLE tmp158 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U563 SOURCE cnn.cpp:338 VARIABLE tmp165 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1190 SOURCE cnn.cpp:338 VARIABLE tmp164 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U564 SOURCE cnn.cpp:338 VARIABLE tmp167 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U565 SOURCE cnn.cpp:338 VARIABLE tmp168 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1191 SOURCE cnn.cpp:338 VARIABLE tmp166 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1675 SOURCE cnn.cpp:338 VARIABLE tmp163 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1917 SOURCE cnn.cpp:338 VARIABLE tmp157 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2038 SOURCE cnn.cpp:338 VARIABLE add57_61769_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2237 SOURCE cnn.cpp:339 VARIABLE mul50_21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2238 SOURCE cnn.cpp:339 VARIABLE mul50_71780_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3412 SOURCE cnn.cpp:339 VARIABLE mul50_71780_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2239 SOURCE cnn.cpp:339 VARIABLE mul50_71780_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U3877 SOURCE cnn.cpp:339 VARIABLE mul_ln339_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_132_fu_32178_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_132 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_133_fu_32196_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_133 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_134_fu_32214_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_134 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_135_fu_32232_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_135 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_136_fu_32250_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_136 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_137_fu_32268_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_137 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_138_fu_32286_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_138 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_139_fu_32304_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_139 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_140_fu_32322_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_140 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_141_fu_32340_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_141 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_142_fu_32358_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_142 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_143_fu_32376_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_143 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2240 SOURCE cnn.cpp:339 VARIABLE mul50_71780_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3413 SOURCE cnn.cpp:339 VARIABLE mul50_71780_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2241 SOURCE cnn.cpp:339 VARIABLE mul50_71780_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2242 SOURCE cnn.cpp:339 VARIABLE mul50_71780_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2243 SOURCE cnn.cpp:339 VARIABLE mul50_71780_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2244 SOURCE cnn.cpp:339 VARIABLE mul50_71780_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2245 SOURCE cnn.cpp:339 VARIABLE mul50_71780_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2246 SOURCE cnn.cpp:339 VARIABLE mul50_71780_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3414 SOURCE cnn.cpp:339 VARIABLE mul50_71780_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2247 SOURCE cnn.cpp:339 VARIABLE mul50_71780_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2248 SOURCE cnn.cpp:339 VARIABLE mul50_71780_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3415 SOURCE cnn.cpp:339 VARIABLE mul50_71780_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2249 SOURCE cnn.cpp:339 VARIABLE mul50_71780_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2250 SOURCE cnn.cpp:339 VARIABLE mul50_71780_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3416 SOURCE cnn.cpp:339 VARIABLE mul50_71780_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2251 SOURCE cnn.cpp:339 VARIABLE mul50_71780_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2252 SOURCE cnn.cpp:339 VARIABLE mul50_71780_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2253 SOURCE cnn.cpp:339 VARIABLE mul50_71780_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2254 SOURCE cnn.cpp:339 VARIABLE mul50_71780_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2255 SOURCE cnn.cpp:339 VARIABLE mul50_71780_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2256 SOURCE cnn.cpp:339 VARIABLE mul50_71780_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U566 SOURCE cnn.cpp:338 VARIABLE tmp172 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1192 SOURCE cnn.cpp:338 VARIABLE tmp171 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U567 SOURCE cnn.cpp:338 VARIABLE tmp174 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1193 SOURCE cnn.cpp:338 VARIABLE tmp173 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1676 SOURCE cnn.cpp:338 VARIABLE tmp170 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U568 SOURCE cnn.cpp:338 VARIABLE tmp177 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1194 SOURCE cnn.cpp:338 VARIABLE tmp176 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U569 SOURCE cnn.cpp:338 VARIABLE tmp179 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U570 SOURCE cnn.cpp:338 VARIABLE tmp180 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1195 SOURCE cnn.cpp:338 VARIABLE tmp178 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1677 SOURCE cnn.cpp:338 VARIABLE tmp175 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1918 SOURCE cnn.cpp:338 VARIABLE tmp169 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U571 SOURCE cnn.cpp:338 VARIABLE tmp184 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1196 SOURCE cnn.cpp:338 VARIABLE tmp183 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U572 SOURCE cnn.cpp:338 VARIABLE tmp186 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1197 SOURCE cnn.cpp:338 VARIABLE tmp185 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1678 SOURCE cnn.cpp:338 VARIABLE tmp182 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U573 SOURCE cnn.cpp:338 VARIABLE tmp189 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1198 SOURCE cnn.cpp:338 VARIABLE tmp188 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U574 SOURCE cnn.cpp:338 VARIABLE tmp191 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U575 SOURCE cnn.cpp:338 VARIABLE tmp192 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1199 SOURCE cnn.cpp:338 VARIABLE tmp190 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1679 SOURCE cnn.cpp:338 VARIABLE tmp187 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1919 SOURCE cnn.cpp:338 VARIABLE tmp181 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2039 SOURCE cnn.cpp:338 VARIABLE add57_71781_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2257 SOURCE cnn.cpp:339 VARIABLE mul50_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2258 SOURCE cnn.cpp:339 VARIABLE mul50_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3417 SOURCE cnn.cpp:339 VARIABLE mul50_1_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2259 SOURCE cnn.cpp:339 VARIABLE mul50_1_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2260 SOURCE cnn.cpp:339 VARIABLE mul50_1_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3418 SOURCE cnn.cpp:339 VARIABLE mul50_1_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2261 SOURCE cnn.cpp:339 VARIABLE mul50_1_11632_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2262 SOURCE cnn.cpp:339 VARIABLE mul50_1_11632_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2263 SOURCE cnn.cpp:339 VARIABLE mul50_1_11632_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2264 SOURCE cnn.cpp:339 VARIABLE mul50_1_11632_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2265 SOURCE cnn.cpp:339 VARIABLE mul50_1_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2266 SOURCE cnn.cpp:339 VARIABLE mul50_1_21640_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3419 SOURCE cnn.cpp:339 VARIABLE mul50_1_21640_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2267 SOURCE cnn.cpp:339 VARIABLE mul50_1_21640_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2268 SOURCE cnn.cpp:339 VARIABLE mul50_1_21640_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3420 SOURCE cnn.cpp:339 VARIABLE mul50_1_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2269 SOURCE cnn.cpp:339 VARIABLE mul50_1_31648_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2270 SOURCE cnn.cpp:339 VARIABLE mul50_1_31648_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3421 SOURCE cnn.cpp:339 VARIABLE mul50_1_31648_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2271 SOURCE cnn.cpp:339 VARIABLE mul50_1_31648_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2272 SOURCE cnn.cpp:339 VARIABLE mul50_1_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2273 SOURCE cnn.cpp:339 VARIABLE mul50_1_41656_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2274 SOURCE cnn.cpp:339 VARIABLE mul50_1_41656_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2275 SOURCE cnn.cpp:339 VARIABLE mul50_1_41656_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2276 SOURCE cnn.cpp:339 VARIABLE mul50_1_41656_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U576 SOURCE cnn.cpp:338 VARIABLE tmp196 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1200 SOURCE cnn.cpp:338 VARIABLE tmp195 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U577 SOURCE cnn.cpp:338 VARIABLE tmp198 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1201 SOURCE cnn.cpp:338 VARIABLE tmp197 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1680 SOURCE cnn.cpp:338 VARIABLE tmp194 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U578 SOURCE cnn.cpp:338 VARIABLE tmp201 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1202 SOURCE cnn.cpp:338 VARIABLE tmp200 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U579 SOURCE cnn.cpp:338 VARIABLE tmp203 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U580 SOURCE cnn.cpp:338 VARIABLE tmp204 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1203 SOURCE cnn.cpp:338 VARIABLE tmp202 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1681 SOURCE cnn.cpp:338 VARIABLE tmp199 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1920 SOURCE cnn.cpp:338 VARIABLE tmp193 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U581 SOURCE cnn.cpp:338 VARIABLE tmp208 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1204 SOURCE cnn.cpp:338 VARIABLE tmp207 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U582 SOURCE cnn.cpp:338 VARIABLE tmp210 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1205 SOURCE cnn.cpp:338 VARIABLE tmp209 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1682 SOURCE cnn.cpp:338 VARIABLE tmp206 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U583 SOURCE cnn.cpp:338 VARIABLE tmp213 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1206 SOURCE cnn.cpp:338 VARIABLE tmp212 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U584 SOURCE cnn.cpp:338 VARIABLE tmp215 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U585 SOURCE cnn.cpp:338 VARIABLE tmp216 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1207 SOURCE cnn.cpp:338 VARIABLE tmp214 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1683 SOURCE cnn.cpp:338 VARIABLE tmp211 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1921 SOURCE cnn.cpp:338 VARIABLE tmp205 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2040 SOURCE cnn.cpp:338 VARIABLE add57_1_41657_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2277 SOURCE cnn.cpp:339 VARIABLE mul50_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2278 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3422 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2279 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2280 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3423 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2281 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2282 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2283 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2284 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2285 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2286 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3424 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2287 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2288 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3425 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2289 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2290 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3426 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2291 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2292 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2293 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2294 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2295 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2296 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U586 SOURCE cnn.cpp:338 VARIABLE tmp220 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1208 SOURCE cnn.cpp:338 VARIABLE tmp219 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U587 SOURCE cnn.cpp:338 VARIABLE tmp222 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1209 SOURCE cnn.cpp:338 VARIABLE tmp221 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1684 SOURCE cnn.cpp:338 VARIABLE tmp218 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U588 SOURCE cnn.cpp:338 VARIABLE tmp225 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1210 SOURCE cnn.cpp:338 VARIABLE tmp224 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U589 SOURCE cnn.cpp:338 VARIABLE tmp227 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U590 SOURCE cnn.cpp:338 VARIABLE tmp228 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1211 SOURCE cnn.cpp:338 VARIABLE tmp226 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1685 SOURCE cnn.cpp:338 VARIABLE tmp223 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1922 SOURCE cnn.cpp:338 VARIABLE tmp217 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U591 SOURCE cnn.cpp:338 VARIABLE tmp232 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1212 SOURCE cnn.cpp:338 VARIABLE tmp231 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U592 SOURCE cnn.cpp:338 VARIABLE tmp234 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1213 SOURCE cnn.cpp:338 VARIABLE tmp233 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1686 SOURCE cnn.cpp:338 VARIABLE tmp230 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U593 SOURCE cnn.cpp:338 VARIABLE tmp237 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1214 SOURCE cnn.cpp:338 VARIABLE tmp236 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U594 SOURCE cnn.cpp:338 VARIABLE tmp239 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U595 SOURCE cnn.cpp:338 VARIABLE tmp240 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1215 SOURCE cnn.cpp:338 VARIABLE tmp238 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1687 SOURCE cnn.cpp:338 VARIABLE tmp235 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1923 SOURCE cnn.cpp:338 VARIABLE tmp229 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2041 SOURCE cnn.cpp:338 VARIABLE add57_1_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2297 SOURCE cnn.cpp:339 VARIABLE mul50_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2298 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3427 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2299 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2300 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3428 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2301 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2302 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2303 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2304 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2305 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2306 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3429 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2307 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2308 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3430 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2309 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2310 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3431 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2311 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2312 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2313 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2314 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2315 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2316 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U596 SOURCE cnn.cpp:338 VARIABLE tmp244 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1216 SOURCE cnn.cpp:338 VARIABLE tmp243 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U597 SOURCE cnn.cpp:338 VARIABLE tmp246 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1217 SOURCE cnn.cpp:338 VARIABLE tmp245 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1688 SOURCE cnn.cpp:338 VARIABLE tmp242 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U598 SOURCE cnn.cpp:338 VARIABLE tmp249 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1218 SOURCE cnn.cpp:338 VARIABLE tmp248 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U599 SOURCE cnn.cpp:338 VARIABLE tmp251 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U600 SOURCE cnn.cpp:338 VARIABLE tmp252 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1219 SOURCE cnn.cpp:338 VARIABLE tmp250 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1689 SOURCE cnn.cpp:338 VARIABLE tmp247 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1924 SOURCE cnn.cpp:338 VARIABLE tmp241 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U601 SOURCE cnn.cpp:338 VARIABLE tmp256 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1220 SOURCE cnn.cpp:338 VARIABLE tmp255 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U602 SOURCE cnn.cpp:338 VARIABLE tmp258 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1221 SOURCE cnn.cpp:338 VARIABLE tmp257 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1690 SOURCE cnn.cpp:338 VARIABLE tmp254 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U603 SOURCE cnn.cpp:338 VARIABLE tmp261 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1222 SOURCE cnn.cpp:338 VARIABLE tmp260 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U604 SOURCE cnn.cpp:338 VARIABLE tmp263 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U605 SOURCE cnn.cpp:338 VARIABLE tmp264 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1223 SOURCE cnn.cpp:338 VARIABLE tmp262 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1691 SOURCE cnn.cpp:338 VARIABLE tmp259 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1925 SOURCE cnn.cpp:338 VARIABLE tmp253 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2042 SOURCE cnn.cpp:338 VARIABLE add57_1_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2317 SOURCE cnn.cpp:339 VARIABLE mul50_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2318 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3432 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2319 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2320 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3433 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2321 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2322 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2323 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2324 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2325 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2326 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3434 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2327 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2328 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3435 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2329 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2330 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3436 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2331 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2332 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2333 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2334 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2335 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2336 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U606 SOURCE cnn.cpp:338 VARIABLE tmp268 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1224 SOURCE cnn.cpp:338 VARIABLE tmp267 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U607 SOURCE cnn.cpp:338 VARIABLE tmp270 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1225 SOURCE cnn.cpp:338 VARIABLE tmp269 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1692 SOURCE cnn.cpp:338 VARIABLE tmp266 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U608 SOURCE cnn.cpp:338 VARIABLE tmp273 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1226 SOURCE cnn.cpp:338 VARIABLE tmp272 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U609 SOURCE cnn.cpp:338 VARIABLE tmp275 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U610 SOURCE cnn.cpp:338 VARIABLE tmp276 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1227 SOURCE cnn.cpp:338 VARIABLE tmp274 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1693 SOURCE cnn.cpp:338 VARIABLE tmp271 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1926 SOURCE cnn.cpp:338 VARIABLE tmp265 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U611 SOURCE cnn.cpp:338 VARIABLE tmp280 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1228 SOURCE cnn.cpp:338 VARIABLE tmp279 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U612 SOURCE cnn.cpp:338 VARIABLE tmp282 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1229 SOURCE cnn.cpp:338 VARIABLE tmp281 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1694 SOURCE cnn.cpp:338 VARIABLE tmp278 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U613 SOURCE cnn.cpp:338 VARIABLE tmp285 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1230 SOURCE cnn.cpp:338 VARIABLE tmp284 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U614 SOURCE cnn.cpp:338 VARIABLE tmp287 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U615 SOURCE cnn.cpp:338 VARIABLE tmp288 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1231 SOURCE cnn.cpp:338 VARIABLE tmp286 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1695 SOURCE cnn.cpp:338 VARIABLE tmp283 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1927 SOURCE cnn.cpp:338 VARIABLE tmp277 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2043 SOURCE cnn.cpp:338 VARIABLE add57_1_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2337 SOURCE cnn.cpp:339 VARIABLE mul50_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2338 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3437 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2339 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2340 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3438 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2341 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2342 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2343 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2344 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2345 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2346 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3439 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2347 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2348 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3440 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2349 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2350 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3441 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2351 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2352 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2353 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2354 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2355 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2356 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U616 SOURCE cnn.cpp:338 VARIABLE tmp292 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1232 SOURCE cnn.cpp:338 VARIABLE tmp291 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U617 SOURCE cnn.cpp:338 VARIABLE tmp294 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1233 SOURCE cnn.cpp:338 VARIABLE tmp293 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1696 SOURCE cnn.cpp:338 VARIABLE tmp290 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U618 SOURCE cnn.cpp:338 VARIABLE tmp297 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1234 SOURCE cnn.cpp:338 VARIABLE tmp296 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U619 SOURCE cnn.cpp:338 VARIABLE tmp299 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U620 SOURCE cnn.cpp:338 VARIABLE tmp300 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1235 SOURCE cnn.cpp:338 VARIABLE tmp298 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1697 SOURCE cnn.cpp:338 VARIABLE tmp295 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1928 SOURCE cnn.cpp:338 VARIABLE tmp289 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U621 SOURCE cnn.cpp:338 VARIABLE tmp304 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1236 SOURCE cnn.cpp:338 VARIABLE tmp303 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U622 SOURCE cnn.cpp:338 VARIABLE tmp306 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1237 SOURCE cnn.cpp:338 VARIABLE tmp305 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1698 SOURCE cnn.cpp:338 VARIABLE tmp302 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U623 SOURCE cnn.cpp:338 VARIABLE tmp309 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1238 SOURCE cnn.cpp:338 VARIABLE tmp308 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U624 SOURCE cnn.cpp:338 VARIABLE tmp311 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U625 SOURCE cnn.cpp:338 VARIABLE tmp312 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1239 SOURCE cnn.cpp:338 VARIABLE tmp310 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1699 SOURCE cnn.cpp:338 VARIABLE tmp307 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1929 SOURCE cnn.cpp:338 VARIABLE tmp301 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2044 SOURCE cnn.cpp:338 VARIABLE add57_1_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2357 SOURCE cnn.cpp:339 VARIABLE mul50_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2358 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3442 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2359 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2360 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3443 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2361 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2362 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2363 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2364 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2365 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2366 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3444 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2367 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2368 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3445 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2369 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2370 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3446 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2371 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2372 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2373 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2374 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2375 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2376 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U626 SOURCE cnn.cpp:338 VARIABLE tmp316 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1240 SOURCE cnn.cpp:338 VARIABLE tmp315 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U627 SOURCE cnn.cpp:338 VARIABLE tmp318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1241 SOURCE cnn.cpp:338 VARIABLE tmp317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1700 SOURCE cnn.cpp:338 VARIABLE tmp314 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U628 SOURCE cnn.cpp:338 VARIABLE tmp321 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1242 SOURCE cnn.cpp:338 VARIABLE tmp320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U629 SOURCE cnn.cpp:338 VARIABLE tmp323 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U630 SOURCE cnn.cpp:338 VARIABLE tmp324 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1243 SOURCE cnn.cpp:338 VARIABLE tmp322 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1701 SOURCE cnn.cpp:338 VARIABLE tmp319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1930 SOURCE cnn.cpp:338 VARIABLE tmp313 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U631 SOURCE cnn.cpp:338 VARIABLE tmp328 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1244 SOURCE cnn.cpp:338 VARIABLE tmp327 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U632 SOURCE cnn.cpp:338 VARIABLE tmp330 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1245 SOURCE cnn.cpp:338 VARIABLE tmp329 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1702 SOURCE cnn.cpp:338 VARIABLE tmp326 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U633 SOURCE cnn.cpp:338 VARIABLE tmp333 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1246 SOURCE cnn.cpp:338 VARIABLE tmp332 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U634 SOURCE cnn.cpp:338 VARIABLE tmp335 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U635 SOURCE cnn.cpp:338 VARIABLE tmp336 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1247 SOURCE cnn.cpp:338 VARIABLE tmp334 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1703 SOURCE cnn.cpp:338 VARIABLE tmp331 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1931 SOURCE cnn.cpp:338 VARIABLE tmp325 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2045 SOURCE cnn.cpp:338 VARIABLE add57_1_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2377 SOURCE cnn.cpp:339 VARIABLE mul50_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2378 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3447 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2379 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2380 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3448 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2381 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2382 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2383 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2384 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2385 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2386 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3449 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2387 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2388 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3450 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2389 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2390 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3451 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2391 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2392 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2393 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2394 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2395 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2396 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U636 SOURCE cnn.cpp:338 VARIABLE tmp340 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1248 SOURCE cnn.cpp:338 VARIABLE tmp339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U637 SOURCE cnn.cpp:338 VARIABLE tmp342 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1249 SOURCE cnn.cpp:338 VARIABLE tmp341 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1704 SOURCE cnn.cpp:338 VARIABLE tmp338 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U638 SOURCE cnn.cpp:338 VARIABLE tmp345 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1250 SOURCE cnn.cpp:338 VARIABLE tmp344 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U639 SOURCE cnn.cpp:338 VARIABLE tmp347 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U640 SOURCE cnn.cpp:338 VARIABLE tmp348 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1251 SOURCE cnn.cpp:338 VARIABLE tmp346 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1705 SOURCE cnn.cpp:338 VARIABLE tmp343 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1932 SOURCE cnn.cpp:338 VARIABLE tmp337 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U641 SOURCE cnn.cpp:338 VARIABLE tmp352 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1252 SOURCE cnn.cpp:338 VARIABLE tmp351 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U642 SOURCE cnn.cpp:338 VARIABLE tmp354 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1253 SOURCE cnn.cpp:338 VARIABLE tmp353 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1706 SOURCE cnn.cpp:338 VARIABLE tmp350 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U643 SOURCE cnn.cpp:338 VARIABLE tmp357 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1254 SOURCE cnn.cpp:338 VARIABLE tmp356 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U644 SOURCE cnn.cpp:338 VARIABLE tmp359 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U645 SOURCE cnn.cpp:338 VARIABLE tmp360 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1255 SOURCE cnn.cpp:338 VARIABLE tmp358 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1707 SOURCE cnn.cpp:338 VARIABLE tmp355 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1933 SOURCE cnn.cpp:338 VARIABLE tmp349 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2046 SOURCE cnn.cpp:338 VARIABLE add57_1_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2397 SOURCE cnn.cpp:339 VARIABLE mul50_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2398 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3452 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2399 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2400 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3453 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2401 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2402 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2403 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2404 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2405 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2406 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3454 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2407 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2408 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3455 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2409 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2410 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3456 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2411 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2412 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2413 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2414 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2415 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2416 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U646 SOURCE cnn.cpp:338 VARIABLE tmp364 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1256 SOURCE cnn.cpp:338 VARIABLE tmp363 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U647 SOURCE cnn.cpp:338 VARIABLE tmp366 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1257 SOURCE cnn.cpp:338 VARIABLE tmp365 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1708 SOURCE cnn.cpp:338 VARIABLE tmp362 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U648 SOURCE cnn.cpp:338 VARIABLE tmp369 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1258 SOURCE cnn.cpp:338 VARIABLE tmp368 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U649 SOURCE cnn.cpp:338 VARIABLE tmp371 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U650 SOURCE cnn.cpp:338 VARIABLE tmp372 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1259 SOURCE cnn.cpp:338 VARIABLE tmp370 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1709 SOURCE cnn.cpp:338 VARIABLE tmp367 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1934 SOURCE cnn.cpp:338 VARIABLE tmp361 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U651 SOURCE cnn.cpp:338 VARIABLE tmp376 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1260 SOURCE cnn.cpp:338 VARIABLE tmp375 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U652 SOURCE cnn.cpp:338 VARIABLE tmp378 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1261 SOURCE cnn.cpp:338 VARIABLE tmp377 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1710 SOURCE cnn.cpp:338 VARIABLE tmp374 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U653 SOURCE cnn.cpp:338 VARIABLE tmp381 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1262 SOURCE cnn.cpp:338 VARIABLE tmp380 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U654 SOURCE cnn.cpp:338 VARIABLE tmp383 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U655 SOURCE cnn.cpp:338 VARIABLE tmp384 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1263 SOURCE cnn.cpp:338 VARIABLE tmp382 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1711 SOURCE cnn.cpp:338 VARIABLE tmp379 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1935 SOURCE cnn.cpp:338 VARIABLE tmp373 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2047 SOURCE cnn.cpp:338 VARIABLE add57_1_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2417 SOURCE cnn.cpp:339 VARIABLE mul50_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2418 SOURCE cnn.cpp:339 VARIABLE mul50_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3457 SOURCE cnn.cpp:339 VARIABLE mul50_2_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2419 SOURCE cnn.cpp:339 VARIABLE mul50_2_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2420 SOURCE cnn.cpp:339 VARIABLE mul50_2_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3458 SOURCE cnn.cpp:339 VARIABLE mul50_2_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2421 SOURCE cnn.cpp:339 VARIABLE mul50_2_11392_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2422 SOURCE cnn.cpp:339 VARIABLE mul50_2_11392_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2423 SOURCE cnn.cpp:339 VARIABLE mul50_2_11392_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2424 SOURCE cnn.cpp:339 VARIABLE mul50_2_11392_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2425 SOURCE cnn.cpp:339 VARIABLE mul50_2_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2426 SOURCE cnn.cpp:339 VARIABLE mul50_2_21400_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3459 SOURCE cnn.cpp:339 VARIABLE mul50_2_21400_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2427 SOURCE cnn.cpp:339 VARIABLE mul50_2_21400_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2428 SOURCE cnn.cpp:339 VARIABLE mul50_2_21400_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3460 SOURCE cnn.cpp:339 VARIABLE mul50_2_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2429 SOURCE cnn.cpp:339 VARIABLE mul50_2_31408_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2430 SOURCE cnn.cpp:339 VARIABLE mul50_2_31408_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3461 SOURCE cnn.cpp:339 VARIABLE mul50_2_31408_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2431 SOURCE cnn.cpp:339 VARIABLE mul50_2_31408_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2432 SOURCE cnn.cpp:339 VARIABLE mul50_2_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2433 SOURCE cnn.cpp:339 VARIABLE mul50_2_41416_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2434 SOURCE cnn.cpp:339 VARIABLE mul50_2_41416_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2435 SOURCE cnn.cpp:339 VARIABLE mul50_2_41416_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2436 SOURCE cnn.cpp:339 VARIABLE mul50_2_41416_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U656 SOURCE cnn.cpp:338 VARIABLE tmp388 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1264 SOURCE cnn.cpp:338 VARIABLE tmp387 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U657 SOURCE cnn.cpp:338 VARIABLE tmp390 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1265 SOURCE cnn.cpp:338 VARIABLE tmp389 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1712 SOURCE cnn.cpp:338 VARIABLE tmp386 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U658 SOURCE cnn.cpp:338 VARIABLE tmp393 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1266 SOURCE cnn.cpp:338 VARIABLE tmp392 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U659 SOURCE cnn.cpp:338 VARIABLE tmp395 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U660 SOURCE cnn.cpp:338 VARIABLE tmp396 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1267 SOURCE cnn.cpp:338 VARIABLE tmp394 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1713 SOURCE cnn.cpp:338 VARIABLE tmp391 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1936 SOURCE cnn.cpp:338 VARIABLE tmp385 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U661 SOURCE cnn.cpp:338 VARIABLE tmp400 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1268 SOURCE cnn.cpp:338 VARIABLE tmp399 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U662 SOURCE cnn.cpp:338 VARIABLE tmp402 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1269 SOURCE cnn.cpp:338 VARIABLE tmp401 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1714 SOURCE cnn.cpp:338 VARIABLE tmp398 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U663 SOURCE cnn.cpp:338 VARIABLE tmp405 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1270 SOURCE cnn.cpp:338 VARIABLE tmp404 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U664 SOURCE cnn.cpp:338 VARIABLE tmp407 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U665 SOURCE cnn.cpp:338 VARIABLE tmp408 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1271 SOURCE cnn.cpp:338 VARIABLE tmp406 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1715 SOURCE cnn.cpp:338 VARIABLE tmp403 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1937 SOURCE cnn.cpp:338 VARIABLE tmp397 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2048 SOURCE cnn.cpp:338 VARIABLE add57_2_41417_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2437 SOURCE cnn.cpp:339 VARIABLE mul50_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2438 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3462 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2439 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2440 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3463 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2441 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2442 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2443 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2444 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2445 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2446 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3464 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2447 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2448 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3465 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2449 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2450 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3466 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2451 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2452 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2453 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2454 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2455 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2456 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U666 SOURCE cnn.cpp:338 VARIABLE tmp412 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1272 SOURCE cnn.cpp:338 VARIABLE tmp411 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U667 SOURCE cnn.cpp:338 VARIABLE tmp414 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1273 SOURCE cnn.cpp:338 VARIABLE tmp413 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1716 SOURCE cnn.cpp:338 VARIABLE tmp410 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U668 SOURCE cnn.cpp:338 VARIABLE tmp417 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1274 SOURCE cnn.cpp:338 VARIABLE tmp416 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U669 SOURCE cnn.cpp:338 VARIABLE tmp419 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U670 SOURCE cnn.cpp:338 VARIABLE tmp420 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1275 SOURCE cnn.cpp:338 VARIABLE tmp418 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1717 SOURCE cnn.cpp:338 VARIABLE tmp415 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1938 SOURCE cnn.cpp:338 VARIABLE tmp409 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U671 SOURCE cnn.cpp:338 VARIABLE tmp424 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1276 SOURCE cnn.cpp:338 VARIABLE tmp423 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U672 SOURCE cnn.cpp:338 VARIABLE tmp426 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1277 SOURCE cnn.cpp:338 VARIABLE tmp425 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1718 SOURCE cnn.cpp:338 VARIABLE tmp422 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U673 SOURCE cnn.cpp:338 VARIABLE tmp429 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1278 SOURCE cnn.cpp:338 VARIABLE tmp428 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U674 SOURCE cnn.cpp:338 VARIABLE tmp431 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U675 SOURCE cnn.cpp:338 VARIABLE tmp432 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1279 SOURCE cnn.cpp:338 VARIABLE tmp430 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1719 SOURCE cnn.cpp:338 VARIABLE tmp427 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1939 SOURCE cnn.cpp:338 VARIABLE tmp421 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2049 SOURCE cnn.cpp:338 VARIABLE add57_2_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2457 SOURCE cnn.cpp:339 VARIABLE mul50_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2458 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3467 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2459 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2460 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3468 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2461 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2462 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2463 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2464 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2465 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2466 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3469 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2467 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2468 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3470 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2469 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2470 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3471 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2471 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2472 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2473 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2474 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2475 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2476 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U676 SOURCE cnn.cpp:338 VARIABLE tmp436 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1280 SOURCE cnn.cpp:338 VARIABLE tmp435 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U677 SOURCE cnn.cpp:338 VARIABLE tmp438 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1281 SOURCE cnn.cpp:338 VARIABLE tmp437 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1720 SOURCE cnn.cpp:338 VARIABLE tmp434 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U678 SOURCE cnn.cpp:338 VARIABLE tmp441 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1282 SOURCE cnn.cpp:338 VARIABLE tmp440 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U679 SOURCE cnn.cpp:338 VARIABLE tmp443 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U680 SOURCE cnn.cpp:338 VARIABLE tmp444 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1283 SOURCE cnn.cpp:338 VARIABLE tmp442 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1721 SOURCE cnn.cpp:338 VARIABLE tmp439 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1940 SOURCE cnn.cpp:338 VARIABLE tmp433 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U681 SOURCE cnn.cpp:338 VARIABLE tmp448 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1284 SOURCE cnn.cpp:338 VARIABLE tmp447 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U682 SOURCE cnn.cpp:338 VARIABLE tmp450 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1285 SOURCE cnn.cpp:338 VARIABLE tmp449 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1722 SOURCE cnn.cpp:338 VARIABLE tmp446 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U683 SOURCE cnn.cpp:338 VARIABLE tmp453 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1286 SOURCE cnn.cpp:338 VARIABLE tmp452 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U684 SOURCE cnn.cpp:338 VARIABLE tmp455 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U685 SOURCE cnn.cpp:338 VARIABLE tmp456 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1287 SOURCE cnn.cpp:338 VARIABLE tmp454 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1723 SOURCE cnn.cpp:338 VARIABLE tmp451 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1941 SOURCE cnn.cpp:338 VARIABLE tmp445 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2050 SOURCE cnn.cpp:338 VARIABLE add57_2_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2477 SOURCE cnn.cpp:339 VARIABLE mul50_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2478 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3472 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2479 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2480 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3473 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2481 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2482 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2483 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2484 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2485 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2486 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3474 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2487 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2488 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3475 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2489 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2490 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3476 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2491 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2492 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2493 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2494 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2495 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2496 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U686 SOURCE cnn.cpp:338 VARIABLE tmp460 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1288 SOURCE cnn.cpp:338 VARIABLE tmp459 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U687 SOURCE cnn.cpp:338 VARIABLE tmp462 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1289 SOURCE cnn.cpp:338 VARIABLE tmp461 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1724 SOURCE cnn.cpp:338 VARIABLE tmp458 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U688 SOURCE cnn.cpp:338 VARIABLE tmp465 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1290 SOURCE cnn.cpp:338 VARIABLE tmp464 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U689 SOURCE cnn.cpp:338 VARIABLE tmp467 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U690 SOURCE cnn.cpp:338 VARIABLE tmp468 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1291 SOURCE cnn.cpp:338 VARIABLE tmp466 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1725 SOURCE cnn.cpp:338 VARIABLE tmp463 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1942 SOURCE cnn.cpp:338 VARIABLE tmp457 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U691 SOURCE cnn.cpp:338 VARIABLE tmp472 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1292 SOURCE cnn.cpp:338 VARIABLE tmp471 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U692 SOURCE cnn.cpp:338 VARIABLE tmp474 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1293 SOURCE cnn.cpp:338 VARIABLE tmp473 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1726 SOURCE cnn.cpp:338 VARIABLE tmp470 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U693 SOURCE cnn.cpp:338 VARIABLE tmp477 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1294 SOURCE cnn.cpp:338 VARIABLE tmp476 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U694 SOURCE cnn.cpp:338 VARIABLE tmp479 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U695 SOURCE cnn.cpp:338 VARIABLE tmp480 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1295 SOURCE cnn.cpp:338 VARIABLE tmp478 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1727 SOURCE cnn.cpp:338 VARIABLE tmp475 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1943 SOURCE cnn.cpp:338 VARIABLE tmp469 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2051 SOURCE cnn.cpp:338 VARIABLE add57_2_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2497 SOURCE cnn.cpp:339 VARIABLE mul50_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2498 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3477 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2499 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2500 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3478 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2501 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2502 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2503 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2504 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2505 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2506 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3479 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2507 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2508 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3480 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2509 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2510 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3481 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2511 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2512 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2513 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2514 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2515 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2516 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U696 SOURCE cnn.cpp:338 VARIABLE tmp484 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1296 SOURCE cnn.cpp:338 VARIABLE tmp483 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U697 SOURCE cnn.cpp:338 VARIABLE tmp486 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1297 SOURCE cnn.cpp:338 VARIABLE tmp485 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1728 SOURCE cnn.cpp:338 VARIABLE tmp482 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U698 SOURCE cnn.cpp:338 VARIABLE tmp489 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1298 SOURCE cnn.cpp:338 VARIABLE tmp488 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U699 SOURCE cnn.cpp:338 VARIABLE tmp491 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U700 SOURCE cnn.cpp:338 VARIABLE tmp492 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1299 SOURCE cnn.cpp:338 VARIABLE tmp490 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1729 SOURCE cnn.cpp:338 VARIABLE tmp487 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1944 SOURCE cnn.cpp:338 VARIABLE tmp481 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U701 SOURCE cnn.cpp:338 VARIABLE tmp496 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1300 SOURCE cnn.cpp:338 VARIABLE tmp495 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U702 SOURCE cnn.cpp:338 VARIABLE tmp498 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1301 SOURCE cnn.cpp:338 VARIABLE tmp497 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1730 SOURCE cnn.cpp:338 VARIABLE tmp494 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U703 SOURCE cnn.cpp:338 VARIABLE tmp501 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1302 SOURCE cnn.cpp:338 VARIABLE tmp500 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U704 SOURCE cnn.cpp:338 VARIABLE tmp503 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U705 SOURCE cnn.cpp:338 VARIABLE tmp504 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1303 SOURCE cnn.cpp:338 VARIABLE tmp502 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1731 SOURCE cnn.cpp:338 VARIABLE tmp499 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1945 SOURCE cnn.cpp:338 VARIABLE tmp493 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2052 SOURCE cnn.cpp:338 VARIABLE add57_2_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2517 SOURCE cnn.cpp:339 VARIABLE mul50_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2518 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3482 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2519 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2520 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3483 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2521 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2522 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2523 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2524 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2525 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2526 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3484 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2527 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2528 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3485 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2529 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2530 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3486 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2531 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2532 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2533 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2534 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2535 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2536 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U706 SOURCE cnn.cpp:338 VARIABLE tmp508 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1304 SOURCE cnn.cpp:338 VARIABLE tmp507 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U707 SOURCE cnn.cpp:338 VARIABLE tmp510 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1305 SOURCE cnn.cpp:338 VARIABLE tmp509 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1732 SOURCE cnn.cpp:338 VARIABLE tmp506 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U708 SOURCE cnn.cpp:338 VARIABLE tmp513 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1306 SOURCE cnn.cpp:338 VARIABLE tmp512 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U709 SOURCE cnn.cpp:338 VARIABLE tmp515 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U710 SOURCE cnn.cpp:338 VARIABLE tmp516 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1307 SOURCE cnn.cpp:338 VARIABLE tmp514 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1733 SOURCE cnn.cpp:338 VARIABLE tmp511 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1946 SOURCE cnn.cpp:338 VARIABLE tmp505 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U711 SOURCE cnn.cpp:338 VARIABLE tmp520 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1308 SOURCE cnn.cpp:338 VARIABLE tmp519 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U712 SOURCE cnn.cpp:338 VARIABLE tmp522 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1309 SOURCE cnn.cpp:338 VARIABLE tmp521 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1734 SOURCE cnn.cpp:338 VARIABLE tmp518 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U713 SOURCE cnn.cpp:338 VARIABLE tmp525 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1310 SOURCE cnn.cpp:338 VARIABLE tmp524 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U714 SOURCE cnn.cpp:338 VARIABLE tmp527 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U715 SOURCE cnn.cpp:338 VARIABLE tmp528 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1311 SOURCE cnn.cpp:338 VARIABLE tmp526 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1735 SOURCE cnn.cpp:338 VARIABLE tmp523 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1947 SOURCE cnn.cpp:338 VARIABLE tmp517 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2053 SOURCE cnn.cpp:338 VARIABLE add57_2_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2537 SOURCE cnn.cpp:339 VARIABLE mul50_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2538 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3487 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2539 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2540 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3488 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2541 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2542 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2543 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2544 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2545 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2546 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3489 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2547 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2548 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3490 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2549 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2550 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3491 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2551 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2552 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2553 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2554 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2555 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2556 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U716 SOURCE cnn.cpp:338 VARIABLE tmp532 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1312 SOURCE cnn.cpp:338 VARIABLE tmp531 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U717 SOURCE cnn.cpp:338 VARIABLE tmp534 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1313 SOURCE cnn.cpp:338 VARIABLE tmp533 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1736 SOURCE cnn.cpp:338 VARIABLE tmp530 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U718 SOURCE cnn.cpp:338 VARIABLE tmp537 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1314 SOURCE cnn.cpp:338 VARIABLE tmp536 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U719 SOURCE cnn.cpp:338 VARIABLE tmp539 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U720 SOURCE cnn.cpp:338 VARIABLE tmp540 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1315 SOURCE cnn.cpp:338 VARIABLE tmp538 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1737 SOURCE cnn.cpp:338 VARIABLE tmp535 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1948 SOURCE cnn.cpp:338 VARIABLE tmp529 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U721 SOURCE cnn.cpp:338 VARIABLE tmp544 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1316 SOURCE cnn.cpp:338 VARIABLE tmp543 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U722 SOURCE cnn.cpp:338 VARIABLE tmp546 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1317 SOURCE cnn.cpp:338 VARIABLE tmp545 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1738 SOURCE cnn.cpp:338 VARIABLE tmp542 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U723 SOURCE cnn.cpp:338 VARIABLE tmp549 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1318 SOURCE cnn.cpp:338 VARIABLE tmp548 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U724 SOURCE cnn.cpp:338 VARIABLE tmp551 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U725 SOURCE cnn.cpp:338 VARIABLE tmp552 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1319 SOURCE cnn.cpp:338 VARIABLE tmp550 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1739 SOURCE cnn.cpp:338 VARIABLE tmp547 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1949 SOURCE cnn.cpp:338 VARIABLE tmp541 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2054 SOURCE cnn.cpp:338 VARIABLE add57_2_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2557 SOURCE cnn.cpp:339 VARIABLE mul50_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2558 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3492 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2559 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2560 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3493 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2561 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2562 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2563 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2564 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2565 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2566 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3494 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2567 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2568 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3495 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2569 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2570 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3496 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2571 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2572 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2573 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2574 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2575 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2576 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U726 SOURCE cnn.cpp:338 VARIABLE tmp556 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1320 SOURCE cnn.cpp:338 VARIABLE tmp555 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U727 SOURCE cnn.cpp:338 VARIABLE tmp558 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1321 SOURCE cnn.cpp:338 VARIABLE tmp557 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1740 SOURCE cnn.cpp:338 VARIABLE tmp554 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U728 SOURCE cnn.cpp:338 VARIABLE tmp561 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1322 SOURCE cnn.cpp:338 VARIABLE tmp560 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U729 SOURCE cnn.cpp:338 VARIABLE tmp563 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U730 SOURCE cnn.cpp:338 VARIABLE tmp564 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1323 SOURCE cnn.cpp:338 VARIABLE tmp562 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1741 SOURCE cnn.cpp:338 VARIABLE tmp559 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1950 SOURCE cnn.cpp:338 VARIABLE tmp553 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U731 SOURCE cnn.cpp:338 VARIABLE tmp568 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1324 SOURCE cnn.cpp:338 VARIABLE tmp567 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U732 SOURCE cnn.cpp:338 VARIABLE tmp570 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1325 SOURCE cnn.cpp:338 VARIABLE tmp569 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1742 SOURCE cnn.cpp:338 VARIABLE tmp566 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U733 SOURCE cnn.cpp:338 VARIABLE tmp573 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1326 SOURCE cnn.cpp:338 VARIABLE tmp572 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U734 SOURCE cnn.cpp:338 VARIABLE tmp575 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U735 SOURCE cnn.cpp:338 VARIABLE tmp576 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1327 SOURCE cnn.cpp:338 VARIABLE tmp574 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1743 SOURCE cnn.cpp:338 VARIABLE tmp571 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1951 SOURCE cnn.cpp:338 VARIABLE tmp565 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2055 SOURCE cnn.cpp:338 VARIABLE add57_2_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2577 SOURCE cnn.cpp:339 VARIABLE mul50_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2578 SOURCE cnn.cpp:339 VARIABLE mul50_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3497 SOURCE cnn.cpp:339 VARIABLE mul50_3_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2579 SOURCE cnn.cpp:339 VARIABLE mul50_3_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2580 SOURCE cnn.cpp:339 VARIABLE mul50_3_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3498 SOURCE cnn.cpp:339 VARIABLE mul50_3_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2581 SOURCE cnn.cpp:339 VARIABLE mul50_3_11152_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2582 SOURCE cnn.cpp:339 VARIABLE mul50_3_11152_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2583 SOURCE cnn.cpp:339 VARIABLE mul50_3_11152_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2584 SOURCE cnn.cpp:339 VARIABLE mul50_3_11152_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2585 SOURCE cnn.cpp:339 VARIABLE mul50_3_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2586 SOURCE cnn.cpp:339 VARIABLE mul50_3_21160_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3499 SOURCE cnn.cpp:339 VARIABLE mul50_3_21160_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2587 SOURCE cnn.cpp:339 VARIABLE mul50_3_21160_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2588 SOURCE cnn.cpp:339 VARIABLE mul50_3_21160_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3500 SOURCE cnn.cpp:339 VARIABLE mul50_3_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2589 SOURCE cnn.cpp:339 VARIABLE mul50_3_31168_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2590 SOURCE cnn.cpp:339 VARIABLE mul50_3_31168_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3501 SOURCE cnn.cpp:339 VARIABLE mul50_3_31168_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2591 SOURCE cnn.cpp:339 VARIABLE mul50_3_31168_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2592 SOURCE cnn.cpp:339 VARIABLE mul50_3_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2593 SOURCE cnn.cpp:339 VARIABLE mul50_3_41176_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2594 SOURCE cnn.cpp:339 VARIABLE mul50_3_41176_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2595 SOURCE cnn.cpp:339 VARIABLE mul50_3_41176_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2596 SOURCE cnn.cpp:339 VARIABLE mul50_3_41176_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U736 SOURCE cnn.cpp:338 VARIABLE tmp580 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1328 SOURCE cnn.cpp:338 VARIABLE tmp579 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U737 SOURCE cnn.cpp:338 VARIABLE tmp582 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1329 SOURCE cnn.cpp:338 VARIABLE tmp581 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1744 SOURCE cnn.cpp:338 VARIABLE tmp578 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U738 SOURCE cnn.cpp:338 VARIABLE tmp585 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1330 SOURCE cnn.cpp:338 VARIABLE tmp584 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U739 SOURCE cnn.cpp:338 VARIABLE tmp587 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U740 SOURCE cnn.cpp:338 VARIABLE tmp588 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1331 SOURCE cnn.cpp:338 VARIABLE tmp586 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1745 SOURCE cnn.cpp:338 VARIABLE tmp583 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1952 SOURCE cnn.cpp:338 VARIABLE tmp577 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U741 SOURCE cnn.cpp:338 VARIABLE tmp592 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1332 SOURCE cnn.cpp:338 VARIABLE tmp591 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U742 SOURCE cnn.cpp:338 VARIABLE tmp594 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1333 SOURCE cnn.cpp:338 VARIABLE tmp593 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1746 SOURCE cnn.cpp:338 VARIABLE tmp590 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U743 SOURCE cnn.cpp:338 VARIABLE tmp597 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1334 SOURCE cnn.cpp:338 VARIABLE tmp596 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U744 SOURCE cnn.cpp:338 VARIABLE tmp599 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U745 SOURCE cnn.cpp:338 VARIABLE tmp600 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1335 SOURCE cnn.cpp:338 VARIABLE tmp598 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1747 SOURCE cnn.cpp:338 VARIABLE tmp595 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1953 SOURCE cnn.cpp:338 VARIABLE tmp589 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2056 SOURCE cnn.cpp:338 VARIABLE add57_3_41177_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2597 SOURCE cnn.cpp:339 VARIABLE mul50_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2598 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3502 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2599 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2600 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3503 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2601 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2602 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2603 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2604 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2605 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2606 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3504 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2607 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2608 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3505 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2609 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2610 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3506 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2611 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2612 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2613 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2614 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2615 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2616 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U746 SOURCE cnn.cpp:338 VARIABLE tmp604 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1336 SOURCE cnn.cpp:338 VARIABLE tmp603 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U747 SOURCE cnn.cpp:338 VARIABLE tmp606 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1337 SOURCE cnn.cpp:338 VARIABLE tmp605 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1748 SOURCE cnn.cpp:338 VARIABLE tmp602 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U748 SOURCE cnn.cpp:338 VARIABLE tmp609 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1338 SOURCE cnn.cpp:338 VARIABLE tmp608 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U749 SOURCE cnn.cpp:338 VARIABLE tmp611 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U750 SOURCE cnn.cpp:338 VARIABLE tmp612 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1339 SOURCE cnn.cpp:338 VARIABLE tmp610 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1749 SOURCE cnn.cpp:338 VARIABLE tmp607 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1954 SOURCE cnn.cpp:338 VARIABLE tmp601 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U751 SOURCE cnn.cpp:338 VARIABLE tmp616 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1340 SOURCE cnn.cpp:338 VARIABLE tmp615 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U752 SOURCE cnn.cpp:338 VARIABLE tmp618 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1341 SOURCE cnn.cpp:338 VARIABLE tmp617 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1750 SOURCE cnn.cpp:338 VARIABLE tmp614 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U753 SOURCE cnn.cpp:338 VARIABLE tmp621 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1342 SOURCE cnn.cpp:338 VARIABLE tmp620 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U754 SOURCE cnn.cpp:338 VARIABLE tmp623 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U755 SOURCE cnn.cpp:338 VARIABLE tmp624 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1343 SOURCE cnn.cpp:338 VARIABLE tmp622 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1751 SOURCE cnn.cpp:338 VARIABLE tmp619 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1955 SOURCE cnn.cpp:338 VARIABLE tmp613 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2057 SOURCE cnn.cpp:338 VARIABLE add57_3_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2617 SOURCE cnn.cpp:339 VARIABLE mul50_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2618 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3507 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2619 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2620 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3508 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2621 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2622 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2623 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2624 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2625 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2626 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3509 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2627 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2628 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3510 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2629 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2630 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3511 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2631 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2632 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2633 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2634 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2635 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2636 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U756 SOURCE cnn.cpp:338 VARIABLE tmp628 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1344 SOURCE cnn.cpp:338 VARIABLE tmp627 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U757 SOURCE cnn.cpp:338 VARIABLE tmp630 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1345 SOURCE cnn.cpp:338 VARIABLE tmp629 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1752 SOURCE cnn.cpp:338 VARIABLE tmp626 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U758 SOURCE cnn.cpp:338 VARIABLE tmp633 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1346 SOURCE cnn.cpp:338 VARIABLE tmp632 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U759 SOURCE cnn.cpp:338 VARIABLE tmp635 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U760 SOURCE cnn.cpp:338 VARIABLE tmp636 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1347 SOURCE cnn.cpp:338 VARIABLE tmp634 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1753 SOURCE cnn.cpp:338 VARIABLE tmp631 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1956 SOURCE cnn.cpp:338 VARIABLE tmp625 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U761 SOURCE cnn.cpp:338 VARIABLE tmp640 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1348 SOURCE cnn.cpp:338 VARIABLE tmp639 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U762 SOURCE cnn.cpp:338 VARIABLE tmp642 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1349 SOURCE cnn.cpp:338 VARIABLE tmp641 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1754 SOURCE cnn.cpp:338 VARIABLE tmp638 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U763 SOURCE cnn.cpp:338 VARIABLE tmp645 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1350 SOURCE cnn.cpp:338 VARIABLE tmp644 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U764 SOURCE cnn.cpp:338 VARIABLE tmp647 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U765 SOURCE cnn.cpp:338 VARIABLE tmp648 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1351 SOURCE cnn.cpp:338 VARIABLE tmp646 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1755 SOURCE cnn.cpp:338 VARIABLE tmp643 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1957 SOURCE cnn.cpp:338 VARIABLE tmp637 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2058 SOURCE cnn.cpp:338 VARIABLE add57_3_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2637 SOURCE cnn.cpp:339 VARIABLE mul50_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2638 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3512 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2639 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2640 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3513 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2641 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2642 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2643 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2644 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2645 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2646 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3514 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2647 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2648 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3515 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2649 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2650 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3516 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2651 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2652 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2653 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2654 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2655 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2656 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U766 SOURCE cnn.cpp:338 VARIABLE tmp652 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1352 SOURCE cnn.cpp:338 VARIABLE tmp651 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U767 SOURCE cnn.cpp:338 VARIABLE tmp654 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1353 SOURCE cnn.cpp:338 VARIABLE tmp653 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1756 SOURCE cnn.cpp:338 VARIABLE tmp650 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U768 SOURCE cnn.cpp:338 VARIABLE tmp657 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1354 SOURCE cnn.cpp:338 VARIABLE tmp656 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U769 SOURCE cnn.cpp:338 VARIABLE tmp659 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U770 SOURCE cnn.cpp:338 VARIABLE tmp660 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1355 SOURCE cnn.cpp:338 VARIABLE tmp658 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1757 SOURCE cnn.cpp:338 VARIABLE tmp655 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1958 SOURCE cnn.cpp:338 VARIABLE tmp649 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U771 SOURCE cnn.cpp:338 VARIABLE tmp664 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1356 SOURCE cnn.cpp:338 VARIABLE tmp663 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U772 SOURCE cnn.cpp:338 VARIABLE tmp666 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1357 SOURCE cnn.cpp:338 VARIABLE tmp665 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1758 SOURCE cnn.cpp:338 VARIABLE tmp662 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U773 SOURCE cnn.cpp:338 VARIABLE tmp669 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1358 SOURCE cnn.cpp:338 VARIABLE tmp668 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U774 SOURCE cnn.cpp:338 VARIABLE tmp671 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U775 SOURCE cnn.cpp:338 VARIABLE tmp672 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1359 SOURCE cnn.cpp:338 VARIABLE tmp670 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1759 SOURCE cnn.cpp:338 VARIABLE tmp667 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1959 SOURCE cnn.cpp:338 VARIABLE tmp661 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2059 SOURCE cnn.cpp:338 VARIABLE add57_3_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2657 SOURCE cnn.cpp:339 VARIABLE mul50_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2658 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3517 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2659 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2660 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3518 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2661 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2662 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2663 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2664 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2665 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2666 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3519 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2667 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2668 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3520 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2669 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2670 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3521 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2671 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2672 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2673 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2674 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2675 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2676 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U776 SOURCE cnn.cpp:338 VARIABLE tmp676 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1360 SOURCE cnn.cpp:338 VARIABLE tmp675 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U777 SOURCE cnn.cpp:338 VARIABLE tmp678 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1361 SOURCE cnn.cpp:338 VARIABLE tmp677 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1760 SOURCE cnn.cpp:338 VARIABLE tmp674 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U778 SOURCE cnn.cpp:338 VARIABLE tmp681 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1362 SOURCE cnn.cpp:338 VARIABLE tmp680 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U779 SOURCE cnn.cpp:338 VARIABLE tmp683 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U780 SOURCE cnn.cpp:338 VARIABLE tmp684 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1363 SOURCE cnn.cpp:338 VARIABLE tmp682 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1761 SOURCE cnn.cpp:338 VARIABLE tmp679 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1960 SOURCE cnn.cpp:338 VARIABLE tmp673 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U781 SOURCE cnn.cpp:338 VARIABLE tmp688 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1364 SOURCE cnn.cpp:338 VARIABLE tmp687 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U782 SOURCE cnn.cpp:338 VARIABLE tmp690 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1365 SOURCE cnn.cpp:338 VARIABLE tmp689 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1762 SOURCE cnn.cpp:338 VARIABLE tmp686 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U783 SOURCE cnn.cpp:338 VARIABLE tmp693 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1366 SOURCE cnn.cpp:338 VARIABLE tmp692 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U784 SOURCE cnn.cpp:338 VARIABLE tmp695 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U785 SOURCE cnn.cpp:338 VARIABLE tmp696 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1367 SOURCE cnn.cpp:338 VARIABLE tmp694 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1763 SOURCE cnn.cpp:338 VARIABLE tmp691 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1961 SOURCE cnn.cpp:338 VARIABLE tmp685 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2060 SOURCE cnn.cpp:338 VARIABLE add57_3_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2677 SOURCE cnn.cpp:339 VARIABLE mul50_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2678 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3522 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2679 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2680 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3523 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2681 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2682 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2683 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2684 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2685 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2686 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3524 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2687 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2688 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3525 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2689 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2690 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3526 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2691 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2692 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2693 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2694 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2695 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2696 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U786 SOURCE cnn.cpp:338 VARIABLE tmp700 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1368 SOURCE cnn.cpp:338 VARIABLE tmp699 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U787 SOURCE cnn.cpp:338 VARIABLE tmp702 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1369 SOURCE cnn.cpp:338 VARIABLE tmp701 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1764 SOURCE cnn.cpp:338 VARIABLE tmp698 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U788 SOURCE cnn.cpp:338 VARIABLE tmp705 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1370 SOURCE cnn.cpp:338 VARIABLE tmp704 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U789 SOURCE cnn.cpp:338 VARIABLE tmp707 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U790 SOURCE cnn.cpp:338 VARIABLE tmp708 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1371 SOURCE cnn.cpp:338 VARIABLE tmp706 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1765 SOURCE cnn.cpp:338 VARIABLE tmp703 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1962 SOURCE cnn.cpp:338 VARIABLE tmp697 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U791 SOURCE cnn.cpp:338 VARIABLE tmp712 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1372 SOURCE cnn.cpp:338 VARIABLE tmp711 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U792 SOURCE cnn.cpp:338 VARIABLE tmp714 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1373 SOURCE cnn.cpp:338 VARIABLE tmp713 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1766 SOURCE cnn.cpp:338 VARIABLE tmp710 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U793 SOURCE cnn.cpp:338 VARIABLE tmp717 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1374 SOURCE cnn.cpp:338 VARIABLE tmp716 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U794 SOURCE cnn.cpp:338 VARIABLE tmp719 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U795 SOURCE cnn.cpp:338 VARIABLE tmp720 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1375 SOURCE cnn.cpp:338 VARIABLE tmp718 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1767 SOURCE cnn.cpp:338 VARIABLE tmp715 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1963 SOURCE cnn.cpp:338 VARIABLE tmp709 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2061 SOURCE cnn.cpp:338 VARIABLE add57_3_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2697 SOURCE cnn.cpp:339 VARIABLE mul50_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2698 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3527 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2699 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2700 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3528 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2701 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2702 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2703 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2704 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2705 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2706 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3529 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2707 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2708 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3530 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2709 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2710 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3531 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2711 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2712 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2713 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2714 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2715 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2716 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U796 SOURCE cnn.cpp:338 VARIABLE tmp724 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1376 SOURCE cnn.cpp:338 VARIABLE tmp723 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U797 SOURCE cnn.cpp:338 VARIABLE tmp726 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1377 SOURCE cnn.cpp:338 VARIABLE tmp725 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1768 SOURCE cnn.cpp:338 VARIABLE tmp722 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U798 SOURCE cnn.cpp:338 VARIABLE tmp729 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1378 SOURCE cnn.cpp:338 VARIABLE tmp728 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U799 SOURCE cnn.cpp:338 VARIABLE tmp731 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U800 SOURCE cnn.cpp:338 VARIABLE tmp732 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1379 SOURCE cnn.cpp:338 VARIABLE tmp730 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1769 SOURCE cnn.cpp:338 VARIABLE tmp727 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1964 SOURCE cnn.cpp:338 VARIABLE tmp721 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U801 SOURCE cnn.cpp:338 VARIABLE tmp736 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1380 SOURCE cnn.cpp:338 VARIABLE tmp735 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U802 SOURCE cnn.cpp:338 VARIABLE tmp738 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1381 SOURCE cnn.cpp:338 VARIABLE tmp737 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1770 SOURCE cnn.cpp:338 VARIABLE tmp734 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U803 SOURCE cnn.cpp:338 VARIABLE tmp741 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1382 SOURCE cnn.cpp:338 VARIABLE tmp740 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U804 SOURCE cnn.cpp:338 VARIABLE tmp743 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U805 SOURCE cnn.cpp:338 VARIABLE tmp744 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1383 SOURCE cnn.cpp:338 VARIABLE tmp742 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1771 SOURCE cnn.cpp:338 VARIABLE tmp739 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1965 SOURCE cnn.cpp:338 VARIABLE tmp733 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2062 SOURCE cnn.cpp:338 VARIABLE add57_3_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2717 SOURCE cnn.cpp:339 VARIABLE mul50_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2718 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3532 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2719 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2720 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3533 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2721 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2722 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2723 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2724 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2725 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2726 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3534 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2727 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2728 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3535 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2729 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2730 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3536 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2731 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2732 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2733 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2734 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2735 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2736 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U806 SOURCE cnn.cpp:338 VARIABLE tmp748 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1384 SOURCE cnn.cpp:338 VARIABLE tmp747 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U807 SOURCE cnn.cpp:338 VARIABLE tmp750 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1385 SOURCE cnn.cpp:338 VARIABLE tmp749 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1772 SOURCE cnn.cpp:338 VARIABLE tmp746 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U808 SOURCE cnn.cpp:338 VARIABLE tmp753 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1386 SOURCE cnn.cpp:338 VARIABLE tmp752 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U809 SOURCE cnn.cpp:338 VARIABLE tmp755 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U810 SOURCE cnn.cpp:338 VARIABLE tmp756 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1387 SOURCE cnn.cpp:338 VARIABLE tmp754 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1773 SOURCE cnn.cpp:338 VARIABLE tmp751 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1966 SOURCE cnn.cpp:338 VARIABLE tmp745 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U811 SOURCE cnn.cpp:338 VARIABLE tmp760 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1388 SOURCE cnn.cpp:338 VARIABLE tmp759 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U812 SOURCE cnn.cpp:338 VARIABLE tmp762 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1389 SOURCE cnn.cpp:338 VARIABLE tmp761 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1774 SOURCE cnn.cpp:338 VARIABLE tmp758 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U813 SOURCE cnn.cpp:338 VARIABLE tmp765 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1390 SOURCE cnn.cpp:338 VARIABLE tmp764 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U814 SOURCE cnn.cpp:338 VARIABLE tmp767 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U815 SOURCE cnn.cpp:338 VARIABLE tmp768 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1391 SOURCE cnn.cpp:338 VARIABLE tmp766 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1775 SOURCE cnn.cpp:338 VARIABLE tmp763 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1967 SOURCE cnn.cpp:338 VARIABLE tmp757 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2063 SOURCE cnn.cpp:338 VARIABLE add57_3_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2737 SOURCE cnn.cpp:339 VARIABLE mul50_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2738 SOURCE cnn.cpp:339 VARIABLE mul50_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3537 SOURCE cnn.cpp:339 VARIABLE mul50_4_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2739 SOURCE cnn.cpp:339 VARIABLE mul50_4_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2740 SOURCE cnn.cpp:339 VARIABLE mul50_4_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3538 SOURCE cnn.cpp:339 VARIABLE mul50_4_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2741 SOURCE cnn.cpp:339 VARIABLE mul50_4_1912_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2742 SOURCE cnn.cpp:339 VARIABLE mul50_4_1912_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2743 SOURCE cnn.cpp:339 VARIABLE mul50_4_1912_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2744 SOURCE cnn.cpp:339 VARIABLE mul50_4_1912_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2745 SOURCE cnn.cpp:339 VARIABLE mul50_4_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2746 SOURCE cnn.cpp:339 VARIABLE mul50_4_2920_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3539 SOURCE cnn.cpp:339 VARIABLE mul50_4_2920_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2747 SOURCE cnn.cpp:339 VARIABLE mul50_4_2920_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2748 SOURCE cnn.cpp:339 VARIABLE mul50_4_2920_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3540 SOURCE cnn.cpp:339 VARIABLE mul50_4_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2749 SOURCE cnn.cpp:339 VARIABLE mul50_4_3928_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2750 SOURCE cnn.cpp:339 VARIABLE mul50_4_3928_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3541 SOURCE cnn.cpp:339 VARIABLE mul50_4_3928_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2751 SOURCE cnn.cpp:339 VARIABLE mul50_4_3928_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2752 SOURCE cnn.cpp:339 VARIABLE mul50_4_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2753 SOURCE cnn.cpp:339 VARIABLE mul50_4_4936_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2754 SOURCE cnn.cpp:339 VARIABLE mul50_4_4936_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2755 SOURCE cnn.cpp:339 VARIABLE mul50_4_4936_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2756 SOURCE cnn.cpp:339 VARIABLE mul50_4_4936_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U816 SOURCE cnn.cpp:338 VARIABLE tmp772 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1392 SOURCE cnn.cpp:338 VARIABLE tmp771 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U817 SOURCE cnn.cpp:338 VARIABLE tmp774 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1393 SOURCE cnn.cpp:338 VARIABLE tmp773 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1776 SOURCE cnn.cpp:338 VARIABLE tmp770 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U818 SOURCE cnn.cpp:338 VARIABLE tmp777 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1394 SOURCE cnn.cpp:338 VARIABLE tmp776 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U819 SOURCE cnn.cpp:338 VARIABLE tmp779 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U820 SOURCE cnn.cpp:338 VARIABLE tmp780 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1395 SOURCE cnn.cpp:338 VARIABLE tmp778 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1777 SOURCE cnn.cpp:338 VARIABLE tmp775 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1968 SOURCE cnn.cpp:338 VARIABLE tmp769 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U821 SOURCE cnn.cpp:338 VARIABLE tmp784 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1396 SOURCE cnn.cpp:338 VARIABLE tmp783 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U822 SOURCE cnn.cpp:338 VARIABLE tmp786 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1397 SOURCE cnn.cpp:338 VARIABLE tmp785 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1778 SOURCE cnn.cpp:338 VARIABLE tmp782 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U823 SOURCE cnn.cpp:338 VARIABLE tmp789 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1398 SOURCE cnn.cpp:338 VARIABLE tmp788 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U824 SOURCE cnn.cpp:338 VARIABLE tmp791 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U825 SOURCE cnn.cpp:338 VARIABLE tmp792 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1399 SOURCE cnn.cpp:338 VARIABLE tmp790 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1779 SOURCE cnn.cpp:338 VARIABLE tmp787 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1969 SOURCE cnn.cpp:338 VARIABLE tmp781 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2064 SOURCE cnn.cpp:338 VARIABLE add57_4_4937_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2757 SOURCE cnn.cpp:339 VARIABLE mul50_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2758 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3542 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2759 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2760 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3543 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2761 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2762 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2763 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2764 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2765 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2766 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3544 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2767 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2768 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3545 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2769 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2770 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3546 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2771 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2772 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2773 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2774 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2775 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2776 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U826 SOURCE cnn.cpp:338 VARIABLE tmp796 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1400 SOURCE cnn.cpp:338 VARIABLE tmp795 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U827 SOURCE cnn.cpp:338 VARIABLE tmp798 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1401 SOURCE cnn.cpp:338 VARIABLE tmp797 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1780 SOURCE cnn.cpp:338 VARIABLE tmp794 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U828 SOURCE cnn.cpp:338 VARIABLE tmp801 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1402 SOURCE cnn.cpp:338 VARIABLE tmp800 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U829 SOURCE cnn.cpp:338 VARIABLE tmp803 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U830 SOURCE cnn.cpp:338 VARIABLE tmp804 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1403 SOURCE cnn.cpp:338 VARIABLE tmp802 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1781 SOURCE cnn.cpp:338 VARIABLE tmp799 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1970 SOURCE cnn.cpp:338 VARIABLE tmp793 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U831 SOURCE cnn.cpp:338 VARIABLE tmp808 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1404 SOURCE cnn.cpp:338 VARIABLE tmp807 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U832 SOURCE cnn.cpp:338 VARIABLE tmp810 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1405 SOURCE cnn.cpp:338 VARIABLE tmp809 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1782 SOURCE cnn.cpp:338 VARIABLE tmp806 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U833 SOURCE cnn.cpp:338 VARIABLE tmp813 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1406 SOURCE cnn.cpp:338 VARIABLE tmp812 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U834 SOURCE cnn.cpp:338 VARIABLE tmp815 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U835 SOURCE cnn.cpp:338 VARIABLE tmp816 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1407 SOURCE cnn.cpp:338 VARIABLE tmp814 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1783 SOURCE cnn.cpp:338 VARIABLE tmp811 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1971 SOURCE cnn.cpp:338 VARIABLE tmp805 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2065 SOURCE cnn.cpp:338 VARIABLE add57_4_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2777 SOURCE cnn.cpp:339 VARIABLE mul50_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2778 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3547 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2779 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2780 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3548 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2781 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2782 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2783 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2784 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2785 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2786 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3549 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2787 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2788 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3550 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2789 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2790 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3551 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2791 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2792 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2793 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2794 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2795 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2796 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U836 SOURCE cnn.cpp:338 VARIABLE tmp820 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1408 SOURCE cnn.cpp:338 VARIABLE tmp819 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U837 SOURCE cnn.cpp:338 VARIABLE tmp822 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1409 SOURCE cnn.cpp:338 VARIABLE tmp821 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1784 SOURCE cnn.cpp:338 VARIABLE tmp818 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U838 SOURCE cnn.cpp:338 VARIABLE tmp825 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1410 SOURCE cnn.cpp:338 VARIABLE tmp824 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U839 SOURCE cnn.cpp:338 VARIABLE tmp827 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U840 SOURCE cnn.cpp:338 VARIABLE tmp828 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1411 SOURCE cnn.cpp:338 VARIABLE tmp826 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1785 SOURCE cnn.cpp:338 VARIABLE tmp823 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1972 SOURCE cnn.cpp:338 VARIABLE tmp817 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U841 SOURCE cnn.cpp:338 VARIABLE tmp832 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1412 SOURCE cnn.cpp:338 VARIABLE tmp831 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U842 SOURCE cnn.cpp:338 VARIABLE tmp834 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1413 SOURCE cnn.cpp:338 VARIABLE tmp833 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1786 SOURCE cnn.cpp:338 VARIABLE tmp830 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U843 SOURCE cnn.cpp:338 VARIABLE tmp837 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1414 SOURCE cnn.cpp:338 VARIABLE tmp836 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U844 SOURCE cnn.cpp:338 VARIABLE tmp839 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U845 SOURCE cnn.cpp:338 VARIABLE tmp840 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1415 SOURCE cnn.cpp:338 VARIABLE tmp838 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1787 SOURCE cnn.cpp:338 VARIABLE tmp835 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1973 SOURCE cnn.cpp:338 VARIABLE tmp829 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2066 SOURCE cnn.cpp:338 VARIABLE add57_4_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2797 SOURCE cnn.cpp:339 VARIABLE mul50_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2798 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3552 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2799 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2800 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3553 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2801 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2802 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2803 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2804 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2805 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2806 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3554 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2807 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2808 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3555 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2809 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2810 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3556 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2811 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2812 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2813 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2814 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2815 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2816 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U846 SOURCE cnn.cpp:338 VARIABLE tmp844 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1416 SOURCE cnn.cpp:338 VARIABLE tmp843 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U847 SOURCE cnn.cpp:338 VARIABLE tmp846 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1417 SOURCE cnn.cpp:338 VARIABLE tmp845 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1788 SOURCE cnn.cpp:338 VARIABLE tmp842 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U848 SOURCE cnn.cpp:338 VARIABLE tmp849 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1418 SOURCE cnn.cpp:338 VARIABLE tmp848 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U849 SOURCE cnn.cpp:338 VARIABLE tmp851 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U850 SOURCE cnn.cpp:338 VARIABLE tmp852 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1419 SOURCE cnn.cpp:338 VARIABLE tmp850 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1789 SOURCE cnn.cpp:338 VARIABLE tmp847 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1974 SOURCE cnn.cpp:338 VARIABLE tmp841 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U851 SOURCE cnn.cpp:338 VARIABLE tmp856 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1420 SOURCE cnn.cpp:338 VARIABLE tmp855 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U852 SOURCE cnn.cpp:338 VARIABLE tmp858 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1421 SOURCE cnn.cpp:338 VARIABLE tmp857 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1790 SOURCE cnn.cpp:338 VARIABLE tmp854 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U853 SOURCE cnn.cpp:338 VARIABLE tmp861 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1422 SOURCE cnn.cpp:338 VARIABLE tmp860 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U854 SOURCE cnn.cpp:338 VARIABLE tmp863 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U855 SOURCE cnn.cpp:338 VARIABLE tmp864 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1423 SOURCE cnn.cpp:338 VARIABLE tmp862 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1791 SOURCE cnn.cpp:338 VARIABLE tmp859 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1975 SOURCE cnn.cpp:338 VARIABLE tmp853 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2067 SOURCE cnn.cpp:338 VARIABLE add57_4_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2817 SOURCE cnn.cpp:339 VARIABLE mul50_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2818 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3557 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2819 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2820 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3558 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2821 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2822 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2823 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2824 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2825 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2826 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3559 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2827 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2828 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3560 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2829 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2830 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3561 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2831 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2832 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2833 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2834 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2835 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2836 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U856 SOURCE cnn.cpp:338 VARIABLE tmp868 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1424 SOURCE cnn.cpp:338 VARIABLE tmp867 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U857 SOURCE cnn.cpp:338 VARIABLE tmp870 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1425 SOURCE cnn.cpp:338 VARIABLE tmp869 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1792 SOURCE cnn.cpp:338 VARIABLE tmp866 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U858 SOURCE cnn.cpp:338 VARIABLE tmp873 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1426 SOURCE cnn.cpp:338 VARIABLE tmp872 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U859 SOURCE cnn.cpp:338 VARIABLE tmp875 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U860 SOURCE cnn.cpp:338 VARIABLE tmp876 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1427 SOURCE cnn.cpp:338 VARIABLE tmp874 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1793 SOURCE cnn.cpp:338 VARIABLE tmp871 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1976 SOURCE cnn.cpp:338 VARIABLE tmp865 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U861 SOURCE cnn.cpp:338 VARIABLE tmp880 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1428 SOURCE cnn.cpp:338 VARIABLE tmp879 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U862 SOURCE cnn.cpp:338 VARIABLE tmp882 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1429 SOURCE cnn.cpp:338 VARIABLE tmp881 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1794 SOURCE cnn.cpp:338 VARIABLE tmp878 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U863 SOURCE cnn.cpp:338 VARIABLE tmp885 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1430 SOURCE cnn.cpp:338 VARIABLE tmp884 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U864 SOURCE cnn.cpp:338 VARIABLE tmp887 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U865 SOURCE cnn.cpp:338 VARIABLE tmp888 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1431 SOURCE cnn.cpp:338 VARIABLE tmp886 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1795 SOURCE cnn.cpp:338 VARIABLE tmp883 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1977 SOURCE cnn.cpp:338 VARIABLE tmp877 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2068 SOURCE cnn.cpp:338 VARIABLE add57_4_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2837 SOURCE cnn.cpp:339 VARIABLE mul50_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2838 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3562 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2839 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2840 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3563 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2841 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2842 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2843 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2844 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2845 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2846 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3564 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2847 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2848 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3565 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2849 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2850 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3566 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2851 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2852 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2853 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2854 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2855 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2856 SOURCE cnn.cpp:339 VARIABLE mul50_4_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U866 SOURCE cnn.cpp:338 VARIABLE tmp892 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1432 SOURCE cnn.cpp:338 VARIABLE tmp891 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U867 SOURCE cnn.cpp:338 VARIABLE tmp894 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1433 SOURCE cnn.cpp:338 VARIABLE tmp893 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1796 SOURCE cnn.cpp:338 VARIABLE tmp890 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U868 SOURCE cnn.cpp:338 VARIABLE tmp897 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1434 SOURCE cnn.cpp:338 VARIABLE tmp896 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U869 SOURCE cnn.cpp:338 VARIABLE tmp899 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U870 SOURCE cnn.cpp:338 VARIABLE tmp900 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1435 SOURCE cnn.cpp:338 VARIABLE tmp898 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1797 SOURCE cnn.cpp:338 VARIABLE tmp895 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1978 SOURCE cnn.cpp:338 VARIABLE tmp889 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U871 SOURCE cnn.cpp:338 VARIABLE tmp904 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1436 SOURCE cnn.cpp:338 VARIABLE tmp903 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U872 SOURCE cnn.cpp:338 VARIABLE tmp906 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1437 SOURCE cnn.cpp:338 VARIABLE tmp905 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1798 SOURCE cnn.cpp:338 VARIABLE tmp902 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U873 SOURCE cnn.cpp:338 VARIABLE tmp909 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1438 SOURCE cnn.cpp:338 VARIABLE tmp908 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U874 SOURCE cnn.cpp:338 VARIABLE tmp911 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U875 SOURCE cnn.cpp:338 VARIABLE tmp912 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1439 SOURCE cnn.cpp:338 VARIABLE tmp910 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1799 SOURCE cnn.cpp:338 VARIABLE tmp907 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1979 SOURCE cnn.cpp:338 VARIABLE tmp901 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2069 SOURCE cnn.cpp:338 VARIABLE add57_4_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2857 SOURCE cnn.cpp:339 VARIABLE mul50_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2858 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3567 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2859 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2860 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3568 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2861 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2862 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2863 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2864 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2865 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2866 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3569 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2867 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2868 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3570 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2869 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2870 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3571 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2871 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2872 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2873 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2874 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2875 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2876 SOURCE cnn.cpp:339 VARIABLE mul50_4_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U876 SOURCE cnn.cpp:338 VARIABLE tmp916 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1440 SOURCE cnn.cpp:338 VARIABLE tmp915 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U877 SOURCE cnn.cpp:338 VARIABLE tmp918 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1441 SOURCE cnn.cpp:338 VARIABLE tmp917 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1800 SOURCE cnn.cpp:338 VARIABLE tmp914 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U878 SOURCE cnn.cpp:338 VARIABLE tmp921 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1442 SOURCE cnn.cpp:338 VARIABLE tmp920 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U879 SOURCE cnn.cpp:338 VARIABLE tmp923 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U880 SOURCE cnn.cpp:338 VARIABLE tmp924 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1443 SOURCE cnn.cpp:338 VARIABLE tmp922 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1801 SOURCE cnn.cpp:338 VARIABLE tmp919 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1980 SOURCE cnn.cpp:338 VARIABLE tmp913 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U881 SOURCE cnn.cpp:338 VARIABLE tmp928 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1444 SOURCE cnn.cpp:338 VARIABLE tmp927 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U882 SOURCE cnn.cpp:338 VARIABLE tmp930 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1445 SOURCE cnn.cpp:338 VARIABLE tmp929 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1802 SOURCE cnn.cpp:338 VARIABLE tmp926 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U883 SOURCE cnn.cpp:338 VARIABLE tmp933 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1446 SOURCE cnn.cpp:338 VARIABLE tmp932 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U884 SOURCE cnn.cpp:338 VARIABLE tmp935 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U885 SOURCE cnn.cpp:338 VARIABLE tmp936 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1447 SOURCE cnn.cpp:338 VARIABLE tmp934 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1803 SOURCE cnn.cpp:338 VARIABLE tmp931 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1981 SOURCE cnn.cpp:338 VARIABLE tmp925 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2070 SOURCE cnn.cpp:338 VARIABLE add57_4_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2877 SOURCE cnn.cpp:339 VARIABLE mul50_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2878 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3572 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2879 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2880 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3573 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2881 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2882 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2883 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2884 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2885 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2886 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3574 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2887 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2888 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3575 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2889 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2890 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2891 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2892 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2893 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2894 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2895 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2896 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2897 SOURCE cnn.cpp:339 VARIABLE mul50_4_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U886 SOURCE cnn.cpp:338 VARIABLE tmp940 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1448 SOURCE cnn.cpp:338 VARIABLE tmp939 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U887 SOURCE cnn.cpp:338 VARIABLE tmp942 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1449 SOURCE cnn.cpp:338 VARIABLE tmp941 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1804 SOURCE cnn.cpp:338 VARIABLE tmp938 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U888 SOURCE cnn.cpp:338 VARIABLE tmp945 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1450 SOURCE cnn.cpp:338 VARIABLE tmp944 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U889 SOURCE cnn.cpp:338 VARIABLE tmp947 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U890 SOURCE cnn.cpp:338 VARIABLE tmp948 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1451 SOURCE cnn.cpp:338 VARIABLE tmp946 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1805 SOURCE cnn.cpp:338 VARIABLE tmp943 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1982 SOURCE cnn.cpp:338 VARIABLE tmp937 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U891 SOURCE cnn.cpp:338 VARIABLE tmp952 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1452 SOURCE cnn.cpp:338 VARIABLE tmp951 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U892 SOURCE cnn.cpp:338 VARIABLE tmp954 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1453 SOURCE cnn.cpp:338 VARIABLE tmp953 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1806 SOURCE cnn.cpp:338 VARIABLE tmp950 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U893 SOURCE cnn.cpp:338 VARIABLE tmp957 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1454 SOURCE cnn.cpp:338 VARIABLE tmp956 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U894 SOURCE cnn.cpp:338 VARIABLE tmp959 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U895 SOURCE cnn.cpp:338 VARIABLE tmp960 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1455 SOURCE cnn.cpp:338 VARIABLE tmp958 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1807 SOURCE cnn.cpp:338 VARIABLE tmp955 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1983 SOURCE cnn.cpp:338 VARIABLE tmp949 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2071 SOURCE cnn.cpp:338 VARIABLE add57_4_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2898 SOURCE cnn.cpp:339 VARIABLE mul50_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2899 SOURCE cnn.cpp:339 VARIABLE mul50_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3576 SOURCE cnn.cpp:339 VARIABLE mul50_5_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2900 SOURCE cnn.cpp:339 VARIABLE mul50_5_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2901 SOURCE cnn.cpp:339 VARIABLE mul50_5_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3577 SOURCE cnn.cpp:339 VARIABLE mul50_5_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2902 SOURCE cnn.cpp:339 VARIABLE mul50_5_1672_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2903 SOURCE cnn.cpp:339 VARIABLE mul50_5_1672_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2904 SOURCE cnn.cpp:339 VARIABLE mul50_5_1672_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2905 SOURCE cnn.cpp:339 VARIABLE mul50_5_1672_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2906 SOURCE cnn.cpp:339 VARIABLE mul50_5_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2907 SOURCE cnn.cpp:339 VARIABLE mul50_5_2680_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3578 SOURCE cnn.cpp:339 VARIABLE mul50_5_2680_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2908 SOURCE cnn.cpp:339 VARIABLE mul50_5_2680_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2909 SOURCE cnn.cpp:339 VARIABLE mul50_5_2680_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3579 SOURCE cnn.cpp:339 VARIABLE mul50_5_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2910 SOURCE cnn.cpp:339 VARIABLE mul50_5_3688_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2911 SOURCE cnn.cpp:339 VARIABLE mul50_5_3688_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3580 SOURCE cnn.cpp:339 VARIABLE mul50_5_3688_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2912 SOURCE cnn.cpp:339 VARIABLE mul50_5_3688_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2913 SOURCE cnn.cpp:339 VARIABLE mul50_5_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2914 SOURCE cnn.cpp:339 VARIABLE mul50_5_4696_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2915 SOURCE cnn.cpp:339 VARIABLE mul50_5_4696_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2916 SOURCE cnn.cpp:339 VARIABLE mul50_5_4696_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2917 SOURCE cnn.cpp:339 VARIABLE mul50_5_4696_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U896 SOURCE cnn.cpp:338 VARIABLE tmp964 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1456 SOURCE cnn.cpp:338 VARIABLE tmp963 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U897 SOURCE cnn.cpp:338 VARIABLE tmp966 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1457 SOURCE cnn.cpp:338 VARIABLE tmp965 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1808 SOURCE cnn.cpp:338 VARIABLE tmp962 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U898 SOURCE cnn.cpp:338 VARIABLE tmp969 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1458 SOURCE cnn.cpp:338 VARIABLE tmp968 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U899 SOURCE cnn.cpp:338 VARIABLE tmp971 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U900 SOURCE cnn.cpp:338 VARIABLE tmp972 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1459 SOURCE cnn.cpp:338 VARIABLE tmp970 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1809 SOURCE cnn.cpp:338 VARIABLE tmp967 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1984 SOURCE cnn.cpp:338 VARIABLE tmp961 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U901 SOURCE cnn.cpp:338 VARIABLE tmp976 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1460 SOURCE cnn.cpp:338 VARIABLE tmp975 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U902 SOURCE cnn.cpp:338 VARIABLE tmp978 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1461 SOURCE cnn.cpp:338 VARIABLE tmp977 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1810 SOURCE cnn.cpp:338 VARIABLE tmp974 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U903 SOURCE cnn.cpp:338 VARIABLE tmp981 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1462 SOURCE cnn.cpp:338 VARIABLE tmp980 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U904 SOURCE cnn.cpp:338 VARIABLE tmp983 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U905 SOURCE cnn.cpp:338 VARIABLE tmp984 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1463 SOURCE cnn.cpp:338 VARIABLE tmp982 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1811 SOURCE cnn.cpp:338 VARIABLE tmp979 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1985 SOURCE cnn.cpp:338 VARIABLE tmp973 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2072 SOURCE cnn.cpp:338 VARIABLE add57_5_4697_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2918 SOURCE cnn.cpp:339 VARIABLE mul50_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2919 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3581 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2920 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2921 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3582 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2922 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2923 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2924 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2925 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2926 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2927 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3583 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2928 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2929 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3584 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2930 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2931 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3585 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2932 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2933 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2934 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2935 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2936 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2937 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U906 SOURCE cnn.cpp:338 VARIABLE tmp988 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1464 SOURCE cnn.cpp:338 VARIABLE tmp987 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U907 SOURCE cnn.cpp:338 VARIABLE tmp990 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1465 SOURCE cnn.cpp:338 VARIABLE tmp989 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1812 SOURCE cnn.cpp:338 VARIABLE tmp986 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U908 SOURCE cnn.cpp:338 VARIABLE tmp993 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1466 SOURCE cnn.cpp:338 VARIABLE tmp992 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U909 SOURCE cnn.cpp:338 VARIABLE tmp995 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U910 SOURCE cnn.cpp:338 VARIABLE tmp996 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1467 SOURCE cnn.cpp:338 VARIABLE tmp994 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1813 SOURCE cnn.cpp:338 VARIABLE tmp991 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1986 SOURCE cnn.cpp:338 VARIABLE tmp985 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U911 SOURCE cnn.cpp:338 VARIABLE tmp1000 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1468 SOURCE cnn.cpp:338 VARIABLE tmp999 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U912 SOURCE cnn.cpp:338 VARIABLE tmp1002 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1469 SOURCE cnn.cpp:338 VARIABLE tmp1001 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1814 SOURCE cnn.cpp:338 VARIABLE tmp998 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U913 SOURCE cnn.cpp:338 VARIABLE tmp1005 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1470 SOURCE cnn.cpp:338 VARIABLE tmp1004 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U914 SOURCE cnn.cpp:338 VARIABLE tmp1007 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U915 SOURCE cnn.cpp:338 VARIABLE tmp1008 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1471 SOURCE cnn.cpp:338 VARIABLE tmp1006 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1815 SOURCE cnn.cpp:338 VARIABLE tmp1003 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1987 SOURCE cnn.cpp:338 VARIABLE tmp997 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2073 SOURCE cnn.cpp:338 VARIABLE add57_5_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2938 SOURCE cnn.cpp:339 VARIABLE mul50_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2939 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3586 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2940 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2941 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3587 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2942 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2943 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2944 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2945 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2946 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2947 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3588 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2948 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2949 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3589 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2950 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2951 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3590 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2952 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2953 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2954 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2955 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2956 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2957 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U916 SOURCE cnn.cpp:338 VARIABLE tmp1012 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1472 SOURCE cnn.cpp:338 VARIABLE tmp1011 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U917 SOURCE cnn.cpp:338 VARIABLE tmp1014 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1473 SOURCE cnn.cpp:338 VARIABLE tmp1013 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1816 SOURCE cnn.cpp:338 VARIABLE tmp1010 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U918 SOURCE cnn.cpp:338 VARIABLE tmp1017 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1474 SOURCE cnn.cpp:338 VARIABLE tmp1016 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U919 SOURCE cnn.cpp:338 VARIABLE tmp1019 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U920 SOURCE cnn.cpp:338 VARIABLE tmp1020 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1475 SOURCE cnn.cpp:338 VARIABLE tmp1018 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1817 SOURCE cnn.cpp:338 VARIABLE tmp1015 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1988 SOURCE cnn.cpp:338 VARIABLE tmp1009 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U921 SOURCE cnn.cpp:338 VARIABLE tmp1024 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1476 SOURCE cnn.cpp:338 VARIABLE tmp1023 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U922 SOURCE cnn.cpp:338 VARIABLE tmp1026 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1477 SOURCE cnn.cpp:338 VARIABLE tmp1025 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1818 SOURCE cnn.cpp:338 VARIABLE tmp1022 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U923 SOURCE cnn.cpp:338 VARIABLE tmp1029 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1478 SOURCE cnn.cpp:338 VARIABLE tmp1028 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U924 SOURCE cnn.cpp:338 VARIABLE tmp1031 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U925 SOURCE cnn.cpp:338 VARIABLE tmp1032 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1479 SOURCE cnn.cpp:338 VARIABLE tmp1030 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1819 SOURCE cnn.cpp:338 VARIABLE tmp1027 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1989 SOURCE cnn.cpp:338 VARIABLE tmp1021 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2074 SOURCE cnn.cpp:338 VARIABLE add57_5_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2958 SOURCE cnn.cpp:339 VARIABLE mul50_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2959 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3591 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2960 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2961 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3592 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2962 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2963 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2964 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2965 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2966 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2967 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3593 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2968 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2969 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3594 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2970 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2971 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3595 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2972 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2973 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2974 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2975 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2976 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2977 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U926 SOURCE cnn.cpp:338 VARIABLE tmp1036 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1480 SOURCE cnn.cpp:338 VARIABLE tmp1035 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U927 SOURCE cnn.cpp:338 VARIABLE tmp1038 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1481 SOURCE cnn.cpp:338 VARIABLE tmp1037 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1820 SOURCE cnn.cpp:338 VARIABLE tmp1034 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U928 SOURCE cnn.cpp:338 VARIABLE tmp1041 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1482 SOURCE cnn.cpp:338 VARIABLE tmp1040 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U929 SOURCE cnn.cpp:338 VARIABLE tmp1043 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U930 SOURCE cnn.cpp:338 VARIABLE tmp1044 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1483 SOURCE cnn.cpp:338 VARIABLE tmp1042 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1821 SOURCE cnn.cpp:338 VARIABLE tmp1039 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1990 SOURCE cnn.cpp:338 VARIABLE tmp1033 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U931 SOURCE cnn.cpp:338 VARIABLE tmp1048 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1484 SOURCE cnn.cpp:338 VARIABLE tmp1047 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U932 SOURCE cnn.cpp:338 VARIABLE tmp1050 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1485 SOURCE cnn.cpp:338 VARIABLE tmp1049 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1822 SOURCE cnn.cpp:338 VARIABLE tmp1046 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U933 SOURCE cnn.cpp:338 VARIABLE tmp1053 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1486 SOURCE cnn.cpp:338 VARIABLE tmp1052 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U934 SOURCE cnn.cpp:338 VARIABLE tmp1055 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U935 SOURCE cnn.cpp:338 VARIABLE tmp1056 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1487 SOURCE cnn.cpp:338 VARIABLE tmp1054 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1823 SOURCE cnn.cpp:338 VARIABLE tmp1051 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1991 SOURCE cnn.cpp:338 VARIABLE tmp1045 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2075 SOURCE cnn.cpp:338 VARIABLE add57_5_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2978 SOURCE cnn.cpp:339 VARIABLE mul50_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2979 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3596 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2980 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2981 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3597 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2982 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2983 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2984 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2985 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2986 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2987 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3598 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2988 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2989 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3599 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2990 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2991 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3600 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2992 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2993 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2994 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2995 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2996 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2997 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U936 SOURCE cnn.cpp:338 VARIABLE tmp1060 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1488 SOURCE cnn.cpp:338 VARIABLE tmp1059 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U937 SOURCE cnn.cpp:338 VARIABLE tmp1062 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1489 SOURCE cnn.cpp:338 VARIABLE tmp1061 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1824 SOURCE cnn.cpp:338 VARIABLE tmp1058 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U938 SOURCE cnn.cpp:338 VARIABLE tmp1065 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1490 SOURCE cnn.cpp:338 VARIABLE tmp1064 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U939 SOURCE cnn.cpp:338 VARIABLE tmp1067 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U940 SOURCE cnn.cpp:338 VARIABLE tmp1068 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1491 SOURCE cnn.cpp:338 VARIABLE tmp1066 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1825 SOURCE cnn.cpp:338 VARIABLE tmp1063 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1992 SOURCE cnn.cpp:338 VARIABLE tmp1057 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U941 SOURCE cnn.cpp:338 VARIABLE tmp1072 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1492 SOURCE cnn.cpp:338 VARIABLE tmp1071 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U942 SOURCE cnn.cpp:338 VARIABLE tmp1074 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1493 SOURCE cnn.cpp:338 VARIABLE tmp1073 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1826 SOURCE cnn.cpp:338 VARIABLE tmp1070 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U943 SOURCE cnn.cpp:338 VARIABLE tmp1077 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1494 SOURCE cnn.cpp:338 VARIABLE tmp1076 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U944 SOURCE cnn.cpp:338 VARIABLE tmp1079 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U945 SOURCE cnn.cpp:338 VARIABLE tmp1080 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1495 SOURCE cnn.cpp:338 VARIABLE tmp1078 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1827 SOURCE cnn.cpp:338 VARIABLE tmp1075 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1993 SOURCE cnn.cpp:338 VARIABLE tmp1069 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2076 SOURCE cnn.cpp:338 VARIABLE add57_5_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2998 SOURCE cnn.cpp:339 VARIABLE mul50_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U2999 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3601 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3000 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3001 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3602 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3002 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3003 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3004 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3005 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3006 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3007 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3603 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3008 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3009 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3604 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3010 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3011 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3605 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3012 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3013 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3014 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3015 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3016 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3017 SOURCE cnn.cpp:339 VARIABLE mul50_5_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U946 SOURCE cnn.cpp:338 VARIABLE tmp1084 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1496 SOURCE cnn.cpp:338 VARIABLE tmp1083 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U947 SOURCE cnn.cpp:338 VARIABLE tmp1086 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1497 SOURCE cnn.cpp:338 VARIABLE tmp1085 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1828 SOURCE cnn.cpp:338 VARIABLE tmp1082 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U948 SOURCE cnn.cpp:338 VARIABLE tmp1089 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1498 SOURCE cnn.cpp:338 VARIABLE tmp1088 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U949 SOURCE cnn.cpp:338 VARIABLE tmp1091 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U950 SOURCE cnn.cpp:338 VARIABLE tmp1092 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1499 SOURCE cnn.cpp:338 VARIABLE tmp1090 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1829 SOURCE cnn.cpp:338 VARIABLE tmp1087 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1994 SOURCE cnn.cpp:338 VARIABLE tmp1081 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U951 SOURCE cnn.cpp:338 VARIABLE tmp1096 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1500 SOURCE cnn.cpp:338 VARIABLE tmp1095 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U952 SOURCE cnn.cpp:338 VARIABLE tmp1098 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1501 SOURCE cnn.cpp:338 VARIABLE tmp1097 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1830 SOURCE cnn.cpp:338 VARIABLE tmp1094 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U953 SOURCE cnn.cpp:338 VARIABLE tmp1101 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1502 SOURCE cnn.cpp:338 VARIABLE tmp1100 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U954 SOURCE cnn.cpp:338 VARIABLE tmp1103 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U955 SOURCE cnn.cpp:338 VARIABLE tmp1104 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1503 SOURCE cnn.cpp:338 VARIABLE tmp1102 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1831 SOURCE cnn.cpp:338 VARIABLE tmp1099 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1995 SOURCE cnn.cpp:338 VARIABLE tmp1093 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2077 SOURCE cnn.cpp:338 VARIABLE add57_5_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3018 SOURCE cnn.cpp:339 VARIABLE mul50_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3019 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3606 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3020 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3021 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3607 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3022 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3023 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3024 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3025 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3026 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3027 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3608 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3028 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3029 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3609 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3030 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3031 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3610 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3032 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3033 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3034 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3035 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3036 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3037 SOURCE cnn.cpp:339 VARIABLE mul50_5_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U956 SOURCE cnn.cpp:338 VARIABLE tmp1108 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1504 SOURCE cnn.cpp:338 VARIABLE tmp1107 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U957 SOURCE cnn.cpp:338 VARIABLE tmp1110 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1505 SOURCE cnn.cpp:338 VARIABLE tmp1109 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1832 SOURCE cnn.cpp:338 VARIABLE tmp1106 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U958 SOURCE cnn.cpp:338 VARIABLE tmp1113 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1506 SOURCE cnn.cpp:338 VARIABLE tmp1112 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U959 SOURCE cnn.cpp:338 VARIABLE tmp1115 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U960 SOURCE cnn.cpp:338 VARIABLE tmp1116 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1507 SOURCE cnn.cpp:338 VARIABLE tmp1114 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1833 SOURCE cnn.cpp:338 VARIABLE tmp1111 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1996 SOURCE cnn.cpp:338 VARIABLE tmp1105 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U961 SOURCE cnn.cpp:338 VARIABLE tmp1120 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1508 SOURCE cnn.cpp:338 VARIABLE tmp1119 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U962 SOURCE cnn.cpp:338 VARIABLE tmp1122 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1509 SOURCE cnn.cpp:338 VARIABLE tmp1121 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1834 SOURCE cnn.cpp:338 VARIABLE tmp1118 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U963 SOURCE cnn.cpp:338 VARIABLE tmp1125 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1510 SOURCE cnn.cpp:338 VARIABLE tmp1124 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U964 SOURCE cnn.cpp:338 VARIABLE tmp1127 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U965 SOURCE cnn.cpp:338 VARIABLE tmp1128 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1511 SOURCE cnn.cpp:338 VARIABLE tmp1126 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1835 SOURCE cnn.cpp:338 VARIABLE tmp1123 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1997 SOURCE cnn.cpp:338 VARIABLE tmp1117 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2078 SOURCE cnn.cpp:338 VARIABLE add57_5_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3038 SOURCE cnn.cpp:339 VARIABLE mul50_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3039 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3611 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3040 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3041 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3612 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3042 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3043 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3044 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3045 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3046 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3047 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3613 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3048 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3049 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3614 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3050 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3051 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3615 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3052 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3053 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3054 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3055 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3056 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3057 SOURCE cnn.cpp:339 VARIABLE mul50_5_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U966 SOURCE cnn.cpp:338 VARIABLE tmp1132 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1512 SOURCE cnn.cpp:338 VARIABLE tmp1131 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U967 SOURCE cnn.cpp:338 VARIABLE tmp1134 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1513 SOURCE cnn.cpp:338 VARIABLE tmp1133 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1836 SOURCE cnn.cpp:338 VARIABLE tmp1130 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U968 SOURCE cnn.cpp:338 VARIABLE tmp1137 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1514 SOURCE cnn.cpp:338 VARIABLE tmp1136 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U969 SOURCE cnn.cpp:338 VARIABLE tmp1139 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U970 SOURCE cnn.cpp:338 VARIABLE tmp1140 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1515 SOURCE cnn.cpp:338 VARIABLE tmp1138 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1837 SOURCE cnn.cpp:338 VARIABLE tmp1135 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1998 SOURCE cnn.cpp:338 VARIABLE tmp1129 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U971 SOURCE cnn.cpp:338 VARIABLE tmp1144 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1516 SOURCE cnn.cpp:338 VARIABLE tmp1143 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U972 SOURCE cnn.cpp:338 VARIABLE tmp1146 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1517 SOURCE cnn.cpp:338 VARIABLE tmp1145 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1838 SOURCE cnn.cpp:338 VARIABLE tmp1142 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U973 SOURCE cnn.cpp:338 VARIABLE tmp1149 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1518 SOURCE cnn.cpp:338 VARIABLE tmp1148 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U974 SOURCE cnn.cpp:338 VARIABLE tmp1151 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U975 SOURCE cnn.cpp:338 VARIABLE tmp1152 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1519 SOURCE cnn.cpp:338 VARIABLE tmp1150 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1839 SOURCE cnn.cpp:338 VARIABLE tmp1147 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1999 SOURCE cnn.cpp:338 VARIABLE tmp1141 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2079 SOURCE cnn.cpp:338 VARIABLE add57_5_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3058 SOURCE cnn.cpp:339 VARIABLE mul50_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3059 SOURCE cnn.cpp:339 VARIABLE mul50_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3616 SOURCE cnn.cpp:339 VARIABLE mul50_6_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3060 SOURCE cnn.cpp:339 VARIABLE mul50_6_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3061 SOURCE cnn.cpp:339 VARIABLE mul50_6_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3617 SOURCE cnn.cpp:339 VARIABLE mul50_6_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3062 SOURCE cnn.cpp:339 VARIABLE mul50_6_1432_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3063 SOURCE cnn.cpp:339 VARIABLE mul50_6_1432_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3064 SOURCE cnn.cpp:339 VARIABLE mul50_6_1432_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3065 SOURCE cnn.cpp:339 VARIABLE mul50_6_1432_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3066 SOURCE cnn.cpp:339 VARIABLE mul50_6_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3067 SOURCE cnn.cpp:339 VARIABLE mul50_6_2440_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3618 SOURCE cnn.cpp:339 VARIABLE mul50_6_2440_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3068 SOURCE cnn.cpp:339 VARIABLE mul50_6_2440_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3069 SOURCE cnn.cpp:339 VARIABLE mul50_6_2440_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3619 SOURCE cnn.cpp:339 VARIABLE mul50_6_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3070 SOURCE cnn.cpp:339 VARIABLE mul50_6_3448_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3071 SOURCE cnn.cpp:339 VARIABLE mul50_6_3448_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3620 SOURCE cnn.cpp:339 VARIABLE mul50_6_3448_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3072 SOURCE cnn.cpp:339 VARIABLE mul50_6_3448_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3073 SOURCE cnn.cpp:339 VARIABLE mul50_6_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3074 SOURCE cnn.cpp:339 VARIABLE mul50_6_4456_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3075 SOURCE cnn.cpp:339 VARIABLE mul50_6_4456_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3076 SOURCE cnn.cpp:339 VARIABLE mul50_6_4456_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3077 SOURCE cnn.cpp:339 VARIABLE mul50_6_4456_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U976 SOURCE cnn.cpp:338 VARIABLE tmp1156 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1520 SOURCE cnn.cpp:338 VARIABLE tmp1155 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U977 SOURCE cnn.cpp:338 VARIABLE tmp1158 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1521 SOURCE cnn.cpp:338 VARIABLE tmp1157 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1840 SOURCE cnn.cpp:338 VARIABLE tmp1154 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U978 SOURCE cnn.cpp:338 VARIABLE tmp1161 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1522 SOURCE cnn.cpp:338 VARIABLE tmp1160 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U979 SOURCE cnn.cpp:338 VARIABLE tmp1163 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U980 SOURCE cnn.cpp:338 VARIABLE tmp1164 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1523 SOURCE cnn.cpp:338 VARIABLE tmp1162 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1841 SOURCE cnn.cpp:338 VARIABLE tmp1159 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2000 SOURCE cnn.cpp:338 VARIABLE tmp1153 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U981 SOURCE cnn.cpp:338 VARIABLE tmp1168 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1524 SOURCE cnn.cpp:338 VARIABLE tmp1167 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U982 SOURCE cnn.cpp:338 VARIABLE tmp1170 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1525 SOURCE cnn.cpp:338 VARIABLE tmp1169 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1842 SOURCE cnn.cpp:338 VARIABLE tmp1166 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U983 SOURCE cnn.cpp:338 VARIABLE tmp1173 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1526 SOURCE cnn.cpp:338 VARIABLE tmp1172 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U984 SOURCE cnn.cpp:338 VARIABLE tmp1175 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U985 SOURCE cnn.cpp:338 VARIABLE tmp1176 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1527 SOURCE cnn.cpp:338 VARIABLE tmp1174 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1843 SOURCE cnn.cpp:338 VARIABLE tmp1171 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2001 SOURCE cnn.cpp:338 VARIABLE tmp1165 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2080 SOURCE cnn.cpp:338 VARIABLE add57_6_4457_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3078 SOURCE cnn.cpp:339 VARIABLE mul50_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3079 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3621 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3080 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3081 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3622 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3082 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3083 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3084 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3085 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3086 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3087 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3623 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3088 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3089 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3624 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3090 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3091 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3625 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3092 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3093 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3094 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3095 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3096 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3097 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U986 SOURCE cnn.cpp:338 VARIABLE tmp1180 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1528 SOURCE cnn.cpp:338 VARIABLE tmp1179 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U987 SOURCE cnn.cpp:338 VARIABLE tmp1182 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1529 SOURCE cnn.cpp:338 VARIABLE tmp1181 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1844 SOURCE cnn.cpp:338 VARIABLE tmp1178 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U988 SOURCE cnn.cpp:338 VARIABLE tmp1185 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1530 SOURCE cnn.cpp:338 VARIABLE tmp1184 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U989 SOURCE cnn.cpp:338 VARIABLE tmp1187 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U990 SOURCE cnn.cpp:338 VARIABLE tmp1188 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1531 SOURCE cnn.cpp:338 VARIABLE tmp1186 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1845 SOURCE cnn.cpp:338 VARIABLE tmp1183 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2002 SOURCE cnn.cpp:338 VARIABLE tmp1177 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U991 SOURCE cnn.cpp:338 VARIABLE tmp1192 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1532 SOURCE cnn.cpp:338 VARIABLE tmp1191 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U992 SOURCE cnn.cpp:338 VARIABLE tmp1194 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1533 SOURCE cnn.cpp:338 VARIABLE tmp1193 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1846 SOURCE cnn.cpp:338 VARIABLE tmp1190 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U993 SOURCE cnn.cpp:338 VARIABLE tmp1197 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1534 SOURCE cnn.cpp:338 VARIABLE tmp1196 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U994 SOURCE cnn.cpp:338 VARIABLE tmp1199 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U995 SOURCE cnn.cpp:338 VARIABLE tmp1200 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1535 SOURCE cnn.cpp:338 VARIABLE tmp1198 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1847 SOURCE cnn.cpp:338 VARIABLE tmp1195 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2003 SOURCE cnn.cpp:338 VARIABLE tmp1189 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2081 SOURCE cnn.cpp:338 VARIABLE add57_6_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3098 SOURCE cnn.cpp:339 VARIABLE mul50_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3099 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3626 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3100 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3101 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3627 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3102 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3103 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3104 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3105 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3106 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3107 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3628 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3108 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3109 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3629 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3110 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3111 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3630 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3112 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3113 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3114 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3115 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3116 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3117 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U996 SOURCE cnn.cpp:338 VARIABLE tmp1204 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1536 SOURCE cnn.cpp:338 VARIABLE tmp1203 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U997 SOURCE cnn.cpp:338 VARIABLE tmp1206 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1537 SOURCE cnn.cpp:338 VARIABLE tmp1205 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1848 SOURCE cnn.cpp:338 VARIABLE tmp1202 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U998 SOURCE cnn.cpp:338 VARIABLE tmp1209 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1538 SOURCE cnn.cpp:338 VARIABLE tmp1208 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U999 SOURCE cnn.cpp:338 VARIABLE tmp1211 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1000 SOURCE cnn.cpp:338 VARIABLE tmp1212 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1539 SOURCE cnn.cpp:338 VARIABLE tmp1210 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1849 SOURCE cnn.cpp:338 VARIABLE tmp1207 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2004 SOURCE cnn.cpp:338 VARIABLE tmp1201 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1001 SOURCE cnn.cpp:338 VARIABLE tmp1216 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1540 SOURCE cnn.cpp:338 VARIABLE tmp1215 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1002 SOURCE cnn.cpp:338 VARIABLE tmp1218 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1541 SOURCE cnn.cpp:338 VARIABLE tmp1217 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1850 SOURCE cnn.cpp:338 VARIABLE tmp1214 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1003 SOURCE cnn.cpp:338 VARIABLE tmp1221 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1542 SOURCE cnn.cpp:338 VARIABLE tmp1220 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1004 SOURCE cnn.cpp:338 VARIABLE tmp1223 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1005 SOURCE cnn.cpp:338 VARIABLE tmp1224 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1543 SOURCE cnn.cpp:338 VARIABLE tmp1222 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1851 SOURCE cnn.cpp:338 VARIABLE tmp1219 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2005 SOURCE cnn.cpp:338 VARIABLE tmp1213 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2082 SOURCE cnn.cpp:338 VARIABLE add57_6_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3118 SOURCE cnn.cpp:339 VARIABLE mul50_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3119 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3631 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3120 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3121 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3632 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3122 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3123 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3124 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3125 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3126 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3127 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3633 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3128 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3129 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3634 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3130 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3131 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3635 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3132 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3133 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3134 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3135 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3136 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3137 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1006 SOURCE cnn.cpp:338 VARIABLE tmp1228 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1544 SOURCE cnn.cpp:338 VARIABLE tmp1227 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1007 SOURCE cnn.cpp:338 VARIABLE tmp1230 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1545 SOURCE cnn.cpp:338 VARIABLE tmp1229 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1852 SOURCE cnn.cpp:338 VARIABLE tmp1226 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1008 SOURCE cnn.cpp:338 VARIABLE tmp1233 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1546 SOURCE cnn.cpp:338 VARIABLE tmp1232 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1009 SOURCE cnn.cpp:338 VARIABLE tmp1235 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1010 SOURCE cnn.cpp:338 VARIABLE tmp1236 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1547 SOURCE cnn.cpp:338 VARIABLE tmp1234 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1853 SOURCE cnn.cpp:338 VARIABLE tmp1231 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2006 SOURCE cnn.cpp:338 VARIABLE tmp1225 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1011 SOURCE cnn.cpp:338 VARIABLE tmp1240 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1548 SOURCE cnn.cpp:338 VARIABLE tmp1239 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1012 SOURCE cnn.cpp:338 VARIABLE tmp1242 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1549 SOURCE cnn.cpp:338 VARIABLE tmp1241 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1854 SOURCE cnn.cpp:338 VARIABLE tmp1238 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1013 SOURCE cnn.cpp:338 VARIABLE tmp1245 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1550 SOURCE cnn.cpp:338 VARIABLE tmp1244 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1014 SOURCE cnn.cpp:338 VARIABLE tmp1247 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1015 SOURCE cnn.cpp:338 VARIABLE tmp1248 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1551 SOURCE cnn.cpp:338 VARIABLE tmp1246 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1855 SOURCE cnn.cpp:338 VARIABLE tmp1243 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2007 SOURCE cnn.cpp:338 VARIABLE tmp1237 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2083 SOURCE cnn.cpp:338 VARIABLE add57_6_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3138 SOURCE cnn.cpp:339 VARIABLE mul50_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3139 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3636 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3140 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3141 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3637 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3142 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3143 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3144 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3145 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3146 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3147 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3638 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3148 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3149 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3639 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3150 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3151 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3640 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3152 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3153 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3154 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3155 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3156 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3157 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1016 SOURCE cnn.cpp:338 VARIABLE tmp1252 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1552 SOURCE cnn.cpp:338 VARIABLE tmp1251 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1017 SOURCE cnn.cpp:338 VARIABLE tmp1254 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1553 SOURCE cnn.cpp:338 VARIABLE tmp1253 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1856 SOURCE cnn.cpp:338 VARIABLE tmp1250 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1018 SOURCE cnn.cpp:338 VARIABLE tmp1257 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1554 SOURCE cnn.cpp:338 VARIABLE tmp1256 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1019 SOURCE cnn.cpp:338 VARIABLE tmp1259 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1020 SOURCE cnn.cpp:338 VARIABLE tmp1260 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1555 SOURCE cnn.cpp:338 VARIABLE tmp1258 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1857 SOURCE cnn.cpp:338 VARIABLE tmp1255 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2008 SOURCE cnn.cpp:338 VARIABLE tmp1249 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1021 SOURCE cnn.cpp:338 VARIABLE tmp1264 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1556 SOURCE cnn.cpp:338 VARIABLE tmp1263 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1022 SOURCE cnn.cpp:338 VARIABLE tmp1266 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1557 SOURCE cnn.cpp:338 VARIABLE tmp1265 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1858 SOURCE cnn.cpp:338 VARIABLE tmp1262 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1023 SOURCE cnn.cpp:338 VARIABLE tmp1269 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1558 SOURCE cnn.cpp:338 VARIABLE tmp1268 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1024 SOURCE cnn.cpp:338 VARIABLE tmp1271 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1025 SOURCE cnn.cpp:338 VARIABLE tmp1272 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1559 SOURCE cnn.cpp:338 VARIABLE tmp1270 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1859 SOURCE cnn.cpp:338 VARIABLE tmp1267 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2009 SOURCE cnn.cpp:338 VARIABLE tmp1261 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2084 SOURCE cnn.cpp:338 VARIABLE add57_6_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3158 SOURCE cnn.cpp:339 VARIABLE mul50_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3159 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3641 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3160 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3161 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3642 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3162 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3163 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3164 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3165 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3166 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3167 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3643 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3168 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3169 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3644 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3170 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3171 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3645 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3172 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3173 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3174 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3175 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3176 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3177 SOURCE cnn.cpp:339 VARIABLE mul50_6_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1026 SOURCE cnn.cpp:338 VARIABLE tmp1276 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1560 SOURCE cnn.cpp:338 VARIABLE tmp1275 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1027 SOURCE cnn.cpp:338 VARIABLE tmp1278 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1561 SOURCE cnn.cpp:338 VARIABLE tmp1277 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1860 SOURCE cnn.cpp:338 VARIABLE tmp1274 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1028 SOURCE cnn.cpp:338 VARIABLE tmp1281 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1562 SOURCE cnn.cpp:338 VARIABLE tmp1280 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1029 SOURCE cnn.cpp:338 VARIABLE tmp1283 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1030 SOURCE cnn.cpp:338 VARIABLE tmp1284 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1563 SOURCE cnn.cpp:338 VARIABLE tmp1282 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1861 SOURCE cnn.cpp:338 VARIABLE tmp1279 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2010 SOURCE cnn.cpp:338 VARIABLE tmp1273 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1031 SOURCE cnn.cpp:338 VARIABLE tmp1288 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1564 SOURCE cnn.cpp:338 VARIABLE tmp1287 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1032 SOURCE cnn.cpp:338 VARIABLE tmp1290 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1565 SOURCE cnn.cpp:338 VARIABLE tmp1289 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1862 SOURCE cnn.cpp:338 VARIABLE tmp1286 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1033 SOURCE cnn.cpp:338 VARIABLE tmp1293 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1566 SOURCE cnn.cpp:338 VARIABLE tmp1292 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1034 SOURCE cnn.cpp:338 VARIABLE tmp1295 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1035 SOURCE cnn.cpp:338 VARIABLE tmp1296 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1567 SOURCE cnn.cpp:338 VARIABLE tmp1294 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1863 SOURCE cnn.cpp:338 VARIABLE tmp1291 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2011 SOURCE cnn.cpp:338 VARIABLE tmp1285 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2085 SOURCE cnn.cpp:338 VARIABLE add57_6_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3178 SOURCE cnn.cpp:339 VARIABLE mul50_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3179 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3646 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3180 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3181 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3647 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3182 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3183 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3184 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3185 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3186 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3187 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3648 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3188 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3189 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3649 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3190 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3191 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3650 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3192 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3193 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3194 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3195 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3196 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3197 SOURCE cnn.cpp:339 VARIABLE mul50_6_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1036 SOURCE cnn.cpp:338 VARIABLE tmp1300 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1568 SOURCE cnn.cpp:338 VARIABLE tmp1299 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1037 SOURCE cnn.cpp:338 VARIABLE tmp1302 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1569 SOURCE cnn.cpp:338 VARIABLE tmp1301 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1864 SOURCE cnn.cpp:338 VARIABLE tmp1298 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1038 SOURCE cnn.cpp:338 VARIABLE tmp1305 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1570 SOURCE cnn.cpp:338 VARIABLE tmp1304 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1039 SOURCE cnn.cpp:338 VARIABLE tmp1307 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1040 SOURCE cnn.cpp:338 VARIABLE tmp1308 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1571 SOURCE cnn.cpp:338 VARIABLE tmp1306 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1865 SOURCE cnn.cpp:338 VARIABLE tmp1303 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2012 SOURCE cnn.cpp:338 VARIABLE tmp1297 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1041 SOURCE cnn.cpp:338 VARIABLE tmp1312 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1572 SOURCE cnn.cpp:338 VARIABLE tmp1311 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1042 SOURCE cnn.cpp:338 VARIABLE tmp1314 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1573 SOURCE cnn.cpp:338 VARIABLE tmp1313 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1866 SOURCE cnn.cpp:338 VARIABLE tmp1310 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1043 SOURCE cnn.cpp:338 VARIABLE tmp1317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1574 SOURCE cnn.cpp:338 VARIABLE tmp1316 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1044 SOURCE cnn.cpp:338 VARIABLE tmp1319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1045 SOURCE cnn.cpp:338 VARIABLE tmp1320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1575 SOURCE cnn.cpp:338 VARIABLE tmp1318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1867 SOURCE cnn.cpp:338 VARIABLE tmp1315 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2013 SOURCE cnn.cpp:338 VARIABLE tmp1309 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2086 SOURCE cnn.cpp:338 VARIABLE add57_6_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3198 SOURCE cnn.cpp:339 VARIABLE mul50_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3199 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3651 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3200 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3201 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3652 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3202 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3203 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3204 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3205 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3206 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3207 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3653 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3208 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3209 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3654 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3210 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3211 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3655 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3212 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3213 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3214 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3215 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3216 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3217 SOURCE cnn.cpp:339 VARIABLE mul50_6_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1046 SOURCE cnn.cpp:338 VARIABLE tmp1324 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1576 SOURCE cnn.cpp:338 VARIABLE tmp1323 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1047 SOURCE cnn.cpp:338 VARIABLE tmp1326 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1577 SOURCE cnn.cpp:338 VARIABLE tmp1325 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1868 SOURCE cnn.cpp:338 VARIABLE tmp1322 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1048 SOURCE cnn.cpp:338 VARIABLE tmp1329 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1578 SOURCE cnn.cpp:338 VARIABLE tmp1328 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1049 SOURCE cnn.cpp:338 VARIABLE tmp1331 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1050 SOURCE cnn.cpp:338 VARIABLE tmp1332 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1579 SOURCE cnn.cpp:338 VARIABLE tmp1330 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1869 SOURCE cnn.cpp:338 VARIABLE tmp1327 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2014 SOURCE cnn.cpp:338 VARIABLE tmp1321 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1051 SOURCE cnn.cpp:338 VARIABLE tmp1336 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1580 SOURCE cnn.cpp:338 VARIABLE tmp1335 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1052 SOURCE cnn.cpp:338 VARIABLE tmp1338 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1581 SOURCE cnn.cpp:338 VARIABLE tmp1337 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1870 SOURCE cnn.cpp:338 VARIABLE tmp1334 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1053 SOURCE cnn.cpp:338 VARIABLE tmp1341 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1582 SOURCE cnn.cpp:338 VARIABLE tmp1340 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1054 SOURCE cnn.cpp:338 VARIABLE tmp1343 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1055 SOURCE cnn.cpp:338 VARIABLE tmp1344 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1583 SOURCE cnn.cpp:338 VARIABLE tmp1342 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1871 SOURCE cnn.cpp:338 VARIABLE tmp1339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2015 SOURCE cnn.cpp:338 VARIABLE tmp1333 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2087 SOURCE cnn.cpp:338 VARIABLE add57_6_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3218 SOURCE cnn.cpp:339 VARIABLE mul50_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3219 SOURCE cnn.cpp:339 VARIABLE mul50_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3656 SOURCE cnn.cpp:339 VARIABLE mul50_7_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3220 SOURCE cnn.cpp:339 VARIABLE mul50_7_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3221 SOURCE cnn.cpp:339 VARIABLE mul50_7_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3657 SOURCE cnn.cpp:339 VARIABLE mul50_7_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3222 SOURCE cnn.cpp:339 VARIABLE mul50_7_1192_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3223 SOURCE cnn.cpp:339 VARIABLE mul50_7_1192_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3224 SOURCE cnn.cpp:339 VARIABLE mul50_7_1192_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3225 SOURCE cnn.cpp:339 VARIABLE mul50_7_1192_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3226 SOURCE cnn.cpp:339 VARIABLE mul50_7_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3227 SOURCE cnn.cpp:339 VARIABLE mul50_7_2200_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3658 SOURCE cnn.cpp:339 VARIABLE mul50_7_2200_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3228 SOURCE cnn.cpp:339 VARIABLE mul50_7_2200_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3229 SOURCE cnn.cpp:339 VARIABLE mul50_7_2200_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3659 SOURCE cnn.cpp:339 VARIABLE mul50_7_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3230 SOURCE cnn.cpp:339 VARIABLE mul50_7_3208_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3231 SOURCE cnn.cpp:339 VARIABLE mul50_7_3208_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3660 SOURCE cnn.cpp:339 VARIABLE mul50_7_3208_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3232 SOURCE cnn.cpp:339 VARIABLE mul50_7_3208_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3233 SOURCE cnn.cpp:339 VARIABLE mul50_7_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3234 SOURCE cnn.cpp:339 VARIABLE mul50_7_4216_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3235 SOURCE cnn.cpp:339 VARIABLE mul50_7_4216_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3236 SOURCE cnn.cpp:339 VARIABLE mul50_7_4216_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3237 SOURCE cnn.cpp:339 VARIABLE mul50_7_4216_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1056 SOURCE cnn.cpp:338 VARIABLE tmp1348 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1584 SOURCE cnn.cpp:338 VARIABLE tmp1347 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1057 SOURCE cnn.cpp:338 VARIABLE tmp1350 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1585 SOURCE cnn.cpp:338 VARIABLE tmp1349 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1872 SOURCE cnn.cpp:338 VARIABLE tmp1346 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1058 SOURCE cnn.cpp:338 VARIABLE tmp1353 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1586 SOURCE cnn.cpp:338 VARIABLE tmp1352 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1059 SOURCE cnn.cpp:338 VARIABLE tmp1355 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1060 SOURCE cnn.cpp:338 VARIABLE tmp1356 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1587 SOURCE cnn.cpp:338 VARIABLE tmp1354 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1873 SOURCE cnn.cpp:338 VARIABLE tmp1351 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2016 SOURCE cnn.cpp:338 VARIABLE tmp1345 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1061 SOURCE cnn.cpp:338 VARIABLE tmp1360 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1588 SOURCE cnn.cpp:338 VARIABLE tmp1359 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1062 SOURCE cnn.cpp:338 VARIABLE tmp1362 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1589 SOURCE cnn.cpp:338 VARIABLE tmp1361 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1874 SOURCE cnn.cpp:338 VARIABLE tmp1358 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1063 SOURCE cnn.cpp:338 VARIABLE tmp1365 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1590 SOURCE cnn.cpp:338 VARIABLE tmp1364 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1064 SOURCE cnn.cpp:338 VARIABLE tmp1367 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1065 SOURCE cnn.cpp:338 VARIABLE tmp1368 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1591 SOURCE cnn.cpp:338 VARIABLE tmp1366 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1875 SOURCE cnn.cpp:338 VARIABLE tmp1363 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2017 SOURCE cnn.cpp:338 VARIABLE tmp1357 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2088 SOURCE cnn.cpp:338 VARIABLE add57_7_4217_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3238 SOURCE cnn.cpp:339 VARIABLE mul50_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3239 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3661 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3240 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3241 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3662 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3242 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3243 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3244 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3245 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3246 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3247 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3663 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3248 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3249 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3664 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3250 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3251 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3665 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3252 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3253 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3254 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3255 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3256 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3257 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1066 SOURCE cnn.cpp:338 VARIABLE tmp1372 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1592 SOURCE cnn.cpp:338 VARIABLE tmp1371 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1067 SOURCE cnn.cpp:338 VARIABLE tmp1374 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1593 SOURCE cnn.cpp:338 VARIABLE tmp1373 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1876 SOURCE cnn.cpp:338 VARIABLE tmp1370 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1068 SOURCE cnn.cpp:338 VARIABLE tmp1377 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1594 SOURCE cnn.cpp:338 VARIABLE tmp1376 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1069 SOURCE cnn.cpp:338 VARIABLE tmp1379 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1070 SOURCE cnn.cpp:338 VARIABLE tmp1380 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1595 SOURCE cnn.cpp:338 VARIABLE tmp1378 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1877 SOURCE cnn.cpp:338 VARIABLE tmp1375 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2018 SOURCE cnn.cpp:338 VARIABLE tmp1369 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1071 SOURCE cnn.cpp:338 VARIABLE tmp1384 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1596 SOURCE cnn.cpp:338 VARIABLE tmp1383 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1072 SOURCE cnn.cpp:338 VARIABLE tmp1386 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1597 SOURCE cnn.cpp:338 VARIABLE tmp1385 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1878 SOURCE cnn.cpp:338 VARIABLE tmp1382 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE cnn.cpp:338 VARIABLE tmp1389 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1598 SOURCE cnn.cpp:338 VARIABLE tmp1388 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE cnn.cpp:338 VARIABLE tmp1391 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE cnn.cpp:338 VARIABLE tmp1392 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1599 SOURCE cnn.cpp:338 VARIABLE tmp1390 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1879 SOURCE cnn.cpp:338 VARIABLE tmp1387 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2019 SOURCE cnn.cpp:338 VARIABLE tmp1381 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2089 SOURCE cnn.cpp:338 VARIABLE add57_7_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3258 SOURCE cnn.cpp:339 VARIABLE mul50_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3259 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3666 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3260 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3261 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3667 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3262 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3263 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3264 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3265 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3266 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3267 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3668 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3268 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3269 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3669 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3270 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3271 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3670 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3272 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3273 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3274 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3275 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3276 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3277 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE cnn.cpp:338 VARIABLE tmp1396 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1600 SOURCE cnn.cpp:338 VARIABLE tmp1395 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1077 SOURCE cnn.cpp:338 VARIABLE tmp1398 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1601 SOURCE cnn.cpp:338 VARIABLE tmp1397 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1880 SOURCE cnn.cpp:338 VARIABLE tmp1394 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1078 SOURCE cnn.cpp:338 VARIABLE tmp1401 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1602 SOURCE cnn.cpp:338 VARIABLE tmp1400 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1079 SOURCE cnn.cpp:338 VARIABLE tmp1403 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1080 SOURCE cnn.cpp:338 VARIABLE tmp1404 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1603 SOURCE cnn.cpp:338 VARIABLE tmp1402 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1881 SOURCE cnn.cpp:338 VARIABLE tmp1399 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2020 SOURCE cnn.cpp:338 VARIABLE tmp1393 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1081 SOURCE cnn.cpp:338 VARIABLE tmp1408 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1604 SOURCE cnn.cpp:338 VARIABLE tmp1407 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1082 SOURCE cnn.cpp:338 VARIABLE tmp1410 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1605 SOURCE cnn.cpp:338 VARIABLE tmp1409 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1882 SOURCE cnn.cpp:338 VARIABLE tmp1406 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1083 SOURCE cnn.cpp:338 VARIABLE tmp1413 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1606 SOURCE cnn.cpp:338 VARIABLE tmp1412 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1084 SOURCE cnn.cpp:338 VARIABLE tmp1415 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1085 SOURCE cnn.cpp:338 VARIABLE tmp1416 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1607 SOURCE cnn.cpp:338 VARIABLE tmp1414 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1883 SOURCE cnn.cpp:338 VARIABLE tmp1411 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2021 SOURCE cnn.cpp:338 VARIABLE tmp1405 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2090 SOURCE cnn.cpp:338 VARIABLE add57_7_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3278 SOURCE cnn.cpp:339 VARIABLE mul50_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3279 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3671 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3280 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3281 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3672 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3282 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3283 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3284 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3285 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3286 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3287 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3673 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3288 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3289 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3674 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3290 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3291 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3675 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3292 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3293 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3294 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3295 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3296 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3297 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1086 SOURCE cnn.cpp:338 VARIABLE tmp1420 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1608 SOURCE cnn.cpp:338 VARIABLE tmp1419 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1087 SOURCE cnn.cpp:338 VARIABLE tmp1422 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1609 SOURCE cnn.cpp:338 VARIABLE tmp1421 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1884 SOURCE cnn.cpp:338 VARIABLE tmp1418 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1088 SOURCE cnn.cpp:338 VARIABLE tmp1425 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1610 SOURCE cnn.cpp:338 VARIABLE tmp1424 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1089 SOURCE cnn.cpp:338 VARIABLE tmp1427 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1090 SOURCE cnn.cpp:338 VARIABLE tmp1428 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1611 SOURCE cnn.cpp:338 VARIABLE tmp1426 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1885 SOURCE cnn.cpp:338 VARIABLE tmp1423 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2022 SOURCE cnn.cpp:338 VARIABLE tmp1417 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1091 SOURCE cnn.cpp:338 VARIABLE tmp1432 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1612 SOURCE cnn.cpp:338 VARIABLE tmp1431 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1092 SOURCE cnn.cpp:338 VARIABLE tmp1434 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1613 SOURCE cnn.cpp:338 VARIABLE tmp1433 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1886 SOURCE cnn.cpp:338 VARIABLE tmp1430 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1093 SOURCE cnn.cpp:338 VARIABLE tmp1437 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1614 SOURCE cnn.cpp:338 VARIABLE tmp1436 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1094 SOURCE cnn.cpp:338 VARIABLE tmp1439 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1095 SOURCE cnn.cpp:338 VARIABLE tmp1440 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1615 SOURCE cnn.cpp:338 VARIABLE tmp1438 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1887 SOURCE cnn.cpp:338 VARIABLE tmp1435 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2023 SOURCE cnn.cpp:338 VARIABLE tmp1429 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2091 SOURCE cnn.cpp:338 VARIABLE add57_7_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3298 SOURCE cnn.cpp:339 VARIABLE mul50_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3299 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3676 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3300 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3301 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3677 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3302 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3303 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3304 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3305 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3306 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3307 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3678 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3308 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3309 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3679 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3310 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3311 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3680 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3312 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3313 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3314 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3315 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3316 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3317 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1096 SOURCE cnn.cpp:338 VARIABLE tmp1444 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1616 SOURCE cnn.cpp:338 VARIABLE tmp1443 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1097 SOURCE cnn.cpp:338 VARIABLE tmp1446 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1617 SOURCE cnn.cpp:338 VARIABLE tmp1445 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1888 SOURCE cnn.cpp:338 VARIABLE tmp1442 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1098 SOURCE cnn.cpp:338 VARIABLE tmp1449 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1618 SOURCE cnn.cpp:338 VARIABLE tmp1448 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1099 SOURCE cnn.cpp:338 VARIABLE tmp1451 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1100 SOURCE cnn.cpp:338 VARIABLE tmp1452 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1619 SOURCE cnn.cpp:338 VARIABLE tmp1450 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1889 SOURCE cnn.cpp:338 VARIABLE tmp1447 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2024 SOURCE cnn.cpp:338 VARIABLE tmp1441 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1101 SOURCE cnn.cpp:338 VARIABLE tmp1456 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1620 SOURCE cnn.cpp:338 VARIABLE tmp1455 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1102 SOURCE cnn.cpp:338 VARIABLE tmp1458 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1621 SOURCE cnn.cpp:338 VARIABLE tmp1457 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1890 SOURCE cnn.cpp:338 VARIABLE tmp1454 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1103 SOURCE cnn.cpp:338 VARIABLE tmp1461 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1622 SOURCE cnn.cpp:338 VARIABLE tmp1460 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1104 SOURCE cnn.cpp:338 VARIABLE tmp1463 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1105 SOURCE cnn.cpp:338 VARIABLE tmp1464 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1623 SOURCE cnn.cpp:338 VARIABLE tmp1462 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1891 SOURCE cnn.cpp:338 VARIABLE tmp1459 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2025 SOURCE cnn.cpp:338 VARIABLE tmp1453 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2092 SOURCE cnn.cpp:338 VARIABLE add57_7_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3318 SOURCE cnn.cpp:339 VARIABLE mul50_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3319 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3681 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3320 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3321 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3682 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3322 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3323 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3324 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3325 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3326 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3327 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3683 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3328 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3329 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3684 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3330 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3331 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3685 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3332 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3333 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3334 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3335 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3336 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3337 SOURCE cnn.cpp:339 VARIABLE mul50_7_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1106 SOURCE cnn.cpp:338 VARIABLE tmp1468 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1624 SOURCE cnn.cpp:338 VARIABLE tmp1467 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1107 SOURCE cnn.cpp:338 VARIABLE tmp1470 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1625 SOURCE cnn.cpp:338 VARIABLE tmp1469 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1892 SOURCE cnn.cpp:338 VARIABLE tmp1466 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1108 SOURCE cnn.cpp:338 VARIABLE tmp1473 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1626 SOURCE cnn.cpp:338 VARIABLE tmp1472 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1109 SOURCE cnn.cpp:338 VARIABLE tmp1475 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1110 SOURCE cnn.cpp:338 VARIABLE tmp1476 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1627 SOURCE cnn.cpp:338 VARIABLE tmp1474 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1893 SOURCE cnn.cpp:338 VARIABLE tmp1471 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2026 SOURCE cnn.cpp:338 VARIABLE tmp1465 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1111 SOURCE cnn.cpp:338 VARIABLE tmp1480 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1628 SOURCE cnn.cpp:338 VARIABLE tmp1479 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1112 SOURCE cnn.cpp:338 VARIABLE tmp1482 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1629 SOURCE cnn.cpp:338 VARIABLE tmp1481 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1894 SOURCE cnn.cpp:338 VARIABLE tmp1478 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1113 SOURCE cnn.cpp:338 VARIABLE tmp1485 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1630 SOURCE cnn.cpp:338 VARIABLE tmp1484 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1114 SOURCE cnn.cpp:338 VARIABLE tmp1487 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1115 SOURCE cnn.cpp:338 VARIABLE tmp1488 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1631 SOURCE cnn.cpp:338 VARIABLE tmp1486 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1895 SOURCE cnn.cpp:338 VARIABLE tmp1483 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2027 SOURCE cnn.cpp:338 VARIABLE tmp1477 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2093 SOURCE cnn.cpp:338 VARIABLE add57_7_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3338 SOURCE cnn.cpp:339 VARIABLE mul50_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3339 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3686 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3340 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3341 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3687 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3342 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3343 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3344 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3345 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3346 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3347 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3688 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3348 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3349 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3689 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3350 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3351 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3690 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3352 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3353 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3354 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3355 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3356 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3357 SOURCE cnn.cpp:339 VARIABLE mul50_7_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1116 SOURCE cnn.cpp:338 VARIABLE tmp1492 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1632 SOURCE cnn.cpp:338 VARIABLE tmp1491 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1117 SOURCE cnn.cpp:338 VARIABLE tmp1494 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1633 SOURCE cnn.cpp:338 VARIABLE tmp1493 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1896 SOURCE cnn.cpp:338 VARIABLE tmp1490 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1118 SOURCE cnn.cpp:338 VARIABLE tmp1497 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1634 SOURCE cnn.cpp:338 VARIABLE tmp1496 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1119 SOURCE cnn.cpp:338 VARIABLE tmp1499 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1120 SOURCE cnn.cpp:338 VARIABLE tmp1500 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1635 SOURCE cnn.cpp:338 VARIABLE tmp1498 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1897 SOURCE cnn.cpp:338 VARIABLE tmp1495 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2028 SOURCE cnn.cpp:338 VARIABLE tmp1489 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1121 SOURCE cnn.cpp:338 VARIABLE tmp1504 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1636 SOURCE cnn.cpp:338 VARIABLE tmp1503 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1122 SOURCE cnn.cpp:338 VARIABLE tmp1506 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1637 SOURCE cnn.cpp:338 VARIABLE tmp1505 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1898 SOURCE cnn.cpp:338 VARIABLE tmp1502 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1123 SOURCE cnn.cpp:338 VARIABLE tmp1509 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1638 SOURCE cnn.cpp:338 VARIABLE tmp1508 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1124 SOURCE cnn.cpp:338 VARIABLE tmp1511 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1125 SOURCE cnn.cpp:338 VARIABLE tmp1512 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1639 SOURCE cnn.cpp:338 VARIABLE tmp1510 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1899 SOURCE cnn.cpp:338 VARIABLE tmp1507 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2029 SOURCE cnn.cpp:338 VARIABLE tmp1501 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2094 SOURCE cnn.cpp:338 VARIABLE add57_7_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3358 SOURCE cnn.cpp:339 VARIABLE mul50_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3359 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3691 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3360 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3361 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3692 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3362 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3363 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3364 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3365 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3366 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3367 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3693 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3368 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3369 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3694 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3370 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3371 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3695 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3372 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3373 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3374 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3375 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3376 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U3377 SOURCE cnn.cpp:339 VARIABLE mul50_7_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1126 SOURCE cnn.cpp:338 VARIABLE tmp1516 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1640 SOURCE cnn.cpp:338 VARIABLE tmp1515 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1127 SOURCE cnn.cpp:338 VARIABLE tmp1518 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1641 SOURCE cnn.cpp:338 VARIABLE tmp1517 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1900 SOURCE cnn.cpp:338 VARIABLE tmp1514 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1128 SOURCE cnn.cpp:338 VARIABLE tmp1521 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1642 SOURCE cnn.cpp:338 VARIABLE tmp1520 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1129 SOURCE cnn.cpp:338 VARIABLE tmp1523 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1130 SOURCE cnn.cpp:338 VARIABLE tmp1524 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1643 SOURCE cnn.cpp:338 VARIABLE tmp1522 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1901 SOURCE cnn.cpp:338 VARIABLE tmp1519 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2030 SOURCE cnn.cpp:338 VARIABLE tmp1513 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1131 SOURCE cnn.cpp:338 VARIABLE tmp1528 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1644 SOURCE cnn.cpp:338 VARIABLE tmp1527 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1132 SOURCE cnn.cpp:338 VARIABLE tmp1530 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1645 SOURCE cnn.cpp:338 VARIABLE tmp1529 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1902 SOURCE cnn.cpp:338 VARIABLE tmp1526 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1133 SOURCE cnn.cpp:338 VARIABLE tmp1533 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1646 SOURCE cnn.cpp:338 VARIABLE tmp1532 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1134 SOURCE cnn.cpp:338 VARIABLE tmp1535 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1135 SOURCE cnn.cpp:338 VARIABLE tmp1536 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1647 SOURCE cnn.cpp:338 VARIABLE tmp1534 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1903 SOURCE cnn.cpp:338 VARIABLE tmp1531 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2031 SOURCE cnn.cpp:338 VARIABLE tmp1525 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U2095 SOURCE cnn.cpp:338 VARIABLE add57_7_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_28849_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_1_fu_28855_p2 SOURCE cnn.cpp:319 VARIABLE add_ln319_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 8000 BRAM 0 URAM 0}} store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_1919_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_1937_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_1983_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_2027_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_2055_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_1_fu_2142_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_1_fu_2162_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_2246_p2 SOURCE cnn.cpp:258 VARIABLE add_ln258 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_2320_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_2065_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_2079_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U4347 SOURCE cnn.cpp:235 VARIABLE mul_ln235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_352_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i0_2_fu_1682_p2 SOURCE cnn.cpp:293 VARIABLE i0_2 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_1700_p2 SOURCE cnn.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 8005 BRAM 0 URAM 0}} kernel_cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_U SOURCE cnn.cpp:389 VARIABLE input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_1_U SOURCE cnn.cpp:389 VARIABLE input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_2_U SOURCE cnn.cpp:389 VARIABLE input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_3_U SOURCE cnn.cpp:389 VARIABLE input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_4_U SOURCE cnn.cpp:389 VARIABLE input_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_5_U SOURCE cnn.cpp:389 VARIABLE input_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_6_U SOURCE cnn.cpp:389 VARIABLE input_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_7_U SOURCE cnn.cpp:389 VARIABLE input_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_8_U SOURCE cnn.cpp:389 VARIABLE input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_9_U SOURCE cnn.cpp:389 VARIABLE input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_10_U SOURCE cnn.cpp:389 VARIABLE input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_11_U SOURCE cnn.cpp:389 VARIABLE input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_12_U SOURCE cnn.cpp:389 VARIABLE input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_13_U SOURCE cnn.cpp:389 VARIABLE input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_14_U SOURCE cnn.cpp:389 VARIABLE input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_15_U SOURCE cnn.cpp:389 VARIABLE input_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_16_U SOURCE cnn.cpp:389 VARIABLE input_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_17_U SOURCE cnn.cpp:389 VARIABLE input_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_18_U SOURCE cnn.cpp:389 VARIABLE input_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_19_U SOURCE cnn.cpp:389 VARIABLE input_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_20_U SOURCE cnn.cpp:389 VARIABLE input_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_21_U SOURCE cnn.cpp:389 VARIABLE input_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_22_U SOURCE cnn.cpp:389 VARIABLE input_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_23_U SOURCE cnn.cpp:389 VARIABLE input_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_24_U SOURCE cnn.cpp:389 VARIABLE input_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_25_U SOURCE cnn.cpp:389 VARIABLE input_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_26_U SOURCE cnn.cpp:389 VARIABLE input_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_27_U SOURCE cnn.cpp:389 VARIABLE input_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_28_U SOURCE cnn.cpp:389 VARIABLE input_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_29_U SOURCE cnn.cpp:389 VARIABLE input_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_30_U SOURCE cnn.cpp:389 VARIABLE input_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_31_U SOURCE cnn.cpp:389 VARIABLE input_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_32_U SOURCE cnn.cpp:389 VARIABLE input_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_33_U SOURCE cnn.cpp:389 VARIABLE input_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_34_U SOURCE cnn.cpp:389 VARIABLE input_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_35_U SOURCE cnn.cpp:389 VARIABLE input_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_36_U SOURCE cnn.cpp:389 VARIABLE input_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_37_U SOURCE cnn.cpp:389 VARIABLE input_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_38_U SOURCE cnn.cpp:389 VARIABLE input_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_39_U SOURCE cnn.cpp:389 VARIABLE input_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_40_U SOURCE cnn.cpp:389 VARIABLE input_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_41_U SOURCE cnn.cpp:389 VARIABLE input_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_42_U SOURCE cnn.cpp:389 VARIABLE input_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_43_U SOURCE cnn.cpp:389 VARIABLE input_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_44_U SOURCE cnn.cpp:389 VARIABLE input_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_45_U SOURCE cnn.cpp:389 VARIABLE input_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_46_U SOURCE cnn.cpp:389 VARIABLE input_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_47_U SOURCE cnn.cpp:389 VARIABLE input_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_48_U SOURCE cnn.cpp:389 VARIABLE input_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_49_U SOURCE cnn.cpp:389 VARIABLE input_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_50_U SOURCE cnn.cpp:389 VARIABLE input_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_51_U SOURCE cnn.cpp:389 VARIABLE input_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_52_U SOURCE cnn.cpp:389 VARIABLE input_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_53_U SOURCE cnn.cpp:389 VARIABLE input_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_54_U SOURCE cnn.cpp:389 VARIABLE input_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_55_U SOURCE cnn.cpp:389 VARIABLE input_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_56_U SOURCE cnn.cpp:389 VARIABLE input_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_57_U SOURCE cnn.cpp:389 VARIABLE input_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_58_U SOURCE cnn.cpp:389 VARIABLE input_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_59_U SOURCE cnn.cpp:389 VARIABLE input_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_60_U SOURCE cnn.cpp:389 VARIABLE input_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_61_U SOURCE cnn.cpp:389 VARIABLE input_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_62_U SOURCE cnn.cpp:389 VARIABLE input_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_63_U SOURCE cnn.cpp:389 VARIABLE input_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_64_U SOURCE cnn.cpp:389 VARIABLE input_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_65_U SOURCE cnn.cpp:389 VARIABLE input_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_66_U SOURCE cnn.cpp:389 VARIABLE input_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_67_U SOURCE cnn.cpp:389 VARIABLE input_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_68_U SOURCE cnn.cpp:389 VARIABLE input_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_69_U SOURCE cnn.cpp:389 VARIABLE input_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_70_U SOURCE cnn.cpp:389 VARIABLE input_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_71_U SOURCE cnn.cpp:389 VARIABLE input_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_72_U SOURCE cnn.cpp:389 VARIABLE input_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_73_U SOURCE cnn.cpp:389 VARIABLE input_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_74_U SOURCE cnn.cpp:389 VARIABLE input_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_75_U SOURCE cnn.cpp:389 VARIABLE input_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_76_U SOURCE cnn.cpp:389 VARIABLE input_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_77_U SOURCE cnn.cpp:389 VARIABLE input_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_78_U SOURCE cnn.cpp:389 VARIABLE input_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_79_U SOURCE cnn.cpp:389 VARIABLE input_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_80_U SOURCE cnn.cpp:389 VARIABLE input_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_81_U SOURCE cnn.cpp:389 VARIABLE input_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_82_U SOURCE cnn.cpp:389 VARIABLE input_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_83_U SOURCE cnn.cpp:389 VARIABLE input_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_84_U SOURCE cnn.cpp:389 VARIABLE input_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_85_U SOURCE cnn.cpp:389 VARIABLE input_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_86_U SOURCE cnn.cpp:389 VARIABLE input_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_87_U SOURCE cnn.cpp:389 VARIABLE input_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_88_U SOURCE cnn.cpp:389 VARIABLE input_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_89_U SOURCE cnn.cpp:389 VARIABLE input_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_90_U SOURCE cnn.cpp:389 VARIABLE input_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_91_U SOURCE cnn.cpp:389 VARIABLE input_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_92_U SOURCE cnn.cpp:389 VARIABLE input_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_93_U SOURCE cnn.cpp:389 VARIABLE input_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_94_U SOURCE cnn.cpp:389 VARIABLE input_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_95_U SOURCE cnn.cpp:389 VARIABLE input_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_96_U SOURCE cnn.cpp:389 VARIABLE input_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_97_U SOURCE cnn.cpp:389 VARIABLE input_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_98_U SOURCE cnn.cpp:389 VARIABLE input_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_99_U SOURCE cnn.cpp:389 VARIABLE input_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_100_U SOURCE cnn.cpp:389 VARIABLE input_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_101_U SOURCE cnn.cpp:389 VARIABLE input_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_102_U SOURCE cnn.cpp:389 VARIABLE input_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_103_U SOURCE cnn.cpp:389 VARIABLE input_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_104_U SOURCE cnn.cpp:389 VARIABLE input_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_105_U SOURCE cnn.cpp:389 VARIABLE input_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_106_U SOURCE cnn.cpp:389 VARIABLE input_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_107_U SOURCE cnn.cpp:389 VARIABLE input_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_108_U SOURCE cnn.cpp:389 VARIABLE input_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_109_U SOURCE cnn.cpp:389 VARIABLE input_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_110_U SOURCE cnn.cpp:389 VARIABLE input_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_111_U SOURCE cnn.cpp:389 VARIABLE input_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_112_U SOURCE cnn.cpp:389 VARIABLE input_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_113_U SOURCE cnn.cpp:389 VARIABLE input_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_114_U SOURCE cnn.cpp:389 VARIABLE input_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_115_U SOURCE cnn.cpp:389 VARIABLE input_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_116_U SOURCE cnn.cpp:389 VARIABLE input_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_117_U SOURCE cnn.cpp:389 VARIABLE input_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_118_U SOURCE cnn.cpp:389 VARIABLE input_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_119_U SOURCE cnn.cpp:389 VARIABLE input_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_120_U SOURCE cnn.cpp:389 VARIABLE input_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_121_U SOURCE cnn.cpp:389 VARIABLE input_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_122_U SOURCE cnn.cpp:389 VARIABLE input_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_123_U SOURCE cnn.cpp:389 VARIABLE input_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_124_U SOURCE cnn.cpp:389 VARIABLE input_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_125_U SOURCE cnn.cpp:389 VARIABLE input_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_126_U SOURCE cnn.cpp:389 VARIABLE input_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_127_U SOURCE cnn.cpp:389 VARIABLE input_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_128_U SOURCE cnn.cpp:389 VARIABLE input_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_129_U SOURCE cnn.cpp:389 VARIABLE input_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_130_U SOURCE cnn.cpp:389 VARIABLE input_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_131_U SOURCE cnn.cpp:389 VARIABLE input_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_132_U SOURCE cnn.cpp:389 VARIABLE input_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_133_U SOURCE cnn.cpp:389 VARIABLE input_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_134_U SOURCE cnn.cpp:389 VARIABLE input_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_135_U SOURCE cnn.cpp:389 VARIABLE input_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_136_U SOURCE cnn.cpp:389 VARIABLE input_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_137_U SOURCE cnn.cpp:389 VARIABLE input_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_138_U SOURCE cnn.cpp:389 VARIABLE input_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_139_U SOURCE cnn.cpp:389 VARIABLE input_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_140_U SOURCE cnn.cpp:389 VARIABLE input_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_141_U SOURCE cnn.cpp:389 VARIABLE input_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_142_U SOURCE cnn.cpp:389 VARIABLE input_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_143_U SOURCE cnn.cpp:389 VARIABLE input_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 361 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_U SOURCE cnn.cpp:390 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_1_U SOURCE cnn.cpp:390 VARIABLE output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_2_U SOURCE cnn.cpp:390 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_3_U SOURCE cnn.cpp:390 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_4_U SOURCE cnn.cpp:390 VARIABLE output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_5_U SOURCE cnn.cpp:390 VARIABLE output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_6_U SOURCE cnn.cpp:390 VARIABLE output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_7_U SOURCE cnn.cpp:390 VARIABLE output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_8_U SOURCE cnn.cpp:390 VARIABLE output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_9_U SOURCE cnn.cpp:390 VARIABLE output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_10_U SOURCE cnn.cpp:390 VARIABLE output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_11_U SOURCE cnn.cpp:390 VARIABLE output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_12_U SOURCE cnn.cpp:390 VARIABLE output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_13_U SOURCE cnn.cpp:390 VARIABLE output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_14_U SOURCE cnn.cpp:390 VARIABLE output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_15_U SOURCE cnn.cpp:390 VARIABLE output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_16_U SOURCE cnn.cpp:390 VARIABLE output_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_17_U SOURCE cnn.cpp:390 VARIABLE output_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_18_U SOURCE cnn.cpp:390 VARIABLE output_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_19_U SOURCE cnn.cpp:390 VARIABLE output_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_20_U SOURCE cnn.cpp:390 VARIABLE output_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_21_U SOURCE cnn.cpp:390 VARIABLE output_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_22_U SOURCE cnn.cpp:390 VARIABLE output_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_23_U SOURCE cnn.cpp:390 VARIABLE output_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_24_U SOURCE cnn.cpp:390 VARIABLE output_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_25_U SOURCE cnn.cpp:390 VARIABLE output_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_26_U SOURCE cnn.cpp:390 VARIABLE output_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_27_U SOURCE cnn.cpp:390 VARIABLE output_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_28_U SOURCE cnn.cpp:390 VARIABLE output_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_29_U SOURCE cnn.cpp:390 VARIABLE output_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_30_U SOURCE cnn.cpp:390 VARIABLE output_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_31_U SOURCE cnn.cpp:390 VARIABLE output_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_32_U SOURCE cnn.cpp:390 VARIABLE output_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_33_U SOURCE cnn.cpp:390 VARIABLE output_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_34_U SOURCE cnn.cpp:390 VARIABLE output_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_35_U SOURCE cnn.cpp:390 VARIABLE output_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_36_U SOURCE cnn.cpp:390 VARIABLE output_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_37_U SOURCE cnn.cpp:390 VARIABLE output_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_38_U SOURCE cnn.cpp:390 VARIABLE output_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_39_U SOURCE cnn.cpp:390 VARIABLE output_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_40_U SOURCE cnn.cpp:390 VARIABLE output_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_41_U SOURCE cnn.cpp:390 VARIABLE output_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_42_U SOURCE cnn.cpp:390 VARIABLE output_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_43_U SOURCE cnn.cpp:390 VARIABLE output_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_44_U SOURCE cnn.cpp:390 VARIABLE output_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_45_U SOURCE cnn.cpp:390 VARIABLE output_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_46_U SOURCE cnn.cpp:390 VARIABLE output_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_47_U SOURCE cnn.cpp:390 VARIABLE output_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_48_U SOURCE cnn.cpp:390 VARIABLE output_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_49_U SOURCE cnn.cpp:390 VARIABLE output_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_50_U SOURCE cnn.cpp:390 VARIABLE output_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_51_U SOURCE cnn.cpp:390 VARIABLE output_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_52_U SOURCE cnn.cpp:390 VARIABLE output_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_53_U SOURCE cnn.cpp:390 VARIABLE output_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_54_U SOURCE cnn.cpp:390 VARIABLE output_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_55_U SOURCE cnn.cpp:390 VARIABLE output_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_56_U SOURCE cnn.cpp:390 VARIABLE output_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_57_U SOURCE cnn.cpp:390 VARIABLE output_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_58_U SOURCE cnn.cpp:390 VARIABLE output_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_59_U SOURCE cnn.cpp:390 VARIABLE output_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_60_U SOURCE cnn.cpp:390 VARIABLE output_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_61_U SOURCE cnn.cpp:390 VARIABLE output_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_62_U SOURCE cnn.cpp:390 VARIABLE output_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_63_U SOURCE cnn.cpp:390 VARIABLE output_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 12544 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_U SOURCE cnn.cpp:391 VARIABLE weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_1_U SOURCE cnn.cpp:391 VARIABLE weight_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_2_U SOURCE cnn.cpp:391 VARIABLE weight_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_3_U SOURCE cnn.cpp:391 VARIABLE weight_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_4_U SOURCE cnn.cpp:391 VARIABLE weight_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_5_U SOURCE cnn.cpp:391 VARIABLE weight_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_6_U SOURCE cnn.cpp:391 VARIABLE weight_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_7_U SOURCE cnn.cpp:391 VARIABLE weight_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_8_U SOURCE cnn.cpp:391 VARIABLE weight_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_9_U SOURCE cnn.cpp:391 VARIABLE weight_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_10_U SOURCE cnn.cpp:391 VARIABLE weight_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_11_U SOURCE cnn.cpp:391 VARIABLE weight_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_12_U SOURCE cnn.cpp:391 VARIABLE weight_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_13_U SOURCE cnn.cpp:391 VARIABLE weight_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_14_U SOURCE cnn.cpp:391 VARIABLE weight_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_15_U SOURCE cnn.cpp:391 VARIABLE weight_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_16_U SOURCE cnn.cpp:391 VARIABLE weight_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_17_U SOURCE cnn.cpp:391 VARIABLE weight_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_18_U SOURCE cnn.cpp:391 VARIABLE weight_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_19_U SOURCE cnn.cpp:391 VARIABLE weight_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_20_U SOURCE cnn.cpp:391 VARIABLE weight_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_21_U SOURCE cnn.cpp:391 VARIABLE weight_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_22_U SOURCE cnn.cpp:391 VARIABLE weight_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_23_U SOURCE cnn.cpp:391 VARIABLE weight_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_24_U SOURCE cnn.cpp:391 VARIABLE weight_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}}} AREA {DSP 8005 BRAM 1784 URAM 25}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.9 seconds; current allocated memory: 1.038 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
Execute         syn_report -model kernel_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
Command       autosyn done; 746.79 sec.
Command     csynth_design done; 797.74 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 792.59 seconds. CPU system time: 2.44 seconds. Elapsed time: 797.74 seconds; current allocated memory: 790.645 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cnn xml_exists=1
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_9_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_mul_5ns_6ns_9_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_17_3_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       sc_get_clocks kernel_cnn 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cnn.prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
Command     export_design done; 30.2 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 24.11 seconds. CPU system time: 1.07 seconds. Elapsed time: 30.2 seconds; current allocated memory: 7.766 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Command         cleanup_all done; 0.52 sec.
Execute         cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Thu May 22 17:53:30 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.24 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.33 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.21 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.02 seconds; current allocated memory: 296.172 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.63 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.7 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,119 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,711 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,711 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,730 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,730 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,505 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,505 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,320 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 21,312 Array/Struct (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 21,312 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,910 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,910 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,912 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,912 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,078 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,715 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,715 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,719 Performance (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,719 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,713 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,713 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,713 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,733 HW Transforms (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,733 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,824 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,824 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 4 on dimension 2. Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.34 seconds. CPU system time: 0.63 seconds. Elapsed time: 8.76 seconds; current allocated memory: 300.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.219 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 305.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.47 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 314.082 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 2.41 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...800 expression(s) balanced.
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 350.562 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
Command           transform done; 3.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 443.895 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 7.72 sec.
Command       elaborate done; 21.51 sec.
Execute       ap_eval exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
Execute         ap_set_top_model kernel_cnn 
Execute         get_model_list kernel_cnn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_cnn 
Execute         preproc_iomode -model cnn 
Execute         preproc_iomode -model store_output_S0 
Execute         preproc_iomode -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         preproc_iomode -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         preproc_iomode -model load_input_S0 
Execute         preproc_iomode -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         preproc_iomode -model load_output_S0 
Execute         preproc_iomode -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         preproc_iomode -model load_weight_S0 
Execute         preproc_iomode -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Configuring Module : load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         apply_spec_resource_limit load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Configuring Module : load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         apply_spec_resource_limit load_weight_S0 
INFO-FLOW: Configuring Module : load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         apply_spec_resource_limit load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         apply_spec_resource_limit load_output_S0 
INFO-FLOW: Configuring Module : load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         apply_spec_resource_limit load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         apply_spec_resource_limit load_input_S0 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO-FLOW: Configuring Module : store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         apply_spec_resource_limit store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Configuring Module : store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         apply_spec_resource_limit store_output_S0 
INFO-FLOW: Configuring Module : cnn ...
Execute         set_default_model cnn 
Execute         apply_spec_resource_limit cnn 
INFO-FLOW: Configuring Module : kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         apply_spec_resource_limit kernel_cnn 
INFO-FLOW: Model list for preprocess: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Preprocessing Module: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         cdfg_preprocess -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Preprocessing Module: load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         cdfg_preprocess -model load_weight_S0 
Execute         rtl_gen_preprocess load_weight_S0 
INFO-FLOW: Preprocessing Module: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         cdfg_preprocess -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         cdfg_preprocess -model load_output_S0 
Execute         rtl_gen_preprocess load_output_S0 
INFO-FLOW: Preprocessing Module: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         cdfg_preprocess -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         cdfg_preprocess -model load_input_S0 
Execute         rtl_gen_preprocess load_input_S0 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Command         cdfg_preprocess done; 0.13 sec.
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO-FLOW: Preprocessing Module: store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         cdfg_preprocess -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Preprocessing Module: store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         cdfg_preprocess -model store_output_S0 
Execute         rtl_gen_preprocess store_output_S0 
INFO-FLOW: Preprocessing Module: cnn ...
Execute         set_default_model cnn 
Execute         cdfg_preprocess -model cnn 
Execute         rtl_gen_preprocess cnn 
INFO-FLOW: Preprocessing Module: kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         cdfg_preprocess -model kernel_cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for synthesis: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         schedule -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 449.539 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         bind -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.539 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0 
Execute         schedule -model load_weight_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.539 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0.
Execute         set_default_model load_weight_S0 
Execute         bind -model load_weight_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.539 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         schedule -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.137 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         bind -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 452.137 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0 
Execute         schedule -model load_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.137 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0.
Execute         set_default_model load_output_S0 
Execute         bind -model load_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.137 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         schedule -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [108]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:59) on local variable 'indvar' [112]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', cnn.cpp:59) [124]  (0.706 ns)
	'select' operation 8 bit ('select_ln58', cnn.cpp:58) [125]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln59', cnn.cpp:59) [133]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 458.184 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         bind -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 458.184 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0 
Execute         schedule -model load_input_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.551 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0.
Execute         set_default_model load_input_S0 
Execute         bind -model load_input_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 458.551 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         schedule -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 52.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 52.21 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         bind -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         schedule -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         bind -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0 
Execute         schedule -model store_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0.
Execute         set_default_model store_output_S0 
Execute         bind -model store_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn 
Execute         schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute         set_default_model cnn 
Execute         bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn 
Execute         schedule -model kernel_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn.
Execute         set_default_model kernel_cnn 
Execute         bind -model kernel_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 549.441 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn.
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0 
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0 
Execute         rtl_gen_preprocess cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for RTL generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 549.441 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         syn_report -csynth -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.adb 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 549.441 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0 
Execute         syn_report -csynth -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.adb 
Execute         db_write -model load_weight_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 549.441 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         syn_report -csynth -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.adb 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 549.441 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0 
Execute         syn_report -csynth -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.adb 
Execute         db_write -model load_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 549.441 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         syn_report -csynth -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.adb 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 549.441 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0 
Execute         syn_report -csynth -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.adb 
Execute         db_write -model load_input_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' is 122779 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
Command         create_rtl_model done; 2.62 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.61 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.7 seconds; current allocated memory: 626.500 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.38 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.adb 
Command         db_write done; 0.4 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 2.71 sec.
Execute         gen_tb_info cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.57 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.8 seconds; current allocated memory: 691.117 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         syn_report -csynth -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.adb 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 706.234 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0 
Execute         syn_report -csynth -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.adb 
Execute         db_write -model store_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 712.941 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn 
Execute         gen_rtl cnn -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn 
Execute         syn_report -csynth -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.adb 
Execute         db_write -model cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn -top_prefix  -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 719.312 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn 
Execute         syn_report -csynth -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model kernel_cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.adb 
Execute         db_write -model kernel_cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         syn_report -designview -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.design.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -csynthDesign -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.rpt -MHOut /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -wcfg -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.protoinst 
Execute         sc_get_clocks kernel_cnn 
Execute         sc_get_portdomain kernel_cnn 
INFO-FLOW: Model list for RTL component generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Handling components in module [load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_weight_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_16ns_23_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: Handling components in module [load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_19ns_26_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: Handling components in module [load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component kernel_cnn_urem_8ns_5ns_4_12_1.
INFO-FLOW: Append model kernel_cnn_urem_8ns_5ns_4_12_1
INFO-FLOW: Found component kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1.
INFO-FLOW: Append model kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model kernel_cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component kernel_cnn_mul_5ns_6ns_10_1_1.
INFO-FLOW: Append model kernel_cnn_mul_5ns_6ns_10_1_1
INFO-FLOW: Found component kernel_cnn_mul_6ns_8ns_13_1_1.
INFO-FLOW: Append model kernel_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_9_2_32_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_weight_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_kernel_input_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_input_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_weight_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_output_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_output_m_axi
INFO-FLOW: Found component kernel_cnn_control_s_axi.
INFO-FLOW: Append model kernel_cnn_control_s_axi
INFO-FLOW: Append model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: Append model load_weight_S0
INFO-FLOW: Append model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: Append model load_output_S0
INFO-FLOW: Append model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: Append model load_input_S0
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
INFO-FLOW: Append model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: Append model store_output_S0
INFO-FLOW: Append model cnn
INFO-FLOW: Append model kernel_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_16ns_23_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_19ns_26_1_1 kernel_cnn_mul_8ns_10ns_17_1_1 kernel_cnn_urem_8ns_5ns_4_12_1 kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_15ns_22_1_1 kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_urem_5ns_3ns_2_9_1 kernel_cnn_mul_5ns_6ns_10_1_1 kernel_cnn_mul_6ns_8ns_13_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_sparsemux_9_2_32_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_input_RAM_AUTO_1R1W kernel_cnn_output_RAM_AUTO_1R1W kernel_cnn_weight_RAM_AUTO_1R1W kernel_cnn_kernel_input_m_axi kernel_cnn_kernel_weight_m_axi kernel_cnn_kernel_output_m_axi kernel_cnn_control_s_axi load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_8ns_5ns_4_12_1
INFO-FLOW: To file: write model kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model kernel_cnn_mul_5ns_6ns_10_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_kernel_input_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_output_m_axi
INFO-FLOW: To file: write model kernel_cnn_control_s_axi
INFO-FLOW: To file: write model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: To file: write model load_weight_S0
INFO-FLOW: To file: write model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: To file: write model load_output_S0
INFO-FLOW: To file: write model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model load_input_S0
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
INFO-FLOW: To file: write model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: To file: write model store_output_S0
INFO-FLOW: To file: write model cnn
INFO-FLOW: To file: write model kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vlog' tclDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_5ns_6ns_10_1_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' expOnly='0'
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 735.082 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_5ns_6ns_10_1_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         sc_get_clocks kernel_cnn 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_input_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_input DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_output DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_weight_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_weight DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST kernel_cnn MODULE2INSTS {kernel_cnn kernel_cnn cnn grp_cnn_fu_692 load_weight_S0 grp_load_weight_S0_fu_411 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_output_S0 grp_load_output_S0_fu_469 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129 load_input_S0 grp_load_input_S0_fu_541 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 store_output_S0 grp_store_output_S0_fu_741 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813} INST2MODULE {kernel_cnn kernel_cnn grp_cnn_fu_692 cnn grp_load_weight_S0_fu_411 load_weight_S0 grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_output_S0_fu_469 load_output_S0 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_input_S0_fu_541 load_input_S0 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_store_output_S0_fu_741 store_output_S0 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5} INSTDATA {kernel_cnn {DEPTH 1 CHILDREN grp_cnn_fu_692} grp_cnn_fu_692 {DEPTH 2 CHILDREN {grp_load_weight_S0_fu_411 grp_load_output_S0_fu_469 grp_load_input_S0_fu_541 grp_store_output_S0_fu_741 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813}} grp_load_weight_S0_fu_411 {DEPTH 3 CHILDREN grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115} grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 {DEPTH 4 CHILDREN {}} grp_load_output_S0_fu_469 {DEPTH 3 CHILDREN grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129} grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129 {DEPTH 4 CHILDREN {}} grp_load_input_S0_fu_541 {DEPTH 3 CHILDREN grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257} grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 {DEPTH 4 CHILDREN {}} grp_store_output_S0_fu_741 {DEPTH 3 CHILDREN grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132} grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132 {DEPTH 4 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_547_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_604_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_651_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_701_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_746_p2 SOURCE cnn.cpp:182 VARIABLE empty LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_756_p2 SOURCE cnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_762_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_559_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_weight_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_23_1_1_U28 SOURCE cnn.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_193_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_1103_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_1112_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1197_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_1238_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_1266_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_1_fu_1292_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_1564_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1615_p2 SOURCE cnn.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_1656_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1516_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_1132_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U92 SOURCE cnn.cpp:112 VARIABLE mul_ln112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_221_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1625_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1712_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_5ns_5ns_10_4_1_U131 SOURCE cnn.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U129 SOURCE cnn.cpp:59 VARIABLE mul_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_5ns_5ns_10_4_1_U131 SOURCE cnn.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1674_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1680_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U233 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_477_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_14673_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_14691_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_14741_p2 SOURCE cnn.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_14793_p2 SOURCE cnn.cpp:317 VARIABLE empty LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_14906_p2 SOURCE cnn.cpp:317 VARIABLE empty_34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_14990_p2 SOURCE cnn.cpp:319 VARIABLE empty_37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_14996_p2 SOURCE cnn.cpp:319 VARIABLE empty_38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_15002_p2 SOURCE cnn.cpp:319 VARIABLE empty_39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_15008_p2 SOURCE cnn.cpp:319 VARIABLE empty_40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2031 SOURCE cnn.cpp:339 VARIABLE mul_ln339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2032 SOURCE cnn.cpp:339 VARIABLE mul_ln339_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2033 SOURCE cnn.cpp:339 VARIABLE mul_ln339_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2034 SOURCE cnn.cpp:339 VARIABLE mul_ln339_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2035 SOURCE cnn.cpp:339 VARIABLE mul_ln339_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_15110_p2 SOURCE cnn.cpp:319 VARIABLE empty_42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_15116_p2 SOURCE cnn.cpp:319 VARIABLE empty_43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_15122_p2 SOURCE cnn.cpp:319 VARIABLE empty_44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_15134_p2 SOURCE cnn.cpp:319 VARIABLE empty_46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U2036 SOURCE cnn.cpp:319 VARIABLE mul34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_15430_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_1_fu_15463_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_2_fu_15478_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_3_fu_15493_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_4_fu_15508_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1134 SOURCE cnn.cpp:339 VARIABLE mul LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2037 SOURCE cnn.cpp:339 VARIABLE mul_ln339_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_5_fu_15526_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_6_fu_15559_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_7_fu_15574_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_8_fu_15589_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_9_fu_15604_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1135 SOURCE cnn.cpp:339 VARIABLE mul50_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2038 SOURCE cnn.cpp:339 VARIABLE mul_ln339_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_10_fu_15622_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_11_fu_15655_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_12_fu_15670_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_13_fu_15685_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_14_fu_15700_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1136 SOURCE cnn.cpp:339 VARIABLE mul50_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2039 SOURCE cnn.cpp:339 VARIABLE mul_ln339_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_15_fu_15718_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_16_fu_15751_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_17_fu_15766_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_18_fu_15781_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_19_fu_15796_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1137 SOURCE cnn.cpp:339 VARIABLE mul50_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2040 SOURCE cnn.cpp:339 VARIABLE mul_ln339_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_20_fu_15814_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_21_fu_15847_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_22_fu_15862_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_23_fu_15877_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_24_fu_15892_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1138 SOURCE cnn.cpp:339 VARIABLE mul50_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1139 SOURCE cnn.cpp:339 VARIABLE mul50_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1140 SOURCE cnn.cpp:339 VARIABLE mul50_1984_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1141 SOURCE cnn.cpp:339 VARIABLE mul50_1984_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1142 SOURCE cnn.cpp:339 VARIABLE mul50_1984_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1143 SOURCE cnn.cpp:339 VARIABLE mul50_1984_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1144 SOURCE cnn.cpp:339 VARIABLE mul50_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1145 SOURCE cnn.cpp:339 VARIABLE mul50_2992_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1776 SOURCE cnn.cpp:339 VARIABLE mul50_2992_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1146 SOURCE cnn.cpp:339 VARIABLE mul50_2992_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1147 SOURCE cnn.cpp:339 VARIABLE mul50_2992_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1777 SOURCE cnn.cpp:339 VARIABLE mul50_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1148 SOURCE cnn.cpp:339 VARIABLE mul50_31000_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1149 SOURCE cnn.cpp:339 VARIABLE mul50_31000_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1778 SOURCE cnn.cpp:339 VARIABLE mul50_31000_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1150 SOURCE cnn.cpp:339 VARIABLE mul50_31000_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1151 SOURCE cnn.cpp:339 VARIABLE mul50_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1152 SOURCE cnn.cpp:339 VARIABLE mul50_41008_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1153 SOURCE cnn.cpp:339 VARIABLE mul50_41008_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1154 SOURCE cnn.cpp:339 VARIABLE mul50_41008_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1155 SOURCE cnn.cpp:339 VARIABLE mul50_41008_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U334 SOURCE cnn.cpp:338 VARIABLE tmp4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U654 SOURCE cnn.cpp:338 VARIABLE tmp3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U335 SOURCE cnn.cpp:338 VARIABLE tmp6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U655 SOURCE cnn.cpp:338 VARIABLE tmp5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U910 SOURCE cnn.cpp:338 VARIABLE tmp2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U336 SOURCE cnn.cpp:338 VARIABLE tmp9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U656 SOURCE cnn.cpp:338 VARIABLE tmp8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U337 SOURCE cnn.cpp:338 VARIABLE tmp11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U338 SOURCE cnn.cpp:338 VARIABLE tmp12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U657 SOURCE cnn.cpp:338 VARIABLE tmp10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U911 SOURCE cnn.cpp:338 VARIABLE tmp7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1038 SOURCE cnn.cpp:338 VARIABLE tmp1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U339 SOURCE cnn.cpp:338 VARIABLE tmp16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U658 SOURCE cnn.cpp:338 VARIABLE tmp15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U340 SOURCE cnn.cpp:338 VARIABLE tmp18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U659 SOURCE cnn.cpp:338 VARIABLE tmp17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U912 SOURCE cnn.cpp:338 VARIABLE tmp14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U341 SOURCE cnn.cpp:338 VARIABLE tmp21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U660 SOURCE cnn.cpp:338 VARIABLE tmp20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U342 SOURCE cnn.cpp:338 VARIABLE tmp23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U343 SOURCE cnn.cpp:338 VARIABLE tmp24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U661 SOURCE cnn.cpp:338 VARIABLE tmp22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U913 SOURCE cnn.cpp:338 VARIABLE tmp19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1039 SOURCE cnn.cpp:338 VARIABLE tmp13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1102 SOURCE cnn.cpp:338 VARIABLE add57_41009_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1156 SOURCE cnn.cpp:339 VARIABLE mul50_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1157 SOURCE cnn.cpp:339 VARIABLE mul50_1748_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1779 SOURCE cnn.cpp:339 VARIABLE mul50_1748_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1158 SOURCE cnn.cpp:339 VARIABLE mul50_1748_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2041 SOURCE cnn.cpp:339 VARIABLE mul_ln339_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_25_fu_15910_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_26_fu_15943_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_26 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_27_fu_15958_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_27 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_28_fu_15973_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_28 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_29_fu_15988_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_29 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1159 SOURCE cnn.cpp:339 VARIABLE mul50_1748_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1780 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1160 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1161 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1162 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1163 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1164 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1165 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1781 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1166 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1167 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1782 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1168 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1169 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1783 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1170 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1171 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1172 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1173 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1174 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1175 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE cnn.cpp:338 VARIABLE tmp28 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U662 SOURCE cnn.cpp:338 VARIABLE tmp27 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U345 SOURCE cnn.cpp:338 VARIABLE tmp30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U663 SOURCE cnn.cpp:338 VARIABLE tmp29 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U914 SOURCE cnn.cpp:338 VARIABLE tmp26 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U346 SOURCE cnn.cpp:338 VARIABLE tmp33 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U664 SOURCE cnn.cpp:338 VARIABLE tmp32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U347 SOURCE cnn.cpp:338 VARIABLE tmp35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U348 SOURCE cnn.cpp:338 VARIABLE tmp36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U665 SOURCE cnn.cpp:338 VARIABLE tmp34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U915 SOURCE cnn.cpp:338 VARIABLE tmp31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1040 SOURCE cnn.cpp:338 VARIABLE tmp25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U349 SOURCE cnn.cpp:338 VARIABLE tmp40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U666 SOURCE cnn.cpp:338 VARIABLE tmp39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U350 SOURCE cnn.cpp:338 VARIABLE tmp42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U667 SOURCE cnn.cpp:338 VARIABLE tmp41 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U916 SOURCE cnn.cpp:338 VARIABLE tmp38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U351 SOURCE cnn.cpp:338 VARIABLE tmp45 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U668 SOURCE cnn.cpp:338 VARIABLE tmp44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U352 SOURCE cnn.cpp:338 VARIABLE tmp47 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U353 SOURCE cnn.cpp:338 VARIABLE tmp48 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U669 SOURCE cnn.cpp:338 VARIABLE tmp46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U917 SOURCE cnn.cpp:338 VARIABLE tmp43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1041 SOURCE cnn.cpp:338 VARIABLE tmp37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1103 SOURCE cnn.cpp:338 VARIABLE add57_1749_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1176 SOURCE cnn.cpp:339 VARIABLE mul50_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1177 SOURCE cnn.cpp:339 VARIABLE mul50_2760_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1784 SOURCE cnn.cpp:339 VARIABLE mul50_2760_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1178 SOURCE cnn.cpp:339 VARIABLE mul50_2760_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2042 SOURCE cnn.cpp:339 VARIABLE mul_ln339_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_30_fu_16006_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_31_fu_16039_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_32_fu_16054_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_33_fu_16069_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_33 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_34_fu_16084_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1179 SOURCE cnn.cpp:339 VARIABLE mul50_2760_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1785 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1180 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1181 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1182 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1183 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1184 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1185 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1786 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1186 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1187 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1787 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1188 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1189 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1788 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1190 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1191 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1192 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1193 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1194 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1195 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U354 SOURCE cnn.cpp:338 VARIABLE tmp52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U670 SOURCE cnn.cpp:338 VARIABLE tmp51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U355 SOURCE cnn.cpp:338 VARIABLE tmp54 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U671 SOURCE cnn.cpp:338 VARIABLE tmp53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U918 SOURCE cnn.cpp:338 VARIABLE tmp50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U356 SOURCE cnn.cpp:338 VARIABLE tmp57 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U672 SOURCE cnn.cpp:338 VARIABLE tmp56 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U357 SOURCE cnn.cpp:338 VARIABLE tmp59 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U358 SOURCE cnn.cpp:338 VARIABLE tmp60 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U673 SOURCE cnn.cpp:338 VARIABLE tmp58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U919 SOURCE cnn.cpp:338 VARIABLE tmp55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1042 SOURCE cnn.cpp:338 VARIABLE tmp49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U359 SOURCE cnn.cpp:338 VARIABLE tmp64 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U674 SOURCE cnn.cpp:338 VARIABLE tmp63 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U360 SOURCE cnn.cpp:338 VARIABLE tmp66 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U675 SOURCE cnn.cpp:338 VARIABLE tmp65 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U920 SOURCE cnn.cpp:338 VARIABLE tmp62 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U361 SOURCE cnn.cpp:338 VARIABLE tmp69 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U676 SOURCE cnn.cpp:338 VARIABLE tmp68 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U362 SOURCE cnn.cpp:338 VARIABLE tmp71 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U363 SOURCE cnn.cpp:338 VARIABLE tmp72 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U677 SOURCE cnn.cpp:338 VARIABLE tmp70 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U921 SOURCE cnn.cpp:338 VARIABLE tmp67 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1043 SOURCE cnn.cpp:338 VARIABLE tmp61 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1104 SOURCE cnn.cpp:338 VARIABLE add57_2761_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1196 SOURCE cnn.cpp:339 VARIABLE mul50_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1197 SOURCE cnn.cpp:339 VARIABLE mul50_3772_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1789 SOURCE cnn.cpp:339 VARIABLE mul50_3772_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1198 SOURCE cnn.cpp:339 VARIABLE mul50_3772_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2043 SOURCE cnn.cpp:339 VARIABLE mul_ln339_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_35_fu_16102_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_36_fu_16135_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_37_fu_16150_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_38_fu_16165_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_39_fu_16180_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1199 SOURCE cnn.cpp:339 VARIABLE mul50_3772_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1790 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1200 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1201 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1202 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1203 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1204 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1205 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1791 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1206 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1207 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1792 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1208 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1209 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1793 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1210 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1211 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1212 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1213 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1214 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1215 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U364 SOURCE cnn.cpp:338 VARIABLE tmp76 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U678 SOURCE cnn.cpp:338 VARIABLE tmp75 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U365 SOURCE cnn.cpp:338 VARIABLE tmp78 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U679 SOURCE cnn.cpp:338 VARIABLE tmp77 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U922 SOURCE cnn.cpp:338 VARIABLE tmp74 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U366 SOURCE cnn.cpp:338 VARIABLE tmp81 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U680 SOURCE cnn.cpp:338 VARIABLE tmp80 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U367 SOURCE cnn.cpp:338 VARIABLE tmp83 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U368 SOURCE cnn.cpp:338 VARIABLE tmp84 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U681 SOURCE cnn.cpp:338 VARIABLE tmp82 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U923 SOURCE cnn.cpp:338 VARIABLE tmp79 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1044 SOURCE cnn.cpp:338 VARIABLE tmp73 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U369 SOURCE cnn.cpp:338 VARIABLE tmp88 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U682 SOURCE cnn.cpp:338 VARIABLE tmp87 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U370 SOURCE cnn.cpp:338 VARIABLE tmp90 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U683 SOURCE cnn.cpp:338 VARIABLE tmp89 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U924 SOURCE cnn.cpp:338 VARIABLE tmp86 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U371 SOURCE cnn.cpp:338 VARIABLE tmp93 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U684 SOURCE cnn.cpp:338 VARIABLE tmp92 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE cnn.cpp:338 VARIABLE tmp95 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U373 SOURCE cnn.cpp:338 VARIABLE tmp96 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U685 SOURCE cnn.cpp:338 VARIABLE tmp94 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U925 SOURCE cnn.cpp:338 VARIABLE tmp91 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1045 SOURCE cnn.cpp:338 VARIABLE tmp85 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1105 SOURCE cnn.cpp:338 VARIABLE add57_3773_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1216 SOURCE cnn.cpp:339 VARIABLE mul50_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1217 SOURCE cnn.cpp:339 VARIABLE mul50_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1794 SOURCE cnn.cpp:339 VARIABLE mul50_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1218 SOURCE cnn.cpp:339 VARIABLE mul50_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2044 SOURCE cnn.cpp:339 VARIABLE mul_ln339_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_40_fu_16198_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_41_fu_16231_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_41 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_42_fu_16246_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_43_fu_16261_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_44_fu_16276_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1219 SOURCE cnn.cpp:339 VARIABLE mul50_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1795 SOURCE cnn.cpp:339 VARIABLE mul50_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1220 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1221 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1222 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1223 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1224 SOURCE cnn.cpp:339 VARIABLE mul50_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1225 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1796 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1226 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1227 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1797 SOURCE cnn.cpp:339 VARIABLE mul50_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1228 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1229 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1798 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1230 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1231 SOURCE cnn.cpp:339 VARIABLE mul50_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1232 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1233 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1234 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1235 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U374 SOURCE cnn.cpp:338 VARIABLE tmp100 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U686 SOURCE cnn.cpp:338 VARIABLE tmp99 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U375 SOURCE cnn.cpp:338 VARIABLE tmp102 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U687 SOURCE cnn.cpp:338 VARIABLE tmp101 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U926 SOURCE cnn.cpp:338 VARIABLE tmp98 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U376 SOURCE cnn.cpp:338 VARIABLE tmp105 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U688 SOURCE cnn.cpp:338 VARIABLE tmp104 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U377 SOURCE cnn.cpp:338 VARIABLE tmp107 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U378 SOURCE cnn.cpp:338 VARIABLE tmp108 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U689 SOURCE cnn.cpp:338 VARIABLE tmp106 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U927 SOURCE cnn.cpp:338 VARIABLE tmp103 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1046 SOURCE cnn.cpp:338 VARIABLE tmp97 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U379 SOURCE cnn.cpp:338 VARIABLE tmp112 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U690 SOURCE cnn.cpp:338 VARIABLE tmp111 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U380 SOURCE cnn.cpp:338 VARIABLE tmp114 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U691 SOURCE cnn.cpp:338 VARIABLE tmp113 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U928 SOURCE cnn.cpp:338 VARIABLE tmp110 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U381 SOURCE cnn.cpp:338 VARIABLE tmp117 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U692 SOURCE cnn.cpp:338 VARIABLE tmp116 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U382 SOURCE cnn.cpp:338 VARIABLE tmp119 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U383 SOURCE cnn.cpp:338 VARIABLE tmp120 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U693 SOURCE cnn.cpp:338 VARIABLE tmp118 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U929 SOURCE cnn.cpp:338 VARIABLE tmp115 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1047 SOURCE cnn.cpp:338 VARIABLE tmp109 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1106 SOURCE cnn.cpp:338 VARIABLE add57_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1236 SOURCE cnn.cpp:339 VARIABLE mul50_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1237 SOURCE cnn.cpp:339 VARIABLE mul50_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1799 SOURCE cnn.cpp:339 VARIABLE mul50_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1238 SOURCE cnn.cpp:339 VARIABLE mul50_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2045 SOURCE cnn.cpp:339 VARIABLE mul_ln339_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_45_fu_16294_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_45 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_46_fu_16327_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_47_fu_16342_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_47 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_48_fu_16357_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_48 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_49_fu_16372_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1239 SOURCE cnn.cpp:339 VARIABLE mul50_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1800 SOURCE cnn.cpp:339 VARIABLE mul50_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1240 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1241 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1242 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1243 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1244 SOURCE cnn.cpp:339 VARIABLE mul50_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1245 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1801 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1246 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1247 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1802 SOURCE cnn.cpp:339 VARIABLE mul50_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1248 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1249 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1803 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1250 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1251 SOURCE cnn.cpp:339 VARIABLE mul50_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1252 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1253 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1254 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1255 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U384 SOURCE cnn.cpp:338 VARIABLE tmp124 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U694 SOURCE cnn.cpp:338 VARIABLE tmp123 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U385 SOURCE cnn.cpp:338 VARIABLE tmp126 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U695 SOURCE cnn.cpp:338 VARIABLE tmp125 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U930 SOURCE cnn.cpp:338 VARIABLE tmp122 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U386 SOURCE cnn.cpp:338 VARIABLE tmp129 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U696 SOURCE cnn.cpp:338 VARIABLE tmp128 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U387 SOURCE cnn.cpp:338 VARIABLE tmp131 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U388 SOURCE cnn.cpp:338 VARIABLE tmp132 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U697 SOURCE cnn.cpp:338 VARIABLE tmp130 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U931 SOURCE cnn.cpp:338 VARIABLE tmp127 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1048 SOURCE cnn.cpp:338 VARIABLE tmp121 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U389 SOURCE cnn.cpp:338 VARIABLE tmp136 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U698 SOURCE cnn.cpp:338 VARIABLE tmp135 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U390 SOURCE cnn.cpp:338 VARIABLE tmp138 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U699 SOURCE cnn.cpp:338 VARIABLE tmp137 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U932 SOURCE cnn.cpp:338 VARIABLE tmp134 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U391 SOURCE cnn.cpp:338 VARIABLE tmp141 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U700 SOURCE cnn.cpp:338 VARIABLE tmp140 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U392 SOURCE cnn.cpp:338 VARIABLE tmp143 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U393 SOURCE cnn.cpp:338 VARIABLE tmp144 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U701 SOURCE cnn.cpp:338 VARIABLE tmp142 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U933 SOURCE cnn.cpp:338 VARIABLE tmp139 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1049 SOURCE cnn.cpp:338 VARIABLE tmp133 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1107 SOURCE cnn.cpp:338 VARIABLE add57_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1256 SOURCE cnn.cpp:339 VARIABLE mul50_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1257 SOURCE cnn.cpp:339 VARIABLE mul50_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1804 SOURCE cnn.cpp:339 VARIABLE mul50_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1258 SOURCE cnn.cpp:339 VARIABLE mul50_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2046 SOURCE cnn.cpp:339 VARIABLE mul_ln339_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_50_fu_16390_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_51_fu_16423_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_52_fu_16438_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_53_fu_16453_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_54_fu_16468_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_54 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1259 SOURCE cnn.cpp:339 VARIABLE mul50_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1805 SOURCE cnn.cpp:339 VARIABLE mul50_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1260 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1261 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1262 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1263 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1264 SOURCE cnn.cpp:339 VARIABLE mul50_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1265 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1806 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1266 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1267 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1807 SOURCE cnn.cpp:339 VARIABLE mul50_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1268 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1269 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1808 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1270 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1271 SOURCE cnn.cpp:339 VARIABLE mul50_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1272 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1273 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1274 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1275 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U394 SOURCE cnn.cpp:338 VARIABLE tmp148 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U702 SOURCE cnn.cpp:338 VARIABLE tmp147 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U395 SOURCE cnn.cpp:338 VARIABLE tmp150 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U703 SOURCE cnn.cpp:338 VARIABLE tmp149 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U934 SOURCE cnn.cpp:338 VARIABLE tmp146 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U396 SOURCE cnn.cpp:338 VARIABLE tmp153 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U704 SOURCE cnn.cpp:338 VARIABLE tmp152 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U397 SOURCE cnn.cpp:338 VARIABLE tmp155 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U398 SOURCE cnn.cpp:338 VARIABLE tmp156 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U705 SOURCE cnn.cpp:338 VARIABLE tmp154 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U935 SOURCE cnn.cpp:338 VARIABLE tmp151 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1050 SOURCE cnn.cpp:338 VARIABLE tmp145 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U399 SOURCE cnn.cpp:338 VARIABLE tmp160 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U706 SOURCE cnn.cpp:338 VARIABLE tmp159 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE cnn.cpp:338 VARIABLE tmp162 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U707 SOURCE cnn.cpp:338 VARIABLE tmp161 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U936 SOURCE cnn.cpp:338 VARIABLE tmp158 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U401 SOURCE cnn.cpp:338 VARIABLE tmp165 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U708 SOURCE cnn.cpp:338 VARIABLE tmp164 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U402 SOURCE cnn.cpp:338 VARIABLE tmp167 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U403 SOURCE cnn.cpp:338 VARIABLE tmp168 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U709 SOURCE cnn.cpp:338 VARIABLE tmp166 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U937 SOURCE cnn.cpp:338 VARIABLE tmp163 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1051 SOURCE cnn.cpp:338 VARIABLE tmp157 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1108 SOURCE cnn.cpp:338 VARIABLE add57_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1276 SOURCE cnn.cpp:339 VARIABLE mul50_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1277 SOURCE cnn.cpp:339 VARIABLE mul50_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1809 SOURCE cnn.cpp:339 VARIABLE mul50_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1278 SOURCE cnn.cpp:339 VARIABLE mul50_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2047 SOURCE cnn.cpp:339 VARIABLE mul_ln339_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_55_fu_16486_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_56_fu_16519_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_56 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_57_fu_16534_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_57 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_58_fu_16549_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_59_fu_16564_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_59 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1279 SOURCE cnn.cpp:339 VARIABLE mul50_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1810 SOURCE cnn.cpp:339 VARIABLE mul50_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1280 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1281 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1282 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1283 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1284 SOURCE cnn.cpp:339 VARIABLE mul50_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1285 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1811 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1286 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1287 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1812 SOURCE cnn.cpp:339 VARIABLE mul50_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1288 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1289 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1813 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1290 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1291 SOURCE cnn.cpp:339 VARIABLE mul50_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1292 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1293 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1294 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1295 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U404 SOURCE cnn.cpp:338 VARIABLE tmp172 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U710 SOURCE cnn.cpp:338 VARIABLE tmp171 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U405 SOURCE cnn.cpp:338 VARIABLE tmp174 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U711 SOURCE cnn.cpp:338 VARIABLE tmp173 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U938 SOURCE cnn.cpp:338 VARIABLE tmp170 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U406 SOURCE cnn.cpp:338 VARIABLE tmp177 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U712 SOURCE cnn.cpp:338 VARIABLE tmp176 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U407 SOURCE cnn.cpp:338 VARIABLE tmp179 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U408 SOURCE cnn.cpp:338 VARIABLE tmp180 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U713 SOURCE cnn.cpp:338 VARIABLE tmp178 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U939 SOURCE cnn.cpp:338 VARIABLE tmp175 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1052 SOURCE cnn.cpp:338 VARIABLE tmp169 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U409 SOURCE cnn.cpp:338 VARIABLE tmp184 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U714 SOURCE cnn.cpp:338 VARIABLE tmp183 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U410 SOURCE cnn.cpp:338 VARIABLE tmp186 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U715 SOURCE cnn.cpp:338 VARIABLE tmp185 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U940 SOURCE cnn.cpp:338 VARIABLE tmp182 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U411 SOURCE cnn.cpp:338 VARIABLE tmp189 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U716 SOURCE cnn.cpp:338 VARIABLE tmp188 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U412 SOURCE cnn.cpp:338 VARIABLE tmp191 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U413 SOURCE cnn.cpp:338 VARIABLE tmp192 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U717 SOURCE cnn.cpp:338 VARIABLE tmp190 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U941 SOURCE cnn.cpp:338 VARIABLE tmp187 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1053 SOURCE cnn.cpp:338 VARIABLE tmp181 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1109 SOURCE cnn.cpp:338 VARIABLE add57_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1296 SOURCE cnn.cpp:339 VARIABLE mul50_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1297 SOURCE cnn.cpp:339 VARIABLE mul50_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1814 SOURCE cnn.cpp:339 VARIABLE mul50_1_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1298 SOURCE cnn.cpp:339 VARIABLE mul50_1_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1299 SOURCE cnn.cpp:339 VARIABLE mul50_1_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1815 SOURCE cnn.cpp:339 VARIABLE mul50_1_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1300 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1301 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1302 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1303 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1304 SOURCE cnn.cpp:339 VARIABLE mul50_1_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1305 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1816 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1306 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1307 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1817 SOURCE cnn.cpp:339 VARIABLE mul50_1_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1308 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1309 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1818 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1310 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1311 SOURCE cnn.cpp:339 VARIABLE mul50_1_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1312 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1313 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1314 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1315 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U414 SOURCE cnn.cpp:338 VARIABLE tmp196 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U718 SOURCE cnn.cpp:338 VARIABLE tmp195 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U415 SOURCE cnn.cpp:338 VARIABLE tmp198 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U719 SOURCE cnn.cpp:338 VARIABLE tmp197 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U942 SOURCE cnn.cpp:338 VARIABLE tmp194 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U416 SOURCE cnn.cpp:338 VARIABLE tmp201 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U720 SOURCE cnn.cpp:338 VARIABLE tmp200 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U417 SOURCE cnn.cpp:338 VARIABLE tmp203 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U418 SOURCE cnn.cpp:338 VARIABLE tmp204 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U721 SOURCE cnn.cpp:338 VARIABLE tmp202 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U943 SOURCE cnn.cpp:338 VARIABLE tmp199 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1054 SOURCE cnn.cpp:338 VARIABLE tmp193 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U419 SOURCE cnn.cpp:338 VARIABLE tmp208 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U722 SOURCE cnn.cpp:338 VARIABLE tmp207 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U420 SOURCE cnn.cpp:338 VARIABLE tmp210 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U723 SOURCE cnn.cpp:338 VARIABLE tmp209 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U944 SOURCE cnn.cpp:338 VARIABLE tmp206 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U421 SOURCE cnn.cpp:338 VARIABLE tmp213 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U724 SOURCE cnn.cpp:338 VARIABLE tmp212 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U422 SOURCE cnn.cpp:338 VARIABLE tmp215 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U423 SOURCE cnn.cpp:338 VARIABLE tmp216 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U725 SOURCE cnn.cpp:338 VARIABLE tmp214 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U945 SOURCE cnn.cpp:338 VARIABLE tmp211 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1055 SOURCE cnn.cpp:338 VARIABLE tmp205 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1110 SOURCE cnn.cpp:338 VARIABLE add57_1_4697_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1316 SOURCE cnn.cpp:339 VARIABLE mul50_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1317 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1819 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1318 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1319 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1820 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1320 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1321 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1322 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1323 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1324 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1325 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1821 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1326 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1327 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1822 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1328 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1329 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1823 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1330 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1331 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1332 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1333 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1334 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1335 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U424 SOURCE cnn.cpp:338 VARIABLE tmp220 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U726 SOURCE cnn.cpp:338 VARIABLE tmp219 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U425 SOURCE cnn.cpp:338 VARIABLE tmp222 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U727 SOURCE cnn.cpp:338 VARIABLE tmp221 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U946 SOURCE cnn.cpp:338 VARIABLE tmp218 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U426 SOURCE cnn.cpp:338 VARIABLE tmp225 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U728 SOURCE cnn.cpp:338 VARIABLE tmp224 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U427 SOURCE cnn.cpp:338 VARIABLE tmp227 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE cnn.cpp:338 VARIABLE tmp228 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U729 SOURCE cnn.cpp:338 VARIABLE tmp226 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U947 SOURCE cnn.cpp:338 VARIABLE tmp223 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1056 SOURCE cnn.cpp:338 VARIABLE tmp217 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U429 SOURCE cnn.cpp:338 VARIABLE tmp232 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U730 SOURCE cnn.cpp:338 VARIABLE tmp231 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U430 SOURCE cnn.cpp:338 VARIABLE tmp234 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U731 SOURCE cnn.cpp:338 VARIABLE tmp233 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U948 SOURCE cnn.cpp:338 VARIABLE tmp230 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U431 SOURCE cnn.cpp:338 VARIABLE tmp237 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U732 SOURCE cnn.cpp:338 VARIABLE tmp236 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U432 SOURCE cnn.cpp:338 VARIABLE tmp239 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U433 SOURCE cnn.cpp:338 VARIABLE tmp240 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U733 SOURCE cnn.cpp:338 VARIABLE tmp238 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U949 SOURCE cnn.cpp:338 VARIABLE tmp235 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1057 SOURCE cnn.cpp:338 VARIABLE tmp229 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1111 SOURCE cnn.cpp:338 VARIABLE add57_1_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1336 SOURCE cnn.cpp:339 VARIABLE mul50_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1337 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1824 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1338 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1339 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1825 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1340 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1341 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1342 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1343 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1344 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1345 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1826 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1346 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1347 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1827 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1348 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1349 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1828 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1350 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1351 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1352 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1353 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1354 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1355 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U434 SOURCE cnn.cpp:338 VARIABLE tmp244 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U734 SOURCE cnn.cpp:338 VARIABLE tmp243 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U435 SOURCE cnn.cpp:338 VARIABLE tmp246 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U735 SOURCE cnn.cpp:338 VARIABLE tmp245 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U950 SOURCE cnn.cpp:338 VARIABLE tmp242 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U436 SOURCE cnn.cpp:338 VARIABLE tmp249 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U736 SOURCE cnn.cpp:338 VARIABLE tmp248 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U437 SOURCE cnn.cpp:338 VARIABLE tmp251 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U438 SOURCE cnn.cpp:338 VARIABLE tmp252 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U737 SOURCE cnn.cpp:338 VARIABLE tmp250 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U951 SOURCE cnn.cpp:338 VARIABLE tmp247 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1058 SOURCE cnn.cpp:338 VARIABLE tmp241 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U439 SOURCE cnn.cpp:338 VARIABLE tmp256 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U738 SOURCE cnn.cpp:338 VARIABLE tmp255 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U440 SOURCE cnn.cpp:338 VARIABLE tmp258 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U739 SOURCE cnn.cpp:338 VARIABLE tmp257 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U952 SOURCE cnn.cpp:338 VARIABLE tmp254 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U441 SOURCE cnn.cpp:338 VARIABLE tmp261 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U740 SOURCE cnn.cpp:338 VARIABLE tmp260 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U442 SOURCE cnn.cpp:338 VARIABLE tmp263 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U443 SOURCE cnn.cpp:338 VARIABLE tmp264 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U741 SOURCE cnn.cpp:338 VARIABLE tmp262 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U953 SOURCE cnn.cpp:338 VARIABLE tmp259 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1059 SOURCE cnn.cpp:338 VARIABLE tmp253 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1112 SOURCE cnn.cpp:338 VARIABLE add57_1_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1356 SOURCE cnn.cpp:339 VARIABLE mul50_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1357 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1829 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1358 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1359 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1830 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1360 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1361 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1362 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1363 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1364 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1365 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1831 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1366 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1367 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1832 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1368 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1369 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1833 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1370 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1371 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1372 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1373 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1374 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1375 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U444 SOURCE cnn.cpp:338 VARIABLE tmp268 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U742 SOURCE cnn.cpp:338 VARIABLE tmp267 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U445 SOURCE cnn.cpp:338 VARIABLE tmp270 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U743 SOURCE cnn.cpp:338 VARIABLE tmp269 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U954 SOURCE cnn.cpp:338 VARIABLE tmp266 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U446 SOURCE cnn.cpp:338 VARIABLE tmp273 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U744 SOURCE cnn.cpp:338 VARIABLE tmp272 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U447 SOURCE cnn.cpp:338 VARIABLE tmp275 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U448 SOURCE cnn.cpp:338 VARIABLE tmp276 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U745 SOURCE cnn.cpp:338 VARIABLE tmp274 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U955 SOURCE cnn.cpp:338 VARIABLE tmp271 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1060 SOURCE cnn.cpp:338 VARIABLE tmp265 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U449 SOURCE cnn.cpp:338 VARIABLE tmp280 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U746 SOURCE cnn.cpp:338 VARIABLE tmp279 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U450 SOURCE cnn.cpp:338 VARIABLE tmp282 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U747 SOURCE cnn.cpp:338 VARIABLE tmp281 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U956 SOURCE cnn.cpp:338 VARIABLE tmp278 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U451 SOURCE cnn.cpp:338 VARIABLE tmp285 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U748 SOURCE cnn.cpp:338 VARIABLE tmp284 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U452 SOURCE cnn.cpp:338 VARIABLE tmp287 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U453 SOURCE cnn.cpp:338 VARIABLE tmp288 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U749 SOURCE cnn.cpp:338 VARIABLE tmp286 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U957 SOURCE cnn.cpp:338 VARIABLE tmp283 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1061 SOURCE cnn.cpp:338 VARIABLE tmp277 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1113 SOURCE cnn.cpp:338 VARIABLE add57_1_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1376 SOURCE cnn.cpp:339 VARIABLE mul50_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1377 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1834 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1378 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1379 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1835 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1380 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1381 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1382 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1383 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1384 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1385 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1836 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1386 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1387 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1837 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1388 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1389 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1838 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1390 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1391 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1392 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1393 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1394 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1395 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U454 SOURCE cnn.cpp:338 VARIABLE tmp292 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U750 SOURCE cnn.cpp:338 VARIABLE tmp291 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U455 SOURCE cnn.cpp:338 VARIABLE tmp294 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U751 SOURCE cnn.cpp:338 VARIABLE tmp293 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U958 SOURCE cnn.cpp:338 VARIABLE tmp290 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE cnn.cpp:338 VARIABLE tmp297 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U752 SOURCE cnn.cpp:338 VARIABLE tmp296 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U457 SOURCE cnn.cpp:338 VARIABLE tmp299 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U458 SOURCE cnn.cpp:338 VARIABLE tmp300 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U753 SOURCE cnn.cpp:338 VARIABLE tmp298 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U959 SOURCE cnn.cpp:338 VARIABLE tmp295 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1062 SOURCE cnn.cpp:338 VARIABLE tmp289 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U459 SOURCE cnn.cpp:338 VARIABLE tmp304 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U754 SOURCE cnn.cpp:338 VARIABLE tmp303 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U460 SOURCE cnn.cpp:338 VARIABLE tmp306 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U755 SOURCE cnn.cpp:338 VARIABLE tmp305 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U960 SOURCE cnn.cpp:338 VARIABLE tmp302 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U461 SOURCE cnn.cpp:338 VARIABLE tmp309 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U756 SOURCE cnn.cpp:338 VARIABLE tmp308 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U462 SOURCE cnn.cpp:338 VARIABLE tmp311 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U463 SOURCE cnn.cpp:338 VARIABLE tmp312 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U757 SOURCE cnn.cpp:338 VARIABLE tmp310 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U961 SOURCE cnn.cpp:338 VARIABLE tmp307 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1063 SOURCE cnn.cpp:338 VARIABLE tmp301 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1114 SOURCE cnn.cpp:338 VARIABLE add57_1_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1396 SOURCE cnn.cpp:339 VARIABLE mul50_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1397 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1839 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1398 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1399 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1840 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1400 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1401 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1402 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1403 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1404 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1405 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1841 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1406 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1407 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1842 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1408 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1409 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1843 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1410 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1411 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1412 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1413 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1414 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1415 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U464 SOURCE cnn.cpp:338 VARIABLE tmp316 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U758 SOURCE cnn.cpp:338 VARIABLE tmp315 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U465 SOURCE cnn.cpp:338 VARIABLE tmp318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U759 SOURCE cnn.cpp:338 VARIABLE tmp317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U962 SOURCE cnn.cpp:338 VARIABLE tmp314 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U466 SOURCE cnn.cpp:338 VARIABLE tmp321 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U760 SOURCE cnn.cpp:338 VARIABLE tmp320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U467 SOURCE cnn.cpp:338 VARIABLE tmp323 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U468 SOURCE cnn.cpp:338 VARIABLE tmp324 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U761 SOURCE cnn.cpp:338 VARIABLE tmp322 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U963 SOURCE cnn.cpp:338 VARIABLE tmp319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1064 SOURCE cnn.cpp:338 VARIABLE tmp313 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U469 SOURCE cnn.cpp:338 VARIABLE tmp328 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U762 SOURCE cnn.cpp:338 VARIABLE tmp327 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U470 SOURCE cnn.cpp:338 VARIABLE tmp330 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U763 SOURCE cnn.cpp:338 VARIABLE tmp329 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U964 SOURCE cnn.cpp:338 VARIABLE tmp326 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U471 SOURCE cnn.cpp:338 VARIABLE tmp333 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U764 SOURCE cnn.cpp:338 VARIABLE tmp332 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U472 SOURCE cnn.cpp:338 VARIABLE tmp335 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U473 SOURCE cnn.cpp:338 VARIABLE tmp336 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U765 SOURCE cnn.cpp:338 VARIABLE tmp334 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U965 SOURCE cnn.cpp:338 VARIABLE tmp331 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1065 SOURCE cnn.cpp:338 VARIABLE tmp325 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1115 SOURCE cnn.cpp:338 VARIABLE add57_1_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1416 SOURCE cnn.cpp:339 VARIABLE mul50_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1417 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1844 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1418 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1419 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1845 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1420 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1421 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1422 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1423 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1424 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1425 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1846 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1426 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1427 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1847 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1428 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1429 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1848 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1430 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1431 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1432 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1433 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1434 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1435 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U474 SOURCE cnn.cpp:338 VARIABLE tmp340 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U766 SOURCE cnn.cpp:338 VARIABLE tmp339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U475 SOURCE cnn.cpp:338 VARIABLE tmp342 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U767 SOURCE cnn.cpp:338 VARIABLE tmp341 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U966 SOURCE cnn.cpp:338 VARIABLE tmp338 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U476 SOURCE cnn.cpp:338 VARIABLE tmp345 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U768 SOURCE cnn.cpp:338 VARIABLE tmp344 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U477 SOURCE cnn.cpp:338 VARIABLE tmp347 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U478 SOURCE cnn.cpp:338 VARIABLE tmp348 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U769 SOURCE cnn.cpp:338 VARIABLE tmp346 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U967 SOURCE cnn.cpp:338 VARIABLE tmp343 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1066 SOURCE cnn.cpp:338 VARIABLE tmp337 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U479 SOURCE cnn.cpp:338 VARIABLE tmp352 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U770 SOURCE cnn.cpp:338 VARIABLE tmp351 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U480 SOURCE cnn.cpp:338 VARIABLE tmp354 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U771 SOURCE cnn.cpp:338 VARIABLE tmp353 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U968 SOURCE cnn.cpp:338 VARIABLE tmp350 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U481 SOURCE cnn.cpp:338 VARIABLE tmp357 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U772 SOURCE cnn.cpp:338 VARIABLE tmp356 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U482 SOURCE cnn.cpp:338 VARIABLE tmp359 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U483 SOURCE cnn.cpp:338 VARIABLE tmp360 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U773 SOURCE cnn.cpp:338 VARIABLE tmp358 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U969 SOURCE cnn.cpp:338 VARIABLE tmp355 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1067 SOURCE cnn.cpp:338 VARIABLE tmp349 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1116 SOURCE cnn.cpp:338 VARIABLE add57_1_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1436 SOURCE cnn.cpp:339 VARIABLE mul50_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1437 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1849 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1438 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1439 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1850 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1440 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1441 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1442 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1443 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1444 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1445 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1851 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1446 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1447 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1852 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1448 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1449 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1853 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1450 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1451 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1452 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1453 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1454 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1455 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE cnn.cpp:338 VARIABLE tmp364 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U774 SOURCE cnn.cpp:338 VARIABLE tmp363 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U485 SOURCE cnn.cpp:338 VARIABLE tmp366 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U775 SOURCE cnn.cpp:338 VARIABLE tmp365 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U970 SOURCE cnn.cpp:338 VARIABLE tmp362 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U486 SOURCE cnn.cpp:338 VARIABLE tmp369 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U776 SOURCE cnn.cpp:338 VARIABLE tmp368 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U487 SOURCE cnn.cpp:338 VARIABLE tmp371 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U488 SOURCE cnn.cpp:338 VARIABLE tmp372 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U777 SOURCE cnn.cpp:338 VARIABLE tmp370 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U971 SOURCE cnn.cpp:338 VARIABLE tmp367 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1068 SOURCE cnn.cpp:338 VARIABLE tmp361 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U489 SOURCE cnn.cpp:338 VARIABLE tmp376 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U778 SOURCE cnn.cpp:338 VARIABLE tmp375 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U490 SOURCE cnn.cpp:338 VARIABLE tmp378 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U779 SOURCE cnn.cpp:338 VARIABLE tmp377 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U972 SOURCE cnn.cpp:338 VARIABLE tmp374 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U491 SOURCE cnn.cpp:338 VARIABLE tmp381 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U780 SOURCE cnn.cpp:338 VARIABLE tmp380 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U492 SOURCE cnn.cpp:338 VARIABLE tmp383 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U493 SOURCE cnn.cpp:338 VARIABLE tmp384 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U781 SOURCE cnn.cpp:338 VARIABLE tmp382 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U973 SOURCE cnn.cpp:338 VARIABLE tmp379 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1069 SOURCE cnn.cpp:338 VARIABLE tmp373 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1117 SOURCE cnn.cpp:338 VARIABLE add57_1_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1456 SOURCE cnn.cpp:339 VARIABLE mul50_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1457 SOURCE cnn.cpp:339 VARIABLE mul50_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1854 SOURCE cnn.cpp:339 VARIABLE mul50_2_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1458 SOURCE cnn.cpp:339 VARIABLE mul50_2_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1459 SOURCE cnn.cpp:339 VARIABLE mul50_2_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1855 SOURCE cnn.cpp:339 VARIABLE mul50_2_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1460 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1461 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1462 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1463 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1464 SOURCE cnn.cpp:339 VARIABLE mul50_2_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1465 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1856 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1466 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1467 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1857 SOURCE cnn.cpp:339 VARIABLE mul50_2_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1468 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1469 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1858 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1470 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1471 SOURCE cnn.cpp:339 VARIABLE mul50_2_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1472 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1473 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1474 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1475 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U494 SOURCE cnn.cpp:338 VARIABLE tmp388 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U782 SOURCE cnn.cpp:338 VARIABLE tmp387 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U495 SOURCE cnn.cpp:338 VARIABLE tmp390 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U783 SOURCE cnn.cpp:338 VARIABLE tmp389 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U974 SOURCE cnn.cpp:338 VARIABLE tmp386 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U496 SOURCE cnn.cpp:338 VARIABLE tmp393 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U784 SOURCE cnn.cpp:338 VARIABLE tmp392 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U497 SOURCE cnn.cpp:338 VARIABLE tmp395 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U498 SOURCE cnn.cpp:338 VARIABLE tmp396 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U785 SOURCE cnn.cpp:338 VARIABLE tmp394 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U975 SOURCE cnn.cpp:338 VARIABLE tmp391 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1070 SOURCE cnn.cpp:338 VARIABLE tmp385 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U499 SOURCE cnn.cpp:338 VARIABLE tmp400 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U786 SOURCE cnn.cpp:338 VARIABLE tmp399 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U500 SOURCE cnn.cpp:338 VARIABLE tmp402 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U787 SOURCE cnn.cpp:338 VARIABLE tmp401 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U976 SOURCE cnn.cpp:338 VARIABLE tmp398 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U501 SOURCE cnn.cpp:338 VARIABLE tmp405 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U788 SOURCE cnn.cpp:338 VARIABLE tmp404 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U502 SOURCE cnn.cpp:338 VARIABLE tmp407 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U503 SOURCE cnn.cpp:338 VARIABLE tmp408 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U789 SOURCE cnn.cpp:338 VARIABLE tmp406 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U977 SOURCE cnn.cpp:338 VARIABLE tmp403 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1071 SOURCE cnn.cpp:338 VARIABLE tmp397 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1118 SOURCE cnn.cpp:338 VARIABLE add57_2_4457_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1476 SOURCE cnn.cpp:339 VARIABLE mul50_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1477 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1859 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1478 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1479 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1860 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1480 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1481 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1482 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1483 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1484 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1485 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1861 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1486 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1487 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1862 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1488 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1489 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1863 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1490 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1491 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1492 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1493 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1494 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1495 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U504 SOURCE cnn.cpp:338 VARIABLE tmp412 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U790 SOURCE cnn.cpp:338 VARIABLE tmp411 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U505 SOURCE cnn.cpp:338 VARIABLE tmp414 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U791 SOURCE cnn.cpp:338 VARIABLE tmp413 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U978 SOURCE cnn.cpp:338 VARIABLE tmp410 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U506 SOURCE cnn.cpp:338 VARIABLE tmp417 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U792 SOURCE cnn.cpp:338 VARIABLE tmp416 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U507 SOURCE cnn.cpp:338 VARIABLE tmp419 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U508 SOURCE cnn.cpp:338 VARIABLE tmp420 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U793 SOURCE cnn.cpp:338 VARIABLE tmp418 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U979 SOURCE cnn.cpp:338 VARIABLE tmp415 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1072 SOURCE cnn.cpp:338 VARIABLE tmp409 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U509 SOURCE cnn.cpp:338 VARIABLE tmp424 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U794 SOURCE cnn.cpp:338 VARIABLE tmp423 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U510 SOURCE cnn.cpp:338 VARIABLE tmp426 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U795 SOURCE cnn.cpp:338 VARIABLE tmp425 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U980 SOURCE cnn.cpp:338 VARIABLE tmp422 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U511 SOURCE cnn.cpp:338 VARIABLE tmp429 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U796 SOURCE cnn.cpp:338 VARIABLE tmp428 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE cnn.cpp:338 VARIABLE tmp431 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U513 SOURCE cnn.cpp:338 VARIABLE tmp432 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U797 SOURCE cnn.cpp:338 VARIABLE tmp430 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U981 SOURCE cnn.cpp:338 VARIABLE tmp427 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE cnn.cpp:338 VARIABLE tmp421 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1119 SOURCE cnn.cpp:338 VARIABLE add57_2_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1496 SOURCE cnn.cpp:339 VARIABLE mul50_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1497 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1864 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1498 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1499 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1865 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1500 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1501 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1502 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1503 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1504 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1505 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1866 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1506 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1507 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1867 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1508 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1509 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1868 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1510 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1511 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1512 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1513 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1514 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1515 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U514 SOURCE cnn.cpp:338 VARIABLE tmp436 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U798 SOURCE cnn.cpp:338 VARIABLE tmp435 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U515 SOURCE cnn.cpp:338 VARIABLE tmp438 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U799 SOURCE cnn.cpp:338 VARIABLE tmp437 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U982 SOURCE cnn.cpp:338 VARIABLE tmp434 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U516 SOURCE cnn.cpp:338 VARIABLE tmp441 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U800 SOURCE cnn.cpp:338 VARIABLE tmp440 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U517 SOURCE cnn.cpp:338 VARIABLE tmp443 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U518 SOURCE cnn.cpp:338 VARIABLE tmp444 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U801 SOURCE cnn.cpp:338 VARIABLE tmp442 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U983 SOURCE cnn.cpp:338 VARIABLE tmp439 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE cnn.cpp:338 VARIABLE tmp433 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U519 SOURCE cnn.cpp:338 VARIABLE tmp448 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U802 SOURCE cnn.cpp:338 VARIABLE tmp447 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U520 SOURCE cnn.cpp:338 VARIABLE tmp450 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U803 SOURCE cnn.cpp:338 VARIABLE tmp449 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U984 SOURCE cnn.cpp:338 VARIABLE tmp446 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U521 SOURCE cnn.cpp:338 VARIABLE tmp453 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U804 SOURCE cnn.cpp:338 VARIABLE tmp452 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U522 SOURCE cnn.cpp:338 VARIABLE tmp455 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U523 SOURCE cnn.cpp:338 VARIABLE tmp456 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U805 SOURCE cnn.cpp:338 VARIABLE tmp454 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U985 SOURCE cnn.cpp:338 VARIABLE tmp451 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE cnn.cpp:338 VARIABLE tmp445 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1120 SOURCE cnn.cpp:338 VARIABLE add57_2_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1516 SOURCE cnn.cpp:339 VARIABLE mul50_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1517 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1869 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1518 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1519 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1870 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1520 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1521 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1522 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1523 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1524 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1525 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1871 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1526 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1527 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1872 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1528 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1529 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1873 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1530 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1531 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1532 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1533 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1534 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1535 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U524 SOURCE cnn.cpp:338 VARIABLE tmp460 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U806 SOURCE cnn.cpp:338 VARIABLE tmp459 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U525 SOURCE cnn.cpp:338 VARIABLE tmp462 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U807 SOURCE cnn.cpp:338 VARIABLE tmp461 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U986 SOURCE cnn.cpp:338 VARIABLE tmp458 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U526 SOURCE cnn.cpp:338 VARIABLE tmp465 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U808 SOURCE cnn.cpp:338 VARIABLE tmp464 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U527 SOURCE cnn.cpp:338 VARIABLE tmp467 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U528 SOURCE cnn.cpp:338 VARIABLE tmp468 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U809 SOURCE cnn.cpp:338 VARIABLE tmp466 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U987 SOURCE cnn.cpp:338 VARIABLE tmp463 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE cnn.cpp:338 VARIABLE tmp457 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U529 SOURCE cnn.cpp:338 VARIABLE tmp472 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U810 SOURCE cnn.cpp:338 VARIABLE tmp471 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U530 SOURCE cnn.cpp:338 VARIABLE tmp474 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U811 SOURCE cnn.cpp:338 VARIABLE tmp473 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U988 SOURCE cnn.cpp:338 VARIABLE tmp470 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U531 SOURCE cnn.cpp:338 VARIABLE tmp477 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U812 SOURCE cnn.cpp:338 VARIABLE tmp476 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U532 SOURCE cnn.cpp:338 VARIABLE tmp479 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U533 SOURCE cnn.cpp:338 VARIABLE tmp480 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U813 SOURCE cnn.cpp:338 VARIABLE tmp478 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U989 SOURCE cnn.cpp:338 VARIABLE tmp475 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1077 SOURCE cnn.cpp:338 VARIABLE tmp469 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1121 SOURCE cnn.cpp:338 VARIABLE add57_2_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1536 SOURCE cnn.cpp:339 VARIABLE mul50_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1537 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1874 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1538 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1539 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1875 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1540 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1541 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1542 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1543 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1544 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1545 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1876 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1546 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1547 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1877 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1548 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1549 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1878 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1550 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1551 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1552 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1553 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1554 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1555 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U534 SOURCE cnn.cpp:338 VARIABLE tmp484 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U814 SOURCE cnn.cpp:338 VARIABLE tmp483 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U535 SOURCE cnn.cpp:338 VARIABLE tmp486 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U815 SOURCE cnn.cpp:338 VARIABLE tmp485 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U990 SOURCE cnn.cpp:338 VARIABLE tmp482 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U536 SOURCE cnn.cpp:338 VARIABLE tmp489 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U816 SOURCE cnn.cpp:338 VARIABLE tmp488 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U537 SOURCE cnn.cpp:338 VARIABLE tmp491 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U538 SOURCE cnn.cpp:338 VARIABLE tmp492 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U817 SOURCE cnn.cpp:338 VARIABLE tmp490 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U991 SOURCE cnn.cpp:338 VARIABLE tmp487 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1078 SOURCE cnn.cpp:338 VARIABLE tmp481 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U539 SOURCE cnn.cpp:338 VARIABLE tmp496 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U818 SOURCE cnn.cpp:338 VARIABLE tmp495 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U540 SOURCE cnn.cpp:338 VARIABLE tmp498 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U819 SOURCE cnn.cpp:338 VARIABLE tmp497 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U992 SOURCE cnn.cpp:338 VARIABLE tmp494 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U541 SOURCE cnn.cpp:338 VARIABLE tmp501 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U820 SOURCE cnn.cpp:338 VARIABLE tmp500 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U542 SOURCE cnn.cpp:338 VARIABLE tmp503 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U543 SOURCE cnn.cpp:338 VARIABLE tmp504 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U821 SOURCE cnn.cpp:338 VARIABLE tmp502 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U993 SOURCE cnn.cpp:338 VARIABLE tmp499 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1079 SOURCE cnn.cpp:338 VARIABLE tmp493 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1122 SOURCE cnn.cpp:338 VARIABLE add57_2_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1556 SOURCE cnn.cpp:339 VARIABLE mul50_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1557 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1879 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1558 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1559 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1880 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1560 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1561 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1562 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1563 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1564 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1565 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1881 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1566 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1567 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1882 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1568 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1569 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1883 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1570 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1571 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1572 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1573 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1574 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1575 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U544 SOURCE cnn.cpp:338 VARIABLE tmp508 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U822 SOURCE cnn.cpp:338 VARIABLE tmp507 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U545 SOURCE cnn.cpp:338 VARIABLE tmp510 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U823 SOURCE cnn.cpp:338 VARIABLE tmp509 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U994 SOURCE cnn.cpp:338 VARIABLE tmp506 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U546 SOURCE cnn.cpp:338 VARIABLE tmp513 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U824 SOURCE cnn.cpp:338 VARIABLE tmp512 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U547 SOURCE cnn.cpp:338 VARIABLE tmp515 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U548 SOURCE cnn.cpp:338 VARIABLE tmp516 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U825 SOURCE cnn.cpp:338 VARIABLE tmp514 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U995 SOURCE cnn.cpp:338 VARIABLE tmp511 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1080 SOURCE cnn.cpp:338 VARIABLE tmp505 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U549 SOURCE cnn.cpp:338 VARIABLE tmp520 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U826 SOURCE cnn.cpp:338 VARIABLE tmp519 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U550 SOURCE cnn.cpp:338 VARIABLE tmp522 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U827 SOURCE cnn.cpp:338 VARIABLE tmp521 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U996 SOURCE cnn.cpp:338 VARIABLE tmp518 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U551 SOURCE cnn.cpp:338 VARIABLE tmp525 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U828 SOURCE cnn.cpp:338 VARIABLE tmp524 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U552 SOURCE cnn.cpp:338 VARIABLE tmp527 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U553 SOURCE cnn.cpp:338 VARIABLE tmp528 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U829 SOURCE cnn.cpp:338 VARIABLE tmp526 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U997 SOURCE cnn.cpp:338 VARIABLE tmp523 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1081 SOURCE cnn.cpp:338 VARIABLE tmp517 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1123 SOURCE cnn.cpp:338 VARIABLE add57_2_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1576 SOURCE cnn.cpp:339 VARIABLE mul50_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1577 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1884 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1578 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1579 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1885 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1580 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1581 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1582 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1583 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1584 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1585 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1886 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1586 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1587 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1887 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1588 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1589 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1888 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1590 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1591 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1592 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1593 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1594 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1595 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U554 SOURCE cnn.cpp:338 VARIABLE tmp532 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U830 SOURCE cnn.cpp:338 VARIABLE tmp531 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE cnn.cpp:338 VARIABLE tmp534 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U831 SOURCE cnn.cpp:338 VARIABLE tmp533 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U998 SOURCE cnn.cpp:338 VARIABLE tmp530 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE cnn.cpp:338 VARIABLE tmp537 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U832 SOURCE cnn.cpp:338 VARIABLE tmp536 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U557 SOURCE cnn.cpp:338 VARIABLE tmp539 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U558 SOURCE cnn.cpp:338 VARIABLE tmp540 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U833 SOURCE cnn.cpp:338 VARIABLE tmp538 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U999 SOURCE cnn.cpp:338 VARIABLE tmp535 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1082 SOURCE cnn.cpp:338 VARIABLE tmp529 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U559 SOURCE cnn.cpp:338 VARIABLE tmp544 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U834 SOURCE cnn.cpp:338 VARIABLE tmp543 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U560 SOURCE cnn.cpp:338 VARIABLE tmp546 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U835 SOURCE cnn.cpp:338 VARIABLE tmp545 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1000 SOURCE cnn.cpp:338 VARIABLE tmp542 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U561 SOURCE cnn.cpp:338 VARIABLE tmp549 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U836 SOURCE cnn.cpp:338 VARIABLE tmp548 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U562 SOURCE cnn.cpp:338 VARIABLE tmp551 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U563 SOURCE cnn.cpp:338 VARIABLE tmp552 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U837 SOURCE cnn.cpp:338 VARIABLE tmp550 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1001 SOURCE cnn.cpp:338 VARIABLE tmp547 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1083 SOURCE cnn.cpp:338 VARIABLE tmp541 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1124 SOURCE cnn.cpp:338 VARIABLE add57_2_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1596 SOURCE cnn.cpp:339 VARIABLE mul50_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1597 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1889 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1598 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1599 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1890 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1600 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1601 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1602 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1603 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1604 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1605 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1891 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1606 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1607 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1892 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1608 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1609 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1893 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1610 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1611 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1612 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1613 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1614 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1615 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U564 SOURCE cnn.cpp:338 VARIABLE tmp556 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U838 SOURCE cnn.cpp:338 VARIABLE tmp555 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U565 SOURCE cnn.cpp:338 VARIABLE tmp558 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U839 SOURCE cnn.cpp:338 VARIABLE tmp557 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1002 SOURCE cnn.cpp:338 VARIABLE tmp554 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U566 SOURCE cnn.cpp:338 VARIABLE tmp561 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U840 SOURCE cnn.cpp:338 VARIABLE tmp560 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U567 SOURCE cnn.cpp:338 VARIABLE tmp563 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U568 SOURCE cnn.cpp:338 VARIABLE tmp564 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U841 SOURCE cnn.cpp:338 VARIABLE tmp562 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1003 SOURCE cnn.cpp:338 VARIABLE tmp559 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1084 SOURCE cnn.cpp:338 VARIABLE tmp553 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U569 SOURCE cnn.cpp:338 VARIABLE tmp568 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U842 SOURCE cnn.cpp:338 VARIABLE tmp567 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U570 SOURCE cnn.cpp:338 VARIABLE tmp570 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U843 SOURCE cnn.cpp:338 VARIABLE tmp569 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1004 SOURCE cnn.cpp:338 VARIABLE tmp566 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U571 SOURCE cnn.cpp:338 VARIABLE tmp573 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U844 SOURCE cnn.cpp:338 VARIABLE tmp572 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U572 SOURCE cnn.cpp:338 VARIABLE tmp575 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U573 SOURCE cnn.cpp:338 VARIABLE tmp576 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U845 SOURCE cnn.cpp:338 VARIABLE tmp574 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1005 SOURCE cnn.cpp:338 VARIABLE tmp571 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1085 SOURCE cnn.cpp:338 VARIABLE tmp565 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1125 SOURCE cnn.cpp:338 VARIABLE add57_2_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1616 SOURCE cnn.cpp:339 VARIABLE mul50_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1617 SOURCE cnn.cpp:339 VARIABLE mul50_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1894 SOURCE cnn.cpp:339 VARIABLE mul50_3_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1618 SOURCE cnn.cpp:339 VARIABLE mul50_3_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1619 SOURCE cnn.cpp:339 VARIABLE mul50_3_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1895 SOURCE cnn.cpp:339 VARIABLE mul50_3_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1620 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1621 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1622 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1623 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1624 SOURCE cnn.cpp:339 VARIABLE mul50_3_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1625 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1896 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1626 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1627 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1897 SOURCE cnn.cpp:339 VARIABLE mul50_3_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1628 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1629 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1898 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1630 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1631 SOURCE cnn.cpp:339 VARIABLE mul50_3_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1632 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1633 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1634 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1635 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U574 SOURCE cnn.cpp:338 VARIABLE tmp580 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U846 SOURCE cnn.cpp:338 VARIABLE tmp579 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U575 SOURCE cnn.cpp:338 VARIABLE tmp582 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U847 SOURCE cnn.cpp:338 VARIABLE tmp581 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1006 SOURCE cnn.cpp:338 VARIABLE tmp578 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U576 SOURCE cnn.cpp:338 VARIABLE tmp585 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U848 SOURCE cnn.cpp:338 VARIABLE tmp584 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U577 SOURCE cnn.cpp:338 VARIABLE tmp587 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U578 SOURCE cnn.cpp:338 VARIABLE tmp588 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U849 SOURCE cnn.cpp:338 VARIABLE tmp586 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1007 SOURCE cnn.cpp:338 VARIABLE tmp583 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1086 SOURCE cnn.cpp:338 VARIABLE tmp577 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U579 SOURCE cnn.cpp:338 VARIABLE tmp592 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U850 SOURCE cnn.cpp:338 VARIABLE tmp591 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U580 SOURCE cnn.cpp:338 VARIABLE tmp594 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U851 SOURCE cnn.cpp:338 VARIABLE tmp593 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1008 SOURCE cnn.cpp:338 VARIABLE tmp590 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U581 SOURCE cnn.cpp:338 VARIABLE tmp597 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U852 SOURCE cnn.cpp:338 VARIABLE tmp596 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U582 SOURCE cnn.cpp:338 VARIABLE tmp599 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U583 SOURCE cnn.cpp:338 VARIABLE tmp600 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U853 SOURCE cnn.cpp:338 VARIABLE tmp598 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1009 SOURCE cnn.cpp:338 VARIABLE tmp595 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1087 SOURCE cnn.cpp:338 VARIABLE tmp589 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1126 SOURCE cnn.cpp:338 VARIABLE add57_3_4217_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1636 SOURCE cnn.cpp:339 VARIABLE mul50_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1637 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1899 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1638 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1639 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1900 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1640 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1641 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1642 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1643 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1644 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1645 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1901 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1646 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1647 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1902 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1648 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1649 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1903 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1650 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1651 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1652 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1653 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1654 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1655 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U584 SOURCE cnn.cpp:338 VARIABLE tmp604 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U854 SOURCE cnn.cpp:338 VARIABLE tmp603 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U585 SOURCE cnn.cpp:338 VARIABLE tmp606 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U855 SOURCE cnn.cpp:338 VARIABLE tmp605 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1010 SOURCE cnn.cpp:338 VARIABLE tmp602 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U586 SOURCE cnn.cpp:338 VARIABLE tmp609 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U856 SOURCE cnn.cpp:338 VARIABLE tmp608 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U587 SOURCE cnn.cpp:338 VARIABLE tmp611 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U588 SOURCE cnn.cpp:338 VARIABLE tmp612 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U857 SOURCE cnn.cpp:338 VARIABLE tmp610 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1011 SOURCE cnn.cpp:338 VARIABLE tmp607 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1088 SOURCE cnn.cpp:338 VARIABLE tmp601 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U589 SOURCE cnn.cpp:338 VARIABLE tmp616 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U858 SOURCE cnn.cpp:338 VARIABLE tmp615 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U590 SOURCE cnn.cpp:338 VARIABLE tmp618 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U859 SOURCE cnn.cpp:338 VARIABLE tmp617 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1012 SOURCE cnn.cpp:338 VARIABLE tmp614 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U591 SOURCE cnn.cpp:338 VARIABLE tmp621 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U860 SOURCE cnn.cpp:338 VARIABLE tmp620 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U592 SOURCE cnn.cpp:338 VARIABLE tmp623 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U593 SOURCE cnn.cpp:338 VARIABLE tmp624 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U861 SOURCE cnn.cpp:338 VARIABLE tmp622 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1013 SOURCE cnn.cpp:338 VARIABLE tmp619 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1089 SOURCE cnn.cpp:338 VARIABLE tmp613 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1127 SOURCE cnn.cpp:338 VARIABLE add57_3_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1656 SOURCE cnn.cpp:339 VARIABLE mul50_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1657 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1904 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1658 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1659 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1905 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1660 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1661 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1662 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1663 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1664 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1665 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1906 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1666 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1667 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1907 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1668 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1669 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1908 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1670 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1671 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1672 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1673 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1674 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1675 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U594 SOURCE cnn.cpp:338 VARIABLE tmp628 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U862 SOURCE cnn.cpp:338 VARIABLE tmp627 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U595 SOURCE cnn.cpp:338 VARIABLE tmp630 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U863 SOURCE cnn.cpp:338 VARIABLE tmp629 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1014 SOURCE cnn.cpp:338 VARIABLE tmp626 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U596 SOURCE cnn.cpp:338 VARIABLE tmp633 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U864 SOURCE cnn.cpp:338 VARIABLE tmp632 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U597 SOURCE cnn.cpp:338 VARIABLE tmp635 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U598 SOURCE cnn.cpp:338 VARIABLE tmp636 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U865 SOURCE cnn.cpp:338 VARIABLE tmp634 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1015 SOURCE cnn.cpp:338 VARIABLE tmp631 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1090 SOURCE cnn.cpp:338 VARIABLE tmp625 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U599 SOURCE cnn.cpp:338 VARIABLE tmp640 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U866 SOURCE cnn.cpp:338 VARIABLE tmp639 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U600 SOURCE cnn.cpp:338 VARIABLE tmp642 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U867 SOURCE cnn.cpp:338 VARIABLE tmp641 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1016 SOURCE cnn.cpp:338 VARIABLE tmp638 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U601 SOURCE cnn.cpp:338 VARIABLE tmp645 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U868 SOURCE cnn.cpp:338 VARIABLE tmp644 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U602 SOURCE cnn.cpp:338 VARIABLE tmp647 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U603 SOURCE cnn.cpp:338 VARIABLE tmp648 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U869 SOURCE cnn.cpp:338 VARIABLE tmp646 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1017 SOURCE cnn.cpp:338 VARIABLE tmp643 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1091 SOURCE cnn.cpp:338 VARIABLE tmp637 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1128 SOURCE cnn.cpp:338 VARIABLE add57_3_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1676 SOURCE cnn.cpp:339 VARIABLE mul50_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1677 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1909 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1678 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1679 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1910 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1680 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1681 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1682 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1683 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1684 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1685 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1911 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1686 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1687 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1912 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1688 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1689 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1913 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1690 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1691 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1692 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1693 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1694 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1695 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U604 SOURCE cnn.cpp:338 VARIABLE tmp652 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U870 SOURCE cnn.cpp:338 VARIABLE tmp651 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U605 SOURCE cnn.cpp:338 VARIABLE tmp654 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U871 SOURCE cnn.cpp:338 VARIABLE tmp653 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1018 SOURCE cnn.cpp:338 VARIABLE tmp650 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U606 SOURCE cnn.cpp:338 VARIABLE tmp657 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U872 SOURCE cnn.cpp:338 VARIABLE tmp656 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U607 SOURCE cnn.cpp:338 VARIABLE tmp659 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U608 SOURCE cnn.cpp:338 VARIABLE tmp660 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U873 SOURCE cnn.cpp:338 VARIABLE tmp658 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1019 SOURCE cnn.cpp:338 VARIABLE tmp655 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1092 SOURCE cnn.cpp:338 VARIABLE tmp649 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U609 SOURCE cnn.cpp:338 VARIABLE tmp664 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U874 SOURCE cnn.cpp:338 VARIABLE tmp663 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U610 SOURCE cnn.cpp:338 VARIABLE tmp666 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U875 SOURCE cnn.cpp:338 VARIABLE tmp665 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1020 SOURCE cnn.cpp:338 VARIABLE tmp662 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U611 SOURCE cnn.cpp:338 VARIABLE tmp669 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U876 SOURCE cnn.cpp:338 VARIABLE tmp668 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U612 SOURCE cnn.cpp:338 VARIABLE tmp671 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U613 SOURCE cnn.cpp:338 VARIABLE tmp672 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U877 SOURCE cnn.cpp:338 VARIABLE tmp670 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1021 SOURCE cnn.cpp:338 VARIABLE tmp667 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1093 SOURCE cnn.cpp:338 VARIABLE tmp661 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1129 SOURCE cnn.cpp:338 VARIABLE add57_3_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1696 SOURCE cnn.cpp:339 VARIABLE mul50_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1697 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1914 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1698 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1699 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1915 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1700 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1701 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1702 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1703 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1704 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1705 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1916 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1706 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1707 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1917 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1708 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1709 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1918 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1710 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1711 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1712 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1713 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1714 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1715 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U614 SOURCE cnn.cpp:338 VARIABLE tmp676 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U878 SOURCE cnn.cpp:338 VARIABLE tmp675 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U615 SOURCE cnn.cpp:338 VARIABLE tmp678 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U879 SOURCE cnn.cpp:338 VARIABLE tmp677 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1022 SOURCE cnn.cpp:338 VARIABLE tmp674 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U616 SOURCE cnn.cpp:338 VARIABLE tmp681 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U880 SOURCE cnn.cpp:338 VARIABLE tmp680 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U617 SOURCE cnn.cpp:338 VARIABLE tmp683 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U618 SOURCE cnn.cpp:338 VARIABLE tmp684 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U881 SOURCE cnn.cpp:338 VARIABLE tmp682 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1023 SOURCE cnn.cpp:338 VARIABLE tmp679 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1094 SOURCE cnn.cpp:338 VARIABLE tmp673 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U619 SOURCE cnn.cpp:338 VARIABLE tmp688 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U882 SOURCE cnn.cpp:338 VARIABLE tmp687 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U620 SOURCE cnn.cpp:338 VARIABLE tmp690 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U883 SOURCE cnn.cpp:338 VARIABLE tmp689 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1024 SOURCE cnn.cpp:338 VARIABLE tmp686 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U621 SOURCE cnn.cpp:338 VARIABLE tmp693 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U884 SOURCE cnn.cpp:338 VARIABLE tmp692 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U622 SOURCE cnn.cpp:338 VARIABLE tmp695 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U623 SOURCE cnn.cpp:338 VARIABLE tmp696 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U885 SOURCE cnn.cpp:338 VARIABLE tmp694 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1025 SOURCE cnn.cpp:338 VARIABLE tmp691 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1095 SOURCE cnn.cpp:338 VARIABLE tmp685 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1130 SOURCE cnn.cpp:338 VARIABLE add57_3_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1716 SOURCE cnn.cpp:339 VARIABLE mul50_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1717 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1919 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1718 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1719 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1920 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1720 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1721 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1722 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1723 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1724 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1725 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1921 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1726 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1727 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1922 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1728 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1729 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1923 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1730 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1731 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1732 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1733 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1734 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1735 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U624 SOURCE cnn.cpp:338 VARIABLE tmp700 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U886 SOURCE cnn.cpp:338 VARIABLE tmp699 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U625 SOURCE cnn.cpp:338 VARIABLE tmp702 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U887 SOURCE cnn.cpp:338 VARIABLE tmp701 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1026 SOURCE cnn.cpp:338 VARIABLE tmp698 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U626 SOURCE cnn.cpp:338 VARIABLE tmp705 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U888 SOURCE cnn.cpp:338 VARIABLE tmp704 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U627 SOURCE cnn.cpp:338 VARIABLE tmp707 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U628 SOURCE cnn.cpp:338 VARIABLE tmp708 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U889 SOURCE cnn.cpp:338 VARIABLE tmp706 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1027 SOURCE cnn.cpp:338 VARIABLE tmp703 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1096 SOURCE cnn.cpp:338 VARIABLE tmp697 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U629 SOURCE cnn.cpp:338 VARIABLE tmp712 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U890 SOURCE cnn.cpp:338 VARIABLE tmp711 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U630 SOURCE cnn.cpp:338 VARIABLE tmp714 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U891 SOURCE cnn.cpp:338 VARIABLE tmp713 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1028 SOURCE cnn.cpp:338 VARIABLE tmp710 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U631 SOURCE cnn.cpp:338 VARIABLE tmp717 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U892 SOURCE cnn.cpp:338 VARIABLE tmp716 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U632 SOURCE cnn.cpp:338 VARIABLE tmp719 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U633 SOURCE cnn.cpp:338 VARIABLE tmp720 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U893 SOURCE cnn.cpp:338 VARIABLE tmp718 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1029 SOURCE cnn.cpp:338 VARIABLE tmp715 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1097 SOURCE cnn.cpp:338 VARIABLE tmp709 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1131 SOURCE cnn.cpp:338 VARIABLE add57_3_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1736 SOURCE cnn.cpp:339 VARIABLE mul50_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1737 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1924 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1738 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1739 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1925 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1740 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1741 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1742 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1743 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1744 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1745 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1926 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1746 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1747 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1927 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1748 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1749 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1928 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1750 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1751 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1752 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1753 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1754 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1755 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U634 SOURCE cnn.cpp:338 VARIABLE tmp724 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U894 SOURCE cnn.cpp:338 VARIABLE tmp723 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U635 SOURCE cnn.cpp:338 VARIABLE tmp726 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U895 SOURCE cnn.cpp:338 VARIABLE tmp725 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1030 SOURCE cnn.cpp:338 VARIABLE tmp722 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U636 SOURCE cnn.cpp:338 VARIABLE tmp729 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U896 SOURCE cnn.cpp:338 VARIABLE tmp728 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U637 SOURCE cnn.cpp:338 VARIABLE tmp731 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U638 SOURCE cnn.cpp:338 VARIABLE tmp732 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U897 SOURCE cnn.cpp:338 VARIABLE tmp730 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1031 SOURCE cnn.cpp:338 VARIABLE tmp727 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1098 SOURCE cnn.cpp:338 VARIABLE tmp721 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U639 SOURCE cnn.cpp:338 VARIABLE tmp736 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U898 SOURCE cnn.cpp:338 VARIABLE tmp735 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U640 SOURCE cnn.cpp:338 VARIABLE tmp738 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U899 SOURCE cnn.cpp:338 VARIABLE tmp737 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1032 SOURCE cnn.cpp:338 VARIABLE tmp734 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U641 SOURCE cnn.cpp:338 VARIABLE tmp741 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U900 SOURCE cnn.cpp:338 VARIABLE tmp740 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U642 SOURCE cnn.cpp:338 VARIABLE tmp743 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U643 SOURCE cnn.cpp:338 VARIABLE tmp744 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U901 SOURCE cnn.cpp:338 VARIABLE tmp742 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1033 SOURCE cnn.cpp:338 VARIABLE tmp739 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1099 SOURCE cnn.cpp:338 VARIABLE tmp733 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1132 SOURCE cnn.cpp:338 VARIABLE add57_3_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1756 SOURCE cnn.cpp:339 VARIABLE mul50_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1757 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1929 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1758 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1759 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1930 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1760 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1761 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1762 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1763 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1764 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1765 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1931 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1766 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1767 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1932 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1768 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1769 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1933 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1770 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1771 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1772 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1773 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1774 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1775 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U644 SOURCE cnn.cpp:338 VARIABLE tmp748 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U902 SOURCE cnn.cpp:338 VARIABLE tmp747 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U645 SOURCE cnn.cpp:338 VARIABLE tmp750 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U903 SOURCE cnn.cpp:338 VARIABLE tmp749 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1034 SOURCE cnn.cpp:338 VARIABLE tmp746 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U646 SOURCE cnn.cpp:338 VARIABLE tmp753 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U904 SOURCE cnn.cpp:338 VARIABLE tmp752 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U647 SOURCE cnn.cpp:338 VARIABLE tmp755 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U648 SOURCE cnn.cpp:338 VARIABLE tmp756 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U905 SOURCE cnn.cpp:338 VARIABLE tmp754 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1035 SOURCE cnn.cpp:338 VARIABLE tmp751 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1100 SOURCE cnn.cpp:338 VARIABLE tmp745 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U649 SOURCE cnn.cpp:338 VARIABLE tmp760 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U906 SOURCE cnn.cpp:338 VARIABLE tmp759 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U650 SOURCE cnn.cpp:338 VARIABLE tmp762 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U907 SOURCE cnn.cpp:338 VARIABLE tmp761 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1036 SOURCE cnn.cpp:338 VARIABLE tmp758 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U651 SOURCE cnn.cpp:338 VARIABLE tmp765 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U908 SOURCE cnn.cpp:338 VARIABLE tmp764 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U652 SOURCE cnn.cpp:338 VARIABLE tmp767 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U653 SOURCE cnn.cpp:338 VARIABLE tmp768 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U909 SOURCE cnn.cpp:338 VARIABLE tmp766 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1037 SOURCE cnn.cpp:338 VARIABLE tmp763 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1101 SOURCE cnn.cpp:338 VARIABLE tmp757 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1133 SOURCE cnn.cpp:338 VARIABLE add57_3_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_14855_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_1_fu_14861_p2 SOURCE cnn.cpp:319 VARIABLE add_ln319_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4000 BRAM 0 URAM 0}} store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_1053_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_1071_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_1117_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_1161_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_1189_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_1_fu_1276_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_1_fu_1296_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_1348_p2 SOURCE cnn.cpp:258 VARIABLE add_ln258 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_1390_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_1199_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_1213_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U2261 SOURCE cnn.cpp:235 VARIABLE mul_ln235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_224_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i0_2_fu_1138_p2 SOURCE cnn.cpp:293 VARIABLE i0_2 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_1156_p2 SOURCE cnn.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4005 BRAM 0 URAM 0}} kernel_cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_U SOURCE cnn.cpp:389 VARIABLE input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_1_U SOURCE cnn.cpp:389 VARIABLE input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_2_U SOURCE cnn.cpp:389 VARIABLE input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_3_U SOURCE cnn.cpp:389 VARIABLE input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_4_U SOURCE cnn.cpp:389 VARIABLE input_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_5_U SOURCE cnn.cpp:389 VARIABLE input_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_6_U SOURCE cnn.cpp:389 VARIABLE input_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_7_U SOURCE cnn.cpp:389 VARIABLE input_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_8_U SOURCE cnn.cpp:389 VARIABLE input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_9_U SOURCE cnn.cpp:389 VARIABLE input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_10_U SOURCE cnn.cpp:389 VARIABLE input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_11_U SOURCE cnn.cpp:389 VARIABLE input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_12_U SOURCE cnn.cpp:389 VARIABLE input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_13_U SOURCE cnn.cpp:389 VARIABLE input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_14_U SOURCE cnn.cpp:389 VARIABLE input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_15_U SOURCE cnn.cpp:389 VARIABLE input_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_16_U SOURCE cnn.cpp:389 VARIABLE input_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_17_U SOURCE cnn.cpp:389 VARIABLE input_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_18_U SOURCE cnn.cpp:389 VARIABLE input_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_19_U SOURCE cnn.cpp:389 VARIABLE input_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_20_U SOURCE cnn.cpp:389 VARIABLE input_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_21_U SOURCE cnn.cpp:389 VARIABLE input_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_22_U SOURCE cnn.cpp:389 VARIABLE input_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_23_U SOURCE cnn.cpp:389 VARIABLE input_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_24_U SOURCE cnn.cpp:389 VARIABLE input_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_25_U SOURCE cnn.cpp:389 VARIABLE input_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_26_U SOURCE cnn.cpp:389 VARIABLE input_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_27_U SOURCE cnn.cpp:389 VARIABLE input_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_28_U SOURCE cnn.cpp:389 VARIABLE input_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_29_U SOURCE cnn.cpp:389 VARIABLE input_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_30_U SOURCE cnn.cpp:389 VARIABLE input_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_31_U SOURCE cnn.cpp:389 VARIABLE input_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_32_U SOURCE cnn.cpp:389 VARIABLE input_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_33_U SOURCE cnn.cpp:389 VARIABLE input_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_34_U SOURCE cnn.cpp:389 VARIABLE input_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_35_U SOURCE cnn.cpp:389 VARIABLE input_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_36_U SOURCE cnn.cpp:389 VARIABLE input_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_37_U SOURCE cnn.cpp:389 VARIABLE input_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_38_U SOURCE cnn.cpp:389 VARIABLE input_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_39_U SOURCE cnn.cpp:389 VARIABLE input_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_40_U SOURCE cnn.cpp:389 VARIABLE input_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_41_U SOURCE cnn.cpp:389 VARIABLE input_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_42_U SOURCE cnn.cpp:389 VARIABLE input_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_43_U SOURCE cnn.cpp:389 VARIABLE input_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_44_U SOURCE cnn.cpp:389 VARIABLE input_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_45_U SOURCE cnn.cpp:389 VARIABLE input_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_46_U SOURCE cnn.cpp:389 VARIABLE input_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_47_U SOURCE cnn.cpp:389 VARIABLE input_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_48_U SOURCE cnn.cpp:389 VARIABLE input_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_49_U SOURCE cnn.cpp:389 VARIABLE input_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_50_U SOURCE cnn.cpp:389 VARIABLE input_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_51_U SOURCE cnn.cpp:389 VARIABLE input_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_52_U SOURCE cnn.cpp:389 VARIABLE input_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_53_U SOURCE cnn.cpp:389 VARIABLE input_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_54_U SOURCE cnn.cpp:389 VARIABLE input_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_55_U SOURCE cnn.cpp:389 VARIABLE input_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_56_U SOURCE cnn.cpp:389 VARIABLE input_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_57_U SOURCE cnn.cpp:389 VARIABLE input_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_58_U SOURCE cnn.cpp:389 VARIABLE input_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_59_U SOURCE cnn.cpp:389 VARIABLE input_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_60_U SOURCE cnn.cpp:389 VARIABLE input_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_61_U SOURCE cnn.cpp:389 VARIABLE input_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_62_U SOURCE cnn.cpp:389 VARIABLE input_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_63_U SOURCE cnn.cpp:389 VARIABLE input_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_64_U SOURCE cnn.cpp:389 VARIABLE input_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_65_U SOURCE cnn.cpp:389 VARIABLE input_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_66_U SOURCE cnn.cpp:389 VARIABLE input_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_67_U SOURCE cnn.cpp:389 VARIABLE input_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_68_U SOURCE cnn.cpp:389 VARIABLE input_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_69_U SOURCE cnn.cpp:389 VARIABLE input_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_70_U SOURCE cnn.cpp:389 VARIABLE input_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_71_U SOURCE cnn.cpp:389 VARIABLE input_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_72_U SOURCE cnn.cpp:389 VARIABLE input_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_73_U SOURCE cnn.cpp:389 VARIABLE input_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_74_U SOURCE cnn.cpp:389 VARIABLE input_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_75_U SOURCE cnn.cpp:389 VARIABLE input_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_76_U SOURCE cnn.cpp:389 VARIABLE input_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_77_U SOURCE cnn.cpp:389 VARIABLE input_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_78_U SOURCE cnn.cpp:389 VARIABLE input_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_79_U SOURCE cnn.cpp:389 VARIABLE input_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_80_U SOURCE cnn.cpp:389 VARIABLE input_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_81_U SOURCE cnn.cpp:389 VARIABLE input_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_82_U SOURCE cnn.cpp:389 VARIABLE input_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_83_U SOURCE cnn.cpp:389 VARIABLE input_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_84_U SOURCE cnn.cpp:389 VARIABLE input_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_85_U SOURCE cnn.cpp:389 VARIABLE input_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_86_U SOURCE cnn.cpp:389 VARIABLE input_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_87_U SOURCE cnn.cpp:389 VARIABLE input_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_88_U SOURCE cnn.cpp:389 VARIABLE input_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_89_U SOURCE cnn.cpp:389 VARIABLE input_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_90_U SOURCE cnn.cpp:389 VARIABLE input_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_91_U SOURCE cnn.cpp:389 VARIABLE input_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_92_U SOURCE cnn.cpp:389 VARIABLE input_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_93_U SOURCE cnn.cpp:389 VARIABLE input_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_94_U SOURCE cnn.cpp:389 VARIABLE input_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_95_U SOURCE cnn.cpp:389 VARIABLE input_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_U SOURCE cnn.cpp:390 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_1_U SOURCE cnn.cpp:390 VARIABLE output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_2_U SOURCE cnn.cpp:390 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_3_U SOURCE cnn.cpp:390 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_4_U SOURCE cnn.cpp:390 VARIABLE output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_5_U SOURCE cnn.cpp:390 VARIABLE output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_6_U SOURCE cnn.cpp:390 VARIABLE output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_7_U SOURCE cnn.cpp:390 VARIABLE output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_8_U SOURCE cnn.cpp:390 VARIABLE output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_9_U SOURCE cnn.cpp:390 VARIABLE output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_10_U SOURCE cnn.cpp:390 VARIABLE output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_11_U SOURCE cnn.cpp:390 VARIABLE output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_12_U SOURCE cnn.cpp:390 VARIABLE output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_13_U SOURCE cnn.cpp:390 VARIABLE output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_14_U SOURCE cnn.cpp:390 VARIABLE output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_15_U SOURCE cnn.cpp:390 VARIABLE output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_16_U SOURCE cnn.cpp:390 VARIABLE output_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_17_U SOURCE cnn.cpp:390 VARIABLE output_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_18_U SOURCE cnn.cpp:390 VARIABLE output_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_19_U SOURCE cnn.cpp:390 VARIABLE output_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_20_U SOURCE cnn.cpp:390 VARIABLE output_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_21_U SOURCE cnn.cpp:390 VARIABLE output_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_22_U SOURCE cnn.cpp:390 VARIABLE output_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_23_U SOURCE cnn.cpp:390 VARIABLE output_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_24_U SOURCE cnn.cpp:390 VARIABLE output_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_25_U SOURCE cnn.cpp:390 VARIABLE output_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_26_U SOURCE cnn.cpp:390 VARIABLE output_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_27_U SOURCE cnn.cpp:390 VARIABLE output_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_28_U SOURCE cnn.cpp:390 VARIABLE output_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_29_U SOURCE cnn.cpp:390 VARIABLE output_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_30_U SOURCE cnn.cpp:390 VARIABLE output_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_31_U SOURCE cnn.cpp:390 VARIABLE output_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_U SOURCE cnn.cpp:391 VARIABLE weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_1_U SOURCE cnn.cpp:391 VARIABLE weight_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_2_U SOURCE cnn.cpp:391 VARIABLE weight_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_3_U SOURCE cnn.cpp:391 VARIABLE weight_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_4_U SOURCE cnn.cpp:391 VARIABLE weight_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_5_U SOURCE cnn.cpp:391 VARIABLE weight_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_6_U SOURCE cnn.cpp:391 VARIABLE weight_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_7_U SOURCE cnn.cpp:391 VARIABLE weight_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_8_U SOURCE cnn.cpp:391 VARIABLE weight_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_9_U SOURCE cnn.cpp:391 VARIABLE weight_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_10_U SOURCE cnn.cpp:391 VARIABLE weight_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_11_U SOURCE cnn.cpp:391 VARIABLE weight_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_12_U SOURCE cnn.cpp:391 VARIABLE weight_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_13_U SOURCE cnn.cpp:391 VARIABLE weight_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_14_U SOURCE cnn.cpp:391 VARIABLE weight_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_15_U SOURCE cnn.cpp:391 VARIABLE weight_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_16_U SOURCE cnn.cpp:391 VARIABLE weight_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_17_U SOURCE cnn.cpp:391 VARIABLE weight_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_18_U SOURCE cnn.cpp:391 VARIABLE weight_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_19_U SOURCE cnn.cpp:391 VARIABLE weight_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_20_U SOURCE cnn.cpp:391 VARIABLE weight_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_21_U SOURCE cnn.cpp:391 VARIABLE weight_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_22_U SOURCE cnn.cpp:391 VARIABLE weight_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_23_U SOURCE cnn.cpp:391 VARIABLE weight_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_24_U SOURCE cnn.cpp:391 VARIABLE weight_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}}} AREA {DSP 4005 BRAM 1800 URAM 25}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.19 seconds; current allocated memory: 774.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
Execute         syn_report -model kernel_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
Command       autosyn done; 71.38 sec.
Command     csynth_design done; 92.98 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 90.23 seconds. CPU system time: 1.84 seconds. Elapsed time: 92.98 seconds; current allocated memory: 480.602 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cnn xml_exists=1
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_5ns_6ns_10_1_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       sc_get_clocks kernel_cnn 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cnn.prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
Command     export_design done; 20.78 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.31 seconds. CPU system time: 0.73 seconds. Elapsed time: 20.78 seconds; current allocated memory: 11.492 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Command         cleanup_all done; 0.27 sec.
Execute         cleanup_all 
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Thu May 22 18:04:10 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.29 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.38 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.21 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.55 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.03 seconds; current allocated memory: 296.172 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.64 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.69 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,119 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 11,372 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,372 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,674 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,674 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,459 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,459 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,270 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,270 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 54,434 Array/Struct /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 54,434 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,748 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,748 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,750 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,750 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,916 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,908 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,908 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,912 Performance /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,912 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,906 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,906 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,906 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,906 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,906 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,906 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,926 HW Transforms /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,926 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 40,017 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 40,017 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 7 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 7 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 11 on dimension 2. Cyclic partitioning with factor 11 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 7 on dimension 2. Cyclic partitioning with factor 7 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 74.38 seconds. CPU system time: 0.86 seconds. Elapsed time: 79.38 seconds; current allocated memory: 301.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.484 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 314.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 314.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 314.75 seconds; current allocated memory: 333.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 47.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 47.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 47.43 seconds; current allocated memory: 410.207 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 298.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...1225 expression(s) balanced.
Command           transform done; 6.08 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 304.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 304.87 seconds; current allocated memory: 533.238 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Execute             auto_get_db
Command             auto_get_db done; error code: 1; 
Command           transform done; 1342.59 sec.
Command         opt_and_import_c done; error code: 1; 2009.64 sec.
Command       elaborate done; error code: 1; 2094.05 sec.
Command     csynth_design done; error code: 1; 2094.14 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2088.26 seconds. CPU system time: 1.69 seconds. Elapsed time: 2094.14 seconds; current allocated memory: 429.562 MB.
Command   ap_source done; error code: 1; 2095.76 sec.
Command vitis_hls_bin done; error code: 1; 2095.76 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
Command cleanup_all done; 0.21 sec.
INFO-FLOW: Workspace /home/ubuntu/CS133_Lab4/cnn.prj/solution opened at Thu May 22 18:55:17 UTC 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcu200-fsgd2104-2-e 
Execute         create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command         create_platform done; 1.09 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.22 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
Execute       config_interface -m_axi_conservative_mode=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute       config_interface -m_axi_addr64=1 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute       config_interface -m_axi_auto_max_ports=0 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -deadlock_detection=none 
INFO: [HLS 200-1464] Running solution command: config_rtl -deadlock_detection=none
Execute       config_rtl -deadlock_detection=none 
Execute       send_msg_by_id INFO @200-1464@%s config_dataflow -strict_mode=warning 
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
Execute       config_dataflow -strict_mode=warning 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=kernel_cnn 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=kernel_cnn
Execute       config_export -ipname=kernel_cnn 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -unsafe_math_optimizations=1 
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
Execute       config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     open_solution done; 1.32 sec.
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Command     set_part done; 0.21 sec.
Execute     create_clock -period 250MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname kernel_cnn 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_cnn 
Execute     config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.312 MB.
Execute         set_directive_top kernel_cnn -name=kernel_cnn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -E -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.86 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.56 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp -DXILINX -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.02 seconds; current allocated memory: 296.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.g.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.6 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -reflow-float-conversion -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.69 sec.
Execute         run_link_or_opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cnn -mllvm -hls-db-dir -mllvm /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=4 -x ir /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,119 Compile/Link /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,711 Unroll/Inline (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,711 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,730 Unroll/Inline (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,730 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,505 Unroll/Inline (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,505 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,320 Unroll/Inline (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,320 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 21,312 Array/Struct (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 21,312 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,910 Array/Struct (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,910 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,912 Array/Struct (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,912 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,078 Array/Struct (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,078 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,715 Array/Struct (step 5) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,715 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,719 Performance (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,719 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,713 Performance (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,713 Performance (step 3) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,713 Performance (step 4) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,713 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,733 HW Transforms (step 1) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,733 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,824 HW Transforms (step 2) /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,824 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_322_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:322:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_324_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:324:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_326_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:326:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_328_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:328:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_6' (cnn.cpp:322:20) in function 'cnn' completely with a factor of 4 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_7' (cnn.cpp:324:20) in function 'cnn' completely with a factor of 8 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_326_8' (cnn.cpp:326:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_328_9' (cnn.cpp:328:20) in function 'cnn' completely with a factor of 5 (cnn.cpp:291:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 1ul>::_S_ref(float const (&) [1], unsigned long)' into 'std::array<float, 1ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 1ul>::operator[](unsigned long)' into 'load_weight_S0(float (*) [256][5][5], hls::vector<float, 1ul>*, int)' (cnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_input_S0(float (*) [228][228], hls::vector<float, 4ul>*, int)' (cnn.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_output_S0(float (*) [224][224], hls::vector<float, 16ul>*, int)' (cnn.cpp:225:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 12 on dimension 3. (cnn.cpp:389:8)
INFO: [HLS 214-248] Applying array_partition to 'output': Cyclic partitioning with factor 4 on dimension 2. Cyclic partitioning with factor 8 on dimension 3. (cnn.cpp:390:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn.cpp:391:9)
INFO: [HLS 214-241] Aggregating maxi variable 'vinput' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vweight' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'voutput' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 102400 and bit width 32 in loop 'VITIS_LOOP_181_1'(cnn.cpp:181:20) has been inferred on bundle 'kernel_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:181:20)
INFO: [HLS 214-115] Multiple burst reads of length 50176 and bit width 512 in loop 'VITIS_LOOP_112_1'(cnn.cpp:112:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:112:20)
INFO: [HLS 214-115] Multiple burst reads of length 12996 and bit width 128 in loop 'VITIS_LOOP_58_2'(cnn.cpp:58:22) has been inferred on bundle 'kernel_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:58:22)
INFO: [HLS 214-115] Multiple burst writes of length 50176 and bit width 512 in loop 'VITIS_LOOP_235_1'(cnn.cpp:235:20) has been inferred on bundle 'kernel_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn.cpp:235:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/../../../kernel.xml -> /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.26 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.73 seconds; current allocated memory: 300.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.191 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.0.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 305.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.47 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 314.051 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.g.1.bc to /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 2.48 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnn.cpp:293:49)...800 expression(s) balanced.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.9 seconds; current allocated memory: 350.543 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.2.bc -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_236_2'(cnn.cpp:236:23) and 'VITIS_LOOP_237_3'(cnn.cpp:237:25) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_235_1'(cnn.cpp:235:20) and 'VITIS_LOOP_236_2'(cnn.cpp:236:23) in function 'store_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_182_2'(cnn.cpp:182:23) and 'VITIS_LOOP_183_3'(cnn.cpp:183:25) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_181_1'(cnn.cpp:181:20) and 'VITIS_LOOP_182_2'(cnn.cpp:182:23) in function 'load_weight_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_2'(cnn.cpp:113:23) and 'VITIS_LOOP_114_3'(cnn.cpp:114:25) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_1'(cnn.cpp:112:20) and 'VITIS_LOOP_113_2'(cnn.cpp:113:23) in function 'load_output_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(cnn.cpp:58:22) and 'VITIS_LOOP_59_3'(cnn.cpp:59:24) in function 'load_input_S0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_319_4'(cnn.cpp:319:27) and 'VITIS_LOOP_320_5'(cnn.cpp:320:31) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_317_3'(cnn.cpp:317:25) and 'VITIS_LOOP_319_4'(cnn.cpp:319:27) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_308_2'(cnn.cpp:308:23) and 'VITIS_LOOP_317_3'(cnn.cpp:317:25) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_236_2' (cnn.cpp:236:23) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_1' (cnn.cpp:235:20) in function 'store_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_3' (cnn.cpp:183:25) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_2' (cnn.cpp:182:23) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (cnn.cpp:181:20) in function 'load_weight_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (cnn.cpp:113:23) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_1' (cnn.cpp:112:20) in function 'load_output_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (cnn.cpp:58:22) in function 'load_input_S0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_319_4' (cnn.cpp:319:27) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_317_3' (cnn.cpp:317:25) in function 'cnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_308_2' (cnn.cpp:308:23) in function 'cnn' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_293_1' (cnn.cpp:293:21) in function 'cnn' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Execute             auto_get_db
Command           transform done; 3.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.23 seconds; current allocated memory: 443.867 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 7.93 sec.
Command       elaborate done; 21.69 sec.
Execute       ap_eval exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cnn' ...
Execute         ap_set_top_model kernel_cnn 
Execute         get_model_list kernel_cnn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_cnn 
Execute         preproc_iomode -model cnn 
Execute         preproc_iomode -model store_output_S0 
Execute         preproc_iomode -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         preproc_iomode -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         preproc_iomode -model load_input_S0 
Execute         preproc_iomode -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         preproc_iomode -model load_output_S0 
Execute         preproc_iomode -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         preproc_iomode -model load_weight_S0 
Execute         preproc_iomode -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Configuring Module : load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         apply_spec_resource_limit load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Configuring Module : load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         apply_spec_resource_limit load_weight_S0 
INFO-FLOW: Configuring Module : load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         apply_spec_resource_limit load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Configuring Module : load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         apply_spec_resource_limit load_output_S0 
INFO-FLOW: Configuring Module : load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         apply_spec_resource_limit load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Configuring Module : load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         apply_spec_resource_limit load_input_S0 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO-FLOW: Configuring Module : store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         apply_spec_resource_limit store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Configuring Module : store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         apply_spec_resource_limit store_output_S0 
INFO-FLOW: Configuring Module : cnn ...
Execute         set_default_model cnn 
Execute         apply_spec_resource_limit cnn 
INFO-FLOW: Configuring Module : kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         apply_spec_resource_limit kernel_cnn 
INFO-FLOW: Model list for preprocess: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Preprocessing Module: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS ...
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         cdfg_preprocess -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO-FLOW: Preprocessing Module: load_weight_S0 ...
Execute         set_default_model load_weight_S0 
Execute         cdfg_preprocess -model load_weight_S0 
Execute         rtl_gen_preprocess load_weight_S0 
INFO-FLOW: Preprocessing Module: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 ...
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         cdfg_preprocess -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO-FLOW: Preprocessing Module: load_output_S0 ...
Execute         set_default_model load_output_S0 
Execute         cdfg_preprocess -model load_output_S0 
Execute         rtl_gen_preprocess load_output_S0 
INFO-FLOW: Preprocessing Module: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 ...
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         cdfg_preprocess -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO-FLOW: Preprocessing Module: load_input_S0 ...
Execute         set_default_model load_input_S0 
Execute         cdfg_preprocess -model load_input_S0 
Execute         rtl_gen_preprocess load_input_S0 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 ...
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO-FLOW: Preprocessing Module: store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 ...
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         cdfg_preprocess -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO-FLOW: Preprocessing Module: store_output_S0 ...
Execute         set_default_model store_output_S0 
Execute         cdfg_preprocess -model store_output_S0 
Execute         rtl_gen_preprocess store_output_S0 
INFO-FLOW: Preprocessing Module: cnn ...
Execute         set_default_model cnn 
Execute         cdfg_preprocess -model cnn 
Execute         rtl_gen_preprocess cnn 
INFO-FLOW: Preprocessing Module: kernel_cnn ...
Execute         set_default_model kernel_cnn 
Execute         cdfg_preprocess -model kernel_cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for synthesis: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         schedule -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 449.551 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
Execute         set_default_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         bind -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.551 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_weight_S0 
Execute         schedule -model load_weight_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.551 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_weight_S0.
Execute         set_default_model load_weight_S0 
Execute         bind -model load_weight_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.551 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.bind.adb -f 
INFO-FLOW: Finish binding load_weight_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         schedule -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.156 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
Execute         set_default_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         bind -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 452.156 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_output_S0 
Execute         schedule -model load_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 452.156 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_output_S0.
Execute         set_default_model load_output_S0 
Execute         bind -model load_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.156 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.bind.adb -f 
INFO-FLOW: Finish binding load_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         schedule -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_58_2_VITIS_LOOP_59_3'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [108]  (0.387 ns)
	'load' operation 6 bit ('indvar_load', cnn.cpp:59) on local variable 'indvar' [112]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', cnn.cpp:59) [124]  (0.706 ns)
	'select' operation 8 bit ('select_ln58', cnn.cpp:58) [125]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln59', cnn.cpp:59) [133]  (1.700 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 460.746 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
Execute         set_default_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         bind -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.746 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_input_S0 
Execute         schedule -model load_input_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 460.746 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.sched.adb -f 
INFO-FLOW: Finish scheduling load_input_S0.
Execute         set_default_model load_input_S0 
Execute         bind -model load_input_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 460.746 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.bind.adb -f 
INFO-FLOW: Finish binding load_input_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         schedule -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, loop 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 52.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 52.13 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.
Execute         set_default_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         bind -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         schedule -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
Execute         set_default_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         bind -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model store_output_S0 
Execute         schedule -model store_output_S0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.sched.adb -f 
INFO-FLOW: Finish scheduling store_output_S0.
Execute         set_default_model store_output_S0 
Execute         bind -model store_output_S0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.bind.adb -f 
INFO-FLOW: Finish binding store_output_S0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cnn 
Execute         schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute         set_default_model cnn 
Execute         bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_cnn 
Execute         schedule -model kernel_cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.sched.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cnn.
Execute         set_default_model kernel_cnn 
Execute         bind -model kernel_cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 549.750 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.bind.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.bind.adb -f 
INFO-FLOW: Finish binding kernel_cnn.
Execute         get_model_list kernel_cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         rtl_gen_preprocess load_weight_S0 
Execute         rtl_gen_preprocess load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         rtl_gen_preprocess load_output_S0 
Execute         rtl_gen_preprocess load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         rtl_gen_preprocess load_input_S0 
Execute         rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         rtl_gen_preprocess store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         rtl_gen_preprocess store_output_S0 
Execute         rtl_gen_preprocess cnn 
Execute         rtl_gen_preprocess kernel_cnn 
INFO-FLOW: Model list for RTL generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS/m_axi_kernel_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 549.750 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         gen_rtl load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
Execute         syn_report -csynth -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.adb 
Execute         db_write -model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_weight_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 549.750 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_weight_S0 
Execute         gen_rtl load_weight_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_weight_S0 
Execute         syn_report -csynth -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_weight_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_weight_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_weight_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.adb 
Execute         db_write -model load_weight_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_weight_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline 'VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/m_axi_kernel_output_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 549.750 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         gen_rtl load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
Execute         syn_report -csynth -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.adb 
Execute         db_write -model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 549.750 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_output_S0 
Execute         gen_rtl load_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_output_S0 
Execute         syn_report -csynth -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.adb 
Execute         db_write -model load_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_input_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 549.750 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         gen_rtl load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
Execute         syn_report -csynth -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.adb 
Execute         db_write -model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_input_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 549.750 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_load_input_S0 
Execute         gen_rtl load_input_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_load_input_S0 
Execute         syn_report -csynth -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/load_input_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model load_input_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model load_input_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.adb 
Execute         db_write -model load_input_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_input_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline 'VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5' is 122779 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5'.
Command         create_rtl_model done; 2.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.68 seconds; current allocated memory: 626.527 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         gen_rtl cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
Execute         syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.39 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.adb 
Command         db_write done; 0.4 sec.
Execute         db_write -model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 2.62 sec.
Execute         gen_tb_info cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline 'VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/m_axi_kernel_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.51 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.72 seconds; current allocated memory: 691.113 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         gen_rtl store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
Execute         syn_report -csynth -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.adb 
Execute         db_write -model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model store_output_S0 -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 706.227 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_store_output_S0 
Execute         gen_rtl store_output_S0 -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_store_output_S0 
Execute         syn_report -csynth -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/store_output_S0_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model store_output_S0 -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model store_output_S0 -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.adb 
Execute         db_write -model store_output_S0 -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info store_output_S0 -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model cnn -top_prefix kernel_cnn_ -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 712.949 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl cnn -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn_cnn 
Execute         gen_rtl cnn -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn_cnn 
Execute         syn_report -csynth -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.adb 
Execute         db_write -model cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_cnn -top_prefix  -sub_prefix kernel_cnn_ -mg_file /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/kernel_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vinput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/vweight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cnn/voutput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cnn' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vinput', 'vweight', 'voutput' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cnn'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cnn_weight_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 719.320 MB.
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vhdl -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/vhdl/kernel_cnn 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl kernel_cnn -istop -style xilinx -f -lang vlog -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/verilog/kernel_cnn 
Execute         syn_report -csynth -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -rtlxml -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/kernel_cnn_csynth.xml 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -verbosereport -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.verbose.rpt 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         db_write -model kernel_cnn -f -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.adb 
Execute         db_write -model kernel_cnn -bindview -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_cnn -p /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         syn_report -designview -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.design.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -csynthDesign -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.rpt -MHOut /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu200-fsgd2104-2-e 
Execute             ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute         syn_report -wcfg -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_cnn -o /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.protoinst 
Execute         sc_get_clocks kernel_cnn 
Execute         sc_get_portdomain kernel_cnn 
INFO-FLOW: Model list for RTL component generation: load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Handling components in module [load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_weight_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_16ns_23_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: Handling components in module [load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_19ns_26_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: Handling components in module [load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component kernel_cnn_urem_8ns_5ns_4_12_1.
INFO-FLOW: Append model kernel_cnn_urem_8ns_5ns_4_12_1
INFO-FLOW: Found component kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1.
INFO-FLOW: Append model kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_input_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: Found component kernel_cnn_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model kernel_cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component kernel_cnn_mul_5ns_6ns_10_1_1.
INFO-FLOW: Append model kernel_cnn_mul_5ns_6ns_10_1_1
INFO-FLOW: Found component kernel_cnn_mul_6ns_8ns_13_1_1.
INFO-FLOW: Append model kernel_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model kernel_cnn_sparsemux_9_2_32_1_1
INFO-FLOW: Found component kernel_cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_output_S0] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_cnn] ... 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
INFO-FLOW: Found component kernel_cnn_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_weight_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cnn_kernel_input_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_input_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_weight_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: Found component kernel_cnn_kernel_output_m_axi.
INFO-FLOW: Append model kernel_cnn_kernel_output_m_axi
INFO-FLOW: Found component kernel_cnn_control_s_axi.
INFO-FLOW: Append model kernel_cnn_control_s_axi
INFO-FLOW: Append model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: Append model load_weight_S0
INFO-FLOW: Append model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: Append model load_output_S0
INFO-FLOW: Append model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: Append model load_input_S0
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
INFO-FLOW: Append model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: Append model store_output_S0
INFO-FLOW: Append model cnn
INFO-FLOW: Append model kernel_cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_16ns_23_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_19ns_26_1_1 kernel_cnn_mul_8ns_10ns_17_1_1 kernel_cnn_urem_8ns_5ns_4_12_1 kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_mul_8ns_15ns_22_1_1 kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_sparsemux_7_2_32_1_1 kernel_cnn_urem_5ns_3ns_2_9_1 kernel_cnn_mul_5ns_6ns_10_1_1 kernel_cnn_mul_6ns_8ns_13_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_sparsemux_9_2_32_1_1 kernel_cnn_flow_control_loop_pipe_sequential_init kernel_cnn_input_RAM_AUTO_1R1W kernel_cnn_output_RAM_AUTO_1R1W kernel_cnn_weight_RAM_AUTO_1R1W kernel_cnn_kernel_input_m_axi kernel_cnn_kernel_weight_m_axi kernel_cnn_kernel_output_m_axi kernel_cnn_control_s_axi load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS load_weight_S0 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 load_output_S0 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 load_input_S0 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 store_output_S0 cnn kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_16ns_23_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_19ns_26_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_8ns_5ns_4_12_1
INFO-FLOW: To file: write model kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model kernel_cnn_mul_5ns_6ns_10_1_1
INFO-FLOW: To file: write model kernel_cnn_mul_6ns_8ns_13_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model kernel_cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cnn_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_weight_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cnn_kernel_input_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_weight_m_axi
INFO-FLOW: To file: write model kernel_cnn_kernel_output_m_axi
INFO-FLOW: To file: write model kernel_cnn_control_s_axi
INFO-FLOW: To file: write model load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
INFO-FLOW: To file: write model load_weight_S0
INFO-FLOW: To file: write model load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
INFO-FLOW: To file: write model load_output_S0
INFO-FLOW: To file: write model load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
INFO-FLOW: To file: write model load_input_S0
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
INFO-FLOW: To file: write model store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
INFO-FLOW: To file: write model store_output_S0
INFO-FLOW: To file: write model cnn
INFO-FLOW: To file: write model kernel_cnn
INFO-FLOW: Generating /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/vlog' tclDir='/home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_5ns_6ns_10_1_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' expOnly='0'
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.compgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 735.090 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/CS133_Lab4/cnn.prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_5ns_6ns_10_1_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute         sc_get_clocks kernel_cnn 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_input_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_input DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_output_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_output DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_weight_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel_weight DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST kernel_cnn MODULE2INSTS {kernel_cnn kernel_cnn cnn grp_cnn_fu_692 load_weight_S0 grp_load_weight_S0_fu_411 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_output_S0 grp_load_output_S0_fu_469 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129 load_input_S0 grp_load_input_S0_fu_541 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 store_output_S0 grp_store_output_S0_fu_741 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813} INST2MODULE {kernel_cnn kernel_cnn grp_cnn_fu_692 cnn grp_load_weight_S0_fu_411 load_weight_S0 grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS grp_load_output_S0_fu_469 load_output_S0 grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129 load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 grp_load_input_S0_fu_541 load_input_S0 grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 grp_store_output_S0_fu_741 store_output_S0 grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132 store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813 cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5} INSTDATA {kernel_cnn {DEPTH 1 CHILDREN grp_cnn_fu_692} grp_cnn_fu_692 {DEPTH 2 CHILDREN {grp_load_weight_S0_fu_411 grp_load_output_S0_fu_469 grp_load_input_S0_fu_541 grp_store_output_S0_fu_741 grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813}} grp_load_weight_S0_fu_411 {DEPTH 3 CHILDREN grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115} grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115 {DEPTH 4 CHILDREN {}} grp_load_output_S0_fu_469 {DEPTH 3 CHILDREN grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129} grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129 {DEPTH 4 CHILDREN {}} grp_load_input_S0_fu_541 {DEPTH 3 CHILDREN grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257} grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257 {DEPTH 4 CHILDREN {}} grp_store_output_S0_fu_741 {DEPTH 3 CHILDREN grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132} grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132 {DEPTH 4 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_547_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_604_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_651_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_701_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_746_p2 SOURCE cnn.cpp:182 VARIABLE empty LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_756_p2 SOURCE cnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_762_p2 SOURCE cnn.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_1_fu_559_p2 SOURCE cnn.cpp:182 VARIABLE add_ln182_1 LOOP VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_weight_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_23_1_1_U28 SOURCE cnn.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_193_p2 SOURCE cnn.cpp:181 VARIABLE add_ln181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_1103_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_1112_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1197_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_fu_1238_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_1266_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln133_1_fu_1292_p2 SOURCE cnn.cpp:133 VARIABLE sub_ln133_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_1564_p2 SOURCE cnn.cpp:133 VARIABLE add_ln133_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1615_p2 SOURCE cnn.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_1656_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1516_p2 SOURCE cnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_1132_p2 SOURCE cnn.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U92 SOURCE cnn.cpp:112 VARIABLE mul_ln112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_221_p2 SOURCE cnn.cpp:112 VARIABLE add_ln112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1625_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1712_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_5ns_5ns_10_4_1_U131 SOURCE cnn.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U129 SOURCE cnn.cpp:59 VARIABLE mul_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_5ns_5ns_10_4_1_U131 SOURCE cnn.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_1674_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1680_p2 SOURCE cnn.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_58_2_VITIS_LOOP_59_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_input_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U233 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_477_p2 SOURCE cnn.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_14673_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_14691_p2 SOURCE cnn.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_14741_p2 SOURCE cnn.cpp:319 VARIABLE add_ln319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_14793_p2 SOURCE cnn.cpp:317 VARIABLE empty LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_14906_p2 SOURCE cnn.cpp:317 VARIABLE empty_34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_14990_p2 SOURCE cnn.cpp:319 VARIABLE empty_37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_14996_p2 SOURCE cnn.cpp:319 VARIABLE empty_38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_15002_p2 SOURCE cnn.cpp:319 VARIABLE empty_39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_15008_p2 SOURCE cnn.cpp:319 VARIABLE empty_40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2031 SOURCE cnn.cpp:339 VARIABLE mul_ln339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2032 SOURCE cnn.cpp:339 VARIABLE mul_ln339_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2033 SOURCE cnn.cpp:339 VARIABLE mul_ln339_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2034 SOURCE cnn.cpp:339 VARIABLE mul_ln339_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_10_1_1_U2035 SOURCE cnn.cpp:339 VARIABLE mul_ln339_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_15110_p2 SOURCE cnn.cpp:319 VARIABLE empty_42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_15116_p2 SOURCE cnn.cpp:319 VARIABLE empty_43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_15122_p2 SOURCE cnn.cpp:319 VARIABLE empty_44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_15134_p2 SOURCE cnn.cpp:319 VARIABLE empty_46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U2036 SOURCE cnn.cpp:319 VARIABLE mul34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_15430_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_1_fu_15463_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_2_fu_15478_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_3_fu_15493_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_4_fu_15508_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1134 SOURCE cnn.cpp:339 VARIABLE mul LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2037 SOURCE cnn.cpp:339 VARIABLE mul_ln339_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_5_fu_15526_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_6_fu_15559_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_7_fu_15574_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_8_fu_15589_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_9_fu_15604_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1135 SOURCE cnn.cpp:339 VARIABLE mul50_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2038 SOURCE cnn.cpp:339 VARIABLE mul_ln339_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_10_fu_15622_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_11_fu_15655_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_12_fu_15670_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_13_fu_15685_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_14_fu_15700_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1136 SOURCE cnn.cpp:339 VARIABLE mul50_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2039 SOURCE cnn.cpp:339 VARIABLE mul_ln339_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_15_fu_15718_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_16_fu_15751_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_17_fu_15766_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_18_fu_15781_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_19_fu_15796_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1137 SOURCE cnn.cpp:339 VARIABLE mul50_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2040 SOURCE cnn.cpp:339 VARIABLE mul_ln339_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_20_fu_15814_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_21_fu_15847_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_22_fu_15862_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_23_fu_15877_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_24_fu_15892_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1138 SOURCE cnn.cpp:339 VARIABLE mul50_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1139 SOURCE cnn.cpp:339 VARIABLE mul50_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1140 SOURCE cnn.cpp:339 VARIABLE mul50_1984_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1141 SOURCE cnn.cpp:339 VARIABLE mul50_1984_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1142 SOURCE cnn.cpp:339 VARIABLE mul50_1984_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1143 SOURCE cnn.cpp:339 VARIABLE mul50_1984_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1144 SOURCE cnn.cpp:339 VARIABLE mul50_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1145 SOURCE cnn.cpp:339 VARIABLE mul50_2992_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1776 SOURCE cnn.cpp:339 VARIABLE mul50_2992_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1146 SOURCE cnn.cpp:339 VARIABLE mul50_2992_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1147 SOURCE cnn.cpp:339 VARIABLE mul50_2992_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1777 SOURCE cnn.cpp:339 VARIABLE mul50_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1148 SOURCE cnn.cpp:339 VARIABLE mul50_31000_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1149 SOURCE cnn.cpp:339 VARIABLE mul50_31000_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1778 SOURCE cnn.cpp:339 VARIABLE mul50_31000_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1150 SOURCE cnn.cpp:339 VARIABLE mul50_31000_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1151 SOURCE cnn.cpp:339 VARIABLE mul50_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1152 SOURCE cnn.cpp:339 VARIABLE mul50_41008_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1153 SOURCE cnn.cpp:339 VARIABLE mul50_41008_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1154 SOURCE cnn.cpp:339 VARIABLE mul50_41008_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1155 SOURCE cnn.cpp:339 VARIABLE mul50_41008_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U334 SOURCE cnn.cpp:338 VARIABLE tmp4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U654 SOURCE cnn.cpp:338 VARIABLE tmp3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U335 SOURCE cnn.cpp:338 VARIABLE tmp6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U655 SOURCE cnn.cpp:338 VARIABLE tmp5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U910 SOURCE cnn.cpp:338 VARIABLE tmp2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U336 SOURCE cnn.cpp:338 VARIABLE tmp9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U656 SOURCE cnn.cpp:338 VARIABLE tmp8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U337 SOURCE cnn.cpp:338 VARIABLE tmp11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U338 SOURCE cnn.cpp:338 VARIABLE tmp12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U657 SOURCE cnn.cpp:338 VARIABLE tmp10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U911 SOURCE cnn.cpp:338 VARIABLE tmp7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1038 SOURCE cnn.cpp:338 VARIABLE tmp1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U339 SOURCE cnn.cpp:338 VARIABLE tmp16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U658 SOURCE cnn.cpp:338 VARIABLE tmp15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U340 SOURCE cnn.cpp:338 VARIABLE tmp18 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U659 SOURCE cnn.cpp:338 VARIABLE tmp17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U912 SOURCE cnn.cpp:338 VARIABLE tmp14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U341 SOURCE cnn.cpp:338 VARIABLE tmp21 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U660 SOURCE cnn.cpp:338 VARIABLE tmp20 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U342 SOURCE cnn.cpp:338 VARIABLE tmp23 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U343 SOURCE cnn.cpp:338 VARIABLE tmp24 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U661 SOURCE cnn.cpp:338 VARIABLE tmp22 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U913 SOURCE cnn.cpp:338 VARIABLE tmp19 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1039 SOURCE cnn.cpp:338 VARIABLE tmp13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1102 SOURCE cnn.cpp:338 VARIABLE add57_41009_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1156 SOURCE cnn.cpp:339 VARIABLE mul50_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1157 SOURCE cnn.cpp:339 VARIABLE mul50_1748_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1779 SOURCE cnn.cpp:339 VARIABLE mul50_1748_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1158 SOURCE cnn.cpp:339 VARIABLE mul50_1748_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2041 SOURCE cnn.cpp:339 VARIABLE mul_ln339_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_25_fu_15910_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_26_fu_15943_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_26 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_27_fu_15958_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_27 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_28_fu_15973_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_28 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_29_fu_15988_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_29 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1159 SOURCE cnn.cpp:339 VARIABLE mul50_1748_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1780 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1160 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1161 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1162 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1163 SOURCE cnn.cpp:339 VARIABLE mul50_1748_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1164 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1165 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1781 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1166 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1167 SOURCE cnn.cpp:339 VARIABLE mul50_1748_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1782 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1168 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1169 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1783 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1170 SOURCE cnn.cpp:339 VARIABLE mul50_1748_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1171 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1172 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1173 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1174 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1175 SOURCE cnn.cpp:339 VARIABLE mul50_1748_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U344 SOURCE cnn.cpp:338 VARIABLE tmp28 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U662 SOURCE cnn.cpp:338 VARIABLE tmp27 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U345 SOURCE cnn.cpp:338 VARIABLE tmp30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U663 SOURCE cnn.cpp:338 VARIABLE tmp29 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U914 SOURCE cnn.cpp:338 VARIABLE tmp26 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U346 SOURCE cnn.cpp:338 VARIABLE tmp33 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U664 SOURCE cnn.cpp:338 VARIABLE tmp32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U347 SOURCE cnn.cpp:338 VARIABLE tmp35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U348 SOURCE cnn.cpp:338 VARIABLE tmp36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U665 SOURCE cnn.cpp:338 VARIABLE tmp34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U915 SOURCE cnn.cpp:338 VARIABLE tmp31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1040 SOURCE cnn.cpp:338 VARIABLE tmp25 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U349 SOURCE cnn.cpp:338 VARIABLE tmp40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U666 SOURCE cnn.cpp:338 VARIABLE tmp39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U350 SOURCE cnn.cpp:338 VARIABLE tmp42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U667 SOURCE cnn.cpp:338 VARIABLE tmp41 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U916 SOURCE cnn.cpp:338 VARIABLE tmp38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U351 SOURCE cnn.cpp:338 VARIABLE tmp45 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U668 SOURCE cnn.cpp:338 VARIABLE tmp44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U352 SOURCE cnn.cpp:338 VARIABLE tmp47 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U353 SOURCE cnn.cpp:338 VARIABLE tmp48 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U669 SOURCE cnn.cpp:338 VARIABLE tmp46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U917 SOURCE cnn.cpp:338 VARIABLE tmp43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1041 SOURCE cnn.cpp:338 VARIABLE tmp37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1103 SOURCE cnn.cpp:338 VARIABLE add57_1749_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1176 SOURCE cnn.cpp:339 VARIABLE mul50_16 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1177 SOURCE cnn.cpp:339 VARIABLE mul50_2760_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1784 SOURCE cnn.cpp:339 VARIABLE mul50_2760_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1178 SOURCE cnn.cpp:339 VARIABLE mul50_2760_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2042 SOURCE cnn.cpp:339 VARIABLE mul_ln339_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_30_fu_16006_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_30 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_31_fu_16039_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_31 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_32_fu_16054_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_32 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_33_fu_16069_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_33 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_34_fu_16084_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_34 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1179 SOURCE cnn.cpp:339 VARIABLE mul50_2760_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1785 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1180 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1181 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1182 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1183 SOURCE cnn.cpp:339 VARIABLE mul50_2760_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1184 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1185 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1786 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1186 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1187 SOURCE cnn.cpp:339 VARIABLE mul50_2760_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1787 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1188 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1189 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1788 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1190 SOURCE cnn.cpp:339 VARIABLE mul50_2760_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1191 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1192 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1193 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1194 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1195 SOURCE cnn.cpp:339 VARIABLE mul50_2760_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U354 SOURCE cnn.cpp:338 VARIABLE tmp52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U670 SOURCE cnn.cpp:338 VARIABLE tmp51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U355 SOURCE cnn.cpp:338 VARIABLE tmp54 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U671 SOURCE cnn.cpp:338 VARIABLE tmp53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U918 SOURCE cnn.cpp:338 VARIABLE tmp50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U356 SOURCE cnn.cpp:338 VARIABLE tmp57 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U672 SOURCE cnn.cpp:338 VARIABLE tmp56 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U357 SOURCE cnn.cpp:338 VARIABLE tmp59 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U358 SOURCE cnn.cpp:338 VARIABLE tmp60 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U673 SOURCE cnn.cpp:338 VARIABLE tmp58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U919 SOURCE cnn.cpp:338 VARIABLE tmp55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1042 SOURCE cnn.cpp:338 VARIABLE tmp49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U359 SOURCE cnn.cpp:338 VARIABLE tmp64 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U674 SOURCE cnn.cpp:338 VARIABLE tmp63 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U360 SOURCE cnn.cpp:338 VARIABLE tmp66 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U675 SOURCE cnn.cpp:338 VARIABLE tmp65 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U920 SOURCE cnn.cpp:338 VARIABLE tmp62 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U361 SOURCE cnn.cpp:338 VARIABLE tmp69 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U676 SOURCE cnn.cpp:338 VARIABLE tmp68 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U362 SOURCE cnn.cpp:338 VARIABLE tmp71 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U363 SOURCE cnn.cpp:338 VARIABLE tmp72 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U677 SOURCE cnn.cpp:338 VARIABLE tmp70 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U921 SOURCE cnn.cpp:338 VARIABLE tmp67 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1043 SOURCE cnn.cpp:338 VARIABLE tmp61 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1104 SOURCE cnn.cpp:338 VARIABLE add57_2761_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1196 SOURCE cnn.cpp:339 VARIABLE mul50_17 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1197 SOURCE cnn.cpp:339 VARIABLE mul50_3772_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1789 SOURCE cnn.cpp:339 VARIABLE mul50_3772_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1198 SOURCE cnn.cpp:339 VARIABLE mul50_3772_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2043 SOURCE cnn.cpp:339 VARIABLE mul_ln339_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_35_fu_16102_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_35 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_36_fu_16135_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_36 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_37_fu_16150_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_37 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_38_fu_16165_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_38 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_39_fu_16180_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_39 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1199 SOURCE cnn.cpp:339 VARIABLE mul50_3772_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1790 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1200 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1201 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1202 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1203 SOURCE cnn.cpp:339 VARIABLE mul50_3772_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1204 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1205 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1791 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1206 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1207 SOURCE cnn.cpp:339 VARIABLE mul50_3772_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1792 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1208 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1209 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1793 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1210 SOURCE cnn.cpp:339 VARIABLE mul50_3772_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1211 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1212 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1213 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1214 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1215 SOURCE cnn.cpp:339 VARIABLE mul50_3772_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U364 SOURCE cnn.cpp:338 VARIABLE tmp76 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U678 SOURCE cnn.cpp:338 VARIABLE tmp75 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U365 SOURCE cnn.cpp:338 VARIABLE tmp78 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U679 SOURCE cnn.cpp:338 VARIABLE tmp77 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U922 SOURCE cnn.cpp:338 VARIABLE tmp74 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U366 SOURCE cnn.cpp:338 VARIABLE tmp81 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U680 SOURCE cnn.cpp:338 VARIABLE tmp80 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U367 SOURCE cnn.cpp:338 VARIABLE tmp83 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U368 SOURCE cnn.cpp:338 VARIABLE tmp84 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U681 SOURCE cnn.cpp:338 VARIABLE tmp82 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U923 SOURCE cnn.cpp:338 VARIABLE tmp79 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1044 SOURCE cnn.cpp:338 VARIABLE tmp73 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U369 SOURCE cnn.cpp:338 VARIABLE tmp88 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U682 SOURCE cnn.cpp:338 VARIABLE tmp87 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U370 SOURCE cnn.cpp:338 VARIABLE tmp90 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U683 SOURCE cnn.cpp:338 VARIABLE tmp89 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U924 SOURCE cnn.cpp:338 VARIABLE tmp86 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U371 SOURCE cnn.cpp:338 VARIABLE tmp93 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U684 SOURCE cnn.cpp:338 VARIABLE tmp92 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U372 SOURCE cnn.cpp:338 VARIABLE tmp95 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U373 SOURCE cnn.cpp:338 VARIABLE tmp96 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U685 SOURCE cnn.cpp:338 VARIABLE tmp94 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U925 SOURCE cnn.cpp:338 VARIABLE tmp91 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1045 SOURCE cnn.cpp:338 VARIABLE tmp85 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1105 SOURCE cnn.cpp:338 VARIABLE add57_3773_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1216 SOURCE cnn.cpp:339 VARIABLE mul50_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1217 SOURCE cnn.cpp:339 VARIABLE mul50_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1794 SOURCE cnn.cpp:339 VARIABLE mul50_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1218 SOURCE cnn.cpp:339 VARIABLE mul50_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2044 SOURCE cnn.cpp:339 VARIABLE mul_ln339_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_40_fu_16198_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_40 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_41_fu_16231_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_41 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_42_fu_16246_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_42 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_43_fu_16261_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_43 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_44_fu_16276_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_44 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1219 SOURCE cnn.cpp:339 VARIABLE mul50_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1795 SOURCE cnn.cpp:339 VARIABLE mul50_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1220 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1221 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1222 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1223 SOURCE cnn.cpp:339 VARIABLE mul50_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1224 SOURCE cnn.cpp:339 VARIABLE mul50_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1225 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1796 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1226 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1227 SOURCE cnn.cpp:339 VARIABLE mul50_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1797 SOURCE cnn.cpp:339 VARIABLE mul50_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1228 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1229 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1798 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1230 SOURCE cnn.cpp:339 VARIABLE mul50_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1231 SOURCE cnn.cpp:339 VARIABLE mul50_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1232 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1233 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1234 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1235 SOURCE cnn.cpp:339 VARIABLE mul50_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U374 SOURCE cnn.cpp:338 VARIABLE tmp100 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U686 SOURCE cnn.cpp:338 VARIABLE tmp99 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U375 SOURCE cnn.cpp:338 VARIABLE tmp102 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U687 SOURCE cnn.cpp:338 VARIABLE tmp101 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U926 SOURCE cnn.cpp:338 VARIABLE tmp98 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U376 SOURCE cnn.cpp:338 VARIABLE tmp105 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U688 SOURCE cnn.cpp:338 VARIABLE tmp104 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U377 SOURCE cnn.cpp:338 VARIABLE tmp107 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U378 SOURCE cnn.cpp:338 VARIABLE tmp108 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U689 SOURCE cnn.cpp:338 VARIABLE tmp106 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U927 SOURCE cnn.cpp:338 VARIABLE tmp103 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1046 SOURCE cnn.cpp:338 VARIABLE tmp97 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U379 SOURCE cnn.cpp:338 VARIABLE tmp112 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U690 SOURCE cnn.cpp:338 VARIABLE tmp111 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U380 SOURCE cnn.cpp:338 VARIABLE tmp114 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U691 SOURCE cnn.cpp:338 VARIABLE tmp113 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U928 SOURCE cnn.cpp:338 VARIABLE tmp110 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U381 SOURCE cnn.cpp:338 VARIABLE tmp117 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U692 SOURCE cnn.cpp:338 VARIABLE tmp116 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U382 SOURCE cnn.cpp:338 VARIABLE tmp119 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U383 SOURCE cnn.cpp:338 VARIABLE tmp120 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U693 SOURCE cnn.cpp:338 VARIABLE tmp118 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U929 SOURCE cnn.cpp:338 VARIABLE tmp115 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1047 SOURCE cnn.cpp:338 VARIABLE tmp109 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1106 SOURCE cnn.cpp:338 VARIABLE add57_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1236 SOURCE cnn.cpp:339 VARIABLE mul50_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1237 SOURCE cnn.cpp:339 VARIABLE mul50_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1799 SOURCE cnn.cpp:339 VARIABLE mul50_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1238 SOURCE cnn.cpp:339 VARIABLE mul50_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2045 SOURCE cnn.cpp:339 VARIABLE mul_ln339_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_45_fu_16294_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_45 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_46_fu_16327_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_46 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_47_fu_16342_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_47 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_48_fu_16357_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_48 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_49_fu_16372_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_49 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1239 SOURCE cnn.cpp:339 VARIABLE mul50_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1800 SOURCE cnn.cpp:339 VARIABLE mul50_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1240 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1241 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1242 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1243 SOURCE cnn.cpp:339 VARIABLE mul50_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1244 SOURCE cnn.cpp:339 VARIABLE mul50_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1245 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1801 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1246 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1247 SOURCE cnn.cpp:339 VARIABLE mul50_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1802 SOURCE cnn.cpp:339 VARIABLE mul50_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1248 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1249 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1803 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1250 SOURCE cnn.cpp:339 VARIABLE mul50_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1251 SOURCE cnn.cpp:339 VARIABLE mul50_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1252 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1253 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1254 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1255 SOURCE cnn.cpp:339 VARIABLE mul50_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U384 SOURCE cnn.cpp:338 VARIABLE tmp124 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U694 SOURCE cnn.cpp:338 VARIABLE tmp123 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U385 SOURCE cnn.cpp:338 VARIABLE tmp126 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U695 SOURCE cnn.cpp:338 VARIABLE tmp125 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U930 SOURCE cnn.cpp:338 VARIABLE tmp122 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U386 SOURCE cnn.cpp:338 VARIABLE tmp129 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U696 SOURCE cnn.cpp:338 VARIABLE tmp128 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U387 SOURCE cnn.cpp:338 VARIABLE tmp131 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U388 SOURCE cnn.cpp:338 VARIABLE tmp132 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U697 SOURCE cnn.cpp:338 VARIABLE tmp130 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U931 SOURCE cnn.cpp:338 VARIABLE tmp127 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1048 SOURCE cnn.cpp:338 VARIABLE tmp121 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U389 SOURCE cnn.cpp:338 VARIABLE tmp136 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U698 SOURCE cnn.cpp:338 VARIABLE tmp135 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U390 SOURCE cnn.cpp:338 VARIABLE tmp138 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U699 SOURCE cnn.cpp:338 VARIABLE tmp137 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U932 SOURCE cnn.cpp:338 VARIABLE tmp134 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U391 SOURCE cnn.cpp:338 VARIABLE tmp141 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U700 SOURCE cnn.cpp:338 VARIABLE tmp140 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U392 SOURCE cnn.cpp:338 VARIABLE tmp143 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U393 SOURCE cnn.cpp:338 VARIABLE tmp144 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U701 SOURCE cnn.cpp:338 VARIABLE tmp142 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U933 SOURCE cnn.cpp:338 VARIABLE tmp139 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1049 SOURCE cnn.cpp:338 VARIABLE tmp133 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1107 SOURCE cnn.cpp:338 VARIABLE add57_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1256 SOURCE cnn.cpp:339 VARIABLE mul50_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1257 SOURCE cnn.cpp:339 VARIABLE mul50_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1804 SOURCE cnn.cpp:339 VARIABLE mul50_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1258 SOURCE cnn.cpp:339 VARIABLE mul50_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2046 SOURCE cnn.cpp:339 VARIABLE mul_ln339_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_50_fu_16390_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_50 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_51_fu_16423_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_51 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_52_fu_16438_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_52 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_53_fu_16453_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_53 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_54_fu_16468_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_54 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1259 SOURCE cnn.cpp:339 VARIABLE mul50_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1805 SOURCE cnn.cpp:339 VARIABLE mul50_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1260 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1261 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1262 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1263 SOURCE cnn.cpp:339 VARIABLE mul50_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1264 SOURCE cnn.cpp:339 VARIABLE mul50_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1265 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1806 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1266 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1267 SOURCE cnn.cpp:339 VARIABLE mul50_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1807 SOURCE cnn.cpp:339 VARIABLE mul50_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1268 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1269 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1808 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1270 SOURCE cnn.cpp:339 VARIABLE mul50_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1271 SOURCE cnn.cpp:339 VARIABLE mul50_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1272 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1273 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1274 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1275 SOURCE cnn.cpp:339 VARIABLE mul50_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U394 SOURCE cnn.cpp:338 VARIABLE tmp148 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U702 SOURCE cnn.cpp:338 VARIABLE tmp147 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U395 SOURCE cnn.cpp:338 VARIABLE tmp150 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U703 SOURCE cnn.cpp:338 VARIABLE tmp149 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U934 SOURCE cnn.cpp:338 VARIABLE tmp146 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U396 SOURCE cnn.cpp:338 VARIABLE tmp153 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U704 SOURCE cnn.cpp:338 VARIABLE tmp152 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U397 SOURCE cnn.cpp:338 VARIABLE tmp155 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U398 SOURCE cnn.cpp:338 VARIABLE tmp156 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U705 SOURCE cnn.cpp:338 VARIABLE tmp154 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U935 SOURCE cnn.cpp:338 VARIABLE tmp151 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1050 SOURCE cnn.cpp:338 VARIABLE tmp145 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U399 SOURCE cnn.cpp:338 VARIABLE tmp160 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U706 SOURCE cnn.cpp:338 VARIABLE tmp159 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U400 SOURCE cnn.cpp:338 VARIABLE tmp162 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U707 SOURCE cnn.cpp:338 VARIABLE tmp161 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U936 SOURCE cnn.cpp:338 VARIABLE tmp158 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U401 SOURCE cnn.cpp:338 VARIABLE tmp165 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U708 SOURCE cnn.cpp:338 VARIABLE tmp164 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U402 SOURCE cnn.cpp:338 VARIABLE tmp167 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U403 SOURCE cnn.cpp:338 VARIABLE tmp168 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U709 SOURCE cnn.cpp:338 VARIABLE tmp166 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U937 SOURCE cnn.cpp:338 VARIABLE tmp163 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1051 SOURCE cnn.cpp:338 VARIABLE tmp157 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1108 SOURCE cnn.cpp:338 VARIABLE add57_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1276 SOURCE cnn.cpp:339 VARIABLE mul50_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1277 SOURCE cnn.cpp:339 VARIABLE mul50_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1809 SOURCE cnn.cpp:339 VARIABLE mul50_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1278 SOURCE cnn.cpp:339 VARIABLE mul50_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U2047 SOURCE cnn.cpp:339 VARIABLE mul_ln339_15 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_55_fu_16486_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_55 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_56_fu_16519_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_56 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_57_fu_16534_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_57 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_58_fu_16549_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_58 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_59_fu_16564_p2 SOURCE cnn.cpp:339 VARIABLE add_ln339_59 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1279 SOURCE cnn.cpp:339 VARIABLE mul50_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1810 SOURCE cnn.cpp:339 VARIABLE mul50_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1280 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1281 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1282 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1283 SOURCE cnn.cpp:339 VARIABLE mul50_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1284 SOURCE cnn.cpp:339 VARIABLE mul50_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1285 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1811 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1286 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1287 SOURCE cnn.cpp:339 VARIABLE mul50_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1812 SOURCE cnn.cpp:339 VARIABLE mul50_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1288 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1289 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1813 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1290 SOURCE cnn.cpp:339 VARIABLE mul50_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1291 SOURCE cnn.cpp:339 VARIABLE mul50_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1292 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1293 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1294 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1295 SOURCE cnn.cpp:339 VARIABLE mul50_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U404 SOURCE cnn.cpp:338 VARIABLE tmp172 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U710 SOURCE cnn.cpp:338 VARIABLE tmp171 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U405 SOURCE cnn.cpp:338 VARIABLE tmp174 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U711 SOURCE cnn.cpp:338 VARIABLE tmp173 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U938 SOURCE cnn.cpp:338 VARIABLE tmp170 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U406 SOURCE cnn.cpp:338 VARIABLE tmp177 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U712 SOURCE cnn.cpp:338 VARIABLE tmp176 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U407 SOURCE cnn.cpp:338 VARIABLE tmp179 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U408 SOURCE cnn.cpp:338 VARIABLE tmp180 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U713 SOURCE cnn.cpp:338 VARIABLE tmp178 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U939 SOURCE cnn.cpp:338 VARIABLE tmp175 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1052 SOURCE cnn.cpp:338 VARIABLE tmp169 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U409 SOURCE cnn.cpp:338 VARIABLE tmp184 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U714 SOURCE cnn.cpp:338 VARIABLE tmp183 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U410 SOURCE cnn.cpp:338 VARIABLE tmp186 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U715 SOURCE cnn.cpp:338 VARIABLE tmp185 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U940 SOURCE cnn.cpp:338 VARIABLE tmp182 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U411 SOURCE cnn.cpp:338 VARIABLE tmp189 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U716 SOURCE cnn.cpp:338 VARIABLE tmp188 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U412 SOURCE cnn.cpp:338 VARIABLE tmp191 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U413 SOURCE cnn.cpp:338 VARIABLE tmp192 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U717 SOURCE cnn.cpp:338 VARIABLE tmp190 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U941 SOURCE cnn.cpp:338 VARIABLE tmp187 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1053 SOURCE cnn.cpp:338 VARIABLE tmp181 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1109 SOURCE cnn.cpp:338 VARIABLE add57_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1296 SOURCE cnn.cpp:339 VARIABLE mul50_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1297 SOURCE cnn.cpp:339 VARIABLE mul50_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1814 SOURCE cnn.cpp:339 VARIABLE mul50_1_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1298 SOURCE cnn.cpp:339 VARIABLE mul50_1_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1299 SOURCE cnn.cpp:339 VARIABLE mul50_1_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1815 SOURCE cnn.cpp:339 VARIABLE mul50_1_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1300 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1301 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1302 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1303 SOURCE cnn.cpp:339 VARIABLE mul50_1_1672_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1304 SOURCE cnn.cpp:339 VARIABLE mul50_1_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1305 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1816 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1306 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1307 SOURCE cnn.cpp:339 VARIABLE mul50_1_2680_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1817 SOURCE cnn.cpp:339 VARIABLE mul50_1_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1308 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1309 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1818 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1310 SOURCE cnn.cpp:339 VARIABLE mul50_1_3688_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1311 SOURCE cnn.cpp:339 VARIABLE mul50_1_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1312 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1313 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1314 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1315 SOURCE cnn.cpp:339 VARIABLE mul50_1_4696_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U414 SOURCE cnn.cpp:338 VARIABLE tmp196 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U718 SOURCE cnn.cpp:338 VARIABLE tmp195 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U415 SOURCE cnn.cpp:338 VARIABLE tmp198 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U719 SOURCE cnn.cpp:338 VARIABLE tmp197 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U942 SOURCE cnn.cpp:338 VARIABLE tmp194 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U416 SOURCE cnn.cpp:338 VARIABLE tmp201 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U720 SOURCE cnn.cpp:338 VARIABLE tmp200 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U417 SOURCE cnn.cpp:338 VARIABLE tmp203 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U418 SOURCE cnn.cpp:338 VARIABLE tmp204 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U721 SOURCE cnn.cpp:338 VARIABLE tmp202 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U943 SOURCE cnn.cpp:338 VARIABLE tmp199 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1054 SOURCE cnn.cpp:338 VARIABLE tmp193 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U419 SOURCE cnn.cpp:338 VARIABLE tmp208 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U722 SOURCE cnn.cpp:338 VARIABLE tmp207 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U420 SOURCE cnn.cpp:338 VARIABLE tmp210 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U723 SOURCE cnn.cpp:338 VARIABLE tmp209 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U944 SOURCE cnn.cpp:338 VARIABLE tmp206 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U421 SOURCE cnn.cpp:338 VARIABLE tmp213 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U724 SOURCE cnn.cpp:338 VARIABLE tmp212 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U422 SOURCE cnn.cpp:338 VARIABLE tmp215 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U423 SOURCE cnn.cpp:338 VARIABLE tmp216 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U725 SOURCE cnn.cpp:338 VARIABLE tmp214 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U945 SOURCE cnn.cpp:338 VARIABLE tmp211 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1055 SOURCE cnn.cpp:338 VARIABLE tmp205 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1110 SOURCE cnn.cpp:338 VARIABLE add57_1_4697_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1316 SOURCE cnn.cpp:339 VARIABLE mul50_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1317 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1819 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1318 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1319 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1820 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1320 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1321 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1322 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1323 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1324 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1325 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1821 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1326 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1327 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1822 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1328 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1329 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1823 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1330 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1331 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1332 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1333 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1334 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1335 SOURCE cnn.cpp:339 VARIABLE mul50_1_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U424 SOURCE cnn.cpp:338 VARIABLE tmp220 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U726 SOURCE cnn.cpp:338 VARIABLE tmp219 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U425 SOURCE cnn.cpp:338 VARIABLE tmp222 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U727 SOURCE cnn.cpp:338 VARIABLE tmp221 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U946 SOURCE cnn.cpp:338 VARIABLE tmp218 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U426 SOURCE cnn.cpp:338 VARIABLE tmp225 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U728 SOURCE cnn.cpp:338 VARIABLE tmp224 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U427 SOURCE cnn.cpp:338 VARIABLE tmp227 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U428 SOURCE cnn.cpp:338 VARIABLE tmp228 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U729 SOURCE cnn.cpp:338 VARIABLE tmp226 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U947 SOURCE cnn.cpp:338 VARIABLE tmp223 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1056 SOURCE cnn.cpp:338 VARIABLE tmp217 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U429 SOURCE cnn.cpp:338 VARIABLE tmp232 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U730 SOURCE cnn.cpp:338 VARIABLE tmp231 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U430 SOURCE cnn.cpp:338 VARIABLE tmp234 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U731 SOURCE cnn.cpp:338 VARIABLE tmp233 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U948 SOURCE cnn.cpp:338 VARIABLE tmp230 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U431 SOURCE cnn.cpp:338 VARIABLE tmp237 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U732 SOURCE cnn.cpp:338 VARIABLE tmp236 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U432 SOURCE cnn.cpp:338 VARIABLE tmp239 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U433 SOURCE cnn.cpp:338 VARIABLE tmp240 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U733 SOURCE cnn.cpp:338 VARIABLE tmp238 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U949 SOURCE cnn.cpp:338 VARIABLE tmp235 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1057 SOURCE cnn.cpp:338 VARIABLE tmp229 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1111 SOURCE cnn.cpp:338 VARIABLE add57_1_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1336 SOURCE cnn.cpp:339 VARIABLE mul50_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1337 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1824 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1338 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1339 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1825 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1340 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1341 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1342 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1343 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1344 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1345 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1826 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1346 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1347 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1827 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1348 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1349 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1828 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1350 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1351 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1352 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1353 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1354 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1355 SOURCE cnn.cpp:339 VARIABLE mul50_1_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U434 SOURCE cnn.cpp:338 VARIABLE tmp244 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U734 SOURCE cnn.cpp:338 VARIABLE tmp243 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U435 SOURCE cnn.cpp:338 VARIABLE tmp246 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U735 SOURCE cnn.cpp:338 VARIABLE tmp245 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U950 SOURCE cnn.cpp:338 VARIABLE tmp242 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U436 SOURCE cnn.cpp:338 VARIABLE tmp249 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U736 SOURCE cnn.cpp:338 VARIABLE tmp248 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U437 SOURCE cnn.cpp:338 VARIABLE tmp251 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U438 SOURCE cnn.cpp:338 VARIABLE tmp252 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U737 SOURCE cnn.cpp:338 VARIABLE tmp250 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U951 SOURCE cnn.cpp:338 VARIABLE tmp247 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1058 SOURCE cnn.cpp:338 VARIABLE tmp241 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U439 SOURCE cnn.cpp:338 VARIABLE tmp256 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U738 SOURCE cnn.cpp:338 VARIABLE tmp255 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U440 SOURCE cnn.cpp:338 VARIABLE tmp258 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U739 SOURCE cnn.cpp:338 VARIABLE tmp257 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U952 SOURCE cnn.cpp:338 VARIABLE tmp254 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U441 SOURCE cnn.cpp:338 VARIABLE tmp261 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U740 SOURCE cnn.cpp:338 VARIABLE tmp260 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U442 SOURCE cnn.cpp:338 VARIABLE tmp263 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U443 SOURCE cnn.cpp:338 VARIABLE tmp264 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U741 SOURCE cnn.cpp:338 VARIABLE tmp262 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U953 SOURCE cnn.cpp:338 VARIABLE tmp259 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1059 SOURCE cnn.cpp:338 VARIABLE tmp253 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1112 SOURCE cnn.cpp:338 VARIABLE add57_1_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1356 SOURCE cnn.cpp:339 VARIABLE mul50_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1357 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1829 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1358 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1359 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1830 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1360 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1361 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1362 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1363 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1364 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1365 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1831 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1366 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1367 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1832 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1368 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1369 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1833 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1370 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1371 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1372 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1373 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1374 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1375 SOURCE cnn.cpp:339 VARIABLE mul50_1_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U444 SOURCE cnn.cpp:338 VARIABLE tmp268 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U742 SOURCE cnn.cpp:338 VARIABLE tmp267 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U445 SOURCE cnn.cpp:338 VARIABLE tmp270 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U743 SOURCE cnn.cpp:338 VARIABLE tmp269 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U954 SOURCE cnn.cpp:338 VARIABLE tmp266 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U446 SOURCE cnn.cpp:338 VARIABLE tmp273 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U744 SOURCE cnn.cpp:338 VARIABLE tmp272 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U447 SOURCE cnn.cpp:338 VARIABLE tmp275 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U448 SOURCE cnn.cpp:338 VARIABLE tmp276 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U745 SOURCE cnn.cpp:338 VARIABLE tmp274 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U955 SOURCE cnn.cpp:338 VARIABLE tmp271 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1060 SOURCE cnn.cpp:338 VARIABLE tmp265 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U449 SOURCE cnn.cpp:338 VARIABLE tmp280 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U746 SOURCE cnn.cpp:338 VARIABLE tmp279 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U450 SOURCE cnn.cpp:338 VARIABLE tmp282 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U747 SOURCE cnn.cpp:338 VARIABLE tmp281 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U956 SOURCE cnn.cpp:338 VARIABLE tmp278 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U451 SOURCE cnn.cpp:338 VARIABLE tmp285 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U748 SOURCE cnn.cpp:338 VARIABLE tmp284 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U452 SOURCE cnn.cpp:338 VARIABLE tmp287 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U453 SOURCE cnn.cpp:338 VARIABLE tmp288 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U749 SOURCE cnn.cpp:338 VARIABLE tmp286 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U957 SOURCE cnn.cpp:338 VARIABLE tmp283 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1061 SOURCE cnn.cpp:338 VARIABLE tmp277 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1113 SOURCE cnn.cpp:338 VARIABLE add57_1_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1376 SOURCE cnn.cpp:339 VARIABLE mul50_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1377 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1834 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1378 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1379 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1835 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1380 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1381 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1382 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1383 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1384 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1385 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1836 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1386 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1387 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1837 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1388 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1389 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1838 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1390 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1391 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1392 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1393 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1394 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1395 SOURCE cnn.cpp:339 VARIABLE mul50_1_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U454 SOURCE cnn.cpp:338 VARIABLE tmp292 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U750 SOURCE cnn.cpp:338 VARIABLE tmp291 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U455 SOURCE cnn.cpp:338 VARIABLE tmp294 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U751 SOURCE cnn.cpp:338 VARIABLE tmp293 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U958 SOURCE cnn.cpp:338 VARIABLE tmp290 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U456 SOURCE cnn.cpp:338 VARIABLE tmp297 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U752 SOURCE cnn.cpp:338 VARIABLE tmp296 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U457 SOURCE cnn.cpp:338 VARIABLE tmp299 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U458 SOURCE cnn.cpp:338 VARIABLE tmp300 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U753 SOURCE cnn.cpp:338 VARIABLE tmp298 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U959 SOURCE cnn.cpp:338 VARIABLE tmp295 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1062 SOURCE cnn.cpp:338 VARIABLE tmp289 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U459 SOURCE cnn.cpp:338 VARIABLE tmp304 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U754 SOURCE cnn.cpp:338 VARIABLE tmp303 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U460 SOURCE cnn.cpp:338 VARIABLE tmp306 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U755 SOURCE cnn.cpp:338 VARIABLE tmp305 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U960 SOURCE cnn.cpp:338 VARIABLE tmp302 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U461 SOURCE cnn.cpp:338 VARIABLE tmp309 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U756 SOURCE cnn.cpp:338 VARIABLE tmp308 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U462 SOURCE cnn.cpp:338 VARIABLE tmp311 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U463 SOURCE cnn.cpp:338 VARIABLE tmp312 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U757 SOURCE cnn.cpp:338 VARIABLE tmp310 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U961 SOURCE cnn.cpp:338 VARIABLE tmp307 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1063 SOURCE cnn.cpp:338 VARIABLE tmp301 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1114 SOURCE cnn.cpp:338 VARIABLE add57_1_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1396 SOURCE cnn.cpp:339 VARIABLE mul50_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1397 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1839 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1398 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1399 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1840 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1400 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1401 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1402 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1403 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1404 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1405 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1841 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1406 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1407 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1842 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1408 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1409 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1843 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1410 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1411 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1412 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1413 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1414 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1415 SOURCE cnn.cpp:339 VARIABLE mul50_1_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U464 SOURCE cnn.cpp:338 VARIABLE tmp316 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U758 SOURCE cnn.cpp:338 VARIABLE tmp315 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U465 SOURCE cnn.cpp:338 VARIABLE tmp318 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U759 SOURCE cnn.cpp:338 VARIABLE tmp317 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U962 SOURCE cnn.cpp:338 VARIABLE tmp314 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U466 SOURCE cnn.cpp:338 VARIABLE tmp321 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U760 SOURCE cnn.cpp:338 VARIABLE tmp320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U467 SOURCE cnn.cpp:338 VARIABLE tmp323 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U468 SOURCE cnn.cpp:338 VARIABLE tmp324 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U761 SOURCE cnn.cpp:338 VARIABLE tmp322 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U963 SOURCE cnn.cpp:338 VARIABLE tmp319 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1064 SOURCE cnn.cpp:338 VARIABLE tmp313 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U469 SOURCE cnn.cpp:338 VARIABLE tmp328 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U762 SOURCE cnn.cpp:338 VARIABLE tmp327 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U470 SOURCE cnn.cpp:338 VARIABLE tmp330 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U763 SOURCE cnn.cpp:338 VARIABLE tmp329 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U964 SOURCE cnn.cpp:338 VARIABLE tmp326 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U471 SOURCE cnn.cpp:338 VARIABLE tmp333 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U764 SOURCE cnn.cpp:338 VARIABLE tmp332 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U472 SOURCE cnn.cpp:338 VARIABLE tmp335 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U473 SOURCE cnn.cpp:338 VARIABLE tmp336 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U765 SOURCE cnn.cpp:338 VARIABLE tmp334 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U965 SOURCE cnn.cpp:338 VARIABLE tmp331 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1065 SOURCE cnn.cpp:338 VARIABLE tmp325 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1115 SOURCE cnn.cpp:338 VARIABLE add57_1_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1416 SOURCE cnn.cpp:339 VARIABLE mul50_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1417 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1844 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1418 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1419 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1845 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1420 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1421 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1422 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1423 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1424 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1425 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1846 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1426 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1427 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1847 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1428 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1429 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1848 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1430 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1431 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1432 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1433 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1434 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1435 SOURCE cnn.cpp:339 VARIABLE mul50_1_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U474 SOURCE cnn.cpp:338 VARIABLE tmp340 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U766 SOURCE cnn.cpp:338 VARIABLE tmp339 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U475 SOURCE cnn.cpp:338 VARIABLE tmp342 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U767 SOURCE cnn.cpp:338 VARIABLE tmp341 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U966 SOURCE cnn.cpp:338 VARIABLE tmp338 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U476 SOURCE cnn.cpp:338 VARIABLE tmp345 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U768 SOURCE cnn.cpp:338 VARIABLE tmp344 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U477 SOURCE cnn.cpp:338 VARIABLE tmp347 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U478 SOURCE cnn.cpp:338 VARIABLE tmp348 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U769 SOURCE cnn.cpp:338 VARIABLE tmp346 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U967 SOURCE cnn.cpp:338 VARIABLE tmp343 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1066 SOURCE cnn.cpp:338 VARIABLE tmp337 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U479 SOURCE cnn.cpp:338 VARIABLE tmp352 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U770 SOURCE cnn.cpp:338 VARIABLE tmp351 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U480 SOURCE cnn.cpp:338 VARIABLE tmp354 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U771 SOURCE cnn.cpp:338 VARIABLE tmp353 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U968 SOURCE cnn.cpp:338 VARIABLE tmp350 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U481 SOURCE cnn.cpp:338 VARIABLE tmp357 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U772 SOURCE cnn.cpp:338 VARIABLE tmp356 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U482 SOURCE cnn.cpp:338 VARIABLE tmp359 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U483 SOURCE cnn.cpp:338 VARIABLE tmp360 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U773 SOURCE cnn.cpp:338 VARIABLE tmp358 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U969 SOURCE cnn.cpp:338 VARIABLE tmp355 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1067 SOURCE cnn.cpp:338 VARIABLE tmp349 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1116 SOURCE cnn.cpp:338 VARIABLE add57_1_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1436 SOURCE cnn.cpp:339 VARIABLE mul50_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1437 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1849 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1438 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1439 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1850 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1440 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1441 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1442 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1443 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1444 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1445 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1851 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1446 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1447 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1852 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1448 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1449 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1853 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1450 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1451 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1452 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1453 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1454 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1455 SOURCE cnn.cpp:339 VARIABLE mul50_1_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U484 SOURCE cnn.cpp:338 VARIABLE tmp364 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U774 SOURCE cnn.cpp:338 VARIABLE tmp363 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U485 SOURCE cnn.cpp:338 VARIABLE tmp366 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U775 SOURCE cnn.cpp:338 VARIABLE tmp365 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U970 SOURCE cnn.cpp:338 VARIABLE tmp362 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U486 SOURCE cnn.cpp:338 VARIABLE tmp369 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U776 SOURCE cnn.cpp:338 VARIABLE tmp368 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U487 SOURCE cnn.cpp:338 VARIABLE tmp371 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U488 SOURCE cnn.cpp:338 VARIABLE tmp372 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U777 SOURCE cnn.cpp:338 VARIABLE tmp370 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U971 SOURCE cnn.cpp:338 VARIABLE tmp367 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1068 SOURCE cnn.cpp:338 VARIABLE tmp361 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U489 SOURCE cnn.cpp:338 VARIABLE tmp376 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U778 SOURCE cnn.cpp:338 VARIABLE tmp375 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U490 SOURCE cnn.cpp:338 VARIABLE tmp378 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U779 SOURCE cnn.cpp:338 VARIABLE tmp377 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U972 SOURCE cnn.cpp:338 VARIABLE tmp374 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U491 SOURCE cnn.cpp:338 VARIABLE tmp381 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U780 SOURCE cnn.cpp:338 VARIABLE tmp380 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U492 SOURCE cnn.cpp:338 VARIABLE tmp383 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U493 SOURCE cnn.cpp:338 VARIABLE tmp384 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U781 SOURCE cnn.cpp:338 VARIABLE tmp382 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U973 SOURCE cnn.cpp:338 VARIABLE tmp379 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1069 SOURCE cnn.cpp:338 VARIABLE tmp373 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1117 SOURCE cnn.cpp:338 VARIABLE add57_1_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1456 SOURCE cnn.cpp:339 VARIABLE mul50_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1457 SOURCE cnn.cpp:339 VARIABLE mul50_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1854 SOURCE cnn.cpp:339 VARIABLE mul50_2_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1458 SOURCE cnn.cpp:339 VARIABLE mul50_2_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1459 SOURCE cnn.cpp:339 VARIABLE mul50_2_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1855 SOURCE cnn.cpp:339 VARIABLE mul50_2_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1460 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1461 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1462 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1463 SOURCE cnn.cpp:339 VARIABLE mul50_2_1432_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1464 SOURCE cnn.cpp:339 VARIABLE mul50_2_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1465 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1856 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1466 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1467 SOURCE cnn.cpp:339 VARIABLE mul50_2_2440_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1857 SOURCE cnn.cpp:339 VARIABLE mul50_2_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1468 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1469 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1858 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1470 SOURCE cnn.cpp:339 VARIABLE mul50_2_3448_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1471 SOURCE cnn.cpp:339 VARIABLE mul50_2_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1472 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1473 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1474 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1475 SOURCE cnn.cpp:339 VARIABLE mul50_2_4456_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U494 SOURCE cnn.cpp:338 VARIABLE tmp388 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U782 SOURCE cnn.cpp:338 VARIABLE tmp387 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U495 SOURCE cnn.cpp:338 VARIABLE tmp390 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U783 SOURCE cnn.cpp:338 VARIABLE tmp389 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U974 SOURCE cnn.cpp:338 VARIABLE tmp386 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U496 SOURCE cnn.cpp:338 VARIABLE tmp393 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U784 SOURCE cnn.cpp:338 VARIABLE tmp392 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U497 SOURCE cnn.cpp:338 VARIABLE tmp395 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U498 SOURCE cnn.cpp:338 VARIABLE tmp396 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U785 SOURCE cnn.cpp:338 VARIABLE tmp394 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U975 SOURCE cnn.cpp:338 VARIABLE tmp391 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1070 SOURCE cnn.cpp:338 VARIABLE tmp385 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U499 SOURCE cnn.cpp:338 VARIABLE tmp400 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U786 SOURCE cnn.cpp:338 VARIABLE tmp399 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U500 SOURCE cnn.cpp:338 VARIABLE tmp402 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U787 SOURCE cnn.cpp:338 VARIABLE tmp401 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U976 SOURCE cnn.cpp:338 VARIABLE tmp398 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U501 SOURCE cnn.cpp:338 VARIABLE tmp405 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U788 SOURCE cnn.cpp:338 VARIABLE tmp404 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U502 SOURCE cnn.cpp:338 VARIABLE tmp407 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U503 SOURCE cnn.cpp:338 VARIABLE tmp408 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U789 SOURCE cnn.cpp:338 VARIABLE tmp406 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U977 SOURCE cnn.cpp:338 VARIABLE tmp403 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1071 SOURCE cnn.cpp:338 VARIABLE tmp397 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1118 SOURCE cnn.cpp:338 VARIABLE add57_2_4457_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1476 SOURCE cnn.cpp:339 VARIABLE mul50_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1477 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1859 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1478 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1479 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1860 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1480 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1481 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1482 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1483 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1484 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1485 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1861 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1486 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1487 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1862 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1488 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1489 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1863 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1490 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1491 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1492 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1493 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1494 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1495 SOURCE cnn.cpp:339 VARIABLE mul50_2_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U504 SOURCE cnn.cpp:338 VARIABLE tmp412 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U790 SOURCE cnn.cpp:338 VARIABLE tmp411 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U505 SOURCE cnn.cpp:338 VARIABLE tmp414 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U791 SOURCE cnn.cpp:338 VARIABLE tmp413 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U978 SOURCE cnn.cpp:338 VARIABLE tmp410 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U506 SOURCE cnn.cpp:338 VARIABLE tmp417 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U792 SOURCE cnn.cpp:338 VARIABLE tmp416 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U507 SOURCE cnn.cpp:338 VARIABLE tmp419 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U508 SOURCE cnn.cpp:338 VARIABLE tmp420 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U793 SOURCE cnn.cpp:338 VARIABLE tmp418 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U979 SOURCE cnn.cpp:338 VARIABLE tmp415 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1072 SOURCE cnn.cpp:338 VARIABLE tmp409 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U509 SOURCE cnn.cpp:338 VARIABLE tmp424 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U794 SOURCE cnn.cpp:338 VARIABLE tmp423 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U510 SOURCE cnn.cpp:338 VARIABLE tmp426 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U795 SOURCE cnn.cpp:338 VARIABLE tmp425 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U980 SOURCE cnn.cpp:338 VARIABLE tmp422 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U511 SOURCE cnn.cpp:338 VARIABLE tmp429 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U796 SOURCE cnn.cpp:338 VARIABLE tmp428 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U512 SOURCE cnn.cpp:338 VARIABLE tmp431 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U513 SOURCE cnn.cpp:338 VARIABLE tmp432 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U797 SOURCE cnn.cpp:338 VARIABLE tmp430 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U981 SOURCE cnn.cpp:338 VARIABLE tmp427 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE cnn.cpp:338 VARIABLE tmp421 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1119 SOURCE cnn.cpp:338 VARIABLE add57_2_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1496 SOURCE cnn.cpp:339 VARIABLE mul50_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1497 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1864 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1498 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1499 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1865 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1500 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1501 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1502 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1503 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1504 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1505 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1866 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1506 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1507 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1867 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1508 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1509 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1868 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1510 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1511 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1512 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1513 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1514 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1515 SOURCE cnn.cpp:339 VARIABLE mul50_2_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U514 SOURCE cnn.cpp:338 VARIABLE tmp436 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U798 SOURCE cnn.cpp:338 VARIABLE tmp435 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U515 SOURCE cnn.cpp:338 VARIABLE tmp438 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U799 SOURCE cnn.cpp:338 VARIABLE tmp437 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U982 SOURCE cnn.cpp:338 VARIABLE tmp434 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U516 SOURCE cnn.cpp:338 VARIABLE tmp441 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U800 SOURCE cnn.cpp:338 VARIABLE tmp440 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U517 SOURCE cnn.cpp:338 VARIABLE tmp443 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U518 SOURCE cnn.cpp:338 VARIABLE tmp444 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U801 SOURCE cnn.cpp:338 VARIABLE tmp442 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U983 SOURCE cnn.cpp:338 VARIABLE tmp439 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE cnn.cpp:338 VARIABLE tmp433 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U519 SOURCE cnn.cpp:338 VARIABLE tmp448 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U802 SOURCE cnn.cpp:338 VARIABLE tmp447 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U520 SOURCE cnn.cpp:338 VARIABLE tmp450 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U803 SOURCE cnn.cpp:338 VARIABLE tmp449 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U984 SOURCE cnn.cpp:338 VARIABLE tmp446 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U521 SOURCE cnn.cpp:338 VARIABLE tmp453 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U804 SOURCE cnn.cpp:338 VARIABLE tmp452 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U522 SOURCE cnn.cpp:338 VARIABLE tmp455 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U523 SOURCE cnn.cpp:338 VARIABLE tmp456 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U805 SOURCE cnn.cpp:338 VARIABLE tmp454 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U985 SOURCE cnn.cpp:338 VARIABLE tmp451 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE cnn.cpp:338 VARIABLE tmp445 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1120 SOURCE cnn.cpp:338 VARIABLE add57_2_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1516 SOURCE cnn.cpp:339 VARIABLE mul50_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1517 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1869 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1518 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1519 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1870 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1520 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1521 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1522 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1523 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1524 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1525 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1871 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1526 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1527 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1872 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1528 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1529 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1873 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1530 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1531 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1532 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1533 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1534 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1535 SOURCE cnn.cpp:339 VARIABLE mul50_2_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U524 SOURCE cnn.cpp:338 VARIABLE tmp460 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U806 SOURCE cnn.cpp:338 VARIABLE tmp459 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U525 SOURCE cnn.cpp:338 VARIABLE tmp462 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U807 SOURCE cnn.cpp:338 VARIABLE tmp461 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U986 SOURCE cnn.cpp:338 VARIABLE tmp458 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U526 SOURCE cnn.cpp:338 VARIABLE tmp465 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U808 SOURCE cnn.cpp:338 VARIABLE tmp464 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U527 SOURCE cnn.cpp:338 VARIABLE tmp467 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U528 SOURCE cnn.cpp:338 VARIABLE tmp468 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U809 SOURCE cnn.cpp:338 VARIABLE tmp466 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U987 SOURCE cnn.cpp:338 VARIABLE tmp463 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE cnn.cpp:338 VARIABLE tmp457 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U529 SOURCE cnn.cpp:338 VARIABLE tmp472 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U810 SOURCE cnn.cpp:338 VARIABLE tmp471 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U530 SOURCE cnn.cpp:338 VARIABLE tmp474 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U811 SOURCE cnn.cpp:338 VARIABLE tmp473 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U988 SOURCE cnn.cpp:338 VARIABLE tmp470 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U531 SOURCE cnn.cpp:338 VARIABLE tmp477 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U812 SOURCE cnn.cpp:338 VARIABLE tmp476 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U532 SOURCE cnn.cpp:338 VARIABLE tmp479 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U533 SOURCE cnn.cpp:338 VARIABLE tmp480 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U813 SOURCE cnn.cpp:338 VARIABLE tmp478 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U989 SOURCE cnn.cpp:338 VARIABLE tmp475 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1077 SOURCE cnn.cpp:338 VARIABLE tmp469 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1121 SOURCE cnn.cpp:338 VARIABLE add57_2_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1536 SOURCE cnn.cpp:339 VARIABLE mul50_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1537 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1874 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1538 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1539 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1875 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1540 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1541 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1542 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1543 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1544 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1545 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1876 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1546 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1547 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1877 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1548 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1549 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1878 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1550 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1551 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1552 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1553 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1554 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1555 SOURCE cnn.cpp:339 VARIABLE mul50_2_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U534 SOURCE cnn.cpp:338 VARIABLE tmp484 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U814 SOURCE cnn.cpp:338 VARIABLE tmp483 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U535 SOURCE cnn.cpp:338 VARIABLE tmp486 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U815 SOURCE cnn.cpp:338 VARIABLE tmp485 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U990 SOURCE cnn.cpp:338 VARIABLE tmp482 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U536 SOURCE cnn.cpp:338 VARIABLE tmp489 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U816 SOURCE cnn.cpp:338 VARIABLE tmp488 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U537 SOURCE cnn.cpp:338 VARIABLE tmp491 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U538 SOURCE cnn.cpp:338 VARIABLE tmp492 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U817 SOURCE cnn.cpp:338 VARIABLE tmp490 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U991 SOURCE cnn.cpp:338 VARIABLE tmp487 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1078 SOURCE cnn.cpp:338 VARIABLE tmp481 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U539 SOURCE cnn.cpp:338 VARIABLE tmp496 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U818 SOURCE cnn.cpp:338 VARIABLE tmp495 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U540 SOURCE cnn.cpp:338 VARIABLE tmp498 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U819 SOURCE cnn.cpp:338 VARIABLE tmp497 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U992 SOURCE cnn.cpp:338 VARIABLE tmp494 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U541 SOURCE cnn.cpp:338 VARIABLE tmp501 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U820 SOURCE cnn.cpp:338 VARIABLE tmp500 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U542 SOURCE cnn.cpp:338 VARIABLE tmp503 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U543 SOURCE cnn.cpp:338 VARIABLE tmp504 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U821 SOURCE cnn.cpp:338 VARIABLE tmp502 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U993 SOURCE cnn.cpp:338 VARIABLE tmp499 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1079 SOURCE cnn.cpp:338 VARIABLE tmp493 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1122 SOURCE cnn.cpp:338 VARIABLE add57_2_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1556 SOURCE cnn.cpp:339 VARIABLE mul50_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1557 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1879 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1558 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1559 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1880 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1560 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1561 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1562 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1563 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1564 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1565 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1881 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1566 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1567 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1882 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1568 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1569 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1883 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1570 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1571 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1572 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1573 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1574 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1575 SOURCE cnn.cpp:339 VARIABLE mul50_2_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U544 SOURCE cnn.cpp:338 VARIABLE tmp508 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U822 SOURCE cnn.cpp:338 VARIABLE tmp507 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U545 SOURCE cnn.cpp:338 VARIABLE tmp510 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U823 SOURCE cnn.cpp:338 VARIABLE tmp509 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U994 SOURCE cnn.cpp:338 VARIABLE tmp506 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U546 SOURCE cnn.cpp:338 VARIABLE tmp513 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U824 SOURCE cnn.cpp:338 VARIABLE tmp512 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U547 SOURCE cnn.cpp:338 VARIABLE tmp515 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U548 SOURCE cnn.cpp:338 VARIABLE tmp516 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U825 SOURCE cnn.cpp:338 VARIABLE tmp514 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U995 SOURCE cnn.cpp:338 VARIABLE tmp511 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1080 SOURCE cnn.cpp:338 VARIABLE tmp505 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U549 SOURCE cnn.cpp:338 VARIABLE tmp520 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U826 SOURCE cnn.cpp:338 VARIABLE tmp519 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U550 SOURCE cnn.cpp:338 VARIABLE tmp522 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U827 SOURCE cnn.cpp:338 VARIABLE tmp521 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U996 SOURCE cnn.cpp:338 VARIABLE tmp518 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U551 SOURCE cnn.cpp:338 VARIABLE tmp525 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U828 SOURCE cnn.cpp:338 VARIABLE tmp524 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U552 SOURCE cnn.cpp:338 VARIABLE tmp527 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U553 SOURCE cnn.cpp:338 VARIABLE tmp528 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U829 SOURCE cnn.cpp:338 VARIABLE tmp526 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U997 SOURCE cnn.cpp:338 VARIABLE tmp523 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1081 SOURCE cnn.cpp:338 VARIABLE tmp517 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1123 SOURCE cnn.cpp:338 VARIABLE add57_2_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1576 SOURCE cnn.cpp:339 VARIABLE mul50_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1577 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1884 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1578 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1579 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1885 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1580 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1581 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1582 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1583 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1584 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1585 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1886 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1586 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1587 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1887 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1588 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1589 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1888 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1590 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1591 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1592 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1593 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1594 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1595 SOURCE cnn.cpp:339 VARIABLE mul50_2_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U554 SOURCE cnn.cpp:338 VARIABLE tmp532 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U830 SOURCE cnn.cpp:338 VARIABLE tmp531 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U555 SOURCE cnn.cpp:338 VARIABLE tmp534 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U831 SOURCE cnn.cpp:338 VARIABLE tmp533 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U998 SOURCE cnn.cpp:338 VARIABLE tmp530 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U556 SOURCE cnn.cpp:338 VARIABLE tmp537 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U832 SOURCE cnn.cpp:338 VARIABLE tmp536 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U557 SOURCE cnn.cpp:338 VARIABLE tmp539 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U558 SOURCE cnn.cpp:338 VARIABLE tmp540 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U833 SOURCE cnn.cpp:338 VARIABLE tmp538 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U999 SOURCE cnn.cpp:338 VARIABLE tmp535 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1082 SOURCE cnn.cpp:338 VARIABLE tmp529 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U559 SOURCE cnn.cpp:338 VARIABLE tmp544 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U834 SOURCE cnn.cpp:338 VARIABLE tmp543 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U560 SOURCE cnn.cpp:338 VARIABLE tmp546 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U835 SOURCE cnn.cpp:338 VARIABLE tmp545 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1000 SOURCE cnn.cpp:338 VARIABLE tmp542 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U561 SOURCE cnn.cpp:338 VARIABLE tmp549 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U836 SOURCE cnn.cpp:338 VARIABLE tmp548 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U562 SOURCE cnn.cpp:338 VARIABLE tmp551 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U563 SOURCE cnn.cpp:338 VARIABLE tmp552 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U837 SOURCE cnn.cpp:338 VARIABLE tmp550 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1001 SOURCE cnn.cpp:338 VARIABLE tmp547 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1083 SOURCE cnn.cpp:338 VARIABLE tmp541 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1124 SOURCE cnn.cpp:338 VARIABLE add57_2_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1596 SOURCE cnn.cpp:339 VARIABLE mul50_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1597 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1889 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1598 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1599 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1890 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1600 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1601 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1602 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1603 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1604 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1605 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1891 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1606 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1607 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1892 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1608 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1609 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1893 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1610 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1611 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1612 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1613 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1614 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1615 SOURCE cnn.cpp:339 VARIABLE mul50_2_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U564 SOURCE cnn.cpp:338 VARIABLE tmp556 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U838 SOURCE cnn.cpp:338 VARIABLE tmp555 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U565 SOURCE cnn.cpp:338 VARIABLE tmp558 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U839 SOURCE cnn.cpp:338 VARIABLE tmp557 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1002 SOURCE cnn.cpp:338 VARIABLE tmp554 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U566 SOURCE cnn.cpp:338 VARIABLE tmp561 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U840 SOURCE cnn.cpp:338 VARIABLE tmp560 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U567 SOURCE cnn.cpp:338 VARIABLE tmp563 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U568 SOURCE cnn.cpp:338 VARIABLE tmp564 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U841 SOURCE cnn.cpp:338 VARIABLE tmp562 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1003 SOURCE cnn.cpp:338 VARIABLE tmp559 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1084 SOURCE cnn.cpp:338 VARIABLE tmp553 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U569 SOURCE cnn.cpp:338 VARIABLE tmp568 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U842 SOURCE cnn.cpp:338 VARIABLE tmp567 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U570 SOURCE cnn.cpp:338 VARIABLE tmp570 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U843 SOURCE cnn.cpp:338 VARIABLE tmp569 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1004 SOURCE cnn.cpp:338 VARIABLE tmp566 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U571 SOURCE cnn.cpp:338 VARIABLE tmp573 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U844 SOURCE cnn.cpp:338 VARIABLE tmp572 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U572 SOURCE cnn.cpp:338 VARIABLE tmp575 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U573 SOURCE cnn.cpp:338 VARIABLE tmp576 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U845 SOURCE cnn.cpp:338 VARIABLE tmp574 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1005 SOURCE cnn.cpp:338 VARIABLE tmp571 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1085 SOURCE cnn.cpp:338 VARIABLE tmp565 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1125 SOURCE cnn.cpp:338 VARIABLE add57_2_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1616 SOURCE cnn.cpp:339 VARIABLE mul50_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1617 SOURCE cnn.cpp:339 VARIABLE mul50_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1894 SOURCE cnn.cpp:339 VARIABLE mul50_3_8 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1618 SOURCE cnn.cpp:339 VARIABLE mul50_3_9 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1619 SOURCE cnn.cpp:339 VARIABLE mul50_3_10 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1895 SOURCE cnn.cpp:339 VARIABLE mul50_3_11 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1620 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1621 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1622 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1623 SOURCE cnn.cpp:339 VARIABLE mul50_3_1192_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1624 SOURCE cnn.cpp:339 VARIABLE mul50_3_12 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1625 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1896 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1626 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1627 SOURCE cnn.cpp:339 VARIABLE mul50_3_2200_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1897 SOURCE cnn.cpp:339 VARIABLE mul50_3_13 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1628 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1629 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1898 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1630 SOURCE cnn.cpp:339 VARIABLE mul50_3_3208_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1631 SOURCE cnn.cpp:339 VARIABLE mul50_3_14 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1632 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1633 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1634 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1635 SOURCE cnn.cpp:339 VARIABLE mul50_3_4216_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U574 SOURCE cnn.cpp:338 VARIABLE tmp580 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U846 SOURCE cnn.cpp:338 VARIABLE tmp579 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U575 SOURCE cnn.cpp:338 VARIABLE tmp582 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U847 SOURCE cnn.cpp:338 VARIABLE tmp581 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1006 SOURCE cnn.cpp:338 VARIABLE tmp578 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U576 SOURCE cnn.cpp:338 VARIABLE tmp585 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U848 SOURCE cnn.cpp:338 VARIABLE tmp584 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U577 SOURCE cnn.cpp:338 VARIABLE tmp587 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U578 SOURCE cnn.cpp:338 VARIABLE tmp588 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U849 SOURCE cnn.cpp:338 VARIABLE tmp586 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1007 SOURCE cnn.cpp:338 VARIABLE tmp583 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1086 SOURCE cnn.cpp:338 VARIABLE tmp577 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U579 SOURCE cnn.cpp:338 VARIABLE tmp592 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U850 SOURCE cnn.cpp:338 VARIABLE tmp591 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U580 SOURCE cnn.cpp:338 VARIABLE tmp594 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U851 SOURCE cnn.cpp:338 VARIABLE tmp593 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1008 SOURCE cnn.cpp:338 VARIABLE tmp590 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U581 SOURCE cnn.cpp:338 VARIABLE tmp597 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U852 SOURCE cnn.cpp:338 VARIABLE tmp596 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U582 SOURCE cnn.cpp:338 VARIABLE tmp599 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U583 SOURCE cnn.cpp:338 VARIABLE tmp600 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U853 SOURCE cnn.cpp:338 VARIABLE tmp598 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1009 SOURCE cnn.cpp:338 VARIABLE tmp595 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1087 SOURCE cnn.cpp:338 VARIABLE tmp589 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1126 SOURCE cnn.cpp:338 VARIABLE add57_3_4217_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1636 SOURCE cnn.cpp:339 VARIABLE mul50_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1637 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1899 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1638 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1639 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1900 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1640 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1641 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1642 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1643 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1644 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1645 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1901 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1646 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1647 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1902 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1648 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1649 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1903 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1650 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1651 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1652 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1653 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1654 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1655 SOURCE cnn.cpp:339 VARIABLE mul50_3_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U584 SOURCE cnn.cpp:338 VARIABLE tmp604 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U854 SOURCE cnn.cpp:338 VARIABLE tmp603 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U585 SOURCE cnn.cpp:338 VARIABLE tmp606 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U855 SOURCE cnn.cpp:338 VARIABLE tmp605 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1010 SOURCE cnn.cpp:338 VARIABLE tmp602 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U586 SOURCE cnn.cpp:338 VARIABLE tmp609 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U856 SOURCE cnn.cpp:338 VARIABLE tmp608 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U587 SOURCE cnn.cpp:338 VARIABLE tmp611 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U588 SOURCE cnn.cpp:338 VARIABLE tmp612 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U857 SOURCE cnn.cpp:338 VARIABLE tmp610 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1011 SOURCE cnn.cpp:338 VARIABLE tmp607 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1088 SOURCE cnn.cpp:338 VARIABLE tmp601 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U589 SOURCE cnn.cpp:338 VARIABLE tmp616 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U858 SOURCE cnn.cpp:338 VARIABLE tmp615 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U590 SOURCE cnn.cpp:338 VARIABLE tmp618 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U859 SOURCE cnn.cpp:338 VARIABLE tmp617 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1012 SOURCE cnn.cpp:338 VARIABLE tmp614 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U591 SOURCE cnn.cpp:338 VARIABLE tmp621 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U860 SOURCE cnn.cpp:338 VARIABLE tmp620 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U592 SOURCE cnn.cpp:338 VARIABLE tmp623 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U593 SOURCE cnn.cpp:338 VARIABLE tmp624 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U861 SOURCE cnn.cpp:338 VARIABLE tmp622 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1013 SOURCE cnn.cpp:338 VARIABLE tmp619 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1089 SOURCE cnn.cpp:338 VARIABLE tmp613 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1127 SOURCE cnn.cpp:338 VARIABLE add57_3_1_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1656 SOURCE cnn.cpp:339 VARIABLE mul50_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1657 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1904 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1658 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1659 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1905 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1660 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1661 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1662 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1663 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1664 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1665 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1906 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1666 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1667 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1907 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1668 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1669 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1908 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1670 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1671 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1672 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1673 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1674 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1675 SOURCE cnn.cpp:339 VARIABLE mul50_3_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U594 SOURCE cnn.cpp:338 VARIABLE tmp628 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U862 SOURCE cnn.cpp:338 VARIABLE tmp627 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U595 SOURCE cnn.cpp:338 VARIABLE tmp630 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U863 SOURCE cnn.cpp:338 VARIABLE tmp629 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1014 SOURCE cnn.cpp:338 VARIABLE tmp626 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U596 SOURCE cnn.cpp:338 VARIABLE tmp633 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U864 SOURCE cnn.cpp:338 VARIABLE tmp632 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U597 SOURCE cnn.cpp:338 VARIABLE tmp635 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U598 SOURCE cnn.cpp:338 VARIABLE tmp636 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U865 SOURCE cnn.cpp:338 VARIABLE tmp634 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1015 SOURCE cnn.cpp:338 VARIABLE tmp631 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1090 SOURCE cnn.cpp:338 VARIABLE tmp625 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U599 SOURCE cnn.cpp:338 VARIABLE tmp640 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U866 SOURCE cnn.cpp:338 VARIABLE tmp639 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U600 SOURCE cnn.cpp:338 VARIABLE tmp642 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U867 SOURCE cnn.cpp:338 VARIABLE tmp641 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1016 SOURCE cnn.cpp:338 VARIABLE tmp638 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U601 SOURCE cnn.cpp:338 VARIABLE tmp645 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U868 SOURCE cnn.cpp:338 VARIABLE tmp644 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U602 SOURCE cnn.cpp:338 VARIABLE tmp647 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U603 SOURCE cnn.cpp:338 VARIABLE tmp648 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U869 SOURCE cnn.cpp:338 VARIABLE tmp646 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1017 SOURCE cnn.cpp:338 VARIABLE tmp643 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1091 SOURCE cnn.cpp:338 VARIABLE tmp637 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1128 SOURCE cnn.cpp:338 VARIABLE add57_3_2_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1676 SOURCE cnn.cpp:339 VARIABLE mul50_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1677 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1909 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1678 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1679 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1910 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1680 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1681 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1682 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1683 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1684 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1685 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1911 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1686 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1687 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1912 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1688 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1689 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1913 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1690 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1691 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1692 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1693 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1694 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1695 SOURCE cnn.cpp:339 VARIABLE mul50_3_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U604 SOURCE cnn.cpp:338 VARIABLE tmp652 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U870 SOURCE cnn.cpp:338 VARIABLE tmp651 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U605 SOURCE cnn.cpp:338 VARIABLE tmp654 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U871 SOURCE cnn.cpp:338 VARIABLE tmp653 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1018 SOURCE cnn.cpp:338 VARIABLE tmp650 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U606 SOURCE cnn.cpp:338 VARIABLE tmp657 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U872 SOURCE cnn.cpp:338 VARIABLE tmp656 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U607 SOURCE cnn.cpp:338 VARIABLE tmp659 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U608 SOURCE cnn.cpp:338 VARIABLE tmp660 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U873 SOURCE cnn.cpp:338 VARIABLE tmp658 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1019 SOURCE cnn.cpp:338 VARIABLE tmp655 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1092 SOURCE cnn.cpp:338 VARIABLE tmp649 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U609 SOURCE cnn.cpp:338 VARIABLE tmp664 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U874 SOURCE cnn.cpp:338 VARIABLE tmp663 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U610 SOURCE cnn.cpp:338 VARIABLE tmp666 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U875 SOURCE cnn.cpp:338 VARIABLE tmp665 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1020 SOURCE cnn.cpp:338 VARIABLE tmp662 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U611 SOURCE cnn.cpp:338 VARIABLE tmp669 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U876 SOURCE cnn.cpp:338 VARIABLE tmp668 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U612 SOURCE cnn.cpp:338 VARIABLE tmp671 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U613 SOURCE cnn.cpp:338 VARIABLE tmp672 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U877 SOURCE cnn.cpp:338 VARIABLE tmp670 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1021 SOURCE cnn.cpp:338 VARIABLE tmp667 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1093 SOURCE cnn.cpp:338 VARIABLE tmp661 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1129 SOURCE cnn.cpp:338 VARIABLE add57_3_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1696 SOURCE cnn.cpp:339 VARIABLE mul50_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1697 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1914 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1698 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1699 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1915 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1700 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1701 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1702 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1703 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1704 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1705 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1916 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1706 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1707 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1917 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1708 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1709 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1918 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1710 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1711 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1712 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1713 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1714 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1715 SOURCE cnn.cpp:339 VARIABLE mul50_3_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U614 SOURCE cnn.cpp:338 VARIABLE tmp676 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U878 SOURCE cnn.cpp:338 VARIABLE tmp675 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U615 SOURCE cnn.cpp:338 VARIABLE tmp678 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U879 SOURCE cnn.cpp:338 VARIABLE tmp677 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1022 SOURCE cnn.cpp:338 VARIABLE tmp674 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U616 SOURCE cnn.cpp:338 VARIABLE tmp681 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U880 SOURCE cnn.cpp:338 VARIABLE tmp680 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U617 SOURCE cnn.cpp:338 VARIABLE tmp683 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U618 SOURCE cnn.cpp:338 VARIABLE tmp684 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U881 SOURCE cnn.cpp:338 VARIABLE tmp682 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1023 SOURCE cnn.cpp:338 VARIABLE tmp679 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1094 SOURCE cnn.cpp:338 VARIABLE tmp673 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U619 SOURCE cnn.cpp:338 VARIABLE tmp688 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U882 SOURCE cnn.cpp:338 VARIABLE tmp687 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U620 SOURCE cnn.cpp:338 VARIABLE tmp690 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U883 SOURCE cnn.cpp:338 VARIABLE tmp689 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1024 SOURCE cnn.cpp:338 VARIABLE tmp686 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U621 SOURCE cnn.cpp:338 VARIABLE tmp693 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U884 SOURCE cnn.cpp:338 VARIABLE tmp692 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U622 SOURCE cnn.cpp:338 VARIABLE tmp695 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U623 SOURCE cnn.cpp:338 VARIABLE tmp696 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U885 SOURCE cnn.cpp:338 VARIABLE tmp694 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1025 SOURCE cnn.cpp:338 VARIABLE tmp691 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1095 SOURCE cnn.cpp:338 VARIABLE tmp685 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1130 SOURCE cnn.cpp:338 VARIABLE add57_3_4_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1716 SOURCE cnn.cpp:339 VARIABLE mul50_3_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1717 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1919 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1718 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1719 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1920 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1720 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1721 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1722 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1723 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1724 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1725 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1921 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1726 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1727 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1922 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1728 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1729 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1923 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1730 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1731 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1732 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1733 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1734 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1735 SOURCE cnn.cpp:339 VARIABLE mul50_3_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U624 SOURCE cnn.cpp:338 VARIABLE tmp700 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U886 SOURCE cnn.cpp:338 VARIABLE tmp699 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U625 SOURCE cnn.cpp:338 VARIABLE tmp702 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U887 SOURCE cnn.cpp:338 VARIABLE tmp701 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1026 SOURCE cnn.cpp:338 VARIABLE tmp698 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U626 SOURCE cnn.cpp:338 VARIABLE tmp705 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U888 SOURCE cnn.cpp:338 VARIABLE tmp704 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U627 SOURCE cnn.cpp:338 VARIABLE tmp707 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U628 SOURCE cnn.cpp:338 VARIABLE tmp708 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U889 SOURCE cnn.cpp:338 VARIABLE tmp706 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1027 SOURCE cnn.cpp:338 VARIABLE tmp703 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1096 SOURCE cnn.cpp:338 VARIABLE tmp697 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U629 SOURCE cnn.cpp:338 VARIABLE tmp712 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U890 SOURCE cnn.cpp:338 VARIABLE tmp711 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U630 SOURCE cnn.cpp:338 VARIABLE tmp714 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U891 SOURCE cnn.cpp:338 VARIABLE tmp713 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1028 SOURCE cnn.cpp:338 VARIABLE tmp710 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U631 SOURCE cnn.cpp:338 VARIABLE tmp717 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U892 SOURCE cnn.cpp:338 VARIABLE tmp716 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U632 SOURCE cnn.cpp:338 VARIABLE tmp719 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U633 SOURCE cnn.cpp:338 VARIABLE tmp720 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U893 SOURCE cnn.cpp:338 VARIABLE tmp718 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1029 SOURCE cnn.cpp:338 VARIABLE tmp715 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1097 SOURCE cnn.cpp:338 VARIABLE tmp709 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1131 SOURCE cnn.cpp:338 VARIABLE add57_3_5_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1736 SOURCE cnn.cpp:339 VARIABLE mul50_3_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1737 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1924 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1738 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1739 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1925 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1740 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1741 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1742 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1743 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1744 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1745 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1926 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1746 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1747 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1927 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1748 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1749 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1928 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1750 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1751 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1752 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1753 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1754 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1755 SOURCE cnn.cpp:339 VARIABLE mul50_3_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U634 SOURCE cnn.cpp:338 VARIABLE tmp724 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U894 SOURCE cnn.cpp:338 VARIABLE tmp723 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U635 SOURCE cnn.cpp:338 VARIABLE tmp726 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U895 SOURCE cnn.cpp:338 VARIABLE tmp725 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1030 SOURCE cnn.cpp:338 VARIABLE tmp722 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U636 SOURCE cnn.cpp:338 VARIABLE tmp729 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U896 SOURCE cnn.cpp:338 VARIABLE tmp728 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U637 SOURCE cnn.cpp:338 VARIABLE tmp731 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U638 SOURCE cnn.cpp:338 VARIABLE tmp732 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U897 SOURCE cnn.cpp:338 VARIABLE tmp730 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1031 SOURCE cnn.cpp:338 VARIABLE tmp727 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1098 SOURCE cnn.cpp:338 VARIABLE tmp721 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U639 SOURCE cnn.cpp:338 VARIABLE tmp736 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U898 SOURCE cnn.cpp:338 VARIABLE tmp735 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U640 SOURCE cnn.cpp:338 VARIABLE tmp738 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U899 SOURCE cnn.cpp:338 VARIABLE tmp737 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1032 SOURCE cnn.cpp:338 VARIABLE tmp734 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U641 SOURCE cnn.cpp:338 VARIABLE tmp741 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U900 SOURCE cnn.cpp:338 VARIABLE tmp740 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U642 SOURCE cnn.cpp:338 VARIABLE tmp743 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U643 SOURCE cnn.cpp:338 VARIABLE tmp744 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U901 SOURCE cnn.cpp:338 VARIABLE tmp742 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1033 SOURCE cnn.cpp:338 VARIABLE tmp739 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1099 SOURCE cnn.cpp:338 VARIABLE tmp733 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1132 SOURCE cnn.cpp:338 VARIABLE add57_3_6_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1756 SOURCE cnn.cpp:339 VARIABLE mul50_3_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1757 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_s LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1929 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_5 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1758 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_6 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1759 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_7 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1930 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1760 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1761 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1762 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1763 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_1_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1764 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1765 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1931 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1766 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1767 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_2_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1932 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1768 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1769 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1933 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1770 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_3_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1771 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1772 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1773 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_2 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1774 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_3 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1775 SOURCE cnn.cpp:339 VARIABLE mul50_3_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U644 SOURCE cnn.cpp:338 VARIABLE tmp748 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U902 SOURCE cnn.cpp:338 VARIABLE tmp747 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U645 SOURCE cnn.cpp:338 VARIABLE tmp750 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U903 SOURCE cnn.cpp:338 VARIABLE tmp749 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1034 SOURCE cnn.cpp:338 VARIABLE tmp746 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U646 SOURCE cnn.cpp:338 VARIABLE tmp753 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U904 SOURCE cnn.cpp:338 VARIABLE tmp752 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U647 SOURCE cnn.cpp:338 VARIABLE tmp755 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U648 SOURCE cnn.cpp:338 VARIABLE tmp756 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U905 SOURCE cnn.cpp:338 VARIABLE tmp754 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1035 SOURCE cnn.cpp:338 VARIABLE tmp751 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1100 SOURCE cnn.cpp:338 VARIABLE tmp745 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U649 SOURCE cnn.cpp:338 VARIABLE tmp760 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U906 SOURCE cnn.cpp:338 VARIABLE tmp759 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U650 SOURCE cnn.cpp:338 VARIABLE tmp762 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U907 SOURCE cnn.cpp:338 VARIABLE tmp761 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1036 SOURCE cnn.cpp:338 VARIABLE tmp758 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U651 SOURCE cnn.cpp:338 VARIABLE tmp765 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U908 SOURCE cnn.cpp:338 VARIABLE tmp764 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U652 SOURCE cnn.cpp:338 VARIABLE tmp767 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U653 SOURCE cnn.cpp:338 VARIABLE tmp768 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U909 SOURCE cnn.cpp:338 VARIABLE tmp766 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1037 SOURCE cnn.cpp:338 VARIABLE tmp763 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1101 SOURCE cnn.cpp:338 VARIABLE tmp757 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1133 SOURCE cnn.cpp:338 VARIABLE add57_3_7_4_4 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_14855_p2 SOURCE cnn.cpp:320 VARIABLE add_ln320 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_1_fu_14861_p2 SOURCE cnn.cpp:319 VARIABLE add_ln319_1 LOOP VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4000 BRAM 0 URAM 0}} store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_1053_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_1_fu_1071_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_1117_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_1161_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_1189_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_1_fu_1276_p2 SOURCE cnn.cpp:250 VARIABLE sub_ln250_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_1_fu_1296_p2 SOURCE cnn.cpp:250 VARIABLE add_ln250_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_1348_p2 SOURCE cnn.cpp:258 VARIABLE add_ln258 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_1390_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_1199_p2 SOURCE cnn.cpp:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_1_fu_1213_p2 SOURCE cnn.cpp:236 VARIABLE add_ln236_1 LOOP VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_output_S0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_19ns_26_1_1_U2261 SOURCE cnn.cpp:235 VARIABLE mul_ln235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_224_p2 SOURCE cnn.cpp:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i0_2_fu_1138_p2 SOURCE cnn.cpp:293 VARIABLE i0_2 LOOP VITIS_LOOP_293_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_1156_p2 SOURCE cnn.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_308_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4005 BRAM 0 URAM 0}} kernel_cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_U SOURCE cnn.cpp:389 VARIABLE input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_1_U SOURCE cnn.cpp:389 VARIABLE input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_2_U SOURCE cnn.cpp:389 VARIABLE input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_3_U SOURCE cnn.cpp:389 VARIABLE input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_4_U SOURCE cnn.cpp:389 VARIABLE input_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_5_U SOURCE cnn.cpp:389 VARIABLE input_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_6_U SOURCE cnn.cpp:389 VARIABLE input_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_7_U SOURCE cnn.cpp:389 VARIABLE input_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_8_U SOURCE cnn.cpp:389 VARIABLE input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_9_U SOURCE cnn.cpp:389 VARIABLE input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_10_U SOURCE cnn.cpp:389 VARIABLE input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_11_U SOURCE cnn.cpp:389 VARIABLE input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_12_U SOURCE cnn.cpp:389 VARIABLE input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_13_U SOURCE cnn.cpp:389 VARIABLE input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_14_U SOURCE cnn.cpp:389 VARIABLE input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_15_U SOURCE cnn.cpp:389 VARIABLE input_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_16_U SOURCE cnn.cpp:389 VARIABLE input_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_17_U SOURCE cnn.cpp:389 VARIABLE input_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_18_U SOURCE cnn.cpp:389 VARIABLE input_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_19_U SOURCE cnn.cpp:389 VARIABLE input_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_20_U SOURCE cnn.cpp:389 VARIABLE input_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_21_U SOURCE cnn.cpp:389 VARIABLE input_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_22_U SOURCE cnn.cpp:389 VARIABLE input_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_23_U SOURCE cnn.cpp:389 VARIABLE input_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_24_U SOURCE cnn.cpp:389 VARIABLE input_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_25_U SOURCE cnn.cpp:389 VARIABLE input_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_26_U SOURCE cnn.cpp:389 VARIABLE input_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_27_U SOURCE cnn.cpp:389 VARIABLE input_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_28_U SOURCE cnn.cpp:389 VARIABLE input_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_29_U SOURCE cnn.cpp:389 VARIABLE input_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_30_U SOURCE cnn.cpp:389 VARIABLE input_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_31_U SOURCE cnn.cpp:389 VARIABLE input_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_32_U SOURCE cnn.cpp:389 VARIABLE input_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_33_U SOURCE cnn.cpp:389 VARIABLE input_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_34_U SOURCE cnn.cpp:389 VARIABLE input_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_35_U SOURCE cnn.cpp:389 VARIABLE input_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_36_U SOURCE cnn.cpp:389 VARIABLE input_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_37_U SOURCE cnn.cpp:389 VARIABLE input_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_38_U SOURCE cnn.cpp:389 VARIABLE input_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_39_U SOURCE cnn.cpp:389 VARIABLE input_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_40_U SOURCE cnn.cpp:389 VARIABLE input_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_41_U SOURCE cnn.cpp:389 VARIABLE input_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_42_U SOURCE cnn.cpp:389 VARIABLE input_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_43_U SOURCE cnn.cpp:389 VARIABLE input_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_44_U SOURCE cnn.cpp:389 VARIABLE input_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_45_U SOURCE cnn.cpp:389 VARIABLE input_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_46_U SOURCE cnn.cpp:389 VARIABLE input_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_47_U SOURCE cnn.cpp:389 VARIABLE input_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_48_U SOURCE cnn.cpp:389 VARIABLE input_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_49_U SOURCE cnn.cpp:389 VARIABLE input_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_50_U SOURCE cnn.cpp:389 VARIABLE input_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_51_U SOURCE cnn.cpp:389 VARIABLE input_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_52_U SOURCE cnn.cpp:389 VARIABLE input_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_53_U SOURCE cnn.cpp:389 VARIABLE input_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_54_U SOURCE cnn.cpp:389 VARIABLE input_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_55_U SOURCE cnn.cpp:389 VARIABLE input_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_56_U SOURCE cnn.cpp:389 VARIABLE input_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_57_U SOURCE cnn.cpp:389 VARIABLE input_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_58_U SOURCE cnn.cpp:389 VARIABLE input_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_59_U SOURCE cnn.cpp:389 VARIABLE input_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_60_U SOURCE cnn.cpp:389 VARIABLE input_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_61_U SOURCE cnn.cpp:389 VARIABLE input_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_62_U SOURCE cnn.cpp:389 VARIABLE input_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_63_U SOURCE cnn.cpp:389 VARIABLE input_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_64_U SOURCE cnn.cpp:389 VARIABLE input_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_65_U SOURCE cnn.cpp:389 VARIABLE input_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_66_U SOURCE cnn.cpp:389 VARIABLE input_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_67_U SOURCE cnn.cpp:389 VARIABLE input_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_68_U SOURCE cnn.cpp:389 VARIABLE input_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_69_U SOURCE cnn.cpp:389 VARIABLE input_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_70_U SOURCE cnn.cpp:389 VARIABLE input_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_71_U SOURCE cnn.cpp:389 VARIABLE input_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_72_U SOURCE cnn.cpp:389 VARIABLE input_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_73_U SOURCE cnn.cpp:389 VARIABLE input_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_74_U SOURCE cnn.cpp:389 VARIABLE input_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_75_U SOURCE cnn.cpp:389 VARIABLE input_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_76_U SOURCE cnn.cpp:389 VARIABLE input_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_77_U SOURCE cnn.cpp:389 VARIABLE input_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_78_U SOURCE cnn.cpp:389 VARIABLE input_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_79_U SOURCE cnn.cpp:389 VARIABLE input_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_80_U SOURCE cnn.cpp:389 VARIABLE input_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_81_U SOURCE cnn.cpp:389 VARIABLE input_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_82_U SOURCE cnn.cpp:389 VARIABLE input_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_83_U SOURCE cnn.cpp:389 VARIABLE input_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_84_U SOURCE cnn.cpp:389 VARIABLE input_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_85_U SOURCE cnn.cpp:389 VARIABLE input_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_86_U SOURCE cnn.cpp:389 VARIABLE input_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_87_U SOURCE cnn.cpp:389 VARIABLE input_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_88_U SOURCE cnn.cpp:389 VARIABLE input_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_89_U SOURCE cnn.cpp:389 VARIABLE input_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_90_U SOURCE cnn.cpp:389 VARIABLE input_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_91_U SOURCE cnn.cpp:389 VARIABLE input_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_92_U SOURCE cnn.cpp:389 VARIABLE input_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_93_U SOURCE cnn.cpp:389 VARIABLE input_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_94_U SOURCE cnn.cpp:389 VARIABLE input_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_95_U SOURCE cnn.cpp:389 VARIABLE input_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 551 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_U SOURCE cnn.cpp:390 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_1_U SOURCE cnn.cpp:390 VARIABLE output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_2_U SOURCE cnn.cpp:390 VARIABLE output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_3_U SOURCE cnn.cpp:390 VARIABLE output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_4_U SOURCE cnn.cpp:390 VARIABLE output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_5_U SOURCE cnn.cpp:390 VARIABLE output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_6_U SOURCE cnn.cpp:390 VARIABLE output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_7_U SOURCE cnn.cpp:390 VARIABLE output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_8_U SOURCE cnn.cpp:390 VARIABLE output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_9_U SOURCE cnn.cpp:390 VARIABLE output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_10_U SOURCE cnn.cpp:390 VARIABLE output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_11_U SOURCE cnn.cpp:390 VARIABLE output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_12_U SOURCE cnn.cpp:390 VARIABLE output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_13_U SOURCE cnn.cpp:390 VARIABLE output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_14_U SOURCE cnn.cpp:390 VARIABLE output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_15_U SOURCE cnn.cpp:390 VARIABLE output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_16_U SOURCE cnn.cpp:390 VARIABLE output_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_17_U SOURCE cnn.cpp:390 VARIABLE output_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_18_U SOURCE cnn.cpp:390 VARIABLE output_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_19_U SOURCE cnn.cpp:390 VARIABLE output_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_20_U SOURCE cnn.cpp:390 VARIABLE output_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_21_U SOURCE cnn.cpp:390 VARIABLE output_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_22_U SOURCE cnn.cpp:390 VARIABLE output_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_23_U SOURCE cnn.cpp:390 VARIABLE output_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_24_U SOURCE cnn.cpp:390 VARIABLE output_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_25_U SOURCE cnn.cpp:390 VARIABLE output_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_26_U SOURCE cnn.cpp:390 VARIABLE output_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_27_U SOURCE cnn.cpp:390 VARIABLE output_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_28_U SOURCE cnn.cpp:390 VARIABLE output_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_29_U SOURCE cnn.cpp:390 VARIABLE output_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_30_U SOURCE cnn.cpp:390 VARIABLE output_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME output_31_U SOURCE cnn.cpp:390 VARIABLE output_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 49 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25088 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_U SOURCE cnn.cpp:391 VARIABLE weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_1_U SOURCE cnn.cpp:391 VARIABLE weight_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_2_U SOURCE cnn.cpp:391 VARIABLE weight_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_3_U SOURCE cnn.cpp:391 VARIABLE weight_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_4_U SOURCE cnn.cpp:391 VARIABLE weight_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_5_U SOURCE cnn.cpp:391 VARIABLE weight_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_6_U SOURCE cnn.cpp:391 VARIABLE weight_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_7_U SOURCE cnn.cpp:391 VARIABLE weight_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_8_U SOURCE cnn.cpp:391 VARIABLE weight_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_9_U SOURCE cnn.cpp:391 VARIABLE weight_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_10_U SOURCE cnn.cpp:391 VARIABLE weight_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_11_U SOURCE cnn.cpp:391 VARIABLE weight_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_12_U SOURCE cnn.cpp:391 VARIABLE weight_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_13_U SOURCE cnn.cpp:391 VARIABLE weight_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_14_U SOURCE cnn.cpp:391 VARIABLE weight_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_15_U SOURCE cnn.cpp:391 VARIABLE weight_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_16_U SOURCE cnn.cpp:391 VARIABLE weight_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_17_U SOURCE cnn.cpp:391 VARIABLE weight_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_18_U SOURCE cnn.cpp:391 VARIABLE weight_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_19_U SOURCE cnn.cpp:391 VARIABLE weight_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_20_U SOURCE cnn.cpp:391 VARIABLE weight_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_21_U SOURCE cnn.cpp:391 VARIABLE weight_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_22_U SOURCE cnn.cpp:391 VARIABLE weight_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_23_U SOURCE cnn.cpp:391 VARIABLE weight_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_24_U SOURCE cnn.cpp:391 VARIABLE weight_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}}} AREA {DSP 4005 BRAM 1800 URAM 25}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.17 seconds; current allocated memory: 774.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cnn.
Execute         syn_report -model kernel_cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.95 MHz
Command       autosyn done; 71.12 sec.
Command     csynth_design done; 92.9 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 90.08 seconds. CPU system time: 1.93 seconds. Elapsed time: 92.9 seconds; current allocated memory: 480.551 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cnn xml_exists=1
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_16ns_23_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_19ns_26_1_1
kernel_cnn_mul_8ns_10ns_17_1_1
kernel_cnn_urem_8ns_5ns_4_12_1
kernel_cnn_mac_muladd_5ns_5ns_5ns_10_4_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_mul_8ns_15ns_22_1_1
kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1
kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_sparsemux_7_2_32_1_1
kernel_cnn_urem_5ns_3ns_2_9_1
kernel_cnn_mul_5ns_6ns_10_1_1
kernel_cnn_mul_6ns_8ns_13_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_sparsemux_9_2_32_1_1
kernel_cnn_flow_control_loop_pipe_sequential_init
kernel_cnn_input_RAM_AUTO_1R1W
kernel_cnn_output_RAM_AUTO_1R1W
kernel_cnn_weight_RAM_AUTO_1R1W
kernel_cnn_kernel_input_m_axi
kernel_cnn_kernel_weight_m_axi
kernel_cnn_kernel_output_m_axi
kernel_cnn_control_s_axi
load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS
load_weight_S0
load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3
load_output_S0
load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3
load_input_S0
cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5
store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3
store_output_S0
cnn
kernel_cnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_weight_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/load_input_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/store_output_S0.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       sc_get_clocks kernel_cnn 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/misc/kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.compgen.dataonly.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kernel_cnn
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.constraint.tcl 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/kernel_cnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/CS133_Lab4/cnn.prj/solution/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/CS133_Lab4/cnn.prj/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s cnn.prj/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn.prj/solution/impl/export.zip
Command     export_design done; 20.67 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.27 seconds. CPU system time: 0.67 seconds. Elapsed time: 20.67 seconds; current allocated memory: 11.254 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Command         cleanup_all done; 0.26 sec.
Execute         cleanup_all 
