
ADC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001f3c  08001f3c  00011f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f80  08001f80  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08001f80  08001f80  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f80  08001f80  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f80  08001f80  00011f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f84  08001f84  00011f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08001f88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000064  08001fec  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08001fec  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002e70  00000000  00000000  0002008e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a42  00000000  00000000  00022efe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000230  00000000  00000000  00023940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001c8  00000000  00000000  00023b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f660  00000000  00000000  00023d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002d5e  00000000  00000000  00033398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00055225  00000000  00000000  000360f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008b31b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ad4  00000000  00000000  0008b36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001f24 	.word	0x08001f24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08001f24 	.word	0x08001f24

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:

void initSystem(void);

// *************** // MAIN // *************** //
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
		// Inicializamos el sistema
		initSystem();
 8000284:	f000 f84e 	bl	8000324 <initSystem>

	    /* Ciclo principal */
		while(1){

			// Hacemos un "eco" con el valor que nos llega por el serial
			if((rxData != '\0')){
 8000288:	4b1e      	ldr	r3, [pc, #120]	; (8000304 <main+0x84>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d01e      	beq.n	80002ce <main+0x4e>
				writeChar(&handlerUsart2, rxData);
 8000290:	4b1c      	ldr	r3, [pc, #112]	; (8000304 <main+0x84>)
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	4619      	mov	r1, r3
 8000296:	481c      	ldr	r0, [pc, #112]	; (8000308 <main+0x88>)
 8000298:	f001 f97e 	bl	8001598 <writeChar>

				if(rxData == 's'){
 800029c:	4b19      	ldr	r3, [pc, #100]	; (8000304 <main+0x84>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	2b73      	cmp	r3, #115	; 0x73
 80002a2:	d101      	bne.n	80002a8 <main+0x28>
					//Lanzamos una nueva conversión ADC de un sólo valor
					startSingleADC();
 80002a4:	f000 fb88 	bl	80009b8 <startSingleADC>
				}
				if(rxData == 'c'){
 80002a8:	4b16      	ldr	r3, [pc, #88]	; (8000304 <main+0x84>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	2b63      	cmp	r3, #99	; 0x63
 80002ae:	d102      	bne.n	80002b6 <main+0x36>
					// Conversión de modo continua
					//startContinuousADC();
					startTimer(&handlerTimer3);
 80002b0:	4816      	ldr	r0, [pc, #88]	; (800030c <main+0x8c>)
 80002b2:	f000 fea9 	bl	8001008 <startTimer>
				}
				if(rxData == 'p'){
 80002b6:	4b13      	ldr	r3, [pc, #76]	; (8000304 <main+0x84>)
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	2b70      	cmp	r3, #112	; 0x70
 80002bc:	d104      	bne.n	80002c8 <main+0x48>
					stopContinousADC();
 80002be:	f000 fb89 	bl	80009d4 <stopContinousADC>
					stopTimer(&handlerTimer3);
 80002c2:	4812      	ldr	r0, [pc, #72]	; (800030c <main+0x8c>)
 80002c4:	f000 feb3 	bl	800102e <stopTimer>
				}
				// Limpiamos el valor de la variable que guarda los datos del RX
				rxData = '\0';
 80002c8:	4b0e      	ldr	r3, [pc, #56]	; (8000304 <main+0x84>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	701a      	strb	r2, [r3, #0]
			}

			if(adcIsComplete == true){
 80002ce:	4b10      	ldr	r3, [pc, #64]	; (8000310 <main+0x90>)
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b01      	cmp	r3, #1
 80002d4:	d1d8      	bne.n	8000288 <main+0x8>

				sprintf(bufferData, "ADC = %u, %u \n\r",(unsigned int ) adcData,(unsigned int )counter);
 80002d6:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <main+0x94>)
 80002d8:	881b      	ldrh	r3, [r3, #0]
 80002da:	461a      	mov	r2, r3
 80002dc:	4b0e      	ldr	r3, [pc, #56]	; (8000318 <main+0x98>)
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	490e      	ldr	r1, [pc, #56]	; (800031c <main+0x9c>)
 80002e2:	480f      	ldr	r0, [pc, #60]	; (8000320 <main+0xa0>)
 80002e4:	f001 f9b2 	bl	800164c <siprintf>
				// WriteMsg(&handlerCommTerminal,"Hola mundo!");
				writeMsg(&handlerUsart2, bufferData);
 80002e8:	490d      	ldr	r1, [pc, #52]	; (8000320 <main+0xa0>)
 80002ea:	4807      	ldr	r0, [pc, #28]	; (8000308 <main+0x88>)
 80002ec:	f001 f96c 	bl	80015c8 <writeMsg>
				//writeChar(&handlerUsart2, 'a');
				counter++;
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <main+0x98>)
 80002f2:	881b      	ldrh	r3, [r3, #0]
 80002f4:	3301      	adds	r3, #1
 80002f6:	b29a      	uxth	r2, r3
 80002f8:	4b07      	ldr	r3, [pc, #28]	; (8000318 <main+0x98>)
 80002fa:	801a      	strh	r2, [r3, #0]
				adcIsComplete = false;
 80002fc:	4b04      	ldr	r3, [pc, #16]	; (8000310 <main+0x90>)
 80002fe:	2200      	movs	r2, #0
 8000300:	701a      	strb	r2, [r3, #0]
			if((rxData != '\0')){
 8000302:	e7c1      	b.n	8000288 <main+0x8>
 8000304:	20000154 	.word	0x20000154
 8000308:	200000c8 	.word	0x200000c8
 800030c:	200000a4 	.word	0x200000a4
 8000310:	20000155 	.word	0x20000155
 8000314:	20000156 	.word	0x20000156
 8000318:	20000158 	.word	0x20000158
 800031c:	08001f3c 	.word	0x08001f3c
 8000320:	2000015c 	.word	0x2000015c

08000324 <initSystem>:

//***********// InitSystem //***********//

// Función que define la configuración de todos los pines y periféricos

void initSystem(void){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0

	// Configuración el State LED
	handlerStateLED.pGPIOx								= GPIOA;
 8000328:	4b47      	ldr	r3, [pc, #284]	; (8000448 <initSystem+0x124>)
 800032a:	4a48      	ldr	r2, [pc, #288]	; (800044c <initSystem+0x128>)
 800032c:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_5;
 800032e:	4b46      	ldr	r3, [pc, #280]	; (8000448 <initSystem+0x124>)
 8000330:	2205      	movs	r2, #5
 8000332:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 8000334:	4b44      	ldr	r3, [pc, #272]	; (8000448 <initSystem+0x124>)
 8000336:	2201      	movs	r2, #1
 8000338:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 800033a:	4b43      	ldr	r3, [pc, #268]	; (8000448 <initSystem+0x124>)
 800033c:	2200      	movs	r2, #0
 800033e:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 8000340:	4b41      	ldr	r3, [pc, #260]	; (8000448 <initSystem+0x124>)
 8000342:	2200      	movs	r2, #0
 8000344:	71da      	strb	r2, [r3, #7]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 8000346:	4b40      	ldr	r3, [pc, #256]	; (8000448 <initSystem+0x124>)
 8000348:	2201      	movs	r2, #1
 800034a:	719a      	strb	r2, [r3, #6]

	// Configuración del ADC1

	configADC.channel									= ADC_CHANNEL_10;
 800034c:	4b40      	ldr	r3, [pc, #256]	; (8000450 <initSystem+0x12c>)
 800034e:	220a      	movs	r2, #10
 8000350:	701a      	strb	r2, [r3, #0]
	configADC.resolution								= ADC_RESOLUTION_12_BIT;
 8000352:	4b3f      	ldr	r3, [pc, #252]	; (8000450 <initSystem+0x12c>)
 8000354:	2200      	movs	r2, #0
 8000356:	705a      	strb	r2, [r3, #1]
	configADC.samplingPeriod							= ADC_SAMPLING_PERIOD_144_CYCLES;
 8000358:	4b3d      	ldr	r3, [pc, #244]	; (8000450 <initSystem+0x12c>)
 800035a:	2206      	movs	r2, #6
 800035c:	805a      	strh	r2, [r3, #2]
	configADC.dataAlignment								= ADC_ALIGNMENT_RIGHT;
 800035e:	4b3c      	ldr	r3, [pc, #240]	; (8000450 <initSystem+0x12c>)
 8000360:	2200      	movs	r2, #0
 8000362:	711a      	strb	r2, [r3, #4]


	// Configuración del pin PA3 USB RX
	handlerUSBRX.pGPIOx									= GPIOA;
 8000364:	4b3b      	ldr	r3, [pc, #236]	; (8000454 <initSystem+0x130>)
 8000366:	4a39      	ldr	r2, [pc, #228]	; (800044c <initSystem+0x128>)
 8000368:	601a      	str	r2, [r3, #0]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinNumber			= PIN_3;
 800036a:	4b3a      	ldr	r3, [pc, #232]	; (8000454 <initSystem+0x130>)
 800036c:	2203      	movs	r2, #3
 800036e:	711a      	strb	r2, [r3, #4]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 8000370:	4b38      	ldr	r3, [pc, #224]	; (8000454 <initSystem+0x130>)
 8000372:	2202      	movs	r2, #2
 8000374:	715a      	strb	r2, [r3, #5]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000376:	4b37      	ldr	r3, [pc, #220]	; (8000454 <initSystem+0x130>)
 8000378:	2200      	movs	r2, #0
 800037a:	721a      	strb	r2, [r3, #8]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 800037c:	4b35      	ldr	r3, [pc, #212]	; (8000454 <initSystem+0x130>)
 800037e:	2200      	movs	r2, #0
 8000380:	71da      	strb	r2, [r3, #7]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 8000382:	4b34      	ldr	r3, [pc, #208]	; (8000454 <initSystem+0x130>)
 8000384:	2201      	movs	r2, #1
 8000386:	719a      	strb	r2, [r3, #6]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8000388:	4b32      	ldr	r3, [pc, #200]	; (8000454 <initSystem+0x130>)
 800038a:	2207      	movs	r2, #7
 800038c:	725a      	strb	r2, [r3, #9]

	// Configuración del pin PA2 USB TX
	handlerUSBTX.pGPIOx									= GPIOA;
 800038e:	4b32      	ldr	r3, [pc, #200]	; (8000458 <initSystem+0x134>)
 8000390:	4a2e      	ldr	r2, [pc, #184]	; (800044c <initSystem+0x128>)
 8000392:	601a      	str	r2, [r3, #0]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinNumber			= PIN_2;
 8000394:	4b30      	ldr	r3, [pc, #192]	; (8000458 <initSystem+0x134>)
 8000396:	2202      	movs	r2, #2
 8000398:	711a      	strb	r2, [r3, #4]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 800039a:	4b2f      	ldr	r3, [pc, #188]	; (8000458 <initSystem+0x134>)
 800039c:	2202      	movs	r2, #2
 800039e:	715a      	strb	r2, [r3, #5]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 80003a0:	4b2d      	ldr	r3, [pc, #180]	; (8000458 <initSystem+0x134>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	721a      	strb	r2, [r3, #8]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 80003a6:	4b2c      	ldr	r3, [pc, #176]	; (8000458 <initSystem+0x134>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	71da      	strb	r2, [r3, #7]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 80003ac:	4b2a      	ldr	r3, [pc, #168]	; (8000458 <initSystem+0x134>)
 80003ae:	2201      	movs	r2, #1
 80003b0:	719a      	strb	r2, [r3, #6]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 80003b2:	4b29      	ldr	r3, [pc, #164]	; (8000458 <initSystem+0x134>)
 80003b4:	2207      	movs	r2, #7
 80003b6:	725a      	strb	r2, [r3, #9]

	// Configuración del USART del USB para RXTX
	handlerUsart2.ptrUSARTx								= USART2;
 80003b8:	4b28      	ldr	r3, [pc, #160]	; (800045c <initSystem+0x138>)
 80003ba:	4a29      	ldr	r2, [pc, #164]	; (8000460 <initSystem+0x13c>)
 80003bc:	601a      	str	r2, [r3, #0]
	handlerUsart2.USART_Config.USART_mode				= USART_MODE_RXTX;
 80003be:	4b27      	ldr	r3, [pc, #156]	; (800045c <initSystem+0x138>)
 80003c0:	2202      	movs	r2, #2
 80003c2:	711a      	strb	r2, [r3, #4]
	handlerUsart2.USART_Config.USART_baudrate			= USART_BAUDRATE_19200;
 80003c4:	4b25      	ldr	r3, [pc, #148]	; (800045c <initSystem+0x138>)
 80003c6:	2201      	movs	r2, #1
 80003c8:	715a      	strb	r2, [r3, #5]
	handlerUsart2.USART_Config.USART_datasize			= USART_DATASIZE_8BIT;
 80003ca:	4b24      	ldr	r3, [pc, #144]	; (800045c <initSystem+0x138>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	719a      	strb	r2, [r3, #6]
	handlerUsart2.USART_Config.USART_parity				= USART_PARITY_ODD;
 80003d0:	4b22      	ldr	r3, [pc, #136]	; (800045c <initSystem+0x138>)
 80003d2:	2201      	movs	r2, #1
 80003d4:	71da      	strb	r2, [r3, #7]
	handlerUsart2.USART_Config.USART_stopbits			= USART_STOPBIT_1;
 80003d6:	4b21      	ldr	r3, [pc, #132]	; (800045c <initSystem+0x138>)
 80003d8:	2200      	movs	r2, #0
 80003da:	721a      	strb	r2, [r3, #8]
	handlerUsart2.USART_Config.USART_interrupt 			= USART_INTERRUPT_RX_ENABLE;
 80003dc:	4b1f      	ldr	r3, [pc, #124]	; (800045c <initSystem+0x138>)
 80003de:	2200      	movs	r2, #0
 80003e0:	725a      	strb	r2, [r3, #9]


	// Configuración del timer2
	handlerTimer2.ptrTIMx								= TIM2;
 80003e2:	4b20      	ldr	r3, [pc, #128]	; (8000464 <initSystem+0x140>)
 80003e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003e8:	601a      	str	r2, [r3, #0]
	handlerTimer2.timerConfig.Timer_mode				= TIMER_MODE_UP;
 80003ea:	4b1e      	ldr	r3, [pc, #120]	; (8000464 <initSystem+0x140>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	711a      	strb	r2, [r3, #4]
	handlerTimer2.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 80003f0:	4b1c      	ldr	r3, [pc, #112]	; (8000464 <initSystem+0x140>)
 80003f2:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80003f6:	80da      	strh	r2, [r3, #6]
	handlerTimer2.timerConfig.Timer_period				= 250;
 80003f8:	4b1a      	ldr	r3, [pc, #104]	; (8000464 <initSystem+0x140>)
 80003fa:	22fa      	movs	r2, #250	; 0xfa
 80003fc:	609a      	str	r2, [r3, #8]

	// Configuración del timer3
	handlerTimer3.ptrTIMx								= TIM3;
 80003fe:	4b1a      	ldr	r3, [pc, #104]	; (8000468 <initSystem+0x144>)
 8000400:	4a1a      	ldr	r2, [pc, #104]	; (800046c <initSystem+0x148>)
 8000402:	601a      	str	r2, [r3, #0]
	handlerTimer3.timerConfig.Timer_mode				= TIMER_MODE_UP;
 8000404:	4b18      	ldr	r3, [pc, #96]	; (8000468 <initSystem+0x144>)
 8000406:	2200      	movs	r2, #0
 8000408:	711a      	strb	r2, [r3, #4]
	handlerTimer3.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 800040a:	4b17      	ldr	r3, [pc, #92]	; (8000468 <initSystem+0x144>)
 800040c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000410:	80da      	strh	r2, [r3, #6]
	handlerTimer3.timerConfig.Timer_period				= 500;
 8000412:	4b15      	ldr	r3, [pc, #84]	; (8000468 <initSystem+0x144>)
 8000414:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000418:	609a      	str	r2, [r3, #8]

	//Cargamos la configuración
	GPIO_Config(&handlerStateLED);
 800041a:	480b      	ldr	r0, [pc, #44]	; (8000448 <initSystem+0x124>)
 800041c:	f000 fbb8 	bl	8000b90 <GPIO_Config>
	adc_Config(&configADC);
 8000420:	480b      	ldr	r0, [pc, #44]	; (8000450 <initSystem+0x12c>)
 8000422:	f000 f8ff 	bl	8000624 <adc_Config>
	GPIO_Config(&handlerUSBRX);
 8000426:	480b      	ldr	r0, [pc, #44]	; (8000454 <initSystem+0x130>)
 8000428:	f000 fbb2 	bl	8000b90 <GPIO_Config>
	GPIO_Config(&handlerUSBTX);
 800042c:	480a      	ldr	r0, [pc, #40]	; (8000458 <initSystem+0x134>)
 800042e:	f000 fbaf 	bl	8000b90 <GPIO_Config>
	USART_Config(&handlerUsart2);
 8000432:	480a      	ldr	r0, [pc, #40]	; (800045c <initSystem+0x138>)
 8000434:	f000 fe70 	bl	8001118 <USART_Config>
	Timer_Config(&handlerTimer2);
 8000438:	480a      	ldr	r0, [pc, #40]	; (8000464 <initSystem+0x140>)
 800043a:	f000 fd3b 	bl	8000eb4 <Timer_Config>
	Timer_Config(&handlerTimer3);
 800043e:	480a      	ldr	r0, [pc, #40]	; (8000468 <initSystem+0x144>)
 8000440:	f000 fd38 	bl	8000eb4 <Timer_Config>
}
 8000444:	bf00      	nop
 8000446:	bd80      	pop	{r7, pc}
 8000448:	20000080 	.word	0x20000080
 800044c:	40020000 	.word	0x40020000
 8000450:	2000008c 	.word	0x2000008c
 8000454:	200000b0 	.word	0x200000b0
 8000458:	200000bc 	.word	0x200000bc
 800045c:	200000c8 	.word	0x200000c8
 8000460:	40004400 	.word	0x40004400
 8000464:	20000098 	.word	0x20000098
 8000468:	200000a4 	.word	0x200000a4
 800046c:	40000400 	.word	0x40000400

08000470 <Timer2_Callback>:
//***********// CallBacks //***********//
void Timer2_Callback(void){
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
	handlerStateLED.pGPIOx -> ODR ^= GPIO_ODR_OD5;		// Encendido y apagado StateLED
 8000474:	4b05      	ldr	r3, [pc, #20]	; (800048c <Timer2_Callback+0x1c>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	695a      	ldr	r2, [r3, #20]
 800047a:	4b04      	ldr	r3, [pc, #16]	; (800048c <Timer2_Callback+0x1c>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	f082 0220 	eor.w	r2, r2, #32
 8000482:	615a      	str	r2, [r3, #20]
}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	20000080 	.word	0x20000080

08000490 <Timer3_Callback>:

void Timer3_Callback(void){
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
	startSingleADC();									// Lanzamos la conversión ADC
 8000494:	f000 fa90 	bl	80009b8 <startSingleADC>
}
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}

0800049c <USART2_Callback>:

void USART2_Callback(void){
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	// Lectura de los datos recibidos
	rxData = returnData();
 80004a0:	f001 f870 	bl	8001584 <returnData>
 80004a4:	4603      	mov	r3, r0
 80004a6:	461a      	mov	r2, r3
 80004a8:	4b01      	ldr	r3, [pc, #4]	; (80004b0 <USART2_Callback+0x14>)
 80004aa:	701a      	strb	r2, [r3, #0]
}
 80004ac:	bf00      	nop
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	20000154 	.word	0x20000154

080004b4 <adc_Complete_Callback>:

void adc_Complete_Callback(void){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	// Cambiamos el valor de adcIsComplete
	adcData = getADC();
 80004b8:	f000 fa9a 	bl	80009f0 <getADC>
 80004bc:	4603      	mov	r3, r0
 80004be:	461a      	mov	r2, r3
 80004c0:	4b03      	ldr	r3, [pc, #12]	; (80004d0 <adc_Complete_Callback+0x1c>)
 80004c2:	801a      	strh	r2, [r3, #0]
	adcIsComplete = true;
 80004c4:	4b03      	ldr	r3, [pc, #12]	; (80004d4 <adc_Complete_Callback+0x20>)
 80004c6:	2201      	movs	r2, #1
 80004c8:	701a      	strb	r2, [r3, #0]
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000156 	.word	0x20000156
 80004d4:	20000155 	.word	0x20000155

080004d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004e0:	4a14      	ldr	r2, [pc, #80]	; (8000534 <_sbrk+0x5c>)
 80004e2:	4b15      	ldr	r3, [pc, #84]	; (8000538 <_sbrk+0x60>)
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004ec:	4b13      	ldr	r3, [pc, #76]	; (800053c <_sbrk+0x64>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d102      	bne.n	80004fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004f4:	4b11      	ldr	r3, [pc, #68]	; (800053c <_sbrk+0x64>)
 80004f6:	4a12      	ldr	r2, [pc, #72]	; (8000540 <_sbrk+0x68>)
 80004f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004fa:	4b10      	ldr	r3, [pc, #64]	; (800053c <_sbrk+0x64>)
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4413      	add	r3, r2
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	429a      	cmp	r2, r3
 8000506:	d207      	bcs.n	8000518 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000508:	f001 f876 	bl	80015f8 <__errno>
 800050c:	4603      	mov	r3, r0
 800050e:	220c      	movs	r2, #12
 8000510:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000512:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000516:	e009      	b.n	800052c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000518:	4b08      	ldr	r3, [pc, #32]	; (800053c <_sbrk+0x64>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800051e:	4b07      	ldr	r3, [pc, #28]	; (800053c <_sbrk+0x64>)
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	4413      	add	r3, r2
 8000526:	4a05      	ldr	r2, [pc, #20]	; (800053c <_sbrk+0x64>)
 8000528:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800052a:	68fb      	ldr	r3, [r7, #12]
}
 800052c:	4618      	mov	r0, r3
 800052e:	3718      	adds	r7, #24
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20020000 	.word	0x20020000
 8000538:	00000400 	.word	0x00000400
 800053c:	2000019c 	.word	0x2000019c
 8000540:	200001c0 	.word	0x200001c0

08000544 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000544:	480d      	ldr	r0, [pc, #52]	; (800057c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000546:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000548:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800054c:	480c      	ldr	r0, [pc, #48]	; (8000580 <LoopForever+0x6>)
  ldr r1, =_edata
 800054e:	490d      	ldr	r1, [pc, #52]	; (8000584 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000550:	4a0d      	ldr	r2, [pc, #52]	; (8000588 <LoopForever+0xe>)
  movs r3, #0
 8000552:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000554:	e002      	b.n	800055c <LoopCopyDataInit>

08000556 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000556:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000558:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800055a:	3304      	adds	r3, #4

0800055c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800055c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000560:	d3f9      	bcc.n	8000556 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000562:	4a0a      	ldr	r2, [pc, #40]	; (800058c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000564:	4c0a      	ldr	r4, [pc, #40]	; (8000590 <LoopForever+0x16>)
  movs r3, #0
 8000566:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000568:	e001      	b.n	800056e <LoopFillZerobss>

0800056a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800056a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800056c:	3204      	adds	r2, #4

0800056e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000570:	d3fb      	bcc.n	800056a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000572:	f001 f847 	bl	8001604 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000576:	f7ff fe83 	bl	8000280 <main>

0800057a <LoopForever>:

LoopForever:
    b LoopForever
 800057a:	e7fe      	b.n	800057a <LoopForever>
  ldr   r0, =_estack
 800057c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000584:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000588:	08001f88 	.word	0x08001f88
  ldr r2, =_sbss
 800058c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000590:	200001c0 	.word	0x200001c0

08000594 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000594:	e7fe      	b.n	8000594 <BusFault_Handler>
	...

08000598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	db0b      	blt.n	80005c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	f003 021f 	and.w	r2, r3, #31
 80005b0:	4906      	ldr	r1, [pc, #24]	; (80005cc <__NVIC_EnableIRQ+0x34>)
 80005b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b6:	095b      	lsrs	r3, r3, #5
 80005b8:	2001      	movs	r0, #1
 80005ba:	fa00 f202 	lsl.w	r2, r0, r2
 80005be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr
 80005cc:	e000e100 	.word	0xe000e100

080005d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	6039      	str	r1, [r7, #0]
 80005da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	db0a      	blt.n	80005fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	490c      	ldr	r1, [pc, #48]	; (800061c <__NVIC_SetPriority+0x4c>)
 80005ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ee:	0112      	lsls	r2, r2, #4
 80005f0:	b2d2      	uxtb	r2, r2
 80005f2:	440b      	add	r3, r1
 80005f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005f8:	e00a      	b.n	8000610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	4908      	ldr	r1, [pc, #32]	; (8000620 <__NVIC_SetPriority+0x50>)
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	f003 030f 	and.w	r3, r3, #15
 8000606:	3b04      	subs	r3, #4
 8000608:	0112      	lsls	r2, r2, #4
 800060a:	b2d2      	uxtb	r2, r2
 800060c:	440b      	add	r3, r1
 800060e:	761a      	strb	r2, [r3, #24]
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	bc80      	pop	{r7}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	e000e100 	.word	0xe000e100
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <adc_Config>:
#include "GPIOxDriver.h"

GPIO_Handler_t handlerAdcPin = {0};
uint16_t 		adcRawData 	 = {0};

void adc_Config(ADC_Config_t *adcConfig){
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800062c:	b672      	cpsid	i
}
 800062e:	bf00      	nop
	__disable_irq();

	/* 1. Configuramos el PinX para que cumpla la función de canal análogo deseado. */

	/*1. Verificamos si es single Channel, o multichannel */
	if(adcConfig -> channelMode == ADC_SINGLE_CHANNEL){
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	795b      	ldrb	r3, [r3, #5]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d105      	bne.n	8000644 <adc_Config+0x20>
		configAnalogPin(adcConfig -> channel);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4618      	mov	r0, r3
 800063e:	f000 f9f7 	bl	8000a30 <configAnalogPin>
 8000642:	e016      	b.n	8000672 <adc_Config+0x4e>
	}
	else if(adcConfig -> channelMode == ADC_MULTI_CHANNEL){
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	795b      	ldrb	r3, [r3, #5]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d112      	bne.n	8000672 <adc_Config+0x4e>
		if(adcConfig -> numberOfChannels == 3){
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	799b      	ldrb	r3, [r3, #6]
 8000650:	2b03      	cmp	r3, #3
 8000652:	d10e      	bne.n	8000672 <adc_Config+0x4e>
			configAnalogPin(adcConfig -> channel_First);
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	7a1b      	ldrb	r3, [r3, #8]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f9e9 	bl	8000a30 <configAnalogPin>
			configAnalogPin(adcConfig -> channel_Second);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	7a5b      	ldrb	r3, [r3, #9]
 8000662:	4618      	mov	r0, r3
 8000664:	f000 f9e4 	bl	8000a30 <configAnalogPin>
			configAnalogPin(adcConfig -> channel_Third);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	7a9b      	ldrb	r3, [r3, #10]
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f9df 	bl	8000a30 <configAnalogPin>
		}
	}

	/* 2. Activamos la señal de reloj para el periférico ADC1 (bus APB2) */
	RCC -> APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000672:	4b7a      	ldr	r3, [pc, #488]	; (800085c <adc_Config+0x238>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000676:	4a79      	ldr	r2, [pc, #484]	; (800085c <adc_Config+0x238>)
 8000678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800067c:	6453      	str	r3, [r2, #68]	; 0x44

	// Limpiamos los registros antes de comenzar a configurar
	ADC1 -> CR1 = 0;
 800067e:	4b78      	ldr	r3, [pc, #480]	; (8000860 <adc_Config+0x23c>)
 8000680:	2200      	movs	r2, #0
 8000682:	605a      	str	r2, [r3, #4]
	ADC1 -> CR2 = 0;
 8000684:	4b76      	ldr	r3, [pc, #472]	; (8000860 <adc_Config+0x23c>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]

	/* Comenzamos la configuración del ADC1 */
	/* 3. Resolución del ADC */
	switch(adcConfig -> resolution){
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	785b      	ldrb	r3, [r3, #1]
 800068e:	2b03      	cmp	r3, #3
 8000690:	d83e      	bhi.n	8000710 <adc_Config+0xec>
 8000692:	a201      	add	r2, pc, #4	; (adr r2, 8000698 <adc_Config+0x74>)
 8000694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000698:	080006a9 	.word	0x080006a9
 800069c:	080006c3 	.word	0x080006c3
 80006a0:	080006dd 	.word	0x080006dd
 80006a4:	080006f7 	.word	0x080006f7
	case ADC_RESOLUTION_12_BIT:
	{
		ADC1 -> CR1 &= ~ADC_CR1_RES_0;
 80006a8:	4b6d      	ldr	r3, [pc, #436]	; (8000860 <adc_Config+0x23c>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	4a6c      	ldr	r2, [pc, #432]	; (8000860 <adc_Config+0x23c>)
 80006ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80006b2:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 &= ~ADC_CR1_RES_1;
 80006b4:	4b6a      	ldr	r3, [pc, #424]	; (8000860 <adc_Config+0x23c>)
 80006b6:	685b      	ldr	r3, [r3, #4]
 80006b8:	4a69      	ldr	r2, [pc, #420]	; (8000860 <adc_Config+0x23c>)
 80006ba:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80006be:	6053      	str	r3, [r2, #4]
		break;
 80006c0:	e027      	b.n	8000712 <adc_Config+0xee>
	}

	case ADC_RESOLUTION_10_BIT:
	{
		ADC1 -> CR1 |= ADC_CR1_RES_0;
 80006c2:	4b67      	ldr	r3, [pc, #412]	; (8000860 <adc_Config+0x23c>)
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	4a66      	ldr	r2, [pc, #408]	; (8000860 <adc_Config+0x23c>)
 80006c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006cc:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 &= ~ADC_CR1_RES_1;
 80006ce:	4b64      	ldr	r3, [pc, #400]	; (8000860 <adc_Config+0x23c>)
 80006d0:	685b      	ldr	r3, [r3, #4]
 80006d2:	4a63      	ldr	r2, [pc, #396]	; (8000860 <adc_Config+0x23c>)
 80006d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80006d8:	6053      	str	r3, [r2, #4]
		break;
 80006da:	e01a      	b.n	8000712 <adc_Config+0xee>
	}

	case ADC_RESOLUTION_8_BIT:
	{
		ADC1 -> CR1 &= ~ADC_CR1_RES_0;
 80006dc:	4b60      	ldr	r3, [pc, #384]	; (8000860 <adc_Config+0x23c>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	4a5f      	ldr	r2, [pc, #380]	; (8000860 <adc_Config+0x23c>)
 80006e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80006e6:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 |= ADC_CR1_RES_1;
 80006e8:	4b5d      	ldr	r3, [pc, #372]	; (8000860 <adc_Config+0x23c>)
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	4a5c      	ldr	r2, [pc, #368]	; (8000860 <adc_Config+0x23c>)
 80006ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006f2:	6053      	str	r3, [r2, #4]
		break;
 80006f4:	e00d      	b.n	8000712 <adc_Config+0xee>
	}
	case ADC_RESOLUTION_6_BIT:
	{
		ADC1 -> CR1 |= ADC_CR1_RES_0;
 80006f6:	4b5a      	ldr	r3, [pc, #360]	; (8000860 <adc_Config+0x23c>)
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	4a59      	ldr	r2, [pc, #356]	; (8000860 <adc_Config+0x23c>)
 80006fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000700:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 |= ADC_CR1_RES_1;
 8000702:	4b57      	ldr	r3, [pc, #348]	; (8000860 <adc_Config+0x23c>)
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	4a56      	ldr	r2, [pc, #344]	; (8000860 <adc_Config+0x23c>)
 8000708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800070c:	6053      	str	r3, [r2, #4]
		break;
 800070e:	e000      	b.n	8000712 <adc_Config+0xee>
	}

	default:
	{
		break;
 8000710:	bf00      	nop
	}
	}

	/* 4. Configuramos el modo Scan mode */
	if(adcConfig -> channelMode == ADC_SINGLE_CHANNEL){
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	795b      	ldrb	r3, [r3, #5]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d106      	bne.n	8000728 <adc_Config+0x104>
		//Configuramos el modo Scan como desactivado
		ADC1 -> CR1 &= ~(ADC_CR1_SCAN);
 800071a:	4b51      	ldr	r3, [pc, #324]	; (8000860 <adc_Config+0x23c>)
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	4a50      	ldr	r2, [pc, #320]	; (8000860 <adc_Config+0x23c>)
 8000720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000724:	6053      	str	r3, [r2, #4]
 8000726:	e00b      	b.n	8000740 <adc_Config+0x11c>
	}
	else if(adcConfig -> channelMode == ADC_MULTI_CHANNEL){
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	795b      	ldrb	r3, [r3, #5]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d106      	bne.n	800073e <adc_Config+0x11a>
		//Configuramos el modo Scan como activado
		ADC1 -> CR1  |= (ADC_CR1_SCAN);
 8000730:	4b4b      	ldr	r3, [pc, #300]	; (8000860 <adc_Config+0x23c>)
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	4a4a      	ldr	r2, [pc, #296]	; (8000860 <adc_Config+0x23c>)
 8000736:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800073a:	6053      	str	r3, [r2, #4]
 800073c:	e000      	b.n	8000740 <adc_Config+0x11c>
	}
	else{
		__NOP();
 800073e:	bf00      	nop
	}

	/* 5. Configuramos la alineación de los datos (derecha o izquierda) */
	if(adcConfig -> dataAlignment == ADC_ALIGNMENT_RIGHT){
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	791b      	ldrb	r3, [r3, #4]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d106      	bne.n	8000756 <adc_Config+0x132>
		// Alineación a la derecha (esta es la forma "natural")
		ADC1 -> CR2 &= ~(ADC_CR2_ALIGN);
 8000748:	4b45      	ldr	r3, [pc, #276]	; (8000860 <adc_Config+0x23c>)
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	4a44      	ldr	r2, [pc, #272]	; (8000860 <adc_Config+0x23c>)
 800074e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000752:	6093      	str	r3, [r2, #8]
 8000754:	e005      	b.n	8000762 <adc_Config+0x13e>
	}
	else{
		// Alineación a la izquierda (para algunos cálculos matemáticos).
		ADC1 -> CR2 |= ADC_CR2_ALIGN;
 8000756:	4b42      	ldr	r3, [pc, #264]	; (8000860 <adc_Config+0x23c>)
 8000758:	689b      	ldr	r3, [r3, #8]
 800075a:	4a41      	ldr	r2, [pc, #260]	; (8000860 <adc_Config+0x23c>)
 800075c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000760:	6093      	str	r3, [r2, #8]
	}

	/* 6. Desactivamos el "continuos mode" */
	ADC1 -> CR2 &= ~(ADC_CR2_CONT);
 8000762:	4b3f      	ldr	r3, [pc, #252]	; (8000860 <adc_Config+0x23c>)
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	4a3e      	ldr	r2, [pc, #248]	; (8000860 <adc_Config+0x23c>)
 8000768:	f023 0302 	bic.w	r3, r3, #2
 800076c:	6093      	str	r3, [r2, #8]

	/* 7. Acá se debería configurar el sampling */

	if(adcConfig -> channelMode == ADC_SINGLE_CHANNEL){
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	795b      	ldrb	r3, [r3, #5]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d125      	bne.n	80007c2 <adc_Config+0x19e>
		if(adcConfig -> channel < ADC_CHANNEL_9){
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b08      	cmp	r3, #8
 800077c:	d810      	bhi.n	80007a0 <adc_Config+0x17c>
			ADC1 -> SMPR2 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel)));
 800077e:	4b38      	ldr	r3, [pc, #224]	; (8000860 <adc_Config+0x23c>)
 8000780:	691a      	ldr	r2, [r3, #16]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	885b      	ldrh	r3, [r3, #2]
 8000786:	4618      	mov	r0, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	4619      	mov	r1, r3
 800078e:	460b      	mov	r3, r1
 8000790:	005b      	lsls	r3, r3, #1
 8000792:	440b      	add	r3, r1
 8000794:	fa00 f303 	lsl.w	r3, r0, r3
 8000798:	4931      	ldr	r1, [pc, #196]	; (8000860 <adc_Config+0x23c>)
 800079a:	4313      	orrs	r3, r2
 800079c:	610b      	str	r3, [r1, #16]
 800079e:	e04c      	b.n	800083a <adc_Config+0x216>
		}
		else{
			ADC1 -> SMPR1 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel)));
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <adc_Config+0x23c>)
 80007a2:	68da      	ldr	r2, [r3, #12]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	885b      	ldrh	r3, [r3, #2]
 80007a8:	4618      	mov	r0, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	4619      	mov	r1, r3
 80007b0:	460b      	mov	r3, r1
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	440b      	add	r3, r1
 80007b6:	fa00 f303 	lsl.w	r3, r0, r3
 80007ba:	4929      	ldr	r1, [pc, #164]	; (8000860 <adc_Config+0x23c>)
 80007bc:	4313      	orrs	r3, r2
 80007be:	60cb      	str	r3, [r1, #12]
 80007c0:	e03b      	b.n	800083a <adc_Config+0x216>
		}
	}
	else if(adcConfig -> channelMode == ADC_MULTI_CHANNEL){
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	795b      	ldrb	r3, [r3, #5]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d136      	bne.n	8000838 <adc_Config+0x214>

		if(adcConfig -> numberOfChannels <= ADC_CHANNEL_9){
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	799b      	ldrb	r3, [r3, #6]
 80007ce:	2b09      	cmp	r3, #9
 80007d0:	d830      	bhi.n	8000834 <adc_Config+0x210>
			ADC1 -> SMPR2 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel_First)));
 80007d2:	4b23      	ldr	r3, [pc, #140]	; (8000860 <adc_Config+0x23c>)
 80007d4:	691a      	ldr	r2, [r3, #16]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	885b      	ldrh	r3, [r3, #2]
 80007da:	4618      	mov	r0, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	7a1b      	ldrb	r3, [r3, #8]
 80007e0:	4619      	mov	r1, r3
 80007e2:	460b      	mov	r3, r1
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	440b      	add	r3, r1
 80007e8:	fa00 f303 	lsl.w	r3, r0, r3
 80007ec:	491c      	ldr	r1, [pc, #112]	; (8000860 <adc_Config+0x23c>)
 80007ee:	4313      	orrs	r3, r2
 80007f0:	610b      	str	r3, [r1, #16]
			ADC1 -> SMPR2 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel_Second)));
 80007f2:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <adc_Config+0x23c>)
 80007f4:	691a      	ldr	r2, [r3, #16]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	885b      	ldrh	r3, [r3, #2]
 80007fa:	4618      	mov	r0, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	7a5b      	ldrb	r3, [r3, #9]
 8000800:	4619      	mov	r1, r3
 8000802:	460b      	mov	r3, r1
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	440b      	add	r3, r1
 8000808:	fa00 f303 	lsl.w	r3, r0, r3
 800080c:	4914      	ldr	r1, [pc, #80]	; (8000860 <adc_Config+0x23c>)
 800080e:	4313      	orrs	r3, r2
 8000810:	610b      	str	r3, [r1, #16]
			ADC1 -> SMPR2 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel_Third)));
 8000812:	4b13      	ldr	r3, [pc, #76]	; (8000860 <adc_Config+0x23c>)
 8000814:	691a      	ldr	r2, [r3, #16]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	885b      	ldrh	r3, [r3, #2]
 800081a:	4618      	mov	r0, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	7a9b      	ldrb	r3, [r3, #10]
 8000820:	4619      	mov	r1, r3
 8000822:	460b      	mov	r3, r1
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	440b      	add	r3, r1
 8000828:	fa00 f303 	lsl.w	r3, r0, r3
 800082c:	490c      	ldr	r1, [pc, #48]	; (8000860 <adc_Config+0x23c>)
 800082e:	4313      	orrs	r3, r2
 8000830:	610b      	str	r3, [r1, #16]
 8000832:	e002      	b.n	800083a <adc_Config+0x216>
		}
		else{
			__NOP();//ADC1 -> SMPR1 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel)));
 8000834:	bf00      	nop
 8000836:	e000      	b.n	800083a <adc_Config+0x216>
		}
	}
	else{
		__NOP();
 8000838:	bf00      	nop
	}


	/* 8. Configuramos la secuencia y cuantos elementos hay en la secuencia */

	if(adcConfig -> channelMode == ADC_SINGLE_CHANNEL){
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	795b      	ldrb	r3, [r3, #5]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d110      	bne.n	8000864 <adc_Config+0x240>
		// Al hacerlo todo 0, estamos seleccionando solo 1 elemento en el conteo de la secuencia
		ADC1 -> SQR1 = 0;
 8000842:	4b07      	ldr	r3, [pc, #28]	; (8000860 <adc_Config+0x23c>)
 8000844:	2200      	movs	r2, #0
 8000846:	62da      	str	r2, [r3, #44]	; 0x2c
		// Asignamos el canal de la conversión a la primera posición en la secuencia
		ADC1 -> SQR3 |= (adcConfig -> channel << 0);
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <adc_Config+0x23c>)
 800084a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800084c:	687a      	ldr	r2, [r7, #4]
 800084e:	7812      	ldrb	r2, [r2, #0]
 8000850:	4611      	mov	r1, r2
 8000852:	4a03      	ldr	r2, [pc, #12]	; (8000860 <adc_Config+0x23c>)
 8000854:	430b      	orrs	r3, r1
 8000856:	6353      	str	r3, [r2, #52]	; 0x34
 8000858:	e08e      	b.n	8000978 <adc_Config+0x354>
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800
 8000860:	40012000 	.word	0x40012000
	}
	else if(adcConfig -> channelMode == ADC_MULTI_CHANNEL){
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	795b      	ldrb	r3, [r3, #5]
 8000868:	2b01      	cmp	r3, #1
 800086a:	f040 8085 	bne.w	8000978 <adc_Config+0x354>

		// Activamos la interrupción al final de cada conversión single.
		ADC1 -> CR2 |= ADC_CR2_EOCS;
 800086e:	4b50      	ldr	r3, [pc, #320]	; (80009b0 <adc_Config+0x38c>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	4a4f      	ldr	r2, [pc, #316]	; (80009b0 <adc_Config+0x38c>)
 8000874:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000878:	6093      	str	r3, [r2, #8]

		// Activamos cuantos elementos hay en la secuencia
		ADC1 -> SQR1 |= ((adcConfig -> numberOfChannels-1) << ADC_SQR1_L_Pos);
 800087a:	4b4d      	ldr	r3, [pc, #308]	; (80009b0 <adc_Config+0x38c>)
 800087c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800087e:	687a      	ldr	r2, [r7, #4]
 8000880:	7992      	ldrb	r2, [r2, #6]
 8000882:	3a01      	subs	r2, #1
 8000884:	0512      	lsls	r2, r2, #20
 8000886:	4611      	mov	r1, r2
 8000888:	4a49      	ldr	r2, [pc, #292]	; (80009b0 <adc_Config+0x38c>)
 800088a:	430b      	orrs	r3, r1
 800088c:	62d3      	str	r3, [r2, #44]	; 0x2c

		if((adcConfig -> numberOfChannels >= 1) & (adcConfig -> numberOfChannels <= 6)){
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	799b      	ldrb	r3, [r3, #6]
 8000892:	2b00      	cmp	r3, #0
 8000894:	bf14      	ite	ne
 8000896:	2301      	movne	r3, #1
 8000898:	2300      	moveq	r3, #0
 800089a:	b2da      	uxtb	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	799b      	ldrb	r3, [r3, #6]
 80008a0:	2b06      	cmp	r3, #6
 80008a2:	bf94      	ite	ls
 80008a4:	2301      	movls	r3, #1
 80008a6:	2300      	movhi	r3, #0
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	4013      	ands	r3, r2
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d01a      	beq.n	80008e8 <adc_Config+0x2c4>
			ADC1 -> SQR3 |= adcConfig -> channel_First << 0;
 80008b2:	4b3f      	ldr	r3, [pc, #252]	; (80009b0 <adc_Config+0x38c>)
 80008b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	7a12      	ldrb	r2, [r2, #8]
 80008ba:	4611      	mov	r1, r2
 80008bc:	4a3c      	ldr	r2, [pc, #240]	; (80009b0 <adc_Config+0x38c>)
 80008be:	430b      	orrs	r3, r1
 80008c0:	6353      	str	r3, [r2, #52]	; 0x34
			ADC1 -> SQR3 |= adcConfig -> channel_Second << 5;
 80008c2:	4b3b      	ldr	r3, [pc, #236]	; (80009b0 <adc_Config+0x38c>)
 80008c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	7a52      	ldrb	r2, [r2, #9]
 80008ca:	0152      	lsls	r2, r2, #5
 80008cc:	4611      	mov	r1, r2
 80008ce:	4a38      	ldr	r2, [pc, #224]	; (80009b0 <adc_Config+0x38c>)
 80008d0:	430b      	orrs	r3, r1
 80008d2:	6353      	str	r3, [r2, #52]	; 0x34
			ADC1 -> SQR3 |= adcConfig -> channel_Third << 10;
 80008d4:	4b36      	ldr	r3, [pc, #216]	; (80009b0 <adc_Config+0x38c>)
 80008d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008d8:	687a      	ldr	r2, [r7, #4]
 80008da:	7a92      	ldrb	r2, [r2, #10]
 80008dc:	0292      	lsls	r2, r2, #10
 80008de:	4611      	mov	r1, r2
 80008e0:	4a33      	ldr	r2, [pc, #204]	; (80009b0 <adc_Config+0x38c>)
 80008e2:	430b      	orrs	r3, r1
 80008e4:	6353      	str	r3, [r2, #52]	; 0x34
 80008e6:	e047      	b.n	8000978 <adc_Config+0x354>
			//ADC1 -> SQR3 |= (adcConfig -> channel << ((adcConfig -> sequencePos -1)*5));
		}
		else if((adcConfig -> numberOfChannels >= 7) & (adcConfig -> numberOfChannels <= 12)){
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	799b      	ldrb	r3, [r3, #6]
 80008ec:	2b06      	cmp	r3, #6
 80008ee:	bf8c      	ite	hi
 80008f0:	2301      	movhi	r3, #1
 80008f2:	2300      	movls	r3, #0
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	799b      	ldrb	r3, [r3, #6]
 80008fa:	2b0c      	cmp	r3, #12
 80008fc:	bf94      	ite	ls
 80008fe:	2301      	movls	r3, #1
 8000900:	2300      	movhi	r3, #0
 8000902:	b2db      	uxtb	r3, r3
 8000904:	4013      	ands	r3, r2
 8000906:	b2db      	uxtb	r3, r3
 8000908:	2b00      	cmp	r3, #0
 800090a:	d010      	beq.n	800092e <adc_Config+0x30a>
			ADC1 -> SQR2 |= (adcConfig -> channel << ((adcConfig -> sequencePos -7)*5));
 800090c:	4b28      	ldr	r3, [pc, #160]	; (80009b0 <adc_Config+0x38c>)
 800090e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	79db      	ldrb	r3, [r3, #7]
 800091a:	1fda      	subs	r2, r3, #7
 800091c:	4613      	mov	r3, r2
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	4413      	add	r3, r2
 8000922:	fa00 f303 	lsl.w	r3, r0, r3
 8000926:	4a22      	ldr	r2, [pc, #136]	; (80009b0 <adc_Config+0x38c>)
 8000928:	430b      	orrs	r3, r1
 800092a:	6313      	str	r3, [r2, #48]	; 0x30
 800092c:	e024      	b.n	8000978 <adc_Config+0x354>
		}
		else if((adcConfig -> numberOfChannels >= 13) & (adcConfig -> numberOfChannels <= 16)){
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	799b      	ldrb	r3, [r3, #6]
 8000932:	2b0c      	cmp	r3, #12
 8000934:	bf8c      	ite	hi
 8000936:	2301      	movhi	r3, #1
 8000938:	2300      	movls	r3, #0
 800093a:	b2da      	uxtb	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	799b      	ldrb	r3, [r3, #6]
 8000940:	2b10      	cmp	r3, #16
 8000942:	bf94      	ite	ls
 8000944:	2301      	movls	r3, #1
 8000946:	2300      	movhi	r3, #0
 8000948:	b2db      	uxtb	r3, r3
 800094a:	4013      	ands	r3, r2
 800094c:	b2db      	uxtb	r3, r3
 800094e:	2b00      	cmp	r3, #0
 8000950:	d011      	beq.n	8000976 <adc_Config+0x352>
			ADC1 -> SQR1 |= (adcConfig -> channel << ((adcConfig -> sequencePos -13)*5));
 8000952:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <adc_Config+0x38c>)
 8000954:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	4618      	mov	r0, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	79db      	ldrb	r3, [r3, #7]
 8000960:	f1a3 020d 	sub.w	r2, r3, #13
 8000964:	4613      	mov	r3, r2
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	4413      	add	r3, r2
 800096a:	fa00 f303 	lsl.w	r3, r0, r3
 800096e:	4a10      	ldr	r2, [pc, #64]	; (80009b0 <adc_Config+0x38c>)
 8000970:	430b      	orrs	r3, r1
 8000972:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000974:	e000      	b.n	8000978 <adc_Config+0x354>
		}
		else{
			__NOP();
 8000976:	bf00      	nop
		}
	}

	/* 9. Configuramos el preescaler del ADC en 2:1 (el más rápido que se puede tener) */
	ADC -> CCR = 0;
 8000978:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <adc_Config+0x390>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]

	/* 10. Desactivamos las interrupciones */

	ADC1 -> CR1 |= ADC_CR1_EOCIE;
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <adc_Config+0x38c>)
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <adc_Config+0x38c>)
 8000984:	f043 0320 	orr.w	r3, r3, #32
 8000988:	6053      	str	r3, [r2, #4]

	/* 11a. Matriculamos la interrupción en el NVIC */
	__NVIC_EnableIRQ(ADC_IRQn);
 800098a:	2012      	movs	r0, #18
 800098c:	f7ff fe04 	bl	8000598 <__NVIC_EnableIRQ>

	/* 11.b Establecemos la importancia de la interrupción */

	__NVIC_SetPriority(ADC_IRQn,4);
 8000990:	2104      	movs	r1, #4
 8000992:	2012      	movs	r0, #18
 8000994:	f7ff fe1c 	bl	80005d0 <__NVIC_SetPriority>

	/* 12. Activamos el modulo ADC */
	ADC1 -> CR2 |= ADC_CR2_ADON;
 8000998:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <adc_Config+0x38c>)
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	4a04      	ldr	r2, [pc, #16]	; (80009b0 <adc_Config+0x38c>)
 800099e:	f043 0301 	orr.w	r3, r3, #1
 80009a2:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80009a4:	b662      	cpsie	i
}
 80009a6:	bf00      	nop

	/* 13. Activamos las interrupciones globales */
	__enable_irq();
}
 80009a8:	bf00      	nop
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40012000 	.word	0x40012000
 80009b4:	40012300 	.word	0x40012300

080009b8 <startSingleADC>:

/**/

void startSingleADC(void){
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
	/* Iniciamos un ciclo de conversión ADC */
	ADC1 -> CR2 |= ADC_CR2_SWSTART;
 80009bc:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <startSingleADC+0x18>)
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	4a03      	ldr	r2, [pc, #12]	; (80009d0 <startSingleADC+0x18>)
 80009c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80009c6:	6093      	str	r3, [r2, #8]
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	40012000 	.word	0x40012000

080009d4 <stopContinousADC>:
	ADC1 -> CR2 |= (ADC_CR2_CONT);
	/* Iniciamos un ciclo de conversión ADC */
	ADC1 -> CR2 |= ADC_CR2_SWSTART;
}

void stopContinousADC(void){
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
	ADC1 -> CR2 &= ~(ADC_CR2_SWSTART);
 80009d8:	4b04      	ldr	r3, [pc, #16]	; (80009ec <stopContinousADC+0x18>)
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	4a03      	ldr	r2, [pc, #12]	; (80009ec <stopContinousADC+0x18>)
 80009de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80009e2:	6093      	str	r3, [r2, #8]
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr
 80009ec:	40012000 	.word	0x40012000

080009f0 <getADC>:

/* Función que me retorna el último dato adquirido por la ADC */
uint16_t getADC(void){
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
	return adcRawData;
 80009f4:	4b02      	ldr	r3, [pc, #8]	; (8000a00 <getADC+0x10>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr
 8000a00:	200001ac 	.word	0x200001ac

08000a04 <ADC_IRQHandler>:
void multiChannelADC(ADC_Config_t *adcConfig){
	ADC1 -> SQR1 |= (adcConfig -> numberOfChannels << ADC_SQR1_L_Pos);
	ADC1 -> CR1  |= (ADC_CR1_SCAN);
}
/* Esta es la ISR de la interrupción por conversión ADC */
void ADC_IRQHandler(void){
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	if(ADC1 -> SR & ADC_SR_EOC){
 8000a08:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <ADC_IRQHandler+0x24>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d006      	beq.n	8000a22 <ADC_IRQHandler+0x1e>
		// Leemos el resultado de la conversión ADC y lo cargamos en un valor auxiliar
		adcRawData = ADC1 -> DR;
 8000a14:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <ADC_IRQHandler+0x24>)
 8000a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <ADC_IRQHandler+0x28>)
 8000a1c:	801a      	strh	r2, [r3, #0]

		// Hacemos el llamado a la función que se ejecutará en el main
		adc_Complete_Callback();
 8000a1e:	f7ff fd49 	bl	80004b4 <adc_Complete_Callback>
	}
}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40012000 	.word	0x40012000
 8000a2c:	200001ac 	.word	0x200001ac

08000a30 <configAnalogPin>:
__attribute__((weak)) void adc_Complete_Callback(void){
	__NOP();
}

/* Con esta función configuramos que pin deseamos que funcione como ADC */
void configAnalogPin(uint8_t adcChannel){
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]

	// Con este switch seleccionamos el canal y lo configuramos como analogo.
	switch(adcChannel){
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b0f      	cmp	r3, #15
 8000a3e:	f200 8093 	bhi.w	8000b68 <configAnalogPin+0x138>
 8000a42:	a201      	add	r2, pc, #4	; (adr r2, 8000a48 <configAnalogPin+0x18>)
 8000a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a48:	08000a89 	.word	0x08000a89
 8000a4c:	08000a97 	.word	0x08000a97
 8000a50:	08000aa5 	.word	0x08000aa5
 8000a54:	08000ab3 	.word	0x08000ab3
 8000a58:	08000ac1 	.word	0x08000ac1
 8000a5c:	08000acf 	.word	0x08000acf
 8000a60:	08000add 	.word	0x08000add
 8000a64:	08000aeb 	.word	0x08000aeb
 8000a68:	08000af9 	.word	0x08000af9
 8000a6c:	08000b07 	.word	0x08000b07
 8000a70:	08000b15 	.word	0x08000b15
 8000a74:	08000b23 	.word	0x08000b23
 8000a78:	08000b31 	.word	0x08000b31
 8000a7c:	08000b3f 	.word	0x08000b3f
 8000a80:	08000b4d 	.word	0x08000b4d
 8000a84:	08000b5b 	.word	0x08000b5b

	case ADC_CHANNEL_0:
	{
		// Es el pin PA0
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a88:	4b3d      	ldr	r3, [pc, #244]	; (8000b80 <configAnalogPin+0x150>)
 8000a8a:	4a3e      	ldr	r2, [pc, #248]	; (8000b84 <configAnalogPin+0x154>)
 8000a8c:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8000a8e:	4b3c      	ldr	r3, [pc, #240]	; (8000b80 <configAnalogPin+0x150>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	711a      	strb	r2, [r3, #4]
		break;
 8000a94:	e069      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_1
	case ADC_CHANNEL_1:
	{
		// Es el pin PA1.
		handlerAdcPin.pGPIOx = GPIOA;
 8000a96:	4b3a      	ldr	r3, [pc, #232]	; (8000b80 <configAnalogPin+0x150>)
 8000a98:	4a3a      	ldr	r2, [pc, #232]	; (8000b84 <configAnalogPin+0x154>)
 8000a9a:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000a9c:	4b38      	ldr	r3, [pc, #224]	; (8000b80 <configAnalogPin+0x150>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	711a      	strb	r2, [r3, #4]
		break;
 8000aa2:	e062      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_2
	case ADC_CHANNEL_2:
	{
		// Es el pin PA2.
		handlerAdcPin.pGPIOx = GPIOA;
 8000aa4:	4b36      	ldr	r3, [pc, #216]	; (8000b80 <configAnalogPin+0x150>)
 8000aa6:	4a37      	ldr	r2, [pc, #220]	; (8000b84 <configAnalogPin+0x154>)
 8000aa8:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8000aaa:	4b35      	ldr	r3, [pc, #212]	; (8000b80 <configAnalogPin+0x150>)
 8000aac:	2202      	movs	r2, #2
 8000aae:	711a      	strb	r2, [r3, #4]
		break;
 8000ab0:	e05b      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_3
	case ADC_CHANNEL_3:
	{
		// Es el pin PA3.
		handlerAdcPin.pGPIOx = GPIOA;
 8000ab2:	4b33      	ldr	r3, [pc, #204]	; (8000b80 <configAnalogPin+0x150>)
 8000ab4:	4a33      	ldr	r2, [pc, #204]	; (8000b84 <configAnalogPin+0x154>)
 8000ab6:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8000ab8:	4b31      	ldr	r3, [pc, #196]	; (8000b80 <configAnalogPin+0x150>)
 8000aba:	2203      	movs	r2, #3
 8000abc:	711a      	strb	r2, [r3, #4]
		break;
 8000abe:	e054      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_4
	case ADC_CHANNEL_4:
	{
		// Es el pin PA4.
		handlerAdcPin.pGPIOx = GPIOA;
 8000ac0:	4b2f      	ldr	r3, [pc, #188]	; (8000b80 <configAnalogPin+0x150>)
 8000ac2:	4a30      	ldr	r2, [pc, #192]	; (8000b84 <configAnalogPin+0x154>)
 8000ac4:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 8000ac6:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <configAnalogPin+0x150>)
 8000ac8:	2204      	movs	r2, #4
 8000aca:	711a      	strb	r2, [r3, #4]
		break;
 8000acc:	e04d      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_5
	case ADC_CHANNEL_5:
	{
		// Es el pin PA5.
		handlerAdcPin.pGPIOx = GPIOA;
 8000ace:	4b2c      	ldr	r3, [pc, #176]	; (8000b80 <configAnalogPin+0x150>)
 8000ad0:	4a2c      	ldr	r2, [pc, #176]	; (8000b84 <configAnalogPin+0x154>)
 8000ad2:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000ad4:	4b2a      	ldr	r3, [pc, #168]	; (8000b80 <configAnalogPin+0x150>)
 8000ad6:	2205      	movs	r2, #5
 8000ad8:	711a      	strb	r2, [r3, #4]
		break;
 8000ada:	e046      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_6
	case ADC_CHANNEL_6:
	{
		// Es el pin PA6.
		handlerAdcPin.pGPIOx = GPIOA;
 8000adc:	4b28      	ldr	r3, [pc, #160]	; (8000b80 <configAnalogPin+0x150>)
 8000ade:	4a29      	ldr	r2, [pc, #164]	; (8000b84 <configAnalogPin+0x154>)
 8000ae0:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_6;
 8000ae2:	4b27      	ldr	r3, [pc, #156]	; (8000b80 <configAnalogPin+0x150>)
 8000ae4:	2206      	movs	r2, #6
 8000ae6:	711a      	strb	r2, [r3, #4]
		break;
 8000ae8:	e03f      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_7
	case ADC_CHANNEL_7:
	{
		// Es el pin PA7.
		handlerAdcPin.pGPIOx = GPIOA;
 8000aea:	4b25      	ldr	r3, [pc, #148]	; (8000b80 <configAnalogPin+0x150>)
 8000aec:	4a25      	ldr	r2, [pc, #148]	; (8000b84 <configAnalogPin+0x154>)
 8000aee:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_7;
 8000af0:	4b23      	ldr	r3, [pc, #140]	; (8000b80 <configAnalogPin+0x150>)
 8000af2:	2207      	movs	r2, #7
 8000af4:	711a      	strb	r2, [r3, #4]
		break;
 8000af6:	e038      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_8
	case ADC_CHANNEL_8:
	{
		// Es el pin PB0.
		handlerAdcPin.pGPIOx = GPIOB;
 8000af8:	4b21      	ldr	r3, [pc, #132]	; (8000b80 <configAnalogPin+0x150>)
 8000afa:	4a23      	ldr	r2, [pc, #140]	; (8000b88 <configAnalogPin+0x158>)
 8000afc:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8000afe:	4b20      	ldr	r3, [pc, #128]	; (8000b80 <configAnalogPin+0x150>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	711a      	strb	r2, [r3, #4]
		break;
 8000b04:	e031      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_9
	case ADC_CHANNEL_9:
	{
		// Es el pin PB1.
		handlerAdcPin.pGPIOx = GPIOB;
 8000b06:	4b1e      	ldr	r3, [pc, #120]	; (8000b80 <configAnalogPin+0x150>)
 8000b08:	4a1f      	ldr	r2, [pc, #124]	; (8000b88 <configAnalogPin+0x158>)
 8000b0a:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000b0c:	4b1c      	ldr	r3, [pc, #112]	; (8000b80 <configAnalogPin+0x150>)
 8000b0e:	2201      	movs	r2, #1
 8000b10:	711a      	strb	r2, [r3, #4]
		break;
 8000b12:	e02a      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_10
	case ADC_CHANNEL_10:
	{
		// Es el pin PC0.
		handlerAdcPin.pGPIOx = GPIOC;
 8000b14:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <configAnalogPin+0x150>)
 8000b16:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <configAnalogPin+0x15c>)
 8000b18:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8000b1a:	4b19      	ldr	r3, [pc, #100]	; (8000b80 <configAnalogPin+0x150>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	711a      	strb	r2, [r3, #4]
		break;
 8000b20:	e023      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_11
	case ADC_CHANNEL_11:
	{
		// Es el pin PC1.
		handlerAdcPin.pGPIOx = GPIOC;
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <configAnalogPin+0x150>)
 8000b24:	4a19      	ldr	r2, [pc, #100]	; (8000b8c <configAnalogPin+0x15c>)
 8000b26:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000b28:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <configAnalogPin+0x150>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	711a      	strb	r2, [r3, #4]
		break;
 8000b2e:	e01c      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_12
	case ADC_CHANNEL_12:
	{
		// Es el pin PC2.
		handlerAdcPin.pGPIOx = GPIOC;
 8000b30:	4b13      	ldr	r3, [pc, #76]	; (8000b80 <configAnalogPin+0x150>)
 8000b32:	4a16      	ldr	r2, [pc, #88]	; (8000b8c <configAnalogPin+0x15c>)
 8000b34:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8000b36:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <configAnalogPin+0x150>)
 8000b38:	2202      	movs	r2, #2
 8000b3a:	711a      	strb	r2, [r3, #4]
		break;
 8000b3c:	e015      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_13
	case ADC_CHANNEL_13:
	{
		// Es el pin PC3.
		handlerAdcPin.pGPIOx = GPIOC;
 8000b3e:	4b10      	ldr	r3, [pc, #64]	; (8000b80 <configAnalogPin+0x150>)
 8000b40:	4a12      	ldr	r2, [pc, #72]	; (8000b8c <configAnalogPin+0x15c>)
 8000b42:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8000b44:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <configAnalogPin+0x150>)
 8000b46:	2203      	movs	r2, #3
 8000b48:	711a      	strb	r2, [r3, #4]
		break;
 8000b4a:	e00e      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_14
	case ADC_CHANNEL_14:
	{
		// Es el pin PC4.
		handlerAdcPin.pGPIOx = GPIOC;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <configAnalogPin+0x150>)
 8000b4e:	4a0f      	ldr	r2, [pc, #60]	; (8000b8c <configAnalogPin+0x15c>)
 8000b50:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 8000b52:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <configAnalogPin+0x150>)
 8000b54:	2204      	movs	r2, #4
 8000b56:	711a      	strb	r2, [r3, #4]
		break;
 8000b58:	e007      	b.n	8000b6a <configAnalogPin+0x13a>

	// Configuración ADC1_15
	case ADC_CHANNEL_15:
	{
		// Es el pin PC5.
		handlerAdcPin.pGPIOx = GPIOC;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <configAnalogPin+0x150>)
 8000b5c:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <configAnalogPin+0x15c>)
 8000b5e:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <configAnalogPin+0x150>)
 8000b62:	2205      	movs	r2, #5
 8000b64:	711a      	strb	r2, [r3, #4]
		break;
 8000b66:	e000      	b.n	8000b6a <configAnalogPin+0x13a>
	}

	default:
	{
		// Se termina el ciclo por defecto.
		break;
 8000b68:	bf00      	nop
	}
	}

	// Se configura el pin en modo análogo.
	handlerAdcPin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ANALOG;
 8000b6a:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <configAnalogPin+0x150>)
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	715a      	strb	r2, [r3, #5]
	GPIO_Config(&handlerAdcPin);
 8000b70:	4803      	ldr	r0, [pc, #12]	; (8000b80 <configAnalogPin+0x150>)
 8000b72:	f000 f80d 	bl	8000b90 <GPIO_Config>
	}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	200001a0 	.word	0x200001a0
 8000b84:	40020000 	.word	0x40020000
 8000b88:	40020400 	.word	0x40020400
 8000b8c:	40020800 	.word	0x40020800

08000b90 <GPIO_Config>:
orden estricto para poder que el sistema permita configurar el periférico X.
Lo primero y más importante es activar la señal del reloj principal hacia ese
elemento específico (relacionado con el periférico RCC), a esto llamaremos
simplemente "activar el periférico o activar la señal de reloj del periférico".
*/
void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

	// Variable para hacer todo paso a paso
	uint32_t auxConfig = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periférico
	// Verificamos para GPIOA
	if (pGPIOHandler -> pGPIOx == GPIOA){
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a87      	ldr	r2, [pc, #540]	; (8000dc4 <GPIO_Config+0x234>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d106      	bne.n	8000bb8 <GPIO_Config+0x28>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOA
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 8000baa:	4b87      	ldr	r3, [pc, #540]	; (8000dc8 <GPIO_Config+0x238>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	4a86      	ldr	r2, [pc, #536]	; (8000dc8 <GPIO_Config+0x238>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb6:	e03a      	b.n	8000c2e <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOB
	else if (pGPIOHandler -> pGPIOx == GPIOB){
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a83      	ldr	r2, [pc, #524]	; (8000dcc <GPIO_Config+0x23c>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d106      	bne.n	8000bd0 <GPIO_Config+0x40>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOB
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 8000bc2:	4b81      	ldr	r3, [pc, #516]	; (8000dc8 <GPIO_Config+0x238>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a80      	ldr	r2, [pc, #512]	; (8000dc8 <GPIO_Config+0x238>)
 8000bc8:	f043 0302 	orr.w	r3, r3, #2
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	e02e      	b.n	8000c2e <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOC
	else if (pGPIOHandler -> pGPIOx == GPIOC){
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a7e      	ldr	r2, [pc, #504]	; (8000dd0 <GPIO_Config+0x240>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d106      	bne.n	8000be8 <GPIO_Config+0x58>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOC
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8000bda:	4b7b      	ldr	r3, [pc, #492]	; (8000dc8 <GPIO_Config+0x238>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a7a      	ldr	r2, [pc, #488]	; (8000dc8 <GPIO_Config+0x238>)
 8000be0:	f043 0304 	orr.w	r3, r3, #4
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	e022      	b.n	8000c2e <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOD
	else if (pGPIOHandler -> pGPIOx == GPIOD){
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a79      	ldr	r2, [pc, #484]	; (8000dd4 <GPIO_Config+0x244>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d106      	bne.n	8000c00 <GPIO_Config+0x70>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOD
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIODEN);
 8000bf2:	4b75      	ldr	r3, [pc, #468]	; (8000dc8 <GPIO_Config+0x238>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a74      	ldr	r2, [pc, #464]	; (8000dc8 <GPIO_Config+0x238>)
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	e016      	b.n	8000c2e <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOE
	else if (pGPIOHandler -> pGPIOx == GPIOE){
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a74      	ldr	r2, [pc, #464]	; (8000dd8 <GPIO_Config+0x248>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d106      	bne.n	8000c18 <GPIO_Config+0x88>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOE
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);
 8000c0a:	4b6f      	ldr	r3, [pc, #444]	; (8000dc8 <GPIO_Config+0x238>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	4a6e      	ldr	r2, [pc, #440]	; (8000dc8 <GPIO_Config+0x238>)
 8000c10:	f043 0310 	orr.w	r3, r3, #16
 8000c14:	6313      	str	r3, [r2, #48]	; 0x30
 8000c16:	e00a      	b.n	8000c2e <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOH
	else if (pGPIOHandler -> pGPIOx == GPIOH){
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a6f      	ldr	r2, [pc, #444]	; (8000ddc <GPIO_Config+0x24c>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d105      	bne.n	8000c2e <GPIO_Config+0x9e>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOH
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);
 8000c22:	4b69      	ldr	r3, [pc, #420]	; (8000dc8 <GPIO_Config+0x238>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a68      	ldr	r2, [pc, #416]	; (8000dc8 <GPIO_Config+0x238>)
 8000c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
	// Después de activado, podemos comenzar a configurar.

	// 2) Configurando el registro GPIOx_MODER
	// Acá estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda ese valor (shift left)
	// y todo eso lo cargamos en la variable aux_Config
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	795b      	ldrb	r3, [r3, #5]
 8000c32:	461a      	mov	r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	791b      	ldrb	r3, [r3, #4]
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3e:	60fb      	str	r3, [r7, #12]

	// Antes de cargar el nuevo valor, limpiamos los bits específicos de ese registro (debemos escribir 0b00)
	// para lo cual aplicamos una máscara y una operación bitwise AND
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	791b      	ldrb	r3, [r3, #4]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	2103      	movs	r1, #3
 8000c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c52:	43db      	mvns	r3, r3
 8000c54:	4619      	mov	r1, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	400a      	ands	r2, r1
 8000c5c:	601a      	str	r2, [r3, #0]

	// Cargamos a auxConfig en el registro MODER
	pGPIOHandler -> pGPIOx -> MODER |= auxConfig;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	6819      	ldr	r1, [r3, #0]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	68fa      	ldr	r2, [r7, #12]
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]

	// 3) Configurando el registro GPIOx_OTYPER
	// De nuevo, leemos y movemos el valor un número "PinNumber" de veces
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	7a1b      	ldrb	r3, [r3, #8]
 8000c72:	461a      	mov	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	791b      	ldrb	r3, [r3, #4]
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler -> pGPIOx -> OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	685a      	ldr	r2, [r3, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	791b      	ldrb	r3, [r3, #4]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	408b      	lsls	r3, r1
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	4619      	mov	r1, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	400a      	ands	r2, r1
 8000c98:	605a      	str	r2, [r3, #4]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OTYPER |= auxConfig;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	6859      	ldr	r1, [r3, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	799b      	ldrb	r3, [r3, #6]
 8000cae:	461a      	mov	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	791b      	ldrb	r3, [r3, #4]
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> OSPEEDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	689a      	ldr	r2, [r3, #8]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	791b      	ldrb	r3, [r3, #4]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	2103      	movs	r1, #3
 8000cca:	fa01 f303 	lsl.w	r3, r1, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	400a      	ands	r2, r1
 8000cd8:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OSPEEDR |= auxConfig;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	6899      	ldr	r1, [r3, #8]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	68fa      	ldr	r2, [r7, #12]
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante.
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	79db      	ldrb	r3, [r3, #7]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	791b      	ldrb	r3, [r3, #4]
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	68da      	ldr	r2, [r3, #12]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	791b      	ldrb	r3, [r3, #4]
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	2103      	movs	r1, #3
 8000d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	4619      	mov	r1, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	400a      	ands	r2, r1
 8000d18:	60da      	str	r2, [r3, #12]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> PUPDR |= auxConfig;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	68d9      	ldr	r1, [r3, #12]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	430a      	orrs	r2, r1
 8000d28:	60da      	str	r2, [r3, #12]

	// Esta es la parte para la configuración de las funciones alternativas... Se verá luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	795b      	ldrb	r3, [r3, #5]
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d143      	bne.n	8000dba <GPIO_Config+0x22a>

		// Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	791b      	ldrb	r3, [r3, #4]
 8000d36:	2b07      	cmp	r3, #7
 8000d38:	d81f      	bhi.n	8000d7a <GPIO_Config+0x1ea>
			// Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	791b      	ldrb	r3, [r3, #4]
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	60bb      	str	r3, [r7, #8]

			// Limpiamos primero la posición del registro que deseamos escribir a continuación
			pGPIOHandler -> pGPIOx -> AFR[0] &= ~(0b1111 << auxPosition);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	6a1a      	ldr	r2, [r3, #32]
 8000d48:	210f      	movs	r1, #15
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d50:	43db      	mvns	r3, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	400a      	ands	r2, r1
 8000d5a:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	6a1a      	ldr	r2, [r3, #32]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	7a5b      	ldrb	r3, [r3, #9]
 8000d66:	4619      	mov	r1, r3
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6e:	4619      	mov	r1, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	430a      	orrs	r2, r1
 8000d76:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurando en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
} // Fin del GPIO_Config
 8000d78:	e01f      	b.n	8000dba <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber -8);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	791b      	ldrb	r3, [r3, #4]
 8000d7e:	3b08      	subs	r3, #8
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx -> AFR[1] &= ~(0b1111 << auxPosition);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d8a:	210f      	movs	r1, #15
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43db      	mvns	r3, r3
 8000d94:	4619      	mov	r1, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	400a      	ands	r2, r1
 8000d9c:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	7a5b      	ldrb	r3, [r3, #9]
 8000da8:	4619      	mov	r1, r3
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	fa01 f303 	lsl.w	r3, r1, r3
 8000db0:	4619      	mov	r1, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	430a      	orrs	r2, r1
 8000db8:	625a      	str	r2, [r3, #36]	; 0x24
} // Fin del GPIO_Config
 8000dba:	bf00      	nop
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	40020000 	.word	0x40020000
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020400 	.word	0x40020400
 8000dd0:	40020800 	.word	0x40020800
 8000dd4:	40020c00 	.word	0x40020c00
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40021c00 	.word	0x40021c00

08000de0 <__NVIC_EnableIRQ>:
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	db0b      	blt.n	8000e0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	f003 021f 	and.w	r2, r3, #31
 8000df8:	4906      	ldr	r1, [pc, #24]	; (8000e14 <__NVIC_EnableIRQ+0x34>)
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	095b      	lsrs	r3, r3, #5
 8000e00:	2001      	movs	r0, #1
 8000e02:	fa00 f202 	lsl.w	r2, r0, r2
 8000e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100

08000e18 <__NVIC_DisableIRQ>:
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	db12      	blt.n	8000e50 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	f003 021f 	and.w	r2, r3, #31
 8000e30:	490a      	ldr	r1, [pc, #40]	; (8000e5c <__NVIC_DisableIRQ+0x44>)
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	095b      	lsrs	r3, r3, #5
 8000e38:	2001      	movs	r0, #1
 8000e3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e3e:	3320      	adds	r3, #32
 8000e40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000e44:	f3bf 8f4f 	dsb	sy
}
 8000e48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e4a:	f3bf 8f6f 	isb	sy
}
 8000e4e:	bf00      	nop
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bc80      	pop	{r7}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000e100 	.word	0xe000e100

08000e60 <__NVIC_SetPriority>:
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	; (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	; (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <Timer_Config>:
 *
 * */

//NOTA: Hay que desactivar las interrupciones globales y luego volver a activarlas

void Timer_Config(TIMER_Handler_t *ptrTimerConfig){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000ebc:	b672      	cpsid	i
}
 8000ebe:	bf00      	nop
	/* 0. Desactivamos las interrupciones globales */

	__disable_irq();

	/* 1. Activamos la señal de reloj para el periférico específico */
	if(ptrTimerConfig -> ptrTIMx == TIM2){
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ec8:	d106      	bne.n	8000ed8 <Timer_Config+0x24>
		// Activamos la señal de reloj del TIM2
		RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000eca:	4b4b      	ldr	r3, [pc, #300]	; (8000ff8 <Timer_Config+0x144>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ece:	4a4a      	ldr	r2, [pc, #296]	; (8000ff8 <Timer_Config+0x144>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed6:	e022      	b.n	8000f1e <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a47      	ldr	r2, [pc, #284]	; (8000ffc <Timer_Config+0x148>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d106      	bne.n	8000ef0 <Timer_Config+0x3c>
		// Activamos la señal de reloj del TIM3
		RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000ee2:	4b45      	ldr	r3, [pc, #276]	; (8000ff8 <Timer_Config+0x144>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	4a44      	ldr	r2, [pc, #272]	; (8000ff8 <Timer_Config+0x144>)
 8000ee8:	f043 0302 	orr.w	r3, r3, #2
 8000eec:	6413      	str	r3, [r2, #64]	; 0x40
 8000eee:	e016      	b.n	8000f1e <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a42      	ldr	r2, [pc, #264]	; (8001000 <Timer_Config+0x14c>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d106      	bne.n	8000f08 <Timer_Config+0x54>
		// Activamos la señal de reloj del TIM4
		RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000efa:	4b3f      	ldr	r3, [pc, #252]	; (8000ff8 <Timer_Config+0x144>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efe:	4a3e      	ldr	r2, [pc, #248]	; (8000ff8 <Timer_Config+0x144>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	6413      	str	r3, [r2, #64]	; 0x40
 8000f06:	e00a      	b.n	8000f1e <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a3d      	ldr	r2, [pc, #244]	; (8001004 <Timer_Config+0x150>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d105      	bne.n	8000f1e <Timer_Config+0x6a>
		// Activamos la señal de reloj del TIM5
		RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000f12:	4b39      	ldr	r3, [pc, #228]	; (8000ff8 <Timer_Config+0x144>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	4a38      	ldr	r2, [pc, #224]	; (8000ff8 <Timer_Config+0x144>)
 8000f18:	f043 0308 	orr.w	r3, r3, #8
 8000f1c:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Configuración del modo del timer (UP or DOWN) */

	if(ptrTimerConfig -> timerConfig.Timer_mode == TIMER_MODE_UP){
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	791b      	ldrb	r3, [r3, #4]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d10c      	bne.n	8000f40 <Timer_Config+0x8c>
		// Configuramos el timer en modo UP
		ptrTimerConfig -> ptrTIMx -> CR1 &= ~(TIM_CR1_DIR);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f022 0210 	bic.w	r2, r2, #16
 8000f34:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) en cero.
		ptrTimerConfig -> ptrTIMx -> CNT = 0;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	625a      	str	r2, [r3, #36]	; 0x24
 8000f3e:	e00d      	b.n	8000f5c <Timer_Config+0xa8>

	}
	else{
		// Configuramos el timer en modo DOWN
		ptrTimerConfig -> ptrTIMx -> CR1 |= ~(TIM_CR1_DIR);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f062 0210 	orn	r2, r2, #16
 8000f4e:	601a      	str	r2, [r3, #0]

		// Ponemos en el contador (CNT) el valor del periodo
		ptrTimerConfig -> ptrTIMx -> CNT = ptrTimerConfig -> timerConfig.Timer_period -1;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3a01      	subs	r2, #1
 8000f5a:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 3. Configuración del Prescaler */
	ptrTimerConfig -> ptrTIMx -> PSC = ptrTimerConfig -> timerConfig.Timer_speed -1;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	88db      	ldrh	r3, [r3, #6]
 8000f60:	1e5a      	subs	r2, r3, #1
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	629a      	str	r2, [r3, #40]	; 0x28

	/* 4. Configuramos el periodo de las interrupciones */
	ptrTimerConfig -> ptrTIMx -> ARR = ptrTimerConfig -> timerConfig.Timer_period -1;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	689a      	ldr	r2, [r3, #8]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	3a01      	subs	r2, #1
 8000f72:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 5. Activamos al timer para que comience a incrementarse  */
	ptrTimerConfig -> ptrTIMx -> CR1 |= TIM_CR1_CEN;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f042 0201 	orr.w	r2, r2, #1
 8000f82:	601a      	str	r2, [r3, #0]

	/* 6. Activamos la interrupción debida a un "update event" */
	if(ptrTimerConfig -> ptrTIMx != TIM3){
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <Timer_Config+0x148>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d007      	beq.n	8000f9e <Timer_Config+0xea>
		ptrTimerConfig -> ptrTIMx -> DIER |= TIM_DIER_UIE;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f042 0201 	orr.w	r2, r2, #1
 8000f9c:	60da      	str	r2, [r3, #12]
	}

	/* 7. Activamos la señal de la interrupcuón en el NVIC */

	if(ptrTimerConfig -> ptrTIMx == TIM2){
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fa6:	d107      	bne.n	8000fb8 <Timer_Config+0x104>
		// Activamos la IRQ del TIM2
		__NVIC_EnableIRQ(TIM2_IRQn);
 8000fa8:	201c      	movs	r0, #28
 8000faa:	f7ff ff19 	bl	8000de0 <__NVIC_EnableIRQ>

		// Establecemos la prioridad del timer
		__NVIC_SetPriority(TIM2_IRQn,3);
 8000fae:	2103      	movs	r1, #3
 8000fb0:	201c      	movs	r0, #28
 8000fb2:	f7ff ff55 	bl	8000e60 <__NVIC_SetPriority>
 8000fb6:	e019      	b.n	8000fec <Timer_Config+0x138>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a0f      	ldr	r2, [pc, #60]	; (8000ffc <Timer_Config+0x148>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d103      	bne.n	8000fca <Timer_Config+0x116>
		// Activamos la IRQ del TIM3
		__NVIC_DisableIRQ(TIM3_IRQn);
 8000fc2:	201d      	movs	r0, #29
 8000fc4:	f7ff ff28 	bl	8000e18 <__NVIC_DisableIRQ>
 8000fc8:	e010      	b.n	8000fec <Timer_Config+0x138>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a0c      	ldr	r2, [pc, #48]	; (8001000 <Timer_Config+0x14c>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d103      	bne.n	8000fdc <Timer_Config+0x128>
		// Activamos la IRQ del TIM4
		__NVIC_EnableIRQ(TIM4_IRQn);
 8000fd4:	201e      	movs	r0, #30
 8000fd6:	f7ff ff03 	bl	8000de0 <__NVIC_EnableIRQ>
 8000fda:	e007      	b.n	8000fec <Timer_Config+0x138>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a08      	ldr	r2, [pc, #32]	; (8001004 <Timer_Config+0x150>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d102      	bne.n	8000fec <Timer_Config+0x138>
		// Activamos la IRQ del TIM5
		__NVIC_EnableIRQ(TIM5_IRQn);
 8000fe6:	2032      	movs	r0, #50	; 0x32
 8000fe8:	f7ff fefa 	bl	8000de0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000fec:	b662      	cpsie	i
}
 8000fee:	bf00      	nop
	}


	/* 8. Activamos de nuevo todas las interrupciones. */
	__enable_irq();
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40000400 	.word	0x40000400
 8001000:	40000800 	.word	0x40000800
 8001004:	40000c00 	.word	0x40000c00

08001008 <startTimer>:

void startTimer(TIMER_Handler_t *ptrTimerConfig){
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	ptrTimerConfig -> ptrTIMx -> DIER |= TIM_DIER_UIE;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	68da      	ldr	r2, [r3, #12]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f042 0201 	orr.w	r2, r2, #1
 800101e:	60da      	str	r2, [r3, #12]


	__NVIC_EnableIRQ(TIM3_IRQn);
 8001020:	201d      	movs	r0, #29
 8001022:	f7ff fedd 	bl	8000de0 <__NVIC_EnableIRQ>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <stopTimer>:

void stopTimer(TIMER_Handler_t *ptrTimerConfig){
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
	ptrTimerConfig -> ptrTIMx -> DIER &= ~TIM_DIER_UIE;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	68da      	ldr	r2, [r3, #12]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f022 0201 	bic.w	r2, r2, #1
 8001044:	60da      	str	r2, [r3, #12]
	__NVIC_DisableIRQ(TIM3_IRQn);
 8001046:	201d      	movs	r0, #29
 8001048:	f7ff fee6 	bl	8000e18 <__NVIC_DisableIRQ>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <Timer4_Callback>:
__attribute__((weak)) void Timer3_Callback(void){
	__NOP();
}

// Callback Timer4
__attribute__((weak)) void Timer4_Callback(void){
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
	__NOP();
 8001058:	bf00      	nop
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr

08001062 <Timer5_Callback>:

// Callback Timer5
__attribute__((weak)) void Timer5_Callback(void){
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
	__NOP();
 8001066:	bf00      	nop
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <TIM2_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del TIM2 */

void TIM2_IRQHandler(void){
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	TIM2 -> SR &= ~(TIM_SR_UIF);
 8001074:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800107e:	f023 0301 	bic.w	r3, r3, #1
 8001082:	6113      	str	r3, [r2, #16]
	Timer2_Callback();
 8001084:	f7ff f9f4 	bl	8000470 <Timer2_Callback>
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}

0800108c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	TIM3 -> SR &= ~(TIM_SR_UIF);
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <TIM3_IRQHandler+0x18>)
 8001092:	691b      	ldr	r3, [r3, #16]
 8001094:	4a03      	ldr	r2, [pc, #12]	; (80010a4 <TIM3_IRQHandler+0x18>)
 8001096:	f023 0301 	bic.w	r3, r3, #1
 800109a:	6113      	str	r3, [r2, #16]
	Timer3_Callback();
 800109c:	f7ff f9f8 	bl	8000490 <Timer3_Callback>
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40000400 	.word	0x40000400

080010a8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	TIM4 -> SR &= ~(TIM_SR_UIF);
 80010ac:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <TIM4_IRQHandler+0x18>)
 80010ae:	691b      	ldr	r3, [r3, #16]
 80010b0:	4a03      	ldr	r2, [pc, #12]	; (80010c0 <TIM4_IRQHandler+0x18>)
 80010b2:	f023 0301 	bic.w	r3, r3, #1
 80010b6:	6113      	str	r3, [r2, #16]
	Timer4_Callback();
 80010b8:	f7ff ffcc 	bl	8001054 <Timer4_Callback>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40000800 	.word	0x40000800

080010c4 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
	TIM5 -> SR &= ~(TIM_SR_UIF);
 80010c8:	4b04      	ldr	r3, [pc, #16]	; (80010dc <TIM5_IRQHandler+0x18>)
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	4a03      	ldr	r2, [pc, #12]	; (80010dc <TIM5_IRQHandler+0x18>)
 80010ce:	f023 0301 	bic.w	r3, r3, #1
 80010d2:	6113      	str	r3, [r2, #16]
	Timer5_Callback();
 80010d4:	f7ff ffc5 	bl	8001062 <Timer5_Callback>
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40000c00 	.word	0x40000c00

080010e0 <__NVIC_EnableIRQ>:
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	db0b      	blt.n	800110a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	f003 021f 	and.w	r2, r3, #31
 80010f8:	4906      	ldr	r1, [pc, #24]	; (8001114 <__NVIC_EnableIRQ+0x34>)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	095b      	lsrs	r3, r3, #5
 8001100:	2001      	movs	r0, #1
 8001102:	fa00 f202 	lsl.w	r2, r0, r2
 8001106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100

08001118 <USART_Config>:
 * del periférico que se está utilizando.
 */

uint8_t data;

void USART_Config(USART_Handler_t *ptrUsartHandler){
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001120:	b672      	cpsid	i
}
 8001122:	bf00      	nop

	/* 1. Activamos la señal de reloj que viene desde el bus al que pertenece el periférico.
	 * Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6)
	 */
	/*1.1 Configuramos el USART1*/
	if(ptrUsartHandler -> ptrUSARTx == USART1){
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a8c      	ldr	r2, [pc, #560]	; (800135c <USART_Config+0x244>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d106      	bne.n	800113c <USART_Config+0x24>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART1EN);
 800112e:	4b8c      	ldr	r3, [pc, #560]	; (8001360 <USART_Config+0x248>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001132:	4a8b      	ldr	r2, [pc, #556]	; (8001360 <USART_Config+0x248>)
 8001134:	f043 0310 	orr.w	r3, r3, #16
 8001138:	6453      	str	r3, [r2, #68]	; 0x44
 800113a:	e016      	b.n	800116a <USART_Config+0x52>
	}
	/*1.2 Configuramos el USART2*/
	else if(ptrUsartHandler -> ptrUSARTx == USART2){
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a88      	ldr	r2, [pc, #544]	; (8001364 <USART_Config+0x24c>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d106      	bne.n	8001154 <USART_Config+0x3c>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB1ENR |= (RCC_APB1ENR_USART2EN);
 8001146:	4b86      	ldr	r3, [pc, #536]	; (8001360 <USART_Config+0x248>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	4a85      	ldr	r2, [pc, #532]	; (8001360 <USART_Config+0x248>)
 800114c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001150:	6413      	str	r3, [r2, #64]	; 0x40
 8001152:	e00a      	b.n	800116a <USART_Config+0x52>
	}
	/*1.3 Configuramos el USART6*/
	else if(ptrUsartHandler -> ptrUSARTx == USART6){
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a83      	ldr	r2, [pc, #524]	; (8001368 <USART_Config+0x250>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d105      	bne.n	800116a <USART_Config+0x52>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART6EN);
 800115e:	4b80      	ldr	r3, [pc, #512]	; (8001360 <USART_Config+0x248>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	4a7f      	ldr	r2, [pc, #508]	; (8001360 <USART_Config+0x248>)
 8001164:	f043 0320 	orr.w	r3, r3, #32
 8001168:	6453      	str	r3, [r2, #68]	; 0x44
	 * Configuramos el modo: only TX, only RX, o RXTX
	 * Por último activamos el modulo USART cuando todo está correctamente configurado
	 * */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero.
	ptrUsartHandler -> ptrUSARTx -> CR1 = 0;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
	ptrUsartHandler -> ptrUSARTx -> CR2 = 0;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]

	// 2.2 Configuración del Parity:
	// Verificamos si el parity está activado o no
	if(ptrUsartHandler -> USART_Config.USART_parity != USART_PARITY_NONE){
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	79db      	ldrb	r3, [r3, #7]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d02b      	beq.n	80011da <USART_Config+0xc2>

		// Verificamos si se ha seleccionado ODD or EVEN

		//Se selecciona EVEN
		if(ptrUsartHandler -> USART_Config.USART_parity == USART_PARITY_EVEN){
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	79db      	ldrb	r3, [r3, #7]
 8001186:	2b02      	cmp	r3, #2
 8001188:	d113      	bne.n	80011b2 <USART_Config+0x9a>
			//Ponemos 0b0 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PS);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	68da      	ldr	r2, [r3, #12]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001198:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2201      	movs	r2, #1
 800119e:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	68da      	ldr	r2, [r3, #12]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	e01b      	b.n	80011ea <USART_Config+0xd2>
		}
		//Se selecciona ODD
		else{
			//Ponemos 0b1 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_PS);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	68da      	ldr	r2, [r3, #12]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011c0:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2201      	movs	r2, #1
 80011c6:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	68da      	ldr	r2, [r3, #12]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80011d6:	60da      	str	r2, [r3, #12]
 80011d8:	e007      	b.n	80011ea <USART_Config+0xd2>
		}
	}
	//No deseamos activar el parity-check
	else{
		//Ponemos 0b0 en la posicion 10 del registro CR1 para desactivar el Parity
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PCE);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	68da      	ldr	r2, [r3, #12]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011e8:	60da      	str	r2, [r3, #12]

	// 2.3 Configuramos el tamaño del dato:

	//Verificamos si va a ser de 8 o 9 bits

	if(ptrUsartHandler -> USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	799b      	ldrb	r3, [r3, #6]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d108      	bne.n	8001204 <USART_Config+0xec>
		//Ponemos 0b0 en la posicion 12 del registro CR1 para escoger 8 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_M);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	68da      	ldr	r2, [r3, #12]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	e007      	b.n	8001214 <USART_Config+0xfc>
	}else{
		//Ponemos 0b1 en la posicion 12 del registro CR1 para escoger 9 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68da      	ldr	r2, [r3, #12]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001212:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)

	switch(ptrUsartHandler -> USART_Config.USART_stopbits){
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	7a1b      	ldrb	r3, [r3, #8]
 8001218:	2b03      	cmp	r3, #3
 800121a:	d847      	bhi.n	80012ac <USART_Config+0x194>
 800121c:	a201      	add	r2, pc, #4	; (adr r2, 8001224 <USART_Config+0x10c>)
 800121e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001222:	bf00      	nop
 8001224:	08001235 	.word	0x08001235
 8001228:	08001247 	.word	0x08001247
 800122c:	08001269 	.word	0x08001269
 8001230:	0800128b 	.word	0x0800128b
	case USART_STOPBIT_1: {
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	691a      	ldr	r2, [r3, #16]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001242:	611a      	str	r2, [r3, #16]
		break;
 8001244:	e03b      	b.n	80012be <USART_Config+0x1a6>
	}
	case USART_STOPBIT_0_5:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	691a      	ldr	r2, [r3, #16]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001254:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b01 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_0);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001264:	611a      	str	r2, [r3, #16]
		break;
 8001266:	e02a      	b.n	80012be <USART_Config+0x1a6>
	}
	case USART_STOPBIT_2:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	691a      	ldr	r2, [r3, #16]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001276:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b10 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_1);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	691a      	ldr	r2, [r3, #16]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001286:	611a      	str	r2, [r3, #16]
		break;
 8001288:	e019      	b.n	80012be <USART_Config+0x1a6>
	}
	case USART_STOPBIT_1_5: {
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	691a      	ldr	r2, [r3, #16]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001298:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b11 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	691a      	ldr	r2, [r3, #16]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80012a8:	611a      	str	r2, [r3, #16]
		break;
 80012aa:	e008      	b.n	80012be <USART_Config+0x1a6>
	}
	default:{
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	691a      	ldr	r2, [r3, #16]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80012ba:	611a      	str	r2, [r3, #16]
		break;
 80012bc:	bf00      	nop
	}
	}

	// 2.4 Configuración del Baudrate (SFR USART_BRR)
	// Ver tabla de valores (Tabla 75), Frec = 16MHz, overr = 0;
	if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	795b      	ldrb	r3, [r3, #5]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d105      	bne.n	80012d2 <USART_Config+0x1ba>
		// El valor a cargar es 104.1875 -> Mantiza = 104, fraction = 0.1875
		// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
		// Valor a cargar 0x683
		// Configurando el Baudrate generator para una velocidad de 9600bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0683;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f240 6283 	movw	r2, #1667	; 0x683
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	e011      	b.n	80012f6 <USART_Config+0x1de>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_19200){
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	795b      	ldrb	r3, [r3, #5]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d105      	bne.n	80012e6 <USART_Config+0x1ce>
		// El valor a cargar es 52.0625 -> Mantiza = 52, fraction = 0.0625
		// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
		// Valor a cargar 0x0341
		// Configurando el Baudrate generator para una velocidad de 19200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0341;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f240 3241 	movw	r2, #833	; 0x341
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	e007      	b.n	80012f6 <USART_Config+0x1de>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_115200){	//**************************************DUDAAAAAA
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	795b      	ldrb	r3, [r3, #5]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d103      	bne.n	80012f6 <USART_Config+0x1de>
		// El valor a cargar es 8.6875 -> Mantiza = 8, fraction = 0.6875
		// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11
		// Valor a cargar 0x0081
		// Configurando el Baudrate generator para una velocidad de 115200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x08B;//0x0081;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	228b      	movs	r2, #139	; 0x8b
 80012f4:	609a      	str	r2, [r3, #8]
	}

	// 2.5 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler -> USART_Config.USART_mode){
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	791b      	ldrb	r3, [r3, #4]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d847      	bhi.n	800138e <USART_Config+0x276>
 80012fe:	a201      	add	r2, pc, #4	; (adr r2, 8001304 <USART_Config+0x1ec>)
 8001300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001304:	08001315 	.word	0x08001315
 8001308:	08001327 	.word	0x08001327
 800130c:	08001339 	.word	0x08001339
 8001310:	0800136d 	.word	0x0800136d
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		//Cargamos el valor 0b1 en el bit TE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	68da      	ldr	r2, [r3, #12]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f042 0208 	orr.w	r2, r2, #8
 8001322:	60da      	str	r2, [r3, #12]
		break;
 8001324:	e044      	b.n	80013b0 <USART_Config+0x298>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		//Cargamos el valor 0b1 en el bit RE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0204 	orr.w	r2, r2, #4
 8001334:	60da      	str	r2, [r3, #12]
		break;
 8001336:	e03b      	b.n	80013b0 <USART_Config+0x298>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmisión como recepción
		//Cargamos el valor 0b1 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	68da      	ldr	r2, [r3, #12]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f042 0208 	orr.w	r2, r2, #8
 8001346:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	68da      	ldr	r2, [r3, #12]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f042 0204 	orr.w	r2, r2, #4
 8001356:	60da      	str	r2, [r3, #12]
		break;
 8001358:	e02a      	b.n	80013b0 <USART_Config+0x298>
 800135a:	bf00      	nop
 800135c:	40011000 	.word	0x40011000
 8001360:	40023800 	.word	0x40023800
 8001364:	40004400 	.word	0x40004400
 8001368:	40011400 	.word	0x40011400
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68da      	ldr	r2, [r3, #12]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f022 0208 	bic.w	r2, r2, #8
 800137a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68da      	ldr	r2, [r3, #12]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f022 0204 	bic.w	r2, r2, #4
 800138a:	60da      	str	r2, [r3, #12]
		break;
 800138c:	e010      	b.n	80013b0 <USART_Config+0x298>
	}
	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f022 0208 	bic.w	r2, r2, #8
 800139c:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	68da      	ldr	r2, [r3, #12]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f022 0204 	bic.w	r2, r2, #4
 80013ac:	60da      	str	r2, [r3, #12]
		break;
 80013ae:	bf00      	nop
	}
	}

	// 2.6 Activamos el modulo serial.

	if(ptrUsartHandler -> USART_Config.USART_mode != USART_MODE_DISABLE){
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	791b      	ldrb	r3, [r3, #4]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d007      	beq.n	80013c8 <USART_Config+0x2b0>
		//Cargamos el valor de 0b1 en el bit UE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_UE);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68da      	ldr	r2, [r3, #12]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013c6:	60da      	str	r2, [r3, #12]
	}

	// 3. Activamos la interrupción para el USART

	switch(ptrUsartHandler -> USART_Config.USART_interrupt){
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7a5b      	ldrb	r3, [r3, #9]
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d84f      	bhi.n	8001470 <USART_Config+0x358>
 80013d0:	a201      	add	r2, pc, #4	; (adr r2, 80013d8 <USART_Config+0x2c0>)
 80013d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d6:	bf00      	nop
 80013d8:	080013e9 	.word	0x080013e9
 80013dc:	0800140b 	.word	0x0800140b
 80013e0:	0800142d 	.word	0x0800142d
 80013e4:	0800144f 	.word	0x0800144f
	// Analizamos los
	case USART_INTERRUPT_RX_ENABLE:
	{
		// Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RXNEIE);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f042 0220 	orr.w	r2, r2, #32
 80013f6:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	68da      	ldr	r2, [r3, #12]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001406:	60da      	str	r2, [r3, #12]
		break;
 8001408:	e043      	b.n	8001492 <USART_Config+0x37a>
	}
	case USART_INTERRUPT_TX_ENABLE:
	{
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	68da      	ldr	r2, [r3, #12]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001418:	60da      	str	r2, [r3, #12]
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68da      	ldr	r2, [r3, #12]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 0220 	bic.w	r2, r2, #32
 8001428:	60da      	str	r2, [r3, #12]
		break;
 800142a:	e032      	b.n	8001492 <USART_Config+0x37a>

	}
	case USART_INTERRUPT_RXTX_ENABLE:
	{
		// Activamos las dos interrupciones tanto del RX como del TX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68da      	ldr	r2, [r3, #12]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800143a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68da      	ldr	r2, [r3, #12]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800144a:	60da      	str	r2, [r3, #12]
		break;
 800144c:	e021      	b.n	8001492 <USART_Config+0x37a>
	}
	case USART_INTERRUPT_RXTX_DISABLE:
	{
		// Activamos las dos interrupciones tanto del RX como del TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68da      	ldr	r2, [r3, #12]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800145c:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68da      	ldr	r2, [r3, #12]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800146c:	60da      	str	r2, [r3, #12]
		break;
 800146e:	e010      	b.n	8001492 <USART_Config+0x37a>
	}

	default:
	{
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	68da      	ldr	r2, [r3, #12]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 0220 	bic.w	r2, r2, #32
 800147e:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	68da      	ldr	r2, [r3, #12]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800148e:	60da      	str	r2, [r3, #12]
		break;
 8001490:	bf00      	nop
	}
	}

	// 4. Activamos la señal de la interrupción en el NVIC

	if((ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_RX_ENABLE) | (ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_TX_ENABLE))
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	7a5b      	ldrb	r3, [r3, #9]
 8001496:	2b00      	cmp	r3, #0
 8001498:	bf0c      	ite	eq
 800149a:	2301      	moveq	r3, #1
 800149c:	2300      	movne	r3, #0
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	7a5b      	ldrb	r3, [r3, #9]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	bf0c      	ite	eq
 80014a8:	2301      	moveq	r3, #1
 80014aa:	2300      	movne	r3, #0
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d019      	beq.n	80014ea <USART_Config+0x3d2>
	{

		if(ptrUsartHandler -> ptrUSARTx == USART1){
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a0f      	ldr	r2, [pc, #60]	; (80014f8 <USART_Config+0x3e0>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d103      	bne.n	80014c8 <USART_Config+0x3b0>
			// Activamos la IRQ del USART1
			__NVIC_EnableIRQ(USART1_IRQn);
 80014c0:	2025      	movs	r0, #37	; 0x25
 80014c2:	f7ff fe0d 	bl	80010e0 <__NVIC_EnableIRQ>
 80014c6:	e010      	b.n	80014ea <USART_Config+0x3d2>

		}else if(ptrUsartHandler -> ptrUSARTx == USART2){
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0b      	ldr	r2, [pc, #44]	; (80014fc <USART_Config+0x3e4>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d103      	bne.n	80014da <USART_Config+0x3c2>
			// Activamos la IRQ del USART2
			__NVIC_EnableIRQ(USART2_IRQn);
 80014d2:	2026      	movs	r0, #38	; 0x26
 80014d4:	f7ff fe04 	bl	80010e0 <__NVIC_EnableIRQ>
 80014d8:	e007      	b.n	80014ea <USART_Config+0x3d2>

		}else if(ptrUsartHandler -> ptrUSARTx == USART6){
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a08      	ldr	r2, [pc, #32]	; (8001500 <USART_Config+0x3e8>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d102      	bne.n	80014ea <USART_Config+0x3d2>
			// Activamos la IRQ del USART6
			__NVIC_EnableIRQ(USART6_IRQn);
 80014e4:	2047      	movs	r0, #71	; 0x47
 80014e6:	f7ff fdfb 	bl	80010e0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80014ea:	b662      	cpsie	i
}
 80014ec:	bf00      	nop
		}

	// 5. Activamos de nuevo todas las interrupciones

	__enable_irq();
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40011000 	.word	0x40011000
 80014fc:	40004400 	.word	0x40004400
 8001500:	40011400 	.word	0x40011400

08001504 <USART1_Callback>:

//**********//  CallBacks //**********//

// Callback USART1
__attribute__((weak)) void USART1_Callback(void){
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
	__NOP();
 8001508:	bf00      	nop
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr

08001512 <USART6_Callback>:
__attribute__((weak)) void USART2_Callback(void){
	__NOP();
}

// Callback USART6
__attribute__((weak)) void USART6_Callback(void){
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
	__NOP();
 8001516:	bf00      	nop
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <USART1_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del USART */

void USART1_IRQHandler(void){
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0

	USART1 -> SR &= ~(USART_SR_RXNE);		// Bajamos la bandera manualmente
 8001524:	4b04      	ldr	r3, [pc, #16]	; (8001538 <USART1_IRQHandler+0x18>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a03      	ldr	r2, [pc, #12]	; (8001538 <USART1_IRQHandler+0x18>)
 800152a:	f023 0320 	bic.w	r3, r3, #32
 800152e:	6013      	str	r3, [r2, #0]

	USART1_Callback();
 8001530:	f7ff ffe8 	bl	8001504 <USART1_Callback>
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40011000 	.word	0x40011000

0800153c <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	USART2 -> SR &= ~(USART_SR_RXNE);		// Desactivamos la bandera manualmente para el RX
 8001540:	4b07      	ldr	r3, [pc, #28]	; (8001560 <USART2_IRQHandler+0x24>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a06      	ldr	r2, [pc, #24]	; (8001560 <USART2_IRQHandler+0x24>)
 8001546:	f023 0320 	bic.w	r3, r3, #32
 800154a:	6013      	str	r3, [r2, #0]

	data = (USART2 -> DR);
 800154c:	4b04      	ldr	r3, [pc, #16]	; (8001560 <USART2_IRQHandler+0x24>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	b2da      	uxtb	r2, r3
 8001552:	4b04      	ldr	r3, [pc, #16]	; (8001564 <USART2_IRQHandler+0x28>)
 8001554:	701a      	strb	r2, [r3, #0]

	USART2_Callback();
 8001556:	f7fe ffa1 	bl	800049c <USART2_Callback>

	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40004400 	.word	0x40004400
 8001564:	200001ae 	.word	0x200001ae

08001568 <USART6_IRQHandler>:

void USART6_IRQHandler(void){
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	USART6 -> SR &= ~(USART_SR_RXNE);
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <USART6_IRQHandler+0x18>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a03      	ldr	r2, [pc, #12]	; (8001580 <USART6_IRQHandler+0x18>)
 8001572:	f023 0320 	bic.w	r3, r3, #32
 8001576:	6013      	str	r3, [r2, #0]
	USART6_Callback();
 8001578:	f7ff ffcb 	bl	8001512 <USART6_Callback>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40011400 	.word	0x40011400

08001584 <returnData>:
	dataToRead = ((char) (ptrUsartHandler -> ptrUSARTx -> DR));
	return dataToRead;

}

uint8_t returnData(void){
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
	return data;				// Devolvemos el valor
 8001588:	4b02      	ldr	r3, [pc, #8]	; (8001594 <returnData+0x10>)
 800158a:	781b      	ldrb	r3, [r3, #0]
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	200001ae 	.word	0x200001ae

08001598 <writeChar>:

//**********// Función para escribir un solo char //**********//

int writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend){
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
	while(!(ptrUsartHandler -> ptrUSARTx -> SR & USART_SR_TXE)){
 80015a2:	e000      	b.n	80015a6 <writeChar+0xe>
		__NOP();
 80015a4:	bf00      	nop
	while(!(ptrUsartHandler -> ptrUSARTx -> SR & USART_SR_TXE)){
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f7      	beq.n	80015a4 <writeChar+0xc>
	// Permitimos la bandera del TX para el USART2
	//ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
	//USART2 -> SR |= (USART_SR_TXE);

	//Cargamos el valor de dataToSend en el USER DATA Register
	ptrUsartHandler -> ptrUSARTx -> DR = (dataToSend);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	605a      	str	r2, [r3, #4]

	//ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
	return dataToSend;
 80015bc:	683b      	ldr	r3, [r7, #0]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <writeMsg>:

/* Función para escribir un mensaje */

void writeMsg(USART_Handler_t *ptrUsartHandler, char *msgToSend){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
	while(*msgToSend != '\0'){
 80015d2:	e008      	b.n	80015e6 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	4619      	mov	r1, r3
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffdc 	bl	8001598 <writeChar>
		msgToSend++;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	3301      	adds	r3, #1
 80015e4:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f2      	bne.n	80015d4 <writeMsg+0xc>
	}
}
 80015ee:	bf00      	nop
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <__errno>:
 80015f8:	4b01      	ldr	r3, [pc, #4]	; (8001600 <__errno+0x8>)
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	20000000 	.word	0x20000000

08001604 <__libc_init_array>:
 8001604:	b570      	push	{r4, r5, r6, lr}
 8001606:	4d0d      	ldr	r5, [pc, #52]	; (800163c <__libc_init_array+0x38>)
 8001608:	4c0d      	ldr	r4, [pc, #52]	; (8001640 <__libc_init_array+0x3c>)
 800160a:	1b64      	subs	r4, r4, r5
 800160c:	10a4      	asrs	r4, r4, #2
 800160e:	2600      	movs	r6, #0
 8001610:	42a6      	cmp	r6, r4
 8001612:	d109      	bne.n	8001628 <__libc_init_array+0x24>
 8001614:	4d0b      	ldr	r5, [pc, #44]	; (8001644 <__libc_init_array+0x40>)
 8001616:	4c0c      	ldr	r4, [pc, #48]	; (8001648 <__libc_init_array+0x44>)
 8001618:	f000 fc84 	bl	8001f24 <_init>
 800161c:	1b64      	subs	r4, r4, r5
 800161e:	10a4      	asrs	r4, r4, #2
 8001620:	2600      	movs	r6, #0
 8001622:	42a6      	cmp	r6, r4
 8001624:	d105      	bne.n	8001632 <__libc_init_array+0x2e>
 8001626:	bd70      	pop	{r4, r5, r6, pc}
 8001628:	f855 3b04 	ldr.w	r3, [r5], #4
 800162c:	4798      	blx	r3
 800162e:	3601      	adds	r6, #1
 8001630:	e7ee      	b.n	8001610 <__libc_init_array+0xc>
 8001632:	f855 3b04 	ldr.w	r3, [r5], #4
 8001636:	4798      	blx	r3
 8001638:	3601      	adds	r6, #1
 800163a:	e7f2      	b.n	8001622 <__libc_init_array+0x1e>
 800163c:	08001f80 	.word	0x08001f80
 8001640:	08001f80 	.word	0x08001f80
 8001644:	08001f80 	.word	0x08001f80
 8001648:	08001f84 	.word	0x08001f84

0800164c <siprintf>:
 800164c:	b40e      	push	{r1, r2, r3}
 800164e:	b500      	push	{lr}
 8001650:	b09c      	sub	sp, #112	; 0x70
 8001652:	ab1d      	add	r3, sp, #116	; 0x74
 8001654:	9002      	str	r0, [sp, #8]
 8001656:	9006      	str	r0, [sp, #24]
 8001658:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800165c:	4809      	ldr	r0, [pc, #36]	; (8001684 <siprintf+0x38>)
 800165e:	9107      	str	r1, [sp, #28]
 8001660:	9104      	str	r1, [sp, #16]
 8001662:	4909      	ldr	r1, [pc, #36]	; (8001688 <siprintf+0x3c>)
 8001664:	f853 2b04 	ldr.w	r2, [r3], #4
 8001668:	9105      	str	r1, [sp, #20]
 800166a:	6800      	ldr	r0, [r0, #0]
 800166c:	9301      	str	r3, [sp, #4]
 800166e:	a902      	add	r1, sp, #8
 8001670:	f000 f868 	bl	8001744 <_svfiprintf_r>
 8001674:	9b02      	ldr	r3, [sp, #8]
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
 800167a:	b01c      	add	sp, #112	; 0x70
 800167c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001680:	b003      	add	sp, #12
 8001682:	4770      	bx	lr
 8001684:	20000000 	.word	0x20000000
 8001688:	ffff0208 	.word	0xffff0208

0800168c <__ssputs_r>:
 800168c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001690:	688e      	ldr	r6, [r1, #8]
 8001692:	429e      	cmp	r6, r3
 8001694:	4682      	mov	sl, r0
 8001696:	460c      	mov	r4, r1
 8001698:	4690      	mov	r8, r2
 800169a:	461f      	mov	r7, r3
 800169c:	d838      	bhi.n	8001710 <__ssputs_r+0x84>
 800169e:	898a      	ldrh	r2, [r1, #12]
 80016a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80016a4:	d032      	beq.n	800170c <__ssputs_r+0x80>
 80016a6:	6825      	ldr	r5, [r4, #0]
 80016a8:	6909      	ldr	r1, [r1, #16]
 80016aa:	eba5 0901 	sub.w	r9, r5, r1
 80016ae:	6965      	ldr	r5, [r4, #20]
 80016b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80016b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80016b8:	3301      	adds	r3, #1
 80016ba:	444b      	add	r3, r9
 80016bc:	106d      	asrs	r5, r5, #1
 80016be:	429d      	cmp	r5, r3
 80016c0:	bf38      	it	cc
 80016c2:	461d      	movcc	r5, r3
 80016c4:	0553      	lsls	r3, r2, #21
 80016c6:	d531      	bpl.n	800172c <__ssputs_r+0xa0>
 80016c8:	4629      	mov	r1, r5
 80016ca:	f000 fb61 	bl	8001d90 <_malloc_r>
 80016ce:	4606      	mov	r6, r0
 80016d0:	b950      	cbnz	r0, 80016e8 <__ssputs_r+0x5c>
 80016d2:	230c      	movs	r3, #12
 80016d4:	f8ca 3000 	str.w	r3, [sl]
 80016d8:	89a3      	ldrh	r3, [r4, #12]
 80016da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016de:	81a3      	strh	r3, [r4, #12]
 80016e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80016e8:	6921      	ldr	r1, [r4, #16]
 80016ea:	464a      	mov	r2, r9
 80016ec:	f000 fabe 	bl	8001c6c <memcpy>
 80016f0:	89a3      	ldrh	r3, [r4, #12]
 80016f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80016f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016fa:	81a3      	strh	r3, [r4, #12]
 80016fc:	6126      	str	r6, [r4, #16]
 80016fe:	6165      	str	r5, [r4, #20]
 8001700:	444e      	add	r6, r9
 8001702:	eba5 0509 	sub.w	r5, r5, r9
 8001706:	6026      	str	r6, [r4, #0]
 8001708:	60a5      	str	r5, [r4, #8]
 800170a:	463e      	mov	r6, r7
 800170c:	42be      	cmp	r6, r7
 800170e:	d900      	bls.n	8001712 <__ssputs_r+0x86>
 8001710:	463e      	mov	r6, r7
 8001712:	6820      	ldr	r0, [r4, #0]
 8001714:	4632      	mov	r2, r6
 8001716:	4641      	mov	r1, r8
 8001718:	f000 fab6 	bl	8001c88 <memmove>
 800171c:	68a3      	ldr	r3, [r4, #8]
 800171e:	1b9b      	subs	r3, r3, r6
 8001720:	60a3      	str	r3, [r4, #8]
 8001722:	6823      	ldr	r3, [r4, #0]
 8001724:	4433      	add	r3, r6
 8001726:	6023      	str	r3, [r4, #0]
 8001728:	2000      	movs	r0, #0
 800172a:	e7db      	b.n	80016e4 <__ssputs_r+0x58>
 800172c:	462a      	mov	r2, r5
 800172e:	f000 fba3 	bl	8001e78 <_realloc_r>
 8001732:	4606      	mov	r6, r0
 8001734:	2800      	cmp	r0, #0
 8001736:	d1e1      	bne.n	80016fc <__ssputs_r+0x70>
 8001738:	6921      	ldr	r1, [r4, #16]
 800173a:	4650      	mov	r0, sl
 800173c:	f000 fabe 	bl	8001cbc <_free_r>
 8001740:	e7c7      	b.n	80016d2 <__ssputs_r+0x46>
	...

08001744 <_svfiprintf_r>:
 8001744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001748:	4698      	mov	r8, r3
 800174a:	898b      	ldrh	r3, [r1, #12]
 800174c:	061b      	lsls	r3, r3, #24
 800174e:	b09d      	sub	sp, #116	; 0x74
 8001750:	4607      	mov	r7, r0
 8001752:	460d      	mov	r5, r1
 8001754:	4614      	mov	r4, r2
 8001756:	d50e      	bpl.n	8001776 <_svfiprintf_r+0x32>
 8001758:	690b      	ldr	r3, [r1, #16]
 800175a:	b963      	cbnz	r3, 8001776 <_svfiprintf_r+0x32>
 800175c:	2140      	movs	r1, #64	; 0x40
 800175e:	f000 fb17 	bl	8001d90 <_malloc_r>
 8001762:	6028      	str	r0, [r5, #0]
 8001764:	6128      	str	r0, [r5, #16]
 8001766:	b920      	cbnz	r0, 8001772 <_svfiprintf_r+0x2e>
 8001768:	230c      	movs	r3, #12
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001770:	e0d1      	b.n	8001916 <_svfiprintf_r+0x1d2>
 8001772:	2340      	movs	r3, #64	; 0x40
 8001774:	616b      	str	r3, [r5, #20]
 8001776:	2300      	movs	r3, #0
 8001778:	9309      	str	r3, [sp, #36]	; 0x24
 800177a:	2320      	movs	r3, #32
 800177c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001780:	f8cd 800c 	str.w	r8, [sp, #12]
 8001784:	2330      	movs	r3, #48	; 0x30
 8001786:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001930 <_svfiprintf_r+0x1ec>
 800178a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800178e:	f04f 0901 	mov.w	r9, #1
 8001792:	4623      	mov	r3, r4
 8001794:	469a      	mov	sl, r3
 8001796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800179a:	b10a      	cbz	r2, 80017a0 <_svfiprintf_r+0x5c>
 800179c:	2a25      	cmp	r2, #37	; 0x25
 800179e:	d1f9      	bne.n	8001794 <_svfiprintf_r+0x50>
 80017a0:	ebba 0b04 	subs.w	fp, sl, r4
 80017a4:	d00b      	beq.n	80017be <_svfiprintf_r+0x7a>
 80017a6:	465b      	mov	r3, fp
 80017a8:	4622      	mov	r2, r4
 80017aa:	4629      	mov	r1, r5
 80017ac:	4638      	mov	r0, r7
 80017ae:	f7ff ff6d 	bl	800168c <__ssputs_r>
 80017b2:	3001      	adds	r0, #1
 80017b4:	f000 80aa 	beq.w	800190c <_svfiprintf_r+0x1c8>
 80017b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80017ba:	445a      	add	r2, fp
 80017bc:	9209      	str	r2, [sp, #36]	; 0x24
 80017be:	f89a 3000 	ldrb.w	r3, [sl]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 80a2 	beq.w	800190c <_svfiprintf_r+0x1c8>
 80017c8:	2300      	movs	r3, #0
 80017ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80017d2:	f10a 0a01 	add.w	sl, sl, #1
 80017d6:	9304      	str	r3, [sp, #16]
 80017d8:	9307      	str	r3, [sp, #28]
 80017da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80017de:	931a      	str	r3, [sp, #104]	; 0x68
 80017e0:	4654      	mov	r4, sl
 80017e2:	2205      	movs	r2, #5
 80017e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017e8:	4851      	ldr	r0, [pc, #324]	; (8001930 <_svfiprintf_r+0x1ec>)
 80017ea:	f7fe fcf9 	bl	80001e0 <memchr>
 80017ee:	9a04      	ldr	r2, [sp, #16]
 80017f0:	b9d8      	cbnz	r0, 800182a <_svfiprintf_r+0xe6>
 80017f2:	06d0      	lsls	r0, r2, #27
 80017f4:	bf44      	itt	mi
 80017f6:	2320      	movmi	r3, #32
 80017f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80017fc:	0711      	lsls	r1, r2, #28
 80017fe:	bf44      	itt	mi
 8001800:	232b      	movmi	r3, #43	; 0x2b
 8001802:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001806:	f89a 3000 	ldrb.w	r3, [sl]
 800180a:	2b2a      	cmp	r3, #42	; 0x2a
 800180c:	d015      	beq.n	800183a <_svfiprintf_r+0xf6>
 800180e:	9a07      	ldr	r2, [sp, #28]
 8001810:	4654      	mov	r4, sl
 8001812:	2000      	movs	r0, #0
 8001814:	f04f 0c0a 	mov.w	ip, #10
 8001818:	4621      	mov	r1, r4
 800181a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800181e:	3b30      	subs	r3, #48	; 0x30
 8001820:	2b09      	cmp	r3, #9
 8001822:	d94e      	bls.n	80018c2 <_svfiprintf_r+0x17e>
 8001824:	b1b0      	cbz	r0, 8001854 <_svfiprintf_r+0x110>
 8001826:	9207      	str	r2, [sp, #28]
 8001828:	e014      	b.n	8001854 <_svfiprintf_r+0x110>
 800182a:	eba0 0308 	sub.w	r3, r0, r8
 800182e:	fa09 f303 	lsl.w	r3, r9, r3
 8001832:	4313      	orrs	r3, r2
 8001834:	9304      	str	r3, [sp, #16]
 8001836:	46a2      	mov	sl, r4
 8001838:	e7d2      	b.n	80017e0 <_svfiprintf_r+0x9c>
 800183a:	9b03      	ldr	r3, [sp, #12]
 800183c:	1d19      	adds	r1, r3, #4
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	9103      	str	r1, [sp, #12]
 8001842:	2b00      	cmp	r3, #0
 8001844:	bfbb      	ittet	lt
 8001846:	425b      	neglt	r3, r3
 8001848:	f042 0202 	orrlt.w	r2, r2, #2
 800184c:	9307      	strge	r3, [sp, #28]
 800184e:	9307      	strlt	r3, [sp, #28]
 8001850:	bfb8      	it	lt
 8001852:	9204      	strlt	r2, [sp, #16]
 8001854:	7823      	ldrb	r3, [r4, #0]
 8001856:	2b2e      	cmp	r3, #46	; 0x2e
 8001858:	d10c      	bne.n	8001874 <_svfiprintf_r+0x130>
 800185a:	7863      	ldrb	r3, [r4, #1]
 800185c:	2b2a      	cmp	r3, #42	; 0x2a
 800185e:	d135      	bne.n	80018cc <_svfiprintf_r+0x188>
 8001860:	9b03      	ldr	r3, [sp, #12]
 8001862:	1d1a      	adds	r2, r3, #4
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	9203      	str	r2, [sp, #12]
 8001868:	2b00      	cmp	r3, #0
 800186a:	bfb8      	it	lt
 800186c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001870:	3402      	adds	r4, #2
 8001872:	9305      	str	r3, [sp, #20]
 8001874:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001934 <_svfiprintf_r+0x1f0>
 8001878:	7821      	ldrb	r1, [r4, #0]
 800187a:	2203      	movs	r2, #3
 800187c:	4650      	mov	r0, sl
 800187e:	f7fe fcaf 	bl	80001e0 <memchr>
 8001882:	b140      	cbz	r0, 8001896 <_svfiprintf_r+0x152>
 8001884:	2340      	movs	r3, #64	; 0x40
 8001886:	eba0 000a 	sub.w	r0, r0, sl
 800188a:	fa03 f000 	lsl.w	r0, r3, r0
 800188e:	9b04      	ldr	r3, [sp, #16]
 8001890:	4303      	orrs	r3, r0
 8001892:	3401      	adds	r4, #1
 8001894:	9304      	str	r3, [sp, #16]
 8001896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800189a:	4827      	ldr	r0, [pc, #156]	; (8001938 <_svfiprintf_r+0x1f4>)
 800189c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80018a0:	2206      	movs	r2, #6
 80018a2:	f7fe fc9d 	bl	80001e0 <memchr>
 80018a6:	2800      	cmp	r0, #0
 80018a8:	d038      	beq.n	800191c <_svfiprintf_r+0x1d8>
 80018aa:	4b24      	ldr	r3, [pc, #144]	; (800193c <_svfiprintf_r+0x1f8>)
 80018ac:	bb1b      	cbnz	r3, 80018f6 <_svfiprintf_r+0x1b2>
 80018ae:	9b03      	ldr	r3, [sp, #12]
 80018b0:	3307      	adds	r3, #7
 80018b2:	f023 0307 	bic.w	r3, r3, #7
 80018b6:	3308      	adds	r3, #8
 80018b8:	9303      	str	r3, [sp, #12]
 80018ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018bc:	4433      	add	r3, r6
 80018be:	9309      	str	r3, [sp, #36]	; 0x24
 80018c0:	e767      	b.n	8001792 <_svfiprintf_r+0x4e>
 80018c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80018c6:	460c      	mov	r4, r1
 80018c8:	2001      	movs	r0, #1
 80018ca:	e7a5      	b.n	8001818 <_svfiprintf_r+0xd4>
 80018cc:	2300      	movs	r3, #0
 80018ce:	3401      	adds	r4, #1
 80018d0:	9305      	str	r3, [sp, #20]
 80018d2:	4619      	mov	r1, r3
 80018d4:	f04f 0c0a 	mov.w	ip, #10
 80018d8:	4620      	mov	r0, r4
 80018da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80018de:	3a30      	subs	r2, #48	; 0x30
 80018e0:	2a09      	cmp	r2, #9
 80018e2:	d903      	bls.n	80018ec <_svfiprintf_r+0x1a8>
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0c5      	beq.n	8001874 <_svfiprintf_r+0x130>
 80018e8:	9105      	str	r1, [sp, #20]
 80018ea:	e7c3      	b.n	8001874 <_svfiprintf_r+0x130>
 80018ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80018f0:	4604      	mov	r4, r0
 80018f2:	2301      	movs	r3, #1
 80018f4:	e7f0      	b.n	80018d8 <_svfiprintf_r+0x194>
 80018f6:	ab03      	add	r3, sp, #12
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	462a      	mov	r2, r5
 80018fc:	4b10      	ldr	r3, [pc, #64]	; (8001940 <_svfiprintf_r+0x1fc>)
 80018fe:	a904      	add	r1, sp, #16
 8001900:	4638      	mov	r0, r7
 8001902:	f3af 8000 	nop.w
 8001906:	1c42      	adds	r2, r0, #1
 8001908:	4606      	mov	r6, r0
 800190a:	d1d6      	bne.n	80018ba <_svfiprintf_r+0x176>
 800190c:	89ab      	ldrh	r3, [r5, #12]
 800190e:	065b      	lsls	r3, r3, #25
 8001910:	f53f af2c 	bmi.w	800176c <_svfiprintf_r+0x28>
 8001914:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001916:	b01d      	add	sp, #116	; 0x74
 8001918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800191c:	ab03      	add	r3, sp, #12
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	462a      	mov	r2, r5
 8001922:	4b07      	ldr	r3, [pc, #28]	; (8001940 <_svfiprintf_r+0x1fc>)
 8001924:	a904      	add	r1, sp, #16
 8001926:	4638      	mov	r0, r7
 8001928:	f000 f87a 	bl	8001a20 <_printf_i>
 800192c:	e7eb      	b.n	8001906 <_svfiprintf_r+0x1c2>
 800192e:	bf00      	nop
 8001930:	08001f4c 	.word	0x08001f4c
 8001934:	08001f52 	.word	0x08001f52
 8001938:	08001f56 	.word	0x08001f56
 800193c:	00000000 	.word	0x00000000
 8001940:	0800168d 	.word	0x0800168d

08001944 <_printf_common>:
 8001944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001948:	4616      	mov	r6, r2
 800194a:	4699      	mov	r9, r3
 800194c:	688a      	ldr	r2, [r1, #8]
 800194e:	690b      	ldr	r3, [r1, #16]
 8001950:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001954:	4293      	cmp	r3, r2
 8001956:	bfb8      	it	lt
 8001958:	4613      	movlt	r3, r2
 800195a:	6033      	str	r3, [r6, #0]
 800195c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001960:	4607      	mov	r7, r0
 8001962:	460c      	mov	r4, r1
 8001964:	b10a      	cbz	r2, 800196a <_printf_common+0x26>
 8001966:	3301      	adds	r3, #1
 8001968:	6033      	str	r3, [r6, #0]
 800196a:	6823      	ldr	r3, [r4, #0]
 800196c:	0699      	lsls	r1, r3, #26
 800196e:	bf42      	ittt	mi
 8001970:	6833      	ldrmi	r3, [r6, #0]
 8001972:	3302      	addmi	r3, #2
 8001974:	6033      	strmi	r3, [r6, #0]
 8001976:	6825      	ldr	r5, [r4, #0]
 8001978:	f015 0506 	ands.w	r5, r5, #6
 800197c:	d106      	bne.n	800198c <_printf_common+0x48>
 800197e:	f104 0a19 	add.w	sl, r4, #25
 8001982:	68e3      	ldr	r3, [r4, #12]
 8001984:	6832      	ldr	r2, [r6, #0]
 8001986:	1a9b      	subs	r3, r3, r2
 8001988:	42ab      	cmp	r3, r5
 800198a:	dc26      	bgt.n	80019da <_printf_common+0x96>
 800198c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001990:	1e13      	subs	r3, r2, #0
 8001992:	6822      	ldr	r2, [r4, #0]
 8001994:	bf18      	it	ne
 8001996:	2301      	movne	r3, #1
 8001998:	0692      	lsls	r2, r2, #26
 800199a:	d42b      	bmi.n	80019f4 <_printf_common+0xb0>
 800199c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80019a0:	4649      	mov	r1, r9
 80019a2:	4638      	mov	r0, r7
 80019a4:	47c0      	blx	r8
 80019a6:	3001      	adds	r0, #1
 80019a8:	d01e      	beq.n	80019e8 <_printf_common+0xa4>
 80019aa:	6823      	ldr	r3, [r4, #0]
 80019ac:	68e5      	ldr	r5, [r4, #12]
 80019ae:	6832      	ldr	r2, [r6, #0]
 80019b0:	f003 0306 	and.w	r3, r3, #6
 80019b4:	2b04      	cmp	r3, #4
 80019b6:	bf08      	it	eq
 80019b8:	1aad      	subeq	r5, r5, r2
 80019ba:	68a3      	ldr	r3, [r4, #8]
 80019bc:	6922      	ldr	r2, [r4, #16]
 80019be:	bf0c      	ite	eq
 80019c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80019c4:	2500      	movne	r5, #0
 80019c6:	4293      	cmp	r3, r2
 80019c8:	bfc4      	itt	gt
 80019ca:	1a9b      	subgt	r3, r3, r2
 80019cc:	18ed      	addgt	r5, r5, r3
 80019ce:	2600      	movs	r6, #0
 80019d0:	341a      	adds	r4, #26
 80019d2:	42b5      	cmp	r5, r6
 80019d4:	d11a      	bne.n	8001a0c <_printf_common+0xc8>
 80019d6:	2000      	movs	r0, #0
 80019d8:	e008      	b.n	80019ec <_printf_common+0xa8>
 80019da:	2301      	movs	r3, #1
 80019dc:	4652      	mov	r2, sl
 80019de:	4649      	mov	r1, r9
 80019e0:	4638      	mov	r0, r7
 80019e2:	47c0      	blx	r8
 80019e4:	3001      	adds	r0, #1
 80019e6:	d103      	bne.n	80019f0 <_printf_common+0xac>
 80019e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019f0:	3501      	adds	r5, #1
 80019f2:	e7c6      	b.n	8001982 <_printf_common+0x3e>
 80019f4:	18e1      	adds	r1, r4, r3
 80019f6:	1c5a      	adds	r2, r3, #1
 80019f8:	2030      	movs	r0, #48	; 0x30
 80019fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80019fe:	4422      	add	r2, r4
 8001a00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001a04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001a08:	3302      	adds	r3, #2
 8001a0a:	e7c7      	b.n	800199c <_printf_common+0x58>
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	4622      	mov	r2, r4
 8001a10:	4649      	mov	r1, r9
 8001a12:	4638      	mov	r0, r7
 8001a14:	47c0      	blx	r8
 8001a16:	3001      	adds	r0, #1
 8001a18:	d0e6      	beq.n	80019e8 <_printf_common+0xa4>
 8001a1a:	3601      	adds	r6, #1
 8001a1c:	e7d9      	b.n	80019d2 <_printf_common+0x8e>
	...

08001a20 <_printf_i>:
 8001a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001a24:	7e0f      	ldrb	r7, [r1, #24]
 8001a26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001a28:	2f78      	cmp	r7, #120	; 0x78
 8001a2a:	4691      	mov	r9, r2
 8001a2c:	4680      	mov	r8, r0
 8001a2e:	460c      	mov	r4, r1
 8001a30:	469a      	mov	sl, r3
 8001a32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001a36:	d807      	bhi.n	8001a48 <_printf_i+0x28>
 8001a38:	2f62      	cmp	r7, #98	; 0x62
 8001a3a:	d80a      	bhi.n	8001a52 <_printf_i+0x32>
 8001a3c:	2f00      	cmp	r7, #0
 8001a3e:	f000 80d8 	beq.w	8001bf2 <_printf_i+0x1d2>
 8001a42:	2f58      	cmp	r7, #88	; 0x58
 8001a44:	f000 80a3 	beq.w	8001b8e <_printf_i+0x16e>
 8001a48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001a4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001a50:	e03a      	b.n	8001ac8 <_printf_i+0xa8>
 8001a52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001a56:	2b15      	cmp	r3, #21
 8001a58:	d8f6      	bhi.n	8001a48 <_printf_i+0x28>
 8001a5a:	a101      	add	r1, pc, #4	; (adr r1, 8001a60 <_printf_i+0x40>)
 8001a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001a60:	08001ab9 	.word	0x08001ab9
 8001a64:	08001acd 	.word	0x08001acd
 8001a68:	08001a49 	.word	0x08001a49
 8001a6c:	08001a49 	.word	0x08001a49
 8001a70:	08001a49 	.word	0x08001a49
 8001a74:	08001a49 	.word	0x08001a49
 8001a78:	08001acd 	.word	0x08001acd
 8001a7c:	08001a49 	.word	0x08001a49
 8001a80:	08001a49 	.word	0x08001a49
 8001a84:	08001a49 	.word	0x08001a49
 8001a88:	08001a49 	.word	0x08001a49
 8001a8c:	08001bd9 	.word	0x08001bd9
 8001a90:	08001afd 	.word	0x08001afd
 8001a94:	08001bbb 	.word	0x08001bbb
 8001a98:	08001a49 	.word	0x08001a49
 8001a9c:	08001a49 	.word	0x08001a49
 8001aa0:	08001bfb 	.word	0x08001bfb
 8001aa4:	08001a49 	.word	0x08001a49
 8001aa8:	08001afd 	.word	0x08001afd
 8001aac:	08001a49 	.word	0x08001a49
 8001ab0:	08001a49 	.word	0x08001a49
 8001ab4:	08001bc3 	.word	0x08001bc3
 8001ab8:	682b      	ldr	r3, [r5, #0]
 8001aba:	1d1a      	adds	r2, r3, #4
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	602a      	str	r2, [r5, #0]
 8001ac0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001ac4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e0a3      	b.n	8001c14 <_printf_i+0x1f4>
 8001acc:	6820      	ldr	r0, [r4, #0]
 8001ace:	6829      	ldr	r1, [r5, #0]
 8001ad0:	0606      	lsls	r6, r0, #24
 8001ad2:	f101 0304 	add.w	r3, r1, #4
 8001ad6:	d50a      	bpl.n	8001aee <_printf_i+0xce>
 8001ad8:	680e      	ldr	r6, [r1, #0]
 8001ada:	602b      	str	r3, [r5, #0]
 8001adc:	2e00      	cmp	r6, #0
 8001ade:	da03      	bge.n	8001ae8 <_printf_i+0xc8>
 8001ae0:	232d      	movs	r3, #45	; 0x2d
 8001ae2:	4276      	negs	r6, r6
 8001ae4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ae8:	485e      	ldr	r0, [pc, #376]	; (8001c64 <_printf_i+0x244>)
 8001aea:	230a      	movs	r3, #10
 8001aec:	e019      	b.n	8001b22 <_printf_i+0x102>
 8001aee:	680e      	ldr	r6, [r1, #0]
 8001af0:	602b      	str	r3, [r5, #0]
 8001af2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001af6:	bf18      	it	ne
 8001af8:	b236      	sxthne	r6, r6
 8001afa:	e7ef      	b.n	8001adc <_printf_i+0xbc>
 8001afc:	682b      	ldr	r3, [r5, #0]
 8001afe:	6820      	ldr	r0, [r4, #0]
 8001b00:	1d19      	adds	r1, r3, #4
 8001b02:	6029      	str	r1, [r5, #0]
 8001b04:	0601      	lsls	r1, r0, #24
 8001b06:	d501      	bpl.n	8001b0c <_printf_i+0xec>
 8001b08:	681e      	ldr	r6, [r3, #0]
 8001b0a:	e002      	b.n	8001b12 <_printf_i+0xf2>
 8001b0c:	0646      	lsls	r6, r0, #25
 8001b0e:	d5fb      	bpl.n	8001b08 <_printf_i+0xe8>
 8001b10:	881e      	ldrh	r6, [r3, #0]
 8001b12:	4854      	ldr	r0, [pc, #336]	; (8001c64 <_printf_i+0x244>)
 8001b14:	2f6f      	cmp	r7, #111	; 0x6f
 8001b16:	bf0c      	ite	eq
 8001b18:	2308      	moveq	r3, #8
 8001b1a:	230a      	movne	r3, #10
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001b22:	6865      	ldr	r5, [r4, #4]
 8001b24:	60a5      	str	r5, [r4, #8]
 8001b26:	2d00      	cmp	r5, #0
 8001b28:	bfa2      	ittt	ge
 8001b2a:	6821      	ldrge	r1, [r4, #0]
 8001b2c:	f021 0104 	bicge.w	r1, r1, #4
 8001b30:	6021      	strge	r1, [r4, #0]
 8001b32:	b90e      	cbnz	r6, 8001b38 <_printf_i+0x118>
 8001b34:	2d00      	cmp	r5, #0
 8001b36:	d04d      	beq.n	8001bd4 <_printf_i+0x1b4>
 8001b38:	4615      	mov	r5, r2
 8001b3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8001b3e:	fb03 6711 	mls	r7, r3, r1, r6
 8001b42:	5dc7      	ldrb	r7, [r0, r7]
 8001b44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001b48:	4637      	mov	r7, r6
 8001b4a:	42bb      	cmp	r3, r7
 8001b4c:	460e      	mov	r6, r1
 8001b4e:	d9f4      	bls.n	8001b3a <_printf_i+0x11a>
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d10b      	bne.n	8001b6c <_printf_i+0x14c>
 8001b54:	6823      	ldr	r3, [r4, #0]
 8001b56:	07de      	lsls	r6, r3, #31
 8001b58:	d508      	bpl.n	8001b6c <_printf_i+0x14c>
 8001b5a:	6923      	ldr	r3, [r4, #16]
 8001b5c:	6861      	ldr	r1, [r4, #4]
 8001b5e:	4299      	cmp	r1, r3
 8001b60:	bfde      	ittt	le
 8001b62:	2330      	movle	r3, #48	; 0x30
 8001b64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001b68:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001b6c:	1b52      	subs	r2, r2, r5
 8001b6e:	6122      	str	r2, [r4, #16]
 8001b70:	f8cd a000 	str.w	sl, [sp]
 8001b74:	464b      	mov	r3, r9
 8001b76:	aa03      	add	r2, sp, #12
 8001b78:	4621      	mov	r1, r4
 8001b7a:	4640      	mov	r0, r8
 8001b7c:	f7ff fee2 	bl	8001944 <_printf_common>
 8001b80:	3001      	adds	r0, #1
 8001b82:	d14c      	bne.n	8001c1e <_printf_i+0x1fe>
 8001b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b88:	b004      	add	sp, #16
 8001b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b8e:	4835      	ldr	r0, [pc, #212]	; (8001c64 <_printf_i+0x244>)
 8001b90:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001b94:	6829      	ldr	r1, [r5, #0]
 8001b96:	6823      	ldr	r3, [r4, #0]
 8001b98:	f851 6b04 	ldr.w	r6, [r1], #4
 8001b9c:	6029      	str	r1, [r5, #0]
 8001b9e:	061d      	lsls	r5, r3, #24
 8001ba0:	d514      	bpl.n	8001bcc <_printf_i+0x1ac>
 8001ba2:	07df      	lsls	r7, r3, #31
 8001ba4:	bf44      	itt	mi
 8001ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8001baa:	6023      	strmi	r3, [r4, #0]
 8001bac:	b91e      	cbnz	r6, 8001bb6 <_printf_i+0x196>
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	f023 0320 	bic.w	r3, r3, #32
 8001bb4:	6023      	str	r3, [r4, #0]
 8001bb6:	2310      	movs	r3, #16
 8001bb8:	e7b0      	b.n	8001b1c <_printf_i+0xfc>
 8001bba:	6823      	ldr	r3, [r4, #0]
 8001bbc:	f043 0320 	orr.w	r3, r3, #32
 8001bc0:	6023      	str	r3, [r4, #0]
 8001bc2:	2378      	movs	r3, #120	; 0x78
 8001bc4:	4828      	ldr	r0, [pc, #160]	; (8001c68 <_printf_i+0x248>)
 8001bc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001bca:	e7e3      	b.n	8001b94 <_printf_i+0x174>
 8001bcc:	0659      	lsls	r1, r3, #25
 8001bce:	bf48      	it	mi
 8001bd0:	b2b6      	uxthmi	r6, r6
 8001bd2:	e7e6      	b.n	8001ba2 <_printf_i+0x182>
 8001bd4:	4615      	mov	r5, r2
 8001bd6:	e7bb      	b.n	8001b50 <_printf_i+0x130>
 8001bd8:	682b      	ldr	r3, [r5, #0]
 8001bda:	6826      	ldr	r6, [r4, #0]
 8001bdc:	6961      	ldr	r1, [r4, #20]
 8001bde:	1d18      	adds	r0, r3, #4
 8001be0:	6028      	str	r0, [r5, #0]
 8001be2:	0635      	lsls	r5, r6, #24
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	d501      	bpl.n	8001bec <_printf_i+0x1cc>
 8001be8:	6019      	str	r1, [r3, #0]
 8001bea:	e002      	b.n	8001bf2 <_printf_i+0x1d2>
 8001bec:	0670      	lsls	r0, r6, #25
 8001bee:	d5fb      	bpl.n	8001be8 <_printf_i+0x1c8>
 8001bf0:	8019      	strh	r1, [r3, #0]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	6123      	str	r3, [r4, #16]
 8001bf6:	4615      	mov	r5, r2
 8001bf8:	e7ba      	b.n	8001b70 <_printf_i+0x150>
 8001bfa:	682b      	ldr	r3, [r5, #0]
 8001bfc:	1d1a      	adds	r2, r3, #4
 8001bfe:	602a      	str	r2, [r5, #0]
 8001c00:	681d      	ldr	r5, [r3, #0]
 8001c02:	6862      	ldr	r2, [r4, #4]
 8001c04:	2100      	movs	r1, #0
 8001c06:	4628      	mov	r0, r5
 8001c08:	f7fe faea 	bl	80001e0 <memchr>
 8001c0c:	b108      	cbz	r0, 8001c12 <_printf_i+0x1f2>
 8001c0e:	1b40      	subs	r0, r0, r5
 8001c10:	6060      	str	r0, [r4, #4]
 8001c12:	6863      	ldr	r3, [r4, #4]
 8001c14:	6123      	str	r3, [r4, #16]
 8001c16:	2300      	movs	r3, #0
 8001c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c1c:	e7a8      	b.n	8001b70 <_printf_i+0x150>
 8001c1e:	6923      	ldr	r3, [r4, #16]
 8001c20:	462a      	mov	r2, r5
 8001c22:	4649      	mov	r1, r9
 8001c24:	4640      	mov	r0, r8
 8001c26:	47d0      	blx	sl
 8001c28:	3001      	adds	r0, #1
 8001c2a:	d0ab      	beq.n	8001b84 <_printf_i+0x164>
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	079b      	lsls	r3, r3, #30
 8001c30:	d413      	bmi.n	8001c5a <_printf_i+0x23a>
 8001c32:	68e0      	ldr	r0, [r4, #12]
 8001c34:	9b03      	ldr	r3, [sp, #12]
 8001c36:	4298      	cmp	r0, r3
 8001c38:	bfb8      	it	lt
 8001c3a:	4618      	movlt	r0, r3
 8001c3c:	e7a4      	b.n	8001b88 <_printf_i+0x168>
 8001c3e:	2301      	movs	r3, #1
 8001c40:	4632      	mov	r2, r6
 8001c42:	4649      	mov	r1, r9
 8001c44:	4640      	mov	r0, r8
 8001c46:	47d0      	blx	sl
 8001c48:	3001      	adds	r0, #1
 8001c4a:	d09b      	beq.n	8001b84 <_printf_i+0x164>
 8001c4c:	3501      	adds	r5, #1
 8001c4e:	68e3      	ldr	r3, [r4, #12]
 8001c50:	9903      	ldr	r1, [sp, #12]
 8001c52:	1a5b      	subs	r3, r3, r1
 8001c54:	42ab      	cmp	r3, r5
 8001c56:	dcf2      	bgt.n	8001c3e <_printf_i+0x21e>
 8001c58:	e7eb      	b.n	8001c32 <_printf_i+0x212>
 8001c5a:	2500      	movs	r5, #0
 8001c5c:	f104 0619 	add.w	r6, r4, #25
 8001c60:	e7f5      	b.n	8001c4e <_printf_i+0x22e>
 8001c62:	bf00      	nop
 8001c64:	08001f5d 	.word	0x08001f5d
 8001c68:	08001f6e 	.word	0x08001f6e

08001c6c <memcpy>:
 8001c6c:	440a      	add	r2, r1
 8001c6e:	4291      	cmp	r1, r2
 8001c70:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8001c74:	d100      	bne.n	8001c78 <memcpy+0xc>
 8001c76:	4770      	bx	lr
 8001c78:	b510      	push	{r4, lr}
 8001c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001c82:	4291      	cmp	r1, r2
 8001c84:	d1f9      	bne.n	8001c7a <memcpy+0xe>
 8001c86:	bd10      	pop	{r4, pc}

08001c88 <memmove>:
 8001c88:	4288      	cmp	r0, r1
 8001c8a:	b510      	push	{r4, lr}
 8001c8c:	eb01 0402 	add.w	r4, r1, r2
 8001c90:	d902      	bls.n	8001c98 <memmove+0x10>
 8001c92:	4284      	cmp	r4, r0
 8001c94:	4623      	mov	r3, r4
 8001c96:	d807      	bhi.n	8001ca8 <memmove+0x20>
 8001c98:	1e43      	subs	r3, r0, #1
 8001c9a:	42a1      	cmp	r1, r4
 8001c9c:	d008      	beq.n	8001cb0 <memmove+0x28>
 8001c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001ca6:	e7f8      	b.n	8001c9a <memmove+0x12>
 8001ca8:	4402      	add	r2, r0
 8001caa:	4601      	mov	r1, r0
 8001cac:	428a      	cmp	r2, r1
 8001cae:	d100      	bne.n	8001cb2 <memmove+0x2a>
 8001cb0:	bd10      	pop	{r4, pc}
 8001cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001cba:	e7f7      	b.n	8001cac <memmove+0x24>

08001cbc <_free_r>:
 8001cbc:	b538      	push	{r3, r4, r5, lr}
 8001cbe:	4605      	mov	r5, r0
 8001cc0:	2900      	cmp	r1, #0
 8001cc2:	d041      	beq.n	8001d48 <_free_r+0x8c>
 8001cc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001cc8:	1f0c      	subs	r4, r1, #4
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	bfb8      	it	lt
 8001cce:	18e4      	addlt	r4, r4, r3
 8001cd0:	f000 f912 	bl	8001ef8 <__malloc_lock>
 8001cd4:	4a1d      	ldr	r2, [pc, #116]	; (8001d4c <_free_r+0x90>)
 8001cd6:	6813      	ldr	r3, [r2, #0]
 8001cd8:	b933      	cbnz	r3, 8001ce8 <_free_r+0x2c>
 8001cda:	6063      	str	r3, [r4, #4]
 8001cdc:	6014      	str	r4, [r2, #0]
 8001cde:	4628      	mov	r0, r5
 8001ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ce4:	f000 b90e 	b.w	8001f04 <__malloc_unlock>
 8001ce8:	42a3      	cmp	r3, r4
 8001cea:	d908      	bls.n	8001cfe <_free_r+0x42>
 8001cec:	6820      	ldr	r0, [r4, #0]
 8001cee:	1821      	adds	r1, r4, r0
 8001cf0:	428b      	cmp	r3, r1
 8001cf2:	bf01      	itttt	eq
 8001cf4:	6819      	ldreq	r1, [r3, #0]
 8001cf6:	685b      	ldreq	r3, [r3, #4]
 8001cf8:	1809      	addeq	r1, r1, r0
 8001cfa:	6021      	streq	r1, [r4, #0]
 8001cfc:	e7ed      	b.n	8001cda <_free_r+0x1e>
 8001cfe:	461a      	mov	r2, r3
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	b10b      	cbz	r3, 8001d08 <_free_r+0x4c>
 8001d04:	42a3      	cmp	r3, r4
 8001d06:	d9fa      	bls.n	8001cfe <_free_r+0x42>
 8001d08:	6811      	ldr	r1, [r2, #0]
 8001d0a:	1850      	adds	r0, r2, r1
 8001d0c:	42a0      	cmp	r0, r4
 8001d0e:	d10b      	bne.n	8001d28 <_free_r+0x6c>
 8001d10:	6820      	ldr	r0, [r4, #0]
 8001d12:	4401      	add	r1, r0
 8001d14:	1850      	adds	r0, r2, r1
 8001d16:	4283      	cmp	r3, r0
 8001d18:	6011      	str	r1, [r2, #0]
 8001d1a:	d1e0      	bne.n	8001cde <_free_r+0x22>
 8001d1c:	6818      	ldr	r0, [r3, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	6053      	str	r3, [r2, #4]
 8001d22:	4401      	add	r1, r0
 8001d24:	6011      	str	r1, [r2, #0]
 8001d26:	e7da      	b.n	8001cde <_free_r+0x22>
 8001d28:	d902      	bls.n	8001d30 <_free_r+0x74>
 8001d2a:	230c      	movs	r3, #12
 8001d2c:	602b      	str	r3, [r5, #0]
 8001d2e:	e7d6      	b.n	8001cde <_free_r+0x22>
 8001d30:	6820      	ldr	r0, [r4, #0]
 8001d32:	1821      	adds	r1, r4, r0
 8001d34:	428b      	cmp	r3, r1
 8001d36:	bf04      	itt	eq
 8001d38:	6819      	ldreq	r1, [r3, #0]
 8001d3a:	685b      	ldreq	r3, [r3, #4]
 8001d3c:	6063      	str	r3, [r4, #4]
 8001d3e:	bf04      	itt	eq
 8001d40:	1809      	addeq	r1, r1, r0
 8001d42:	6021      	streq	r1, [r4, #0]
 8001d44:	6054      	str	r4, [r2, #4]
 8001d46:	e7ca      	b.n	8001cde <_free_r+0x22>
 8001d48:	bd38      	pop	{r3, r4, r5, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200001b0 	.word	0x200001b0

08001d50 <sbrk_aligned>:
 8001d50:	b570      	push	{r4, r5, r6, lr}
 8001d52:	4e0e      	ldr	r6, [pc, #56]	; (8001d8c <sbrk_aligned+0x3c>)
 8001d54:	460c      	mov	r4, r1
 8001d56:	6831      	ldr	r1, [r6, #0]
 8001d58:	4605      	mov	r5, r0
 8001d5a:	b911      	cbnz	r1, 8001d62 <sbrk_aligned+0x12>
 8001d5c:	f000 f8bc 	bl	8001ed8 <_sbrk_r>
 8001d60:	6030      	str	r0, [r6, #0]
 8001d62:	4621      	mov	r1, r4
 8001d64:	4628      	mov	r0, r5
 8001d66:	f000 f8b7 	bl	8001ed8 <_sbrk_r>
 8001d6a:	1c43      	adds	r3, r0, #1
 8001d6c:	d00a      	beq.n	8001d84 <sbrk_aligned+0x34>
 8001d6e:	1cc4      	adds	r4, r0, #3
 8001d70:	f024 0403 	bic.w	r4, r4, #3
 8001d74:	42a0      	cmp	r0, r4
 8001d76:	d007      	beq.n	8001d88 <sbrk_aligned+0x38>
 8001d78:	1a21      	subs	r1, r4, r0
 8001d7a:	4628      	mov	r0, r5
 8001d7c:	f000 f8ac 	bl	8001ed8 <_sbrk_r>
 8001d80:	3001      	adds	r0, #1
 8001d82:	d101      	bne.n	8001d88 <sbrk_aligned+0x38>
 8001d84:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8001d88:	4620      	mov	r0, r4
 8001d8a:	bd70      	pop	{r4, r5, r6, pc}
 8001d8c:	200001b4 	.word	0x200001b4

08001d90 <_malloc_r>:
 8001d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d94:	1ccd      	adds	r5, r1, #3
 8001d96:	f025 0503 	bic.w	r5, r5, #3
 8001d9a:	3508      	adds	r5, #8
 8001d9c:	2d0c      	cmp	r5, #12
 8001d9e:	bf38      	it	cc
 8001da0:	250c      	movcc	r5, #12
 8001da2:	2d00      	cmp	r5, #0
 8001da4:	4607      	mov	r7, r0
 8001da6:	db01      	blt.n	8001dac <_malloc_r+0x1c>
 8001da8:	42a9      	cmp	r1, r5
 8001daa:	d905      	bls.n	8001db8 <_malloc_r+0x28>
 8001dac:	230c      	movs	r3, #12
 8001dae:	603b      	str	r3, [r7, #0]
 8001db0:	2600      	movs	r6, #0
 8001db2:	4630      	mov	r0, r6
 8001db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001db8:	4e2e      	ldr	r6, [pc, #184]	; (8001e74 <_malloc_r+0xe4>)
 8001dba:	f000 f89d 	bl	8001ef8 <__malloc_lock>
 8001dbe:	6833      	ldr	r3, [r6, #0]
 8001dc0:	461c      	mov	r4, r3
 8001dc2:	bb34      	cbnz	r4, 8001e12 <_malloc_r+0x82>
 8001dc4:	4629      	mov	r1, r5
 8001dc6:	4638      	mov	r0, r7
 8001dc8:	f7ff ffc2 	bl	8001d50 <sbrk_aligned>
 8001dcc:	1c43      	adds	r3, r0, #1
 8001dce:	4604      	mov	r4, r0
 8001dd0:	d14d      	bne.n	8001e6e <_malloc_r+0xde>
 8001dd2:	6834      	ldr	r4, [r6, #0]
 8001dd4:	4626      	mov	r6, r4
 8001dd6:	2e00      	cmp	r6, #0
 8001dd8:	d140      	bne.n	8001e5c <_malloc_r+0xcc>
 8001dda:	6823      	ldr	r3, [r4, #0]
 8001ddc:	4631      	mov	r1, r6
 8001dde:	4638      	mov	r0, r7
 8001de0:	eb04 0803 	add.w	r8, r4, r3
 8001de4:	f000 f878 	bl	8001ed8 <_sbrk_r>
 8001de8:	4580      	cmp	r8, r0
 8001dea:	d13a      	bne.n	8001e62 <_malloc_r+0xd2>
 8001dec:	6821      	ldr	r1, [r4, #0]
 8001dee:	3503      	adds	r5, #3
 8001df0:	1a6d      	subs	r5, r5, r1
 8001df2:	f025 0503 	bic.w	r5, r5, #3
 8001df6:	3508      	adds	r5, #8
 8001df8:	2d0c      	cmp	r5, #12
 8001dfa:	bf38      	it	cc
 8001dfc:	250c      	movcc	r5, #12
 8001dfe:	4629      	mov	r1, r5
 8001e00:	4638      	mov	r0, r7
 8001e02:	f7ff ffa5 	bl	8001d50 <sbrk_aligned>
 8001e06:	3001      	adds	r0, #1
 8001e08:	d02b      	beq.n	8001e62 <_malloc_r+0xd2>
 8001e0a:	6823      	ldr	r3, [r4, #0]
 8001e0c:	442b      	add	r3, r5
 8001e0e:	6023      	str	r3, [r4, #0]
 8001e10:	e00e      	b.n	8001e30 <_malloc_r+0xa0>
 8001e12:	6822      	ldr	r2, [r4, #0]
 8001e14:	1b52      	subs	r2, r2, r5
 8001e16:	d41e      	bmi.n	8001e56 <_malloc_r+0xc6>
 8001e18:	2a0b      	cmp	r2, #11
 8001e1a:	d916      	bls.n	8001e4a <_malloc_r+0xba>
 8001e1c:	1961      	adds	r1, r4, r5
 8001e1e:	42a3      	cmp	r3, r4
 8001e20:	6025      	str	r5, [r4, #0]
 8001e22:	bf18      	it	ne
 8001e24:	6059      	strne	r1, [r3, #4]
 8001e26:	6863      	ldr	r3, [r4, #4]
 8001e28:	bf08      	it	eq
 8001e2a:	6031      	streq	r1, [r6, #0]
 8001e2c:	5162      	str	r2, [r4, r5]
 8001e2e:	604b      	str	r3, [r1, #4]
 8001e30:	4638      	mov	r0, r7
 8001e32:	f104 060b 	add.w	r6, r4, #11
 8001e36:	f000 f865 	bl	8001f04 <__malloc_unlock>
 8001e3a:	f026 0607 	bic.w	r6, r6, #7
 8001e3e:	1d23      	adds	r3, r4, #4
 8001e40:	1af2      	subs	r2, r6, r3
 8001e42:	d0b6      	beq.n	8001db2 <_malloc_r+0x22>
 8001e44:	1b9b      	subs	r3, r3, r6
 8001e46:	50a3      	str	r3, [r4, r2]
 8001e48:	e7b3      	b.n	8001db2 <_malloc_r+0x22>
 8001e4a:	6862      	ldr	r2, [r4, #4]
 8001e4c:	42a3      	cmp	r3, r4
 8001e4e:	bf0c      	ite	eq
 8001e50:	6032      	streq	r2, [r6, #0]
 8001e52:	605a      	strne	r2, [r3, #4]
 8001e54:	e7ec      	b.n	8001e30 <_malloc_r+0xa0>
 8001e56:	4623      	mov	r3, r4
 8001e58:	6864      	ldr	r4, [r4, #4]
 8001e5a:	e7b2      	b.n	8001dc2 <_malloc_r+0x32>
 8001e5c:	4634      	mov	r4, r6
 8001e5e:	6876      	ldr	r6, [r6, #4]
 8001e60:	e7b9      	b.n	8001dd6 <_malloc_r+0x46>
 8001e62:	230c      	movs	r3, #12
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	4638      	mov	r0, r7
 8001e68:	f000 f84c 	bl	8001f04 <__malloc_unlock>
 8001e6c:	e7a1      	b.n	8001db2 <_malloc_r+0x22>
 8001e6e:	6025      	str	r5, [r4, #0]
 8001e70:	e7de      	b.n	8001e30 <_malloc_r+0xa0>
 8001e72:	bf00      	nop
 8001e74:	200001b0 	.word	0x200001b0

08001e78 <_realloc_r>:
 8001e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e7c:	4680      	mov	r8, r0
 8001e7e:	4614      	mov	r4, r2
 8001e80:	460e      	mov	r6, r1
 8001e82:	b921      	cbnz	r1, 8001e8e <_realloc_r+0x16>
 8001e84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e88:	4611      	mov	r1, r2
 8001e8a:	f7ff bf81 	b.w	8001d90 <_malloc_r>
 8001e8e:	b92a      	cbnz	r2, 8001e9c <_realloc_r+0x24>
 8001e90:	f7ff ff14 	bl	8001cbc <_free_r>
 8001e94:	4625      	mov	r5, r4
 8001e96:	4628      	mov	r0, r5
 8001e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e9c:	f000 f838 	bl	8001f10 <_malloc_usable_size_r>
 8001ea0:	4284      	cmp	r4, r0
 8001ea2:	4607      	mov	r7, r0
 8001ea4:	d802      	bhi.n	8001eac <_realloc_r+0x34>
 8001ea6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001eaa:	d812      	bhi.n	8001ed2 <_realloc_r+0x5a>
 8001eac:	4621      	mov	r1, r4
 8001eae:	4640      	mov	r0, r8
 8001eb0:	f7ff ff6e 	bl	8001d90 <_malloc_r>
 8001eb4:	4605      	mov	r5, r0
 8001eb6:	2800      	cmp	r0, #0
 8001eb8:	d0ed      	beq.n	8001e96 <_realloc_r+0x1e>
 8001eba:	42bc      	cmp	r4, r7
 8001ebc:	4622      	mov	r2, r4
 8001ebe:	4631      	mov	r1, r6
 8001ec0:	bf28      	it	cs
 8001ec2:	463a      	movcs	r2, r7
 8001ec4:	f7ff fed2 	bl	8001c6c <memcpy>
 8001ec8:	4631      	mov	r1, r6
 8001eca:	4640      	mov	r0, r8
 8001ecc:	f7ff fef6 	bl	8001cbc <_free_r>
 8001ed0:	e7e1      	b.n	8001e96 <_realloc_r+0x1e>
 8001ed2:	4635      	mov	r5, r6
 8001ed4:	e7df      	b.n	8001e96 <_realloc_r+0x1e>
	...

08001ed8 <_sbrk_r>:
 8001ed8:	b538      	push	{r3, r4, r5, lr}
 8001eda:	4d06      	ldr	r5, [pc, #24]	; (8001ef4 <_sbrk_r+0x1c>)
 8001edc:	2300      	movs	r3, #0
 8001ede:	4604      	mov	r4, r0
 8001ee0:	4608      	mov	r0, r1
 8001ee2:	602b      	str	r3, [r5, #0]
 8001ee4:	f7fe faf8 	bl	80004d8 <_sbrk>
 8001ee8:	1c43      	adds	r3, r0, #1
 8001eea:	d102      	bne.n	8001ef2 <_sbrk_r+0x1a>
 8001eec:	682b      	ldr	r3, [r5, #0]
 8001eee:	b103      	cbz	r3, 8001ef2 <_sbrk_r+0x1a>
 8001ef0:	6023      	str	r3, [r4, #0]
 8001ef2:	bd38      	pop	{r3, r4, r5, pc}
 8001ef4:	200001b8 	.word	0x200001b8

08001ef8 <__malloc_lock>:
 8001ef8:	4801      	ldr	r0, [pc, #4]	; (8001f00 <__malloc_lock+0x8>)
 8001efa:	f000 b811 	b.w	8001f20 <__retarget_lock_acquire_recursive>
 8001efe:	bf00      	nop
 8001f00:	200001bc 	.word	0x200001bc

08001f04 <__malloc_unlock>:
 8001f04:	4801      	ldr	r0, [pc, #4]	; (8001f0c <__malloc_unlock+0x8>)
 8001f06:	f000 b80c 	b.w	8001f22 <__retarget_lock_release_recursive>
 8001f0a:	bf00      	nop
 8001f0c:	200001bc 	.word	0x200001bc

08001f10 <_malloc_usable_size_r>:
 8001f10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f14:	1f18      	subs	r0, r3, #4
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	bfbc      	itt	lt
 8001f1a:	580b      	ldrlt	r3, [r1, r0]
 8001f1c:	18c0      	addlt	r0, r0, r3
 8001f1e:	4770      	bx	lr

08001f20 <__retarget_lock_acquire_recursive>:
 8001f20:	4770      	bx	lr

08001f22 <__retarget_lock_release_recursive>:
 8001f22:	4770      	bx	lr

08001f24 <_init>:
 8001f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f26:	bf00      	nop
 8001f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f2a:	bc08      	pop	{r3}
 8001f2c:	469e      	mov	lr, r3
 8001f2e:	4770      	bx	lr

08001f30 <_fini>:
 8001f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f32:	bf00      	nop
 8001f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f36:	bc08      	pop	{r3}
 8001f38:	469e      	mov	lr, r3
 8001f3a:	4770      	bx	lr
