============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  02:02:42 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-16133 ps) Setup Check with Pin U4/alu_result_reg[19]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (F) U4/alu_result_reg[19]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    5200          200     
                                              
             Setup:-     726                  
       Uncertainty:-     300                  
     Required Time:=    4174                  
      Launch Clock:-     200                  
         Data Path:-   20107                  
             Slack:=  -16133                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[3]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[3]/Q  -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  U4/g454316/Y                      -       A->Y  F     BUFX3          5 277.2   279  1265    4077    (-,-) 
  U4/fopt433473/Y                   -       A->Y  R     INVX2          1  81.7   176   451    4527    (-,-) 
  U4/g276204_dup452497/Y            -       A->Y  F     NAND2X3        2 130.5   228   422    4949    (-,-) 
  U4/g433474/Y                      -       A->Y  R     INVX3          2  92.5   137   389    5338    (-,-) 
  U4/g276081/Y                      -       B->Y  F     NAND2X2        1  74.7   220   366    5704    (-,-) 
  U4/g459805/Y                      -       A->Y  R     INVX3          5 310.7   377   675    6379    (-,-) 
  U4/g459803/Y                      -       B->Y  F     NAND2X2        1  74.7   235   426    6805    (-,-) 
  U4/fopt439349/Y                   -       A->Y  R     INVX3          5 258.1   318   617    7421    (-,-) 
  U4/fopt439358/Y                   -       A->Y  R     BUFX4          6 252.0   258   837    8258    (-,-) 
  U4/g454567/Y                      -       A->Y  F     NAND2X1        1  54.5   309   506    8764    (-,-) 
  U4/g456693/Y                      -       A->Y  R     NAND2X2        1  57.1   179   467    9231    (-,-) 
  U4/g456691/Y                      -       B->Y  F     NOR2X2         1  54.5   121   287    9519    (-,-) 
  U4/g456689/Y                      -       A->Y  R     NAND2X2        1  80.6   197   392    9910    (-,-) 
  U4/g456688/Y                      -       B->Y  F     NOR2X3         1  54.5   121   253   10164    (-,-) 
  U4/g458560/Y                      -       A->Y  R     NAND2X2        1  76.7   190   384   10548    (-,-) 
  U4/g458559/Y                      -       A->Y  F     INVX3          3 142.3   129   304   10851    (-,-) 
  U4/g461276/Y                      -       A->Y  R     INVX3          4 231.0   282   511   11362    (-,-) 
  U4/g456640/Y                      -       B->Y  F     NOR2X3         1  79.6   138   292   11655    (-,-) 
  U4/g456639/Y                      -       A->Y  R     NOR2X3         1  82.2   257   595   12250    (-,-) 
  U4/g456638/Y                      -       B->Y  F     NAND2X3        1  79.0   174   348   12598    (-,-) 
  U4/g454807/Y                      -       B->Y  R     NOR2X3         2 111.8   326   527   13124    (-,-) 
  U4/fopt152/Y                      -       A->Y  F     INVX2          2 111.6   185   377   13501    (-,-) 
  U4/g455734/Y                      -       B->Y  R     NOR2X2         1  56.9   276   480   13982    (-,-) 
  U4/g455733/Y                      -       B->Y  F     NAND2X2        1  74.7   218   401   14382    (-,-) 
  U4/g455732/Y                      -       A->Y  R     INVX3          3 213.9   268   548   14931    (-,-) 
  U4/fopt454805/Y                   -       A->Y  F     INVX3          1  79.6   106   243   15174    (-,-) 
  U4/g454804/Y                      -       A->Y  R     NOR2X3         1  80.6   252   577   15751    (-,-) 
  U4/g453593/Y                      -       B->Y  F     NOR2X3         3 204.1   231   433   16184    (-,-) 
  U4/g453592/Y                      -       A->Y  R     INVX3          3 153.1   200   477   16661    (-,-) 
  U4/g456243/Y                      -       B->Y  F     NAND2X3        2 130.1   239   418   17079    (-,-) 
  U4/fopt456242/Y                   -       A->Y  R     INVX2          1  56.9   130   377   17456    (-,-) 
  U4/g456241/Y                      -       B->Y  F     NAND2X2        1  54.5   160   319   17775    (-,-) 
  U4/g444692/Y                      -       A->Y  R     NAND2X2        2  70.7   187   398   18172    (-,-) 
  U4/g444690/Y                      -       B->Y  F     NAND3X1        1  33.6   357   568   18740    (-,-) 
  U4/g455768/Y                      -       A->Y  R     NOR3X1         1  34.9   618  1151   19890    (-,-) 
  U4/g456754/Y                      -       A->Y  F     NAND2X1        1  30.6   264   416   20307    (-,-) 
  U4/alu_result_reg[19]/D           <<<     -     F     DFFX1          1     -     -     0   20307    (-,-) 
#-----------------------------------------------------------------------------------------------------------

