<profile>

<section name = "Vitis HLS Report for 'spvm_kernel_Loop_VITIS_LOOP_52_3_proc4'" level="0">
<item name = "Date">Fri Oct 21 20:04:44 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">proj3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_52_3">?, ?, 13, 6, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 182, -</column>
<column name="Register">-, -, 270, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U13">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U14">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_left_3_fu_165_p2">+, 0, 0, 39, 32, 2</column>
<column name="r_2_fu_126_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state13_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_393">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_397">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op37_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_fu_120_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln54_fu_132_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln64_fu_171_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_left_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_r_1">9, 2, 32, 64</column>
<column name="col_left_fu_44">14, 3, 32, 96</column>
<column name="cols_fifo_blk_n">9, 2, 1, 2</column>
<column name="grp_load_fu_104_p1">14, 3, 32, 96</column>
<column name="r_fu_40">9, 2, 32, 64</column>
<column name="results_fifo_blk_n">9, 2, 1, 2</column>
<column name="rows_fifo_blk_n">9, 2, 1, 2</column>
<column name="sum_fu_48">9, 2, 32, 64</column>
<column name="values_fifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="col_left_fu_44">32, 0, 32, 0</column>
<column name="icmp_ln52_reg_212">1, 0, 1, 0</column>
<column name="icmp_ln54_reg_221">1, 0, 1, 0</column>
<column name="icmp_ln64_reg_255">1, 0, 1, 0</column>
<column name="mul_reg_230">32, 0, 32, 0</column>
<column name="r_2_reg_216">32, 0, 32, 0</column>
<column name="r_fu_40">32, 0, 32, 0</column>
<column name="sum_2_reg_259">32, 0, 32, 0</column>
<column name="sum_fu_48">32, 0, 32, 0</column>
<column name="values_fifo_read_reg_235">32, 0, 32, 0</column>
<column name="x_local_load_reg_225">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, spvm_kernel_Loop_VITIS_LOOP_52_3_proc4, return value</column>
<column name="data_size">in, 32, ap_none, data_size, scalar</column>
<column name="values_fifo_dout">in, 32, ap_fifo, values_fifo, pointer</column>
<column name="values_fifo_num_data_valid">in, 2, ap_fifo, values_fifo, pointer</column>
<column name="values_fifo_fifo_cap">in, 2, ap_fifo, values_fifo, pointer</column>
<column name="values_fifo_empty_n">in, 1, ap_fifo, values_fifo, pointer</column>
<column name="values_fifo_read">out, 1, ap_fifo, values_fifo, pointer</column>
<column name="cols_fifo_dout">in, 32, ap_fifo, cols_fifo, pointer</column>
<column name="cols_fifo_num_data_valid">in, 2, ap_fifo, cols_fifo, pointer</column>
<column name="cols_fifo_fifo_cap">in, 2, ap_fifo, cols_fifo, pointer</column>
<column name="cols_fifo_empty_n">in, 1, ap_fifo, cols_fifo, pointer</column>
<column name="cols_fifo_read">out, 1, ap_fifo, cols_fifo, pointer</column>
<column name="x_local_address0">out, 2, ap_memory, x_local, array</column>
<column name="x_local_ce0">out, 1, ap_memory, x_local, array</column>
<column name="x_local_q0">in, 32, ap_memory, x_local, array</column>
<column name="rows_fifo_dout">in, 32, ap_fifo, rows_fifo, pointer</column>
<column name="rows_fifo_num_data_valid">in, 2, ap_fifo, rows_fifo, pointer</column>
<column name="rows_fifo_fifo_cap">in, 2, ap_fifo, rows_fifo, pointer</column>
<column name="rows_fifo_empty_n">in, 1, ap_fifo, rows_fifo, pointer</column>
<column name="rows_fifo_read">out, 1, ap_fifo, rows_fifo, pointer</column>
<column name="results_fifo_din">out, 32, ap_fifo, results_fifo, pointer</column>
<column name="results_fifo_num_data_valid">in, 2, ap_fifo, results_fifo, pointer</column>
<column name="results_fifo_fifo_cap">in, 2, ap_fifo, results_fifo, pointer</column>
<column name="results_fifo_full_n">in, 1, ap_fifo, results_fifo, pointer</column>
<column name="results_fifo_write">out, 1, ap_fifo, results_fifo, pointer</column>
</table>
</item>
</section>
</profile>
