0.7
2020.2
May 22 2024
18:54:44
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/FPGA/RV32G/RV32G.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v,,BTB_PLRU,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Prediction_Unit.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v,,Branch_Prediction_Unit,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Branch_Target_Buff.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v,,Branch_Target_Buff,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v,,Direction_Predictor,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v,,Return_Addr_Stack,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_2dffsync.v,1743582415,verilog,,,,rv32_2dffsync,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_clint.sv,1743579361,systemVerilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv,,rv32_clint,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v,1743600893,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,csr,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v,,irq_bit_sync,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_pulser.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v,,irq_pulser,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v,1743580605,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,DECODE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,EXECUTE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v,,IF_ID_EX,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/INST_FETCH.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,INST_FETCH,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Return_Addr_Stack.v,,REG_FILE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,Sys_counter;counter_instr_clk;counter_proc_clk;counter_real_clk;counter_tick,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/csr.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,cpu,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,fet_dec_ex_mem,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v,,interconnect,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,1743580573,verilog,,,,,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_biu.v,1743580655,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,dcache_biu,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v,1743582286,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v,,dcache_dpram,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v,,dcache_ram_fsm,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_top.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v,,dcache_top,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v,,DTLB,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/cpu.v,,Registers,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/lru.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v,,lru,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/EXCEPTION_UNIT/EXCEPTION_UNIT.v,1743580684,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/EXECUTE.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,EXCEPTION_UNIT,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v,,FP_DECODE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_EXECUTE.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v,,FP_EXECUTE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_REG_FILE.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v,,FP_REG_FILE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/ADD.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/BTB_PLRU.v,,ADD,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/COMPARE_1.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v,,COMPARE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/CONVERT.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v,,CONVERT,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Compare.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v,,Compare,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/DIV.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/DTLB.v,,DIV,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FPU.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/FP_DECODE.v,,FPU,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_FP.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v,,FP_to_FP,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/FP_to_int.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/IF_ID_EX.v,,FP_to_int,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_DP.vhdl,1743579361,vhdl,,,,ieee_to_flopoco_dp,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/IEEE_to_flopoco_SP.vhdl,1743579361,vhdl,,,,ieee_to_flopoco_sp,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/LZC.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v,,LZC;cntlz8,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/REG_FILE.v,,MULT,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/Rounding_Mode.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v,,Rounding_Mode_DP;Rounding_Mode_SP,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SIGN_INJECTION.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v,,SIGN_INJECTION,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/SQRT.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/Sys_counter.v,,SQRT,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/TRANSFER.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v,,TRANSFER,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_DP.vhdl,1743579361,vhdl,,,,fpadd_11_52_comb_uid2;intadder_56_f400_uid16;intadder_66_f400_uid4;lzcshifter_57_to_57_counting_64_comb_uid24;rightshifter_53_by_max_55_comb_uid12,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/add_SP.vhd,1743579361,vhdl,,,,fpadd_8_23_comb_uid2;intadder_27_f400_uid8;lzcshifter_28_to_28_counting_32_comb_uid16;rightshifter_24_by_max_26_comb_uid4,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_DP.vhdl,1743579361,vhdl,,,,fpdiv_11_52_comb_uid2;selfunctiontable_r4_comb_uid4,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/div_SP.vhdl,1743579361,vhdl,,,,fpdiv_8_23_comb_uid2,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_DP.vhdl,1743579361,vhdl,,,,flopoco_to_ieee_dp,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/flopoco_to_IEEE_SP.vhdl,1743579361,vhdl,,,,flopoco_to_ieee_sp,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v,,int_to_FP,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_DP.vhdl,1743579361,vhdl,,,,compressor_13_3;compressor_14_3;compressor_23_3;compressor_3_2;compressor_4_3;compressor_5_3;compressor_6_3;fpmult_11_52_11_52_11_52_comb_uid2;intadder_104_f400_uid549;intmultiplier_usingdsp_53_53_106_unsigned_comb_uid4;smallmulttablep3x3r6xuyu_comb_uid109;smallmulttablep3x3r6xuyu_comb_uid128;smallmulttablep3x3r6xuyu_comb_uid36;smallmulttablep3x3r6xuyu_comb_uid63;smallmulttablep3x3r6xuyu_comb_uid9;smallmulttablep3x3r6xuyu_comb_uid90,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/mul_SP.vhdl,1743579361,vhdl,,,,fpmult_8_23_8_23_8_23_comb_uid2;intadder_42_f400_uid15;intmultiplier_usingdsp_24_24_48_unsigned_comb_uid4,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_DP.vhdl,1743579361,vhdl,,,,fpsqrt_11_52,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/sqrt_SP.vhdl,1743579361,vhdl,,,,fpsqrt_8_23,,,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/cachefsm.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DTLB/cam.v,,cachefsm,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/icache.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v,,icache,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/interface_router.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/CSR/irq_bit_sync.v,,interface_router,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IMEM_HIER/mem_hier.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v,,mem_hier,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_amultp2_32x32.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,BLOCK0;BLOCK1;BLOCK1A;BLOCK2;BLOCK2A;BOOTHCODER_33_32;DBLCADDER_64_64;DBLCTREE_64;DBLC_0_64;DBLC_1_64;DBLC_2_64;DBLC_3_64;DBLC_4_64;DBLC_5_64;DECODER;FLIPFLOP;FULL_ADDER;HALF_ADDER;INVBLOCK;MULTIPLIER_33_32;PP_HIGH;PP_LOW;PP_MIDDLE;PRESTAGE_64;R_GATE;WALLACE_33_32;XORSTAGE_64;XXOR1;or1200_amultp2_32x32,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/IP/or1200_fpu_div.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v,,divider,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ITLB.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/Crossbar/Interconnect.v,,ITLB,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/icam.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v,,iregisters,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/ITLB/ilru.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/int_to_FP.v,,ilru,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/DECODE.v,,DATA_MEMORY,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v,,MEMORY_MACRO,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/MEMORY_MACRO_CACHE.v,1743580573,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/FPU/fpu/MULT.v,,MEMORY_MACRO_CACHE,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/dual_port_RAM.v,1743581794,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CPU/fet_dec_ex_mem.v,,dual_port_RAM,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_mpu.sv,1743580717,systemVerilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,rv32_mpu,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MPU/rv32_pmp_region.sv,1743580737,systemVerilog,,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,rv32_pmp_region,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v,1743600935,verilog,,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/CLINT_Controller/rv32_2dffsync.v,/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DEFINES/defines.v,riscv_platform,,uvm,,,,,,
/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/Testbench/tb_platform.v,1743582735,verilog,,,,tb_platform,,uvm,,,,,,
