
*** Running vivado
    with args -log MyFIFO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MyFIFO.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MyFIFO.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 373.219 ; gain = 81.086
Command: synth_design -top MyFIFO -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 811.059 ; gain = 178.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MyFIFO' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MyFIFO' (1#1) [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 875.254 ; gain = 243.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 875.254 ; gain = 243.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 875.254 ; gain = 243.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]
Finished Parsing XDC File [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Games/Verilog/11_sem/FIFO_Arty7/src/myConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MyFIFO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MyFIFO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 995.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MyFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 995.426 ; gain = 363.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[31] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][31]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[31] with 2nd driver pin 'FIFO_array_reg[0][31]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[30] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][30]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[30] with 2nd driver pin 'FIFO_array_reg[0][30]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[29] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][29]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[29] with 2nd driver pin 'FIFO_array_reg[0][29]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[28] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][28]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[28] with 2nd driver pin 'FIFO_array_reg[0][28]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[27] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][27]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[27] with 2nd driver pin 'FIFO_array_reg[0][27]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[26] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][26]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[26] with 2nd driver pin 'FIFO_array_reg[0][26]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[25] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][25]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[25] with 2nd driver pin 'FIFO_array_reg[0][25]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[24] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][24]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[24] with 2nd driver pin 'FIFO_array_reg[0][24]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[23] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][23]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[23] with 2nd driver pin 'FIFO_array_reg[0][23]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[22] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][22]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[22] with 2nd driver pin 'FIFO_array_reg[0][22]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[21] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][21]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[21] with 2nd driver pin 'FIFO_array_reg[0][21]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[20] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][20]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[20] with 2nd driver pin 'FIFO_array_reg[0][20]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[19] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][19]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[19] with 2nd driver pin 'FIFO_array_reg[0][19]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[18] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][18]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[18] with 2nd driver pin 'FIFO_array_reg[0][18]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[17] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][17]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[17] with 2nd driver pin 'FIFO_array_reg[0][17]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[16] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][16]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[16] with 2nd driver pin 'FIFO_array_reg[0][16]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[15] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][15]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[15] with 2nd driver pin 'FIFO_array_reg[0][15]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[14] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][14]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[14] with 2nd driver pin 'FIFO_array_reg[0][14]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[13] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][13]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[13] with 2nd driver pin 'FIFO_array_reg[0][13]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[12] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][12]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[12] with 2nd driver pin 'FIFO_array_reg[0][12]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[11] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][11]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[11] with 2nd driver pin 'FIFO_array_reg[0][11]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[10] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][10]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[10] with 2nd driver pin 'FIFO_array_reg[0][10]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[9] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][9]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[9] with 2nd driver pin 'FIFO_array_reg[0][9]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[8] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][8]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[8] with 2nd driver pin 'FIFO_array_reg[0][8]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[7] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][7]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[7] with 2nd driver pin 'FIFO_array_reg[0][7]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[6] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][6]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[6] with 2nd driver pin 'FIFO_array_reg[0][6]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[5] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][5]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[5] with 2nd driver pin 'FIFO_array_reg[0][5]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[4] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][4]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[4] with 2nd driver pin 'FIFO_array_reg[0][4]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[3] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][3]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[3] with 2nd driver pin 'FIFO_array_reg[0][3]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[2] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][2]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[2] with 2nd driver pin 'FIFO_array_reg[0][2]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[1] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][1]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[1] with 2nd driver pin 'FIFO_array_reg[0][1]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[0] with 1st driver pin 'genblk1[0].FIFO_array_reg[0][0]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[0]__0[0] with 2nd driver pin 'FIFO_array_reg[0][0]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[31] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][31]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[31] with 2nd driver pin 'FIFO_array_reg[1][31]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[30] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][30]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[30] with 2nd driver pin 'FIFO_array_reg[1][30]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[29] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][29]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[29] with 2nd driver pin 'FIFO_array_reg[1][29]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[28] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][28]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[28] with 2nd driver pin 'FIFO_array_reg[1][28]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[27] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][27]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[27] with 2nd driver pin 'FIFO_array_reg[1][27]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[26] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][26]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[26] with 2nd driver pin 'FIFO_array_reg[1][26]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[25] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][25]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[25] with 2nd driver pin 'FIFO_array_reg[1][25]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[24] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][24]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[24] with 2nd driver pin 'FIFO_array_reg[1][24]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[23] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][23]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[23] with 2nd driver pin 'FIFO_array_reg[1][23]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[22] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][22]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[22] with 2nd driver pin 'FIFO_array_reg[1][22]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[21] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][21]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[21] with 2nd driver pin 'FIFO_array_reg[1][21]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[20] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][20]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[20] with 2nd driver pin 'FIFO_array_reg[1][20]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[19] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][19]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[19] with 2nd driver pin 'FIFO_array_reg[1][19]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[18] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][18]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[18] with 2nd driver pin 'FIFO_array_reg[1][18]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[17] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][17]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[17] with 2nd driver pin 'FIFO_array_reg[1][17]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[16] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][16]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[16] with 2nd driver pin 'FIFO_array_reg[1][16]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[15] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][15]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[15] with 2nd driver pin 'FIFO_array_reg[1][15]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[14] with 1st driver pin 'genblk1[1].FIFO_array_reg[1][14]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin FIFO_array[1]__0[14] with 2nd driver pin 'FIFO_array_reg[1][14]/Q' [D:/Games/Verilog/11_sem/FIFO_Arty7/src/MyFIFO.v:63]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      192|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |    34|
|5     |LUT4 |     3|
|6     |LUT5 |     3|
|7     |LUT6 |     7|
|8     |FDCE |    67|
|9     |FDRE |   384|
|10    |IBUF |    36|
|11    |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   569|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 996.832 ; gain = 364.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 384 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 996.832 ; gain = 244.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 996.832 ; gain = 364.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1011.191 ; gain = 637.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/synth_1/MyFIFO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MyFIFO_utilization_synth.rpt -pb MyFIFO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 13:34:14 2023...
