Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 19:09:28 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    48          
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (188)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (188)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: brg/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sa/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ur/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ur/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ur/tick_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ur/tick_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ur/tick_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ur/tick_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: v/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: v/vc/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.472        0.000                      0                 2287        0.217        0.000                      0                 2287        4.500        0.000                       0                  1178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.472        0.000                      0                 2287        0.217        0.000                      0                 2287        4.500        0.000                       0                  1178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 1.479ns (18.805%)  route 6.386ns (81.195%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  v/vc/h_count_reg_reg[4]_rep__0/Q
                         net (fo=86, routed)          2.468     8.038    v/ai/addr_reg_reg_i_150_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I2_O)        0.296     8.334 r  v/ai/addr_reg_reg_i_284/O
                         net (fo=1, routed)           0.000     8.334    v/ai/addr_reg_reg_i_284_n_0
    SLICE_X44Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.551 r  v/ai/addr_reg_reg_i_106/O
                         net (fo=1, routed)           0.951     9.501    v/ai/addr_reg_reg_i_106_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.299     9.800 r  v/ai/addr_reg_reg_i_37/O
                         net (fo=2, routed)           1.541    11.341    v/ai/addr_reg_reg_i_37_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.124    11.465 r  v/ai/addr_reg_reg_i_15/O
                         net (fo=1, routed)           0.613    12.078    v/vc/addr_reg_reg_5
    SLICE_X6Y9           LUT4 (Prop_lut4_I1_O)        0.124    12.202 r  v/vc/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.813    13.015    v/rg/rom/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 1.475ns (19.958%)  route 5.916ns (80.042%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  v/vc/h_count_reg_reg[4]_rep__1/Q
                         net (fo=86, routed)          2.412     7.981    v/ai/addr_reg_reg_i_176_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I2_O)        0.297     8.278 r  v/ai/addr_reg_reg_i_412/O
                         net (fo=1, routed)           0.000     8.278    v/ai/addr_reg_reg_i_412_n_0
    SLICE_X38Y2          MUXF7 (Prop_muxf7_I1_O)      0.214     8.492 r  v/ai/addr_reg_reg_i_170/O
                         net (fo=1, routed)           0.890     9.382    v/ai/addr_reg_reg_i_170_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I1_O)        0.297     9.679 r  v/ai/addr_reg_reg_i_53/O
                         net (fo=2, routed)           1.243    10.922    v/ai/addr_reg_reg_i_53_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.124    11.046 r  v/ai/addr_reg_reg_i_23/O
                         net (fo=1, routed)           0.643    11.689    v/vc/addr_reg_reg_13
    SLICE_X9Y9           LUT4 (Prop_lut4_I1_O)        0.124    11.813 r  v/vc/addr_reg_reg_i_8/O
                         net (fo=1, routed)           0.728    12.541    v/rg/rom/ADDRARDADDR[4]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 1.480ns (20.027%)  route 5.910ns (79.973%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  v/vc/h_count_reg_reg[4]_rep__1/Q
                         net (fo=86, routed)          2.393     7.962    v/ai/addr_reg_reg_i_176_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I2_O)        0.297     8.259 r  v/ai/addr_reg_reg_i_348/O
                         net (fo=1, routed)           0.000     8.259    v/ai/addr_reg_reg_i_348_n_0
    SLICE_X43Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.476 r  v/ai/addr_reg_reg_i_138/O
                         net (fo=1, routed)           0.836     9.312    v/ai/addr_reg_reg_i_138_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I1_O)        0.299     9.611 r  v/ai/addr_reg_reg_i_45/O
                         net (fo=2, routed)           1.546    11.157    v/ai/addr_reg_reg_i_45_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.281 r  v/ai/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.451    11.732    v/vc/addr_reg_reg_10
    SLICE_X5Y12          LUT4 (Prop_lut4_I3_O)        0.124    11.856 r  v/vc/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.685    12.540    v/rg/rom/ADDRARDADDR[6]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 1.344ns (18.429%)  route 5.949ns (81.571%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.627     5.148    v/vc/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  v/vc/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  v/vc/h_count_reg_reg[3]/Q
                         net (fo=182, routed)         2.281     7.885    v/ai/addr_reg_reg_0[0]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.124     8.009 r  v/ai/addr_reg_reg_i_382/O
                         net (fo=1, routed)           0.000     8.009    v/ai/addr_reg_reg_i_382_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     8.226 r  v/ai/addr_reg_reg_i_155/O
                         net (fo=1, routed)           1.000     9.226    v/ai/addr_reg_reg_i_155_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I3_O)        0.299     9.525 r  v/ai/addr_reg_reg_i_49/O
                         net (fo=2, routed)           1.501    11.026    v/ai/addr_reg_reg_i_49_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124    11.150 r  v/ai/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.566    11.716    v/vc/addr_reg_reg_11
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.124    11.840 r  v/vc/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.601    12.441    v/rg/rom/ADDRARDADDR[5]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 1.344ns (18.592%)  route 5.885ns (81.408%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  v/vc/h_count_reg_reg[4]_rep/Q
                         net (fo=86, routed)          2.459     8.065    v/ai/addr_reg_reg_i_91_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.189 r  v/ai/addr_reg_reg_i_222/O
                         net (fo=1, routed)           0.000     8.189    v/ai/addr_reg_reg_i_222_n_0
    SLICE_X41Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     8.406 r  v/ai/addr_reg_reg_i_75/O
                         net (fo=1, routed)           0.977     9.383    v/ai/addr_reg_reg_i_75_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.682 r  v/ai/addr_reg_reg_i_29/O
                         net (fo=2, routed)           1.439    11.122    v/ai/addr_reg_reg_i_29_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124    11.246 r  v/ai/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.425    11.671    v/vc/addr_reg_reg_1
    SLICE_X8Y9           LUT4 (Prop_lut4_I1_O)        0.124    11.795 r  v/vc/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.585    12.379    v/rg/rom/ADDRARDADDR[10]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.344ns (18.727%)  route 5.833ns (81.273%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  v/vc/h_count_reg_reg[4]_rep/Q
                         net (fo=86, routed)          2.592     8.198    v/ai/addr_reg_reg_i_91_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.322 r  v/ai/addr_reg_reg_i_252/O
                         net (fo=1, routed)           0.000     8.322    v/ai/addr_reg_reg_i_252_n_0
    SLICE_X45Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     8.539 r  v/ai/addr_reg_reg_i_90/O
                         net (fo=1, routed)           0.737     9.276    v/ai/addr_reg_reg_i_90_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I1_O)        0.299     9.575 r  v/ai/addr_reg_reg_i_33/O
                         net (fo=2, routed)           1.225    10.800    v/ai/addr_reg_reg_i_33_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.124    10.924 r  v/ai/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.675    11.599    v/vc/addr_reg_reg_3
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124    11.723 r  v/vc/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.604    12.327    v/rg/rom/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.344ns (18.746%)  route 5.825ns (81.254%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  v/vc/h_count_reg_reg[4]_rep/Q
                         net (fo=86, routed)          2.333     7.939    v/ai/addr_reg_reg_i_91_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  v/ai/addr_reg_reg_i_188/O
                         net (fo=1, routed)           0.000     8.063    v/ai/addr_reg_reg_i_188_n_0
    SLICE_X39Y3          MUXF7 (Prop_muxf7_I1_O)      0.217     8.280 r  v/ai/addr_reg_reg_i_58/O
                         net (fo=1, routed)           0.826     9.107    v/ai/addr_reg_reg_i_58_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.299     9.406 r  v/ai/addr_reg_reg_i_25/O
                         net (fo=2, routed)           1.636    11.042    v/ai/addr_reg_reg_i_25_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I0_O)        0.124    11.166 r  v/ai/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.303    11.469    v/vc/addr_reg_reg
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124    11.593 r  v/vc/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.727    12.320    v/rg/rom/ADDRARDADDR[11]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 1.469ns (21.003%)  route 5.525ns (78.997%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 r  v/vc/h_count_reg_reg[4]_rep__0/Q
                         net (fo=86, routed)          2.421     7.990    v/ai/addr_reg_reg_i_150_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I2_O)        0.296     8.286 r  v/ai/addr_reg_reg_i_315/O
                         net (fo=1, routed)           0.000     8.286    v/ai/addr_reg_reg_i_315_n_0
    SLICE_X38Y3          MUXF7 (Prop_muxf7_I0_O)      0.209     8.495 r  v/ai/addr_reg_reg_i_122/O
                         net (fo=1, routed)           0.803     9.298    v/ai/addr_reg_reg_i_122_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I1_O)        0.297     9.595 r  v/ai/addr_reg_reg_i_41/O
                         net (fo=2, routed)           1.268    10.863    v/ai/addr_reg_reg_i_41_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I4_O)        0.124    10.987 r  v/ai/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.433    11.421    v/vc/addr_reg_reg_8
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.124    11.545 r  v/vc/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.600    12.144    v/rg/rom/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.488    14.829    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.487    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 v/rg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 2.950ns (41.693%)  route 4.126ns (58.307%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.607     5.128    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.582 f  v/rg/rom/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           1.396     8.977    v/rg/rom/rom_data[4]
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  v/rg/rom/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.641     9.742    v/vc/rgb_reg[11]_i_2_1
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  v/vc/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.446    10.312    v/vc/rgb_reg[11]_i_4_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  v/vc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.299    10.736    v/vc/rgb_reg[11]_i_2_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    10.860 r  v/vc/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           1.344    12.203    v/rgb_next[11]
    SLICE_X1Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.517    14.858    v/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.067    15.016    v/rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 v/rg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 2.950ns (41.693%)  route 4.126ns (58.307%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.607     5.128    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.582 f  v/rg/rom/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           1.396     8.977    v/rg/rom/rom_data[4]
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  v/rg/rom/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.641     9.742    v/vc/rgb_reg[11]_i_2_1
    SLICE_X4Y16          LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  v/vc/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.446    10.312    v/vc/rgb_reg[11]_i_4_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.436 r  v/vc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.299    10.736    v/vc/rgb_reg[11]_i_2_n_0
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124    10.860 r  v/vc/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           1.344    12.203    v/rgb_next[11]
    SLICE_X0Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.517    14.858    v/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.061    15.022    v/rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ur/tick_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ur/tick_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.559     1.442    ur/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  ur/tick_reg_reg[1]/Q
                         net (fo=4, routed)           0.082     1.652    ur/tick_reg[1]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.099     1.751 r  ur/tick_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    ur/tick_reg[2]_i_1_n_0
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.826     1.953    ur/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[2]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X33Y15         FDCE (Hold_fdce_C_D)         0.092     1.534    ur/tick_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 brg/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.176%)  route 0.139ns (42.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.554     1.437    brg/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  brg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  brg/counter_reg[7]/Q
                         net (fo=7, routed)           0.139     1.717    brg/counter[7]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  brg/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    brg/next[3]
    SLICE_X33Y19         FDCE                                         r  brg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.822     1.949    brg/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  brg/counter_reg[3]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X33Y19         FDCE (Hold_fdce_C_D)         0.091     1.543    brg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 brg/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.555     1.438    brg/clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  brg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  brg/counter_reg[0]/Q
                         net (fo=11, routed)          0.134     1.713    brg/counter[0]
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  brg/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    brg/next[0]
    SLICE_X31Y19         FDCE                                         r  brg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.822     1.949    brg/clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  brg/counter_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.092     1.530    brg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 brg/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.933%)  route 0.135ns (42.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.555     1.438    brg/clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  brg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  brg/counter_reg[0]/Q
                         net (fo=11, routed)          0.135     1.714    brg/counter[0]
    SLICE_X31Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  brg/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    brg/next[1]
    SLICE_X31Y19         FDCE                                         r  brg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.822     1.949    brg/clk_IBUF_BUFG
    SLICE_X31Y19         FDCE                                         r  brg/counter_reg[1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.091     1.529    brg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/tick_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.293%)  route 0.163ns (46.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.555     1.438    ut/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  ut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  ut/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.163     1.742    ut/state[0]
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  ut/tick_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.787    ut/tick_reg[3]_i_2__0_n_0
    SLICE_X33Y17         FDCE                                         r  ut/tick_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.824     1.951    ut/clk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  ut/tick_reg_reg[3]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X33Y17         FDCE (Hold_fdce_C_D)         0.092     1.546    ut/tick_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ur/tick_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ur/tick_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.559     1.442    ur/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  ur/tick_reg_reg[0]/Q
                         net (fo=5, routed)           0.167     1.750    ur/tick_reg[0]
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.042     1.792 r  ur/tick_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ur/tick_reg[1]_i_1_n_0
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.826     1.953    ur/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[1]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X33Y15         FDCE (Hold_fdce_C_D)         0.107     1.549    ur/tick_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ur/nbits_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ur/nbits_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.558     1.441    ur/clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  ur/nbits_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  ur/nbits_reg_reg[0]/Q
                         net (fo=4, routed)           0.170     1.752    ur/nbits_reg[0]
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.043     1.795 r  ur/nbits_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    ur/nbits_reg[2]_i_1_n_0
    SLICE_X35Y15         FDCE                                         r  ur/nbits_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.825     1.952    ur/clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  ur/nbits_reg_reg[2]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y15         FDCE (Hold_fdce_C_D)         0.107     1.548    ur/nbits_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 brg/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.349%)  route 0.156ns (45.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.554     1.437    brg/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  brg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  brg/counter_reg[7]/Q
                         net (fo=7, routed)           0.156     1.734    brg/counter[7]
    SLICE_X33Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  brg/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.779    brg/next[7]
    SLICE_X33Y20         FDCE                                         r  brg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.821     1.948    brg/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  brg/counter_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.092     1.529    brg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ur/tick_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ur/tick_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.559     1.442    ur/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  ur/tick_reg_reg[0]/Q
                         net (fo=5, routed)           0.167     1.750    ur/tick_reg[0]
    SLICE_X33Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  ur/tick_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    ur/tick_reg[0]_i_1_n_0
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.826     1.953    ur/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  ur/tick_reg_reg[0]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X33Y15         FDCE (Hold_fdce_C_D)         0.091     1.533    ur/tick_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.555     1.438    ut/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  ut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  ut/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.170     1.749    ut/state[0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  ut/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    ut/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X33Y19         FDCE                                         r  ut/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.822     1.949    ut/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  ut/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y19         FDCE (Hold_fdce_C_D)         0.092     1.530    ut/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    v/rg/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y19   brg/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y19   brg/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y20   brg/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y19   brg/counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y20   brg/counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y20   brg/counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y20   brg/counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y20   brg/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y19   brg/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y19   brg/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y19   brg/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y19   brg/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y19   brg/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y20   brg/counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sa/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 4.447ns (47.604%)  route 4.895ns (52.396%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[2]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           1.104     1.768    sa/q7seg/Q[2]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.892 r  sa/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.106     2.999    sa/q7seg/sel0[2]
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.123 r  sa/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.684     5.807    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.342 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.342    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.423ns (47.523%)  route 4.884ns (52.477%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[2]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           1.104     1.768    sa/q7seg/Q[2]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.892 r  sa/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.977     2.870    sa/q7seg/sel0[2]
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  sa/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.802     5.796    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.306 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.306    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.255ns  (logic 4.443ns (48.013%)  route 4.811ns (51.987%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[2]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           1.104     1.768    sa/q7seg/Q[2]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.892 r  sa/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.799     2.691    sa/q7seg/sel0[2]
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.815 r  sa/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.908     5.723    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.255 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.255    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.432ns (47.988%)  route 4.803ns (52.012%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[2]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           1.104     1.768    sa/q7seg/Q[2]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.892 r  sa/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.018     2.910    sa/q7seg/sel0[2]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     3.034 r  sa/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.682     5.715    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.235 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.235    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.228ns  (logic 4.448ns (48.199%)  route 4.780ns (51.801%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[2]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           1.104     1.768    sa/q7seg/Q[2]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.892 r  sa/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.123     3.016    sa/q7seg/sel0[2]
    SLICE_X38Y21         LUT6 (Prop_lut6_I1_O)        0.124     3.140 r  sa/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.552     5.692    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.228 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.228    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.669ns (51.791%)  route 4.346ns (48.209%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[1]/Q
                         net (fo=1, routed)           0.891     1.555    sa/q7seg/Q[1]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.150     1.705 r  sa/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.913     2.617    sa/q7seg/sel0[1]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.326     2.943 r  sa/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.543     5.486    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.015 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.015    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.644ns (52.104%)  route 4.269ns (47.896%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  sa/data_in_reg_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  sa/data_in_reg_reg[1]/Q
                         net (fo=1, routed)           0.891     1.555    sa/q7seg/Q[1]
    SLICE_X36Y19         LUT3 (Prop_lut3_I2_O)        0.150     1.705 r  sa/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     2.538    sa/q7seg/sel0[1]
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.326     2.864 r  sa/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.545     5.409    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.914 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.914    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.322ns (53.350%)  route 3.779ns (46.650%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sa/q7seg/ps_reg[1]/Q
                         net (fo=5, routed)           0.967     1.423    sa/q7seg/ps[1]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.153     1.576 r  sa/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.812     4.388    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     8.102 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.102    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 4.309ns (53.426%)  route 3.757ns (46.574%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sa/q7seg/ps_reg[1]/Q
                         net (fo=5, routed)           0.831     1.287    sa/q7seg/ps[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.152     1.439 r  sa/q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.926     4.365    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     8.066 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.066    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.083ns (52.640%)  route 3.673ns (47.360%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sa/q7seg/ps_reg[1]/Q
                         net (fo=5, routed)           0.833     1.289    sa/q7seg/ps[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.413 r  sa/q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.840     4.253    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.756 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.756    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sa/genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE                         0.000     0.000 r  sa/genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X33Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[16].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[16].fDiv/clkDiv_i_1__15_n_0
    SLICE_X33Y18         FDRE                                         r  sa/genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  sa/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X29Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X29Y22         FDRE                                         r  sa/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE                         0.000     0.000 r  sa/genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X31Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X31Y22         FDRE                                         r  sa/genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE                         0.000     0.000 r  sa/fdivTarget/clkDiv_reg/C
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/fdivTarget/clkDiv_reg/Q
                         net (fo=3, routed)           0.168     0.309    sa/fdivTarget/CLK
    SLICE_X35Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    sa/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X35Y19         FDRE                                         r  sa/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE                         0.000     0.000 r  sa/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X29Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X29Y18         FDRE                                         r  sa/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE                         0.000     0.000 r  sa/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X31Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X31Y20         FDRE                                         r  sa/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE                         0.000     0.000 r  sa/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    sa/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  sa/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.371    sa/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X28Y23         FDRE                                         r  sa/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE                         0.000     0.000 r  sa/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    sa/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X32Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  sa/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.371    sa/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X32Y22         FDRE                                         r  sa/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE                         0.000     0.000 r  sa/genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    sa/genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  sa/genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.371    sa/genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X28Y21         FDRE                                         r  sa/genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE                         0.000     0.000 r  sa/genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sa/genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    sa/genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X30Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  sa/genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.384    sa/genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X30Y22         FDRE                                         r  sa/genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ut/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 4.036ns (48.035%)  route 4.366ns (51.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.553     5.074    ut/clk_IBUF_BUFG
    SLICE_X30Y19         FDPE                                         r  ut/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  ut/tx_reg_reg/Q
                         net (fo=1, routed)           4.366     9.958    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.476 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.476    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.986ns (65.917%)  route 2.061ns (34.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     5.157    v/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  v/rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.061     7.675    lopt_6
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.205 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.205    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 3.953ns (65.330%)  route 2.098ns (34.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.629     5.150    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  v/vc/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.098     7.704    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.200 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.200    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 3.959ns (67.058%)  route 1.945ns (32.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.623     5.144    v/vc/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  v/vc/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  v/vc/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.945     7.545    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.049 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.049    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.981ns (68.093%)  route 1.865ns (31.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.627     5.148    v/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  v/rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  v/rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.865     7.470    lopt
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.994 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.994    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 3.959ns (67.940%)  route 1.868ns (32.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.627     5.148    v/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  v/rgb_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  v/rgb_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.868     7.473    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.976 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.976    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.975ns (68.682%)  route 1.812ns (31.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.627     5.148    v/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  v/rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  v/rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.812     7.417    lopt_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.936 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.936    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.975ns (69.890%)  route 1.713ns (30.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     5.157    v/clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  v/rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.713     7.326    lopt_4
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.845 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.845    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.980ns (70.372%)  route 1.676ns (29.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     5.157    v/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  v/rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.676     7.289    lopt_5
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.813 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.985ns (70.467%)  route 1.670ns (29.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.636     5.157    v/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  v/rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.670     7.283    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.813 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.813    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.618%)  route 0.102ns (35.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.588     1.471    v/vc/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  v/vc/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  v/vc/h_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.102     1.714    v/vc/w_x[9]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.045     1.759 r  v/vc/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.759    v/vc/h_count_next_0[9]
    SLICE_X2Y18          FDCE                                         r  v/vc/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_in_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (47.928%)  route 0.178ns (52.072%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.559     1.442    ur/clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  ur/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  ur/data_reg_reg[7]/Q
                         net (fo=12, routed)          0.178     1.784    sa/Q[7]
    SLICE_X32Y17         FDRE                                         r  sa/data_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.586     1.469    v/vc/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  v/vc/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  v/vc/v_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.133     1.743    v/vc/w_y[6]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  v/vc/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.788    v/vc/v_count_next[6]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  v/vc/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.161%)  route 0.145ns (43.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.585     1.468    v/vc/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  v/vc/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  v/vc/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.145     1.754    v/vc/w_y[9]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  v/vc/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    v/vc/v_count_next[0]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  v/vc/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.209ns (63.570%)  route 0.120ns (36.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.590     1.473    v/vc/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  v/vc/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  v/vc/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.120     1.757    v/vc/h_count_reg_reg[8]_0[0]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  v/vc/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    v/vc/h_count_next_0[1]
    SLICE_X3Y16          FDCE                                         r  v/vc/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.377%)  route 0.121ns (36.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.590     1.473    v/vc/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  v/vc/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  v/vc/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.121     1.758    v/vc/h_count_reg_reg[8]_0[0]
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  v/vc/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    v/vc/h_count_next_0[2]
    SLICE_X3Y16          FDCE                                         r  v/vc/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.212ns (63.899%)  route 0.120ns (36.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.590     1.473    v/vc/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  v/vc/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  v/vc/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.120     1.757    v/vc/h_count_reg_reg[8]_0[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.048     1.805 r  v/vc/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    v/vc/h_count_next_0[3]
    SLICE_X3Y16          FDCE                                         r  v/vc/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.213ns (63.816%)  route 0.121ns (36.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.590     1.473    v/vc/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  v/vc/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  v/vc/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.121     1.758    v/vc/h_count_reg_reg[8]_0[0]
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.049     1.807 r  v/vc/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    v/vc/h_count_next_0[4]
    SLICE_X3Y16          FDCE                                         r  v/vc/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.028%)  route 0.152ns (44.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.588     1.471    v/vc/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  v/vc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  v/vc/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.152     1.764    v/vc/h_count_reg_reg[8]_0[6]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  v/vc/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.809    v/vc/h_count_next_0[8]
    SLICE_X2Y18          FDCE                                         r  v/vc/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_in_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.164ns (43.715%)  route 0.211ns (56.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.559     1.442    ur/clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  ur/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  ur/data_reg_reg[0]/Q
                         net (fo=11, routed)          0.211     1.817    sa/Q[0]
    SLICE_X32Y17         FDRE                                         r  sa/data_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1196 Endpoints
Min Delay          1196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[232]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.441ns (19.004%)  route 6.143ns (80.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.143     7.584    v/ai/reset_IBUF
    SLICE_X32Y2          FDCE                                         f  v/ai/ascii_flat_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X32Y2          FDCE                                         r  v/ai/ascii_flat_reg[232]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[233]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.441ns (19.004%)  route 6.143ns (80.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.143     7.584    v/ai/reset_IBUF
    SLICE_X32Y2          FDCE                                         f  v/ai/ascii_flat_reg[233]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X32Y2          FDCE                                         r  v/ai/ascii_flat_reg[233]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[234]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.441ns (19.004%)  route 6.143ns (80.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.143     7.584    v/ai/reset_IBUF
    SLICE_X32Y2          FDCE                                         f  v/ai/ascii_flat_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X32Y2          FDCE                                         r  v/ai/ascii_flat_reg[234]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[236]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.441ns (19.004%)  route 6.143ns (80.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.143     7.584    v/ai/reset_IBUF
    SLICE_X32Y2          FDCE                                         f  v/ai/ascii_flat_reg[236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X32Y2          FDCE                                         r  v/ai/ascii_flat_reg[236]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[237]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.441ns (19.004%)  route 6.143ns (80.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.143     7.584    v/ai/reset_IBUF
    SLICE_X32Y2          FDCE                                         f  v/ai/ascii_flat_reg[237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X32Y2          FDCE                                         r  v/ai/ascii_flat_reg[237]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[241]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.441ns (19.015%)  route 6.139ns (80.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.139     7.580    v/ai/reset_IBUF
    SLICE_X33Y2          FDCE                                         f  v/ai/ascii_flat_reg[241]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X33Y2          FDCE                                         r  v/ai/ascii_flat_reg[241]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[244]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.441ns (19.015%)  route 6.139ns (80.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.139     7.580    v/ai/reset_IBUF
    SLICE_X33Y2          FDCE                                         f  v/ai/ascii_flat_reg[244]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X33Y2          FDCE                                         r  v/ai/ascii_flat_reg[244]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[245]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.441ns (19.015%)  route 6.139ns (80.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.139     7.580    v/ai/reset_IBUF
    SLICE_X33Y2          FDCE                                         f  v/ai/ascii_flat_reg[245]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X33Y2          FDCE                                         r  v/ai/ascii_flat_reg[245]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[246]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.441ns (19.015%)  route 6.139ns (80.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.139     7.580    v/ai/reset_IBUF
    SLICE_X33Y2          FDCE                                         f  v/ai/ascii_flat_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X33Y2          FDCE                                         r  v/ai/ascii_flat_reg[246]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[247]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.580ns  (logic 1.441ns (19.015%)  route 6.139ns (80.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1181, routed)        6.139     7.580    v/ai/reset_IBUF
    SLICE_X33Y2          FDCE                                         f  v/ai/ascii_flat_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        1.446     4.787    v/ai/clk_IBUF_BUFG
    SLICE_X33Y2          FDCE                                         r  v/ai/ascii_flat_reg[247]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vc/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[8]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.119     0.247    v/vc/v_count_next[8]
    SLICE_X3Y20          FDCE                                         r  v/vc/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.855     1.982    v/vc/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  v/vc/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[1]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    v/vc/v_count_next[1]
    SLICE_X5Y19          FDCE                                         r  v/vc/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.854     1.981    v/vc/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  v/vc/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[1]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    v/vc/h_count_next[1]
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.858     1.985    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.414%)  route 0.126ns (49.586%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[3]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.126     0.254    v/vc/h_count_next[3]
    SLICE_X4Y16          FDCE                                         r  v/vc/h_count_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.857     1.984    v/vc/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  v/vc/h_count_reg_reg[3]_rep/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[4]/C
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    v/vc/v_count_next[4]
    SLICE_X6Y19          FDCE                                         r  v/vc/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.854     1.981    v/vc/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  v/vc/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[6]/C
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    v/vc/h_count_next[6]
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.858     1.985    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.277%)  route 0.132ns (50.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[3]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.132     0.260    v/vc/h_count_next[3]
    SLICE_X4Y16          FDCE                                         r  v/vc/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.857     1.984    v/vc/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  v/vc/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[6]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.122     0.263    v/vc/v_count_next[6]
    SLICE_X4Y18          FDCE                                         r  v/vc/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.855     1.982    v/vc/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  v/vc/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.028%)  route 0.139ns (51.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[4]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/h_count_next_reg[4]/Q
                         net (fo=4, routed)           0.139     0.267    v/vc/h_count_next[4]
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.858     1.985    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.028%)  route 0.139ns (51.972%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[4]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/h_count_next_reg[4]/Q
                         net (fo=4, routed)           0.139     0.267    v/vc/h_count_next[4]
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1177, routed)        0.858     1.985    v/vc/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__0/C





