###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:25:49 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postCTS -outDir timingReports_postCTS
###############################################################

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.073  |  0.213  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

Density: 94.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
