#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 22:57:34 2025
# Process ID: 3805080
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3805146
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.078 ; gain = 241.801 ; free physical = 126444 ; free virtual = 229672
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.526; parent = 2372.377; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.160; parent = 3039.082; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.047 ; gain = 335.770 ; free physical = 126342 ; free virtual = 229572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.526; parent = 2372.377; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.129; parent = 3133.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.859 ; gain = 353.582 ; free physical = 126342 ; free virtual = 229572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.526; parent = 2372.377; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.941; parent = 3150.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.859 ; gain = 353.582 ; free physical = 126342 ; free virtual = 229572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.526; parent = 2372.377; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.941; parent = 3150.863; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3150.859 ; gain = 0.000 ; free physical = 126347 ; free virtual = 229576
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.578 ; gain = 0.000 ; free physical = 126385 ; free virtual = 229614
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3321.578 ; gain = 0.000 ; free physical = 126385 ; free virtual = 229614
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126449 ; free virtual = 229679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.710; parent = 2388.561; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.645; parent = 3289.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126449 ; free virtual = 229679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.710; parent = 2388.561; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.645; parent = 3289.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126449 ; free virtual = 229679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.710; parent = 2388.561; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.645; parent = 3289.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126483 ; free virtual = 229714
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.765; parent = 2390.646; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.645; parent = 3289.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 224   
+---Registers : 
	               26 Bit    Registers := 224   
	               18 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126520 ; free virtual = 229774
Synthesis current peak Physical Memory [PSS] (MB): peak = 2776.972; parent = 2522.854; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.645; parent = 3289.566; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 3765.273 ; gain = 967.996 ; free physical = 125998 ; free virtual = 229252
Synthesis current peak Physical Memory [PSS] (MB): peak = 3302.698; parent = 3048.580; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4738.355; parent = 3765.277; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:19 . Memory (MB): peak = 3828.266 ; gain = 1030.988 ; free physical = 125936 ; free virtual = 229189
Synthesis current peak Physical Memory [PSS] (MB): peak = 3353.323; parent = 3099.205; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4801.348; parent = 3828.270; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125551 ; free virtual = 228804
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125574 ; free virtual = 228827
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125574 ; free virtual = 228827
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125589 ; free virtual = 228843
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125590 ; free virtual = 228843
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125593 ; free virtual = 228847
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125593 ; free virtual = 228847
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2700|
|3     |LUT2   |  9892|
|4     |LUT4   |  5400|
|5     |LUT5   |  4050|
|6     |LUT6   | 13050|
|7     |SRL16E |    19|
|8     |FDRE   |  8555|
|9     |IBUF   |  7653|
|10    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4952.211 ; gain = 2154.934 ; free physical = 125593 ; free virtual = 228847
Synthesis current peak Physical Memory [PSS] (MB): peak = 3400.331; parent = 3146.213; children = 254.149
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5925.293; parent = 4952.215; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 4952.211 ; gain = 1984.215 ; free physical = 125629 ; free virtual = 228882
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4952.219 ; gain = 2154.934 ; free physical = 125629 ; free virtual = 228882
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4952.219 ; gain = 0.000 ; free physical = 125737 ; free virtual = 228991
INFO: [Netlist 29-17] Analyzing 10354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4952.219 ; gain = 0.000 ; free physical = 125804 ; free virtual = 229057
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7654 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7653 instances

Synth Design complete, checksum: 84376585
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4952.219 ; gain = 3247.730 ; free physical = 126064 ; free virtual = 229318
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4991.254 ; gain = 39.035 ; free physical = 125486 ; free virtual = 228740
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:59:54 2025...
