# LightRISCV
Multi-cycle implementation of a subset of RISC-V for educational purposes

## Implemented instructions
* add
* addi
* lw
* sw
* jal (incomplete)

## EDA Playground
* [You can try it online here!](https://www.edaplayground.com/x/cTAA)

## References
* [Guia Pr√°tico RISC-V (pt-br)](http://riscvbook.com/portuguese/)
* [RISC-V Assembly Programming](https://riscv-programming.org/)
* [Digital Design and Computer Architecture: RISC-V Edition (future)](https://www.elsevier.com/books/digital-design-and-computer-architecture/harris/978-0-12-820064-3)
* [emulsiV: a visual simulator for a simple RISC-V processor](http://tice.sea.eseo.fr/riscv/doc/)
* [RARS: RISC-V Assembler and Runtime Simulator](https://github.com/TheThirdOne/rars)
* [DarkRISCV: Opensource RISC-V implemented from scratch in one night!](https://github.com/darklife/darkriscv)
