Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: adc4pwm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adc4pwm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adc4pwm"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : adc4pwm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "adc.v" in library work
Module <adc4pwm> compiled
Module <adc> compiled
Module <delay10us> compiled
Module <adc_counter> compiled
Module <latch> compiled
Module <clk_divider> compiled
Module <pwm> compiled
No errors in compilation
Analysis of file <"adc4pwm.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <adc4pwm> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	N = "00000000000000000000000000010010"
	WIDTH = "00000000000000000000000000000101"

Analyzing hierarchy for module <adc> in library <work> with parameters.
	N = "00000000000000000000000000001000"
	S0 = "00"
	S1 = "01"
	S2 = "10"

Analyzing hierarchy for module <adc> in library <work> with parameters.
	N = "00000000000000000000000000000110"
	S0 = "00"
	S1 = "01"
	S2 = "10"

Analyzing hierarchy for module <delay10us> in library <work>.

Analyzing hierarchy for module <adc_counter> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <latch> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <pwm> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <adc_counter> in library <work> with parameters.
	N = "00000000000000000000000000000110"

Analyzing hierarchy for module <latch> in library <work> with parameters.
	N = "00000000000000000000000000000110"

Analyzing hierarchy for module <pwm> in library <work> with parameters.
	N = "00000000000000000000000000000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <adc4pwm>.
Module <adc4pwm> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
	N = 32'sb00000000000000000000000000010010
	WIDTH = 32'sb00000000000000000000000000000101
Module <clk_divider> is correct for synthesis.
 
Analyzing module <adc.1> in library <work>.
	N = 32'sb00000000000000000000000000001000
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
Module <adc.1> is correct for synthesis.
 
Analyzing module <delay10us> in library <work>.
Module <delay10us> is correct for synthesis.
 
Analyzing module <adc_counter.1> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <adc_counter.1> is correct for synthesis.
 
Analyzing module <latch.1> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <latch.1> is correct for synthesis.
 
Analyzing module <pwm.1> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <pwm.1> is correct for synthesis.
 
Analyzing module <adc.2> in library <work>.
	N = 32'sb00000000000000000000000000000110
	S0 = 2'b00
	S1 = 2'b01
	S2 = 2'b10
Module <adc.2> is correct for synthesis.
 
Analyzing module <adc_counter.2> in library <work>.
	N = 32'sb00000000000000000000000000000110
Module <adc_counter.2> is correct for synthesis.
 
Analyzing module <latch.2> in library <work>.
	N = 32'sb00000000000000000000000000000110
Module <latch.2> is correct for synthesis.
 
Analyzing module <pwm.2> in library <work>.
	N = 32'sb00000000000000000000000000000110
Module <pwm.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "adc.v".
    Found 5-bit comparator greater for signal <clk_out1$cmp_gt0000> created at line 183.
    Found 5-bit comparator greater for signal <clk_out1$cmp_gt0001> created at line 183.
    Found 2-bit up counter for signal <count>.
    Found 5-bit up counter for signal <neg_count>.
    Found 5-bit up counter for signal <pos_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 Comparator(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <delay10us>.
    Related source file is "adc.v".
    Found 1-bit register for signal <of>.
    Found 7-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <delay10us> synthesized.


Synthesizing Unit <adc_counter_1>.
    Related source file is "adc.v".
    Found 1-bit register for signal <of>.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <adc_counter_1> synthesized.


Synthesizing Unit <latch_1>.
    Related source file is "adc.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <latch_1> synthesized.


Synthesizing Unit <pwm_1>.
    Related source file is "adc.v".
    Found 8-bit up counter for signal <count>.
    Found 8-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 205.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <pwm_1> synthesized.


Synthesizing Unit <adc_counter_2>.
    Related source file is "adc.v".
    Found 1-bit register for signal <of>.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <adc_counter_2> synthesized.


Synthesizing Unit <latch_2>.
    Related source file is "adc.v".
    Found 6-bit register for signal <out>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <latch_2> synthesized.


Synthesizing Unit <pwm_2>.
    Related source file is "adc.v".
    Found 6-bit up counter for signal <count>.
    Found 6-bit comparator less for signal <pwm_out$cmp_lt0000> created at line 205.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <pwm_2> synthesized.


Synthesizing Unit <adc_1>.
    Related source file is "adc.v".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <reset_counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <delay_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <latch_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <adc_1> synthesized.


Synthesizing Unit <adc_2>.
    Related source file is "adc.v".
    Found finite state machine <FSM_1> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <reset_counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <delay_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <latch_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <adc_2> synthesized.


Synthesizing Unit <adc4pwm>.
    Related source file is "adc.v".
Unit <adc4pwm> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 15
 2-bit up counter                                      : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 2
 7-bit up counter                                      : 4
 8-bit up counter                                      : 6
# Registers                                            : 12
 1-bit register                                        : 8
 6-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 6
 5-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
 8-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <intensity/present_state/FSM> on signal <present_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <red/present_state/FSM> on signal <present_state[1:2]> with gray encoding.
Optimizing FSM <green/present_state/FSM> on signal <present_state[1:2]> with gray encoding.
Optimizing FSM <blue/present_state/FSM> on signal <present_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 15
 2-bit up counter                                      : 1
 5-bit up counter                                      : 2
 6-bit up counter                                      : 2
 7-bit up counter                                      : 4
 8-bit up counter                                      : 6
# Registers                                            : 38
 Flip-Flops                                            : 38
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 6
 5-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
 8-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <adc4pwm> ...

Optimizing unit <clk_divider> ...

Optimizing unit <delay10us> ...

Optimizing unit <adc_counter_1> ...

Optimizing unit <latch_1> ...

Optimizing unit <pwm_1> ...

Optimizing unit <adc_counter_2> ...

Optimizing unit <latch_2> ...

Optimizing unit <pwm_2> ...

Optimizing unit <adc_1> ...
WARNING:Xst:1294 - Latch <latch_en> is equivalent to a wire in block <adc_1>.
WARNING:Xst:1294 - Latch <delay_en> is equivalent to a wire in block <adc_1>.
WARNING:Xst:1294 - Latch <reset_counter> is equivalent to a wire in block <adc_1>.

Optimizing unit <adc_2> ...
WARNING:Xst:1294 - Latch <latch_en> is equivalent to a wire in block <adc_2>.
WARNING:Xst:1294 - Latch <delay_en> is equivalent to a wire in block <adc_2>.
WARNING:Xst:1294 - Latch <reset_counter> is equivalent to a wire in block <adc_2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adc4pwm, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : adc4pwm.ngr
Top Level Output File Name         : adc4pwm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 341
#      GND                         : 6
#      INV                         : 34
#      LUT1                        : 42
#      LUT2                        : 50
#      LUT2_L                      : 6
#      LUT3                        : 25
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 31
#      LUT4_D                      : 14
#      LUT4_L                      : 1
#      MUXCY                       : 72
#      VCC                         : 8
#      XORCY                       : 48
# FlipFlops/Latches                : 146
#      FD                          : 60
#      FDC                         : 8
#      FDCE                        : 34
#      FDE                         : 4
#      FDR                         : 12
#      FDRE                        : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      114  out of    704    16%  
 Number of Slice Flip Flops:            146  out of   1408    10%  
 Number of 4 input LUTs:                207  out of   1408    14%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    108    12%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-------------------------+-------+
Clock Signal                         | Clock buffer(FF name)   | Load  |
-------------------------------------+-------------------------+-------+
clk1_2/clk_out11(clk1_2/clk_out113:O)| BUFG(*)(clk1_2/count_1) | 29    |
clk                                  | BUFGP                   | 80    |
blue/present_state_FSM_FFd1          | NONE(blue/LR/out_0)     | 8     |
green/present_state_FSM_FFd1         | NONE(green/LR/out_0)    | 8     |
red/present_state_FSM_FFd1           | NONE(red/LR/out_0)      | 8     |
clk1_2/count_1                       | NONE(intensity/C1/of)   | 7     |
intensity/present_state_FSM_FFd1     | NONE(intensity/LR/out_0)| 6     |
-------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------+---------------------------------------+-------+
Control Signal                                                                             | Buffer(FF name)                       | Load  |
-------------------------------------------------------------------------------------------+---------------------------------------+-------+
blue/C1/reset_inv(blue/C1/reset_inv1_INV_0:O)                                              | NONE(blue/C1/count_0)                 | 9     |
green/C1/reset_inv(green/C1/reset_inv1_INV_0:O)                                            | NONE(green/C1/count_0)                | 9     |
red/C1/reset_inv(red/C1/reset_inv1_INV_0:O)                                                | NONE(red/C1/count_0)                  | 9     |
intensity/C1/reset_inv(intensity/C1/reset_inv1_INV_0:O)                                    | NONE(intensity/C1/count_0)            | 7     |
blue/present_state_FSM_Acst_FSM_inv(blue/present_state_FSM_Acst_FSM_inv1_INV_0:O)          | NONE(blue/present_state_FSM_FFd1)     | 2     |
green/present_state_FSM_Acst_FSM_inv(green/present_state_FSM_Acst_FSM_inv1_INV_0:O)        | NONE(green/present_state_FSM_FFd1)    | 2     |
intensity/present_state_FSM_Acst_FSM_inv(intensity/present_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(intensity/present_state_FSM_FFd1)| 2     |
red/present_state_FSM_Acst_FSM_inv(red/present_state_FSM_Acst_FSM_inv1_INV_0:O)            | NONE(red/present_state_FSM_FFd1)      | 2     |
-------------------------------------------------------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.936ns (Maximum Frequency: 202.593MHz)
   Minimum input arrival time before clock: 3.240ns
   Maximum output required time after clock: 9.220ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1_2/clk_out11'
  Clock period: 4.082ns (frequency: 244.978MHz)
  Total number of paths / destination ports: 327 / 53
-------------------------------------------------------------------------
Delay:               4.082ns (Levels of Logic = 2)
  Source:            blue/C1/count_4 (FF)
  Destination:       blue/C1/count_0 (FF)
  Source Clock:      clk1_2/clk_out11 rising
  Destination Clock: clk1_2/clk_out11 rising

  Data Path: blue/C1/count_4 to blue/C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.674  count_4 (count_4)
     LUT4_D:I0->O          1   0.648   0.452  count_cmp_eq00009 (count_cmp_eq00009)
     LUT3:I2->O            8   0.648   0.757  count_or0000_inv1 (count_or0000_inv)
     FDCE:CE                   0.312          count_0
    ----------------------------------------
    Total                      4.082ns (2.199ns logic, 1.883ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.936ns (frequency: 202.593MHz)
  Total number of paths / destination ports: 625 / 150
-------------------------------------------------------------------------
Delay:               4.936ns (Levels of Logic = 3)
  Source:            blue/present_state_FSM_FFd2 (FF)
  Destination:       blue/DelayForDischarge/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blue/present_state_FSM_FFd2 to blue/DelayForDischarge/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.587  present_state_FSM_FFd2 (present_state_FSM_FFd2)
     INV:I->O             10   0.648   0.885  present_state_FSM_Out01_INV_0 (discharge)
     begin scope: 'DelayForDischarge'
     LUT4:I3->O            7   0.648   0.708  count_and00002 (count_and0000)
     FDRE:R                    0.869          count_0
    ----------------------------------------
    Total                      4.936ns (2.756ns logic, 2.180ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1_2/count_1'
  Clock period: 3.701ns (frequency: 270.197MHz)
  Total number of paths / destination ports: 63 / 13
-------------------------------------------------------------------------
Delay:               3.701ns (Levels of Logic = 2)
  Source:            intensity/C1/count_5 (FF)
  Destination:       intensity/C1/count_0 (FF)
  Source Clock:      clk1_2/count_1 rising
  Destination Clock: clk1_2/count_1 rising

  Data Path: intensity/C1/count_5 to intensity/C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.730  count_5 (count_5)
     LUT4_L:I0->LO         1   0.648   0.103  count_or0000_inv_SW0 (N01)
     LUT4:I3->O            6   0.648   0.669  count_or0000_inv (count_or0000_inv)
     FDCE:CE                   0.312          count_0
    ----------------------------------------
    Total                      3.701ns (2.199ns logic, 1.502ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 3)
  Source:            compared_value<1> (PAD)
  Destination:       blue/present_state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: compared_value<1> to blue/present_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.534  compared_value_1_IBUF (compared_value_1_IBUF)
     begin scope: 'blue'
     LUT4:I3->O            1   0.648   0.000  present_state_FSM_FFd1-In1 (present_state_FSM_FFd1-In)
     FDC:D                     0.252          present_state_FSM_FFd1
    ----------------------------------------
    Total                      2.283ns (1.749ns logic, 0.534ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1_2/clk_out11'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.240ns (Levels of Logic = 3)
  Source:            compared_value<1> (PAD)
  Destination:       blue/C1/count_0 (FF)
  Destination Clock: clk1_2/clk_out11 rising

  Data Path: compared_value<1> to blue/C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  compared_value_1_IBUF (compared_value_1_IBUF)
     begin scope: 'blue'
     begin scope: 'C1'
     LUT3:I0->O            8   0.648   0.757  count_or0000_inv1 (count_or0000_inv)
     FDCE:CE                   0.312          count_0
    ----------------------------------------
    Total                      3.240ns (1.809ns logic, 1.431ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1_2/count_1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 3)
  Source:            compared_value<0> (PAD)
  Destination:       intensity/C1/count_0 (FF)
  Destination Clock: clk1_2/count_1 rising

  Data Path: compared_value<0> to intensity/C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.611  compared_value_0_IBUF (compared_value_0_IBUF)
     begin scope: 'intensity'
     begin scope: 'C1'
     LUT4:I1->O            6   0.643   0.669  count_or0000_inv (count_or0000_inv)
     FDCE:CE                   0.312          count_0
    ----------------------------------------
    Total                      3.084ns (1.804ns logic, 1.280ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              9.220ns (Levels of Logic = 10)
  Source:            intensity/p/count_0 (FF)
  Destination:       pwm<0> (PAD)
  Source Clock:      clk rising

  Data Path: intensity/p/count_0 to pwm<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.812  count_0 (count_0)
     LUT2:I0->O            1   0.648   0.000  Mcompar_pwm_out_cmp_lt0000_lut<0> (Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_pwm_out_cmp_lt0000_cy<0> (Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<1> (Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<2> (Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<3> (Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<4> (Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.269   0.420  Mcompar_pwm_out_cmp_lt0000_cy<5> (Mcompar_pwm_out_cmp_lt0000_cy<5>)
     INV:I->O              1   0.648   0.420  Mcompar_pwm_out_cmp_lt0000_cy<5>_inv_INV_0 (pwm_out)
     end scope: 'p'
     end scope: 'intensity'
     OBUF:I->O                 4.520          pwm_0_OBUF (pwm<0>)
    ----------------------------------------
    Total                      9.220ns (7.568ns logic, 1.652ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'red/present_state_FSM_FFd1'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              9.033ns (Levels of Logic = 13)
  Source:            red/LR/out_0 (FF)
  Destination:       pwm<3> (PAD)
  Source Clock:      red/present_state_FSM_FFd1 rising

  Data Path: red/LR/out_0 to pwm<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.500  out_0 (out_0)
     end scope: 'LR'
     begin scope: 'p'
     LUT2:I1->O            1   0.643   0.000  Mcompar_pwm_out_cmp_lt0000_lut<0> (Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_pwm_out_cmp_lt0000_cy<0> (Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<1> (Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<2> (Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<3> (Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<4> (Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<5> (Mcompar_pwm_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<6> (Mcompar_pwm_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.269   0.420  Mcompar_pwm_out_cmp_lt0000_cy<7> (Mcompar_pwm_out_cmp_lt0000_cy<7>)
     INV:I->O              1   0.648   0.420  Mcompar_pwm_out_cmp_lt0000_cy<7>_inv_INV_0 (pwm_out)
     end scope: 'p'
     end scope: 'red'
     OBUF:I->O                 4.520          pwm_3_OBUF (pwm<3>)
    ----------------------------------------
    Total                      9.033ns (7.693ns logic, 1.340ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'green/present_state_FSM_FFd1'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              9.033ns (Levels of Logic = 13)
  Source:            green/LR/out_0 (FF)
  Destination:       pwm<2> (PAD)
  Source Clock:      green/present_state_FSM_FFd1 rising

  Data Path: green/LR/out_0 to pwm<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.500  out_0 (out_0)
     end scope: 'LR'
     begin scope: 'p'
     LUT2:I1->O            1   0.643   0.000  Mcompar_pwm_out_cmp_lt0000_lut<0> (Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_pwm_out_cmp_lt0000_cy<0> (Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<1> (Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<2> (Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<3> (Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<4> (Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<5> (Mcompar_pwm_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<6> (Mcompar_pwm_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.269   0.420  Mcompar_pwm_out_cmp_lt0000_cy<7> (Mcompar_pwm_out_cmp_lt0000_cy<7>)
     INV:I->O              1   0.648   0.420  Mcompar_pwm_out_cmp_lt0000_cy<7>_inv_INV_0 (pwm_out)
     end scope: 'p'
     end scope: 'green'
     OBUF:I->O                 4.520          pwm_2_OBUF (pwm<2>)
    ----------------------------------------
    Total                      9.033ns (7.693ns logic, 1.340ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'blue/present_state_FSM_FFd1'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              9.033ns (Levels of Logic = 13)
  Source:            blue/LR/out_0 (FF)
  Destination:       pwm<1> (PAD)
  Source Clock:      blue/present_state_FSM_FFd1 rising

  Data Path: blue/LR/out_0 to pwm<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.500  out_0 (out_0)
     end scope: 'LR'
     begin scope: 'p'
     LUT2:I1->O            1   0.643   0.000  Mcompar_pwm_out_cmp_lt0000_lut<0> (Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_pwm_out_cmp_lt0000_cy<0> (Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<1> (Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<2> (Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<3> (Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<4> (Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<5> (Mcompar_pwm_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<6> (Mcompar_pwm_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.269   0.420  Mcompar_pwm_out_cmp_lt0000_cy<7> (Mcompar_pwm_out_cmp_lt0000_cy<7>)
     INV:I->O              1   0.648   0.420  Mcompar_pwm_out_cmp_lt0000_cy<7>_inv_INV_0 (pwm_out)
     end scope: 'p'
     end scope: 'blue'
     OBUF:I->O                 4.520          pwm_1_OBUF (pwm<1>)
    ----------------------------------------
    Total                      9.033ns (7.693ns logic, 1.340ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'intensity/present_state_FSM_FFd1'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              8.903ns (Levels of Logic = 11)
  Source:            intensity/LR/out_0 (FF)
  Destination:       pwm<0> (PAD)
  Source Clock:      intensity/present_state_FSM_FFd1 rising

  Data Path: intensity/LR/out_0 to pwm<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.500  out_0 (out_0)
     end scope: 'LR'
     begin scope: 'p'
     LUT2:I1->O            1   0.643   0.000  Mcompar_pwm_out_cmp_lt0000_lut<0> (Mcompar_pwm_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_pwm_out_cmp_lt0000_cy<0> (Mcompar_pwm_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<1> (Mcompar_pwm_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<2> (Mcompar_pwm_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<3> (Mcompar_pwm_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_pwm_out_cmp_lt0000_cy<4> (Mcompar_pwm_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.269   0.420  Mcompar_pwm_out_cmp_lt0000_cy<5> (Mcompar_pwm_out_cmp_lt0000_cy<5>)
     INV:I->O              1   0.648   0.420  Mcompar_pwm_out_cmp_lt0000_cy<5>_inv_INV_0 (pwm_out)
     end scope: 'p'
     end scope: 'intensity'
     OBUF:I->O                 4.520          pwm_0_OBUF (pwm<0>)
    ----------------------------------------
    Total                      8.903ns (7.563ns logic, 1.340ns route)
                                       (84.9% logic, 15.1% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.52 secs
 
--> 

Total memory usage is 4513168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    7 (   0 filtered)

