$version Generated by VerilatedVcd $end
$date Wed Oct 19 13:18:54 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  8 w@! serial_sink_data [7:0] $end
  $var wire  1 o@! serial_sink_ready $end
  $var wire  1 g@! serial_sink_valid $end
  $var wire  8 _@! serial_source_data [7:0] $end
  $var wire  1 W@! serial_source_ready $end
  $var wire  1 O@! serial_source_valid $end
  $var wire  1 ?@! sim_trace $end
  $var wire  1 G@! sys_clk $end
  $scope module sim $end
   $var wire  2 )_ builder_array_muxed0 [1:0] $end
   $var wire 13 1_ builder_array_muxed1 [12:0] $end
   $var wire  1 9_ builder_array_muxed2 $end
   $var wire  1 A_ builder_array_muxed3 $end
   $var wire  1 I_ builder_array_muxed4 $end
   $var wire  1 Q_ builder_array_muxed5 $end
   $var wire  1 Y_ builder_array_muxed6 $end
   $var wire 20 eU builder_count [19:0] $end
   $var wire  6 WV builder_csr_bankarray_adr [5:0] $end
   $var wire 32 [T builder_csr_bankarray_csrbank0_bus_errors_r [31:0] $end
   $var wire  1 ?V builder_csr_bankarray_csrbank0_bus_errors_re $end
   $var wire 32 E! builder_csr_bankarray_csrbank0_bus_errors_w [31:0] $end
   $var wire  1 M! builder_csr_bankarray_csrbank0_bus_errors_we $end
   $var wire  2 }U builder_csr_bankarray_csrbank0_reset0_r [1:0] $end
   $var wire  1 uU builder_csr_bankarray_csrbank0_reset0_re $end
   $var wire  2 %! builder_csr_bankarray_csrbank0_reset0_w [1:0] $end
   $var wire  1 'V builder_csr_bankarray_csrbank0_reset0_we $end
   $var wire 32 [T builder_csr_bankarray_csrbank0_scratch0_r [31:0] $end
   $var wire  1 /V builder_csr_bankarray_csrbank0_scratch0_re $end
   $var wire 32 5! builder_csr_bankarray_csrbank0_scratch0_w [31:0] $end
   $var wire  1 7V builder_csr_bankarray_csrbank0_scratch0_we $end
   $var wire  1 GV builder_csr_bankarray_csrbank0_sel $end
   $var wire  4 )W builder_csr_bankarray_csrbank1_dfii_control0_r [3:0] $end
   $var wire  1 !W builder_csr_bankarray_csrbank1_dfii_control0_re $end
   $var wire  4 -5 builder_csr_bankarray_csrbank1_dfii_control0_w [3:0] $end
   $var wire  1 1W builder_csr_bankarray_csrbank1_dfii_control0_we $end
   $var wire 13 YW builder_csr_bankarray_csrbank1_dfii_pi0_address0_r [12:0] $end
   $var wire  1 QW builder_csr_bankarray_csrbank1_dfii_pi0_address0_re $end
   $var wire 13 q3 builder_csr_bankarray_csrbank1_dfii_pi0_address0_w [12:0] $end
   $var wire  1 aW builder_csr_bankarray_csrbank1_dfii_pi0_address0_we $end
   $var wire  2 }U builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_r [1:0] $end
   $var wire  1 iW builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_re $end
   $var wire  2 y3 builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_w [1:0] $end
   $var wire  1 qW builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_we $end
   $var wire  6 AW builder_csr_bankarray_csrbank1_dfii_pi0_command0_r [5:0] $end
   $var wire  1 9W builder_csr_bankarray_csrbank1_dfii_pi0_command0_re $end
   $var wire  6 m5 builder_csr_bankarray_csrbank1_dfii_pi0_command0_w [5:0] $end
   $var wire  1 IW builder_csr_bankarray_csrbank1_dfii_pi0_command0_we $end
   $var wire 32 [T builder_csr_bankarray_csrbank1_dfii_pi0_rddata_r [31:0] $end
   $var wire  1 +X builder_csr_bankarray_csrbank1_dfii_pi0_rddata_re $end
   $var wire 32 O6 builder_csr_bankarray_csrbank1_dfii_pi0_rddata_w [31:0] $end
   $var wire  1 W6 builder_csr_bankarray_csrbank1_dfii_pi0_rddata_we $end
   $var wire 32 [T builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_r [31:0] $end
   $var wire  1 yW builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_re $end
   $var wire 32 [4 builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_w [31:0] $end
   $var wire  1 #X builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_we $end
   $var wire  1 3X builder_csr_bankarray_csrbank1_sel $end
   $var wire  1 '6 builder_csr_bankarray_csrbank2_en0_r $end
   $var wire  1 cX builder_csr_bankarray_csrbank2_en0_re $end
   $var wire  1 c( builder_csr_bankarray_csrbank2_en0_w $end
   $var wire  1 kX builder_csr_bankarray_csrbank2_en0_we $end
   $var wire  1 '6 builder_csr_bankarray_csrbank2_ev_enable0_r $end
   $var wire  1 =Y builder_csr_bankarray_csrbank2_ev_enable0_re $end
   $var wire  1 /* builder_csr_bankarray_csrbank2_ev_enable0_w $end
   $var wire  1 EY builder_csr_bankarray_csrbank2_ev_enable0_we $end
   $var wire  1 '6 builder_csr_bankarray_csrbank2_ev_pending_r $end
   $var wire  1 5Y builder_csr_bankarray_csrbank2_ev_pending_re $end
   $var wire  1 M) builder_csr_bankarray_csrbank2_ev_pending_w $end
   $var wire  1 u) builder_csr_bankarray_csrbank2_ev_pending_we $end
   $var wire  1 '6 builder_csr_bankarray_csrbank2_ev_status_r $end
   $var wire  1 -Y builder_csr_bankarray_csrbank2_ev_status_re $end
   $var wire  1 E) builder_csr_bankarray_csrbank2_ev_status_w $end
   $var wire  1 e) builder_csr_bankarray_csrbank2_ev_status_we $end
   $var wire 32 [T builder_csr_bankarray_csrbank2_load0_r [31:0] $end
   $var wire  1 CX builder_csr_bankarray_csrbank2_load0_re $end
   $var wire 32 C( builder_csr_bankarray_csrbank2_load0_w [31:0] $end
   $var wire  1 KX builder_csr_bankarray_csrbank2_load0_we $end
   $var wire 32 [T builder_csr_bankarray_csrbank2_reload0_r [31:0] $end
   $var wire  1 SX builder_csr_bankarray_csrbank2_reload0_re $end
   $var wire 32 S( builder_csr_bankarray_csrbank2_reload0_w [31:0] $end
   $var wire  1 [X builder_csr_bankarray_csrbank2_reload0_we $end
   $var wire  1 MY builder_csr_bankarray_csrbank2_sel $end
   $var wire  1 '6 builder_csr_bankarray_csrbank2_update_value0_r $end
   $var wire  1 sX builder_csr_bankarray_csrbank2_update_value0_re $end
   $var wire  1 s( builder_csr_bankarray_csrbank2_update_value0_w $end
   $var wire  1 {X builder_csr_bankarray_csrbank2_update_value0_we $end
   $var wire 32 [T builder_csr_bankarray_csrbank2_value_r [31:0] $end
   $var wire  1 %Y builder_csr_bankarray_csrbank2_value_re $end
   $var wire 32 %) builder_csr_bankarray_csrbank2_value_w [31:0] $end
   $var wire  1 -) builder_csr_bankarray_csrbank2_value_we $end
   $var wire  2 }U builder_csr_bankarray_csrbank3_ev_enable0_r [1:0] $end
   $var wire  1 }Y builder_csr_bankarray_csrbank3_ev_enable0_re $end
   $var wire  2 /& builder_csr_bankarray_csrbank3_ev_enable0_w [1:0] $end
   $var wire  1 'Z builder_csr_bankarray_csrbank3_ev_enable0_we $end
   $var wire  2 }U builder_csr_bankarray_csrbank3_ev_pending_r [1:0] $end
   $var wire  1 uY builder_csr_bankarray_csrbank3_ev_pending_re $end
   $var wire  2 ]% builder_csr_bankarray_csrbank3_ev_pending_w [1:0] $end
   $var wire  1 e% builder_csr_bankarray_csrbank3_ev_pending_we $end
   $var wire  2 }U builder_csr_bankarray_csrbank3_ev_status_r [1:0] $end
   $var wire  1 mY builder_csr_bankarray_csrbank3_ev_status_re $end
   $var wire  2 E% builder_csr_bankarray_csrbank3_ev_status_w [1:0] $end
   $var wire  1 M% builder_csr_bankarray_csrbank3_ev_status_we $end
   $var wire  1 '6 builder_csr_bankarray_csrbank3_rxempty_r $end
   $var wire  1 eY builder_csr_bankarray_csrbank3_rxempty_re $end
   $var wire  1 C$ builder_csr_bankarray_csrbank3_rxempty_w $end
   $var wire  1 K$ builder_csr_bankarray_csrbank3_rxempty_we $end
   $var wire  1 '6 builder_csr_bankarray_csrbank3_rxfull_r $end
   $var wire  1 7Z builder_csr_bankarray_csrbank3_rxfull_re $end
   $var wire  1 W& builder_csr_bankarray_csrbank3_rxfull_w $end
   $var wire  1 _& builder_csr_bankarray_csrbank3_rxfull_we $end
   $var wire  1 ?Z builder_csr_bankarray_csrbank3_sel $end
   $var wire  1 '6 builder_csr_bankarray_csrbank3_txempty_r $end
   $var wire  1 /Z builder_csr_bankarray_csrbank3_txempty_re $end
   $var wire  1 ?& builder_csr_bankarray_csrbank3_txempty_w $end
   $var wire  1 G& builder_csr_bankarray_csrbank3_txempty_we $end
   $var wire  1 '6 builder_csr_bankarray_csrbank3_txfull_r $end
   $var wire  1 ]Y builder_csr_bankarray_csrbank3_txfull_re $end
   $var wire  1 +$ builder_csr_bankarray_csrbank3_txfull_w $end
   $var wire  1 3$ builder_csr_bankarray_csrbank3_txfull_we $end
   $var wire  8 _V builder_csr_bankarray_dat_r [7:0] $end
   $var wire 14 KT builder_csr_bankarray_interface0_bank_bus_adr [13:0] $end
   $var wire 32 mU builder_csr_bankarray_interface0_bank_bus_dat_r [31:0] $end
   $var wire 32 [T builder_csr_bankarray_interface0_bank_bus_dat_w [31:0] $end
   $var wire  1 ST builder_csr_bankarray_interface0_bank_bus_we $end
   $var wire 14 KT builder_csr_bankarray_interface1_bank_bus_adr [13:0] $end
   $var wire 32 wV builder_csr_bankarray_interface1_bank_bus_dat_r [31:0] $end
   $var wire 32 [T builder_csr_bankarray_interface1_bank_bus_dat_w [31:0] $end
   $var wire  1 ST builder_csr_bankarray_interface1_bank_bus_we $end
   $var wire 14 KT builder_csr_bankarray_interface2_bank_bus_adr [13:0] $end
   $var wire 32 ;X builder_csr_bankarray_interface2_bank_bus_dat_r [31:0] $end
   $var wire 32 [T builder_csr_bankarray_interface2_bank_bus_dat_w [31:0] $end
   $var wire  1 ST builder_csr_bankarray_interface2_bank_bus_we $end
   $var wire 14 KT builder_csr_bankarray_interface3_bank_bus_adr [13:0] $end
   $var wire 32 UY builder_csr_bankarray_interface3_bank_bus_dat_r [31:0] $end
   $var wire 32 [T builder_csr_bankarray_interface3_bank_bus_dat_w [31:0] $end
   $var wire  1 ST builder_csr_bankarray_interface3_bank_bus_we $end
   $var wire  1 gV builder_csr_bankarray_sel $end
   $var wire  1 oV builder_csr_bankarray_sel_r $end
   $var wire 14 KT builder_csr_bankarray_sram_bus_adr [13:0] $end
   $var wire 32 OV builder_csr_bankarray_sram_bus_dat_r [31:0] $end
   $var wire 32 [T builder_csr_bankarray_sram_bus_dat_w [31:0] $end
   $var wire  1 ST builder_csr_bankarray_sram_bus_we $end
   $var wire 14 KT builder_csr_interconnect_adr [13:0] $end
   $var wire 32 cT builder_csr_interconnect_dat_r [31:0] $end
   $var wire 32 [T builder_csr_interconnect_dat_w [31:0] $end
   $var wire  1 ST builder_csr_interconnect_we $end
   $var wire  1 ]U builder_done $end
   $var wire  1 ]! builder_error $end
   $var wire  1 =U builder_grant $end
   $var wire  2 5U builder_request [1:0] $end
   $var wire  1 ?J builder_rhs_array_muxed0 $end
   $var wire 13 GJ builder_rhs_array_muxed1 [12:0] $end
   $var wire  1 CL builder_rhs_array_muxed10 $end
   $var wire  1 3L builder_rhs_array_muxed11 $end
   $var wire 22 !7 builder_rhs_array_muxed12 [21:0] $end
   $var wire  1 w6 builder_rhs_array_muxed13 $end
   $var wire  1 g6 builder_rhs_array_muxed14 $end
   $var wire 22 Y7 builder_rhs_array_muxed15 [21:0] $end
   $var wire  1 Q7 builder_rhs_array_muxed16 $end
   $var wire  1 A7 builder_rhs_array_muxed17 $end
   $var wire 22 38 builder_rhs_array_muxed18 [21:0] $end
   $var wire  1 +8 builder_rhs_array_muxed19 $end
   $var wire  2 OJ builder_rhs_array_muxed2 [1:0] $end
   $var wire  1 y7 builder_rhs_array_muxed20 $end
   $var wire 22 k8 builder_rhs_array_muxed21 [21:0] $end
   $var wire  1 c8 builder_rhs_array_muxed22 $end
   $var wire  1 S8 builder_rhs_array_muxed23 $end
   $var wire 30 G" builder_rhs_array_muxed24 [29:0] $end
   $var wire 32 O" builder_rhs_array_muxed25 [31:0] $end
   $var wire  4 W" builder_rhs_array_muxed26 [3:0] $end
   $var wire  1 %U builder_rhs_array_muxed27 $end
   $var wire  1 g" builder_rhs_array_muxed28 $end
   $var wire  1 w" builder_rhs_array_muxed29 $end
   $var wire  1 wJ builder_rhs_array_muxed3 $end
   $var wire  3 !# builder_rhs_array_muxed30 [2:0] $end
   $var wire  2 # builder_rhs_array_muxed31 [1:0] $end
   $var wire  1 !K builder_rhs_array_muxed4 $end
   $var wire  1 oJ builder_rhs_array_muxed5 $end
   $var wire  1 YK builder_rhs_array_muxed6 $end
   $var wire 13 iK builder_rhs_array_muxed7 [12:0] $end
   $var wire  2 qK builder_rhs_array_muxed8 [1:0] $end
   $var wire  1 ;L builder_rhs_array_muxed9 $end
   $var wire  1 -U builder_shared_ack $end
   $var wire 30 G" builder_shared_adr [29:0] $end
   $var wire  2 # builder_shared_bte [1:0] $end
   $var wire  3 !# builder_shared_cti [2:0] $end
   $var wire  1 %U builder_shared_cyc $end
   $var wire 32 u! builder_shared_dat_r [31:0] $end
   $var wire 32 O" builder_shared_dat_w [31:0] $end
   $var wire  1 AE! builder_shared_err $end
   $var wire  4 W" builder_shared_sel [3:0] $end
   $var wire  1 g" builder_shared_stb $end
   $var wire  1 w" builder_shared_we $end
   $var wire 14 KT builder_simsoc_adr [13:0] $end
   $var wire 14 U] builder_simsoc_adr_next_value1 [13:0] $end
   $var wire  1 ]] builder_simsoc_adr_next_value_ce1 $end
   $var wire  3 _Z builder_simsoc_bankmachine0_next_state [2:0] $end
   $var wire  3 WZ builder_simsoc_bankmachine0_state [2:0] $end
   $var wire  3 oZ builder_simsoc_bankmachine1_next_state [2:0] $end
   $var wire  3 gZ builder_simsoc_bankmachine1_state [2:0] $end
   $var wire  3 ![ builder_simsoc_bankmachine2_next_state [2:0] $end
   $var wire  3 wZ builder_simsoc_bankmachine2_state [2:0] $end
   $var wire  3 1[ builder_simsoc_bankmachine3_next_state [2:0] $end
   $var wire  3 )[ builder_simsoc_bankmachine3_state [2:0] $end
   $var wire 32 cT builder_simsoc_dat_r [31:0] $end
   $var wire 32 [T builder_simsoc_dat_w [31:0] $end
   $var wire 32 E] builder_simsoc_dat_w_next_value0 [31:0] $end
   $var wire  1 M] builder_simsoc_dat_w_next_value_ce0 $end
   $var wire  2 %] builder_simsoc_fsm_next_state [1:0] $end
   $var wire  2 {\ builder_simsoc_fsm_state [1:0] $end
   $var wire  2 S\ builder_simsoc_fullmemorywe_next_state [1:0] $end
   $var wire  2 K\ builder_simsoc_fullmemorywe_state [1:0] $end
   $var wire  1 c\ builder_simsoc_litedramnativeportconverter_next_state $end
   $var wire  1 [\ builder_simsoc_litedramnativeportconverter_state $end
   $var wire  1 AE! builder_simsoc_locked0 $end
   $var wire  1 AE! builder_simsoc_locked1 $end
   $var wire  1 AE! builder_simsoc_locked2 $end
   $var wire  1 AE! builder_simsoc_locked3 $end
   $var wire  3 A[ builder_simsoc_multiplexer_next_state [2:0] $end
   $var wire  3 9[ builder_simsoc_multiplexer_state [2:0] $end
   $var wire  1 +\ builder_simsoc_new_master_rdata_valid0 $end
   $var wire  1 3\ builder_simsoc_new_master_rdata_valid1 $end
   $var wire  1 ;\ builder_simsoc_new_master_rdata_valid2 $end
   $var wire  1 C\ builder_simsoc_new_master_rdata_valid3 $end
   $var wire  1 oN builder_simsoc_new_master_rdata_valid4 $end
   $var wire  1 WN builder_simsoc_new_master_wdata_ready $end
   $var wire  2 OZ builder_simsoc_refresher_next_state [1:0] $end
   $var wire  2 GZ builder_simsoc_refresher_state [1:0] $end
   $var wire  1 Q[ builder_simsoc_roundrobin0_ce $end
   $var wire  1 AE! builder_simsoc_roundrobin0_grant $end
   $var wire  1 I[ builder_simsoc_roundrobin0_request $end
   $var wire  1 a[ builder_simsoc_roundrobin1_ce $end
   $var wire  1 AE! builder_simsoc_roundrobin1_grant $end
   $var wire  1 Y[ builder_simsoc_roundrobin1_request $end
   $var wire  1 q[ builder_simsoc_roundrobin2_ce $end
   $var wire  1 AE! builder_simsoc_roundrobin2_grant $end
   $var wire  1 i[ builder_simsoc_roundrobin2_request $end
   $var wire  1 #\ builder_simsoc_roundrobin3_ce $end
   $var wire  1 AE! builder_simsoc_roundrobin3_grant $end
   $var wire  1 y[ builder_simsoc_roundrobin3_request $end
   $var wire  1 ST builder_simsoc_we $end
   $var wire  1 e] builder_simsoc_we_next_value2 $end
   $var wire  1 m] builder_simsoc_we_next_value_ce2 $end
   $var wire  2 =] builder_simsoc_wishbone2csr_next_state [1:0] $end
   $var wire  2 5] builder_simsoc_wishbone2csr_state [1:0] $end
   $var wire  1 {T builder_simsoc_wishbone_ack $end
   $var wire 30 G" builder_simsoc_wishbone_adr [29:0] $end
   $var wire  2 # builder_simsoc_wishbone_bte [1:0] $end
   $var wire  3 !# builder_simsoc_wishbone_cti [2:0] $end
   $var wire  1 sT builder_simsoc_wishbone_cyc $end
   $var wire 32 kT builder_simsoc_wishbone_dat_r [31:0] $end
   $var wire 32 O" builder_simsoc_wishbone_dat_w [31:0] $end
   $var wire  1 AE! builder_simsoc_wishbone_err $end
   $var wire  4 W" builder_simsoc_wishbone_sel [3:0] $end
   $var wire  1 g" builder_simsoc_wishbone_stb $end
   $var wire  1 w" builder_simsoc_wishbone_we $end
   $var wire  4 EU builder_slave_sel [3:0] $end
   $var wire  4 MU builder_slave_sel_r [3:0] $end
   $var wire 23 u] builder_slice_proxy0 [22:0] $end
   $var wire 23 }] builder_slice_proxy1 [22:0] $end
   $var wire 23 '^ builder_slice_proxy2 [22:0] $end
   $var wire 23 /^ builder_slice_proxy3 [22:0] $end
   $var wire 23 7^ builder_slice_proxy4 [22:0] $end
   $var wire 23 ?^ builder_slice_proxy5 [22:0] $end
   $var wire 23 G^ builder_slice_proxy6 [22:0] $end
   $var wire 23 O^ builder_slice_proxy7 [22:0] $end
   $var wire  1 W^ builder_t_array_muxed0 $end
   $var wire  1 _^ builder_t_array_muxed1 $end
   $var wire  1 g^ builder_t_array_muxed2 $end
   $var wire  1 o^ builder_t_array_muxed3 $end
   $var wire  1 w^ builder_t_array_muxed4 $end
   $var wire  1 !_ builder_t_array_muxed5 $end
   $var wire  1 UU builder_wait $end
   $var wire  9 U#! data_mem_grain0_adr0 [8:0] $end
   $var wire  9 G$! data_mem_grain10_adr0 [8:0] $end
   $var wire  9 O$! data_mem_grain11_adr0 [8:0] $end
   $var wire  9 W$! data_mem_grain12_adr0 [8:0] $end
   $var wire  9 _$! data_mem_grain13_adr0 [8:0] $end
   $var wire  9 g$! data_mem_grain14_adr0 [8:0] $end
   $var wire  9 o$! data_mem_grain15_adr0 [8:0] $end
   $var wire  9 ]#! data_mem_grain1_adr0 [8:0] $end
   $var wire  9 e#! data_mem_grain2_adr0 [8:0] $end
   $var wire  9 m#! data_mem_grain3_adr0 [8:0] $end
   $var wire  9 u#! data_mem_grain4_adr0 [8:0] $end
   $var wire  9 }#! data_mem_grain5_adr0 [8:0] $end
   $var wire  9 '$! data_mem_grain6_adr0 [8:0] $end
   $var wire  9 /$! data_mem_grain7_adr0 [8:0] $end
   $var wire  9 7$! data_mem_grain8_adr0 [8:0] $end
   $var wire  9 ?$! data_mem_grain9_adr0 [8:0] $end
   $var wire  1 a+ main_activate $end
   $var wire  1 a+ main_activates0 $end
   $var wire  1 a+ main_activates1 $end
   $var wire  1 a+ main_activates2 $end
   $var wire  1 a+ main_activates3 $end
   $var wire  2 sP main_adr_offset_r [1:0] $end
   $var wire  1 ;, main_bank_write0 $end
   $var wire  1 m- main_bank_write1 $end
   $var wire  1 A/ main_bank_write2 $end
   $var wire  1 s0 main_bank_write3 $end
   $var wire  9 C, main_bank_write_col0 [8:0] $end
   $var wire  9 u- main_bank_write_col1 [8:0] $end
   $var wire  9 I/ main_bank_write_col2 [8:0] $end
   $var wire  9 {0 main_bank_write_col3 [8:0] $end
   $var wire  1 #, main_bankmodel0_activate $end
   $var wire 13 +, main_bankmodel0_activate_row [12:0] $end
   $var wire  1 c, main_bankmodel0_active $end
   $var wire  1 3, main_bankmodel0_precharge $end
   $var wire 22 M- main_bankmodel0_rdaddr [21:0] $end
   $var wire  1 K, main_bankmodel0_read $end
   $var wire  9 S, main_bankmodel0_read_col [8:0] $end
   $var wire 32 [, main_bankmodel0_read_data [31:0] $end
   $var wire 22 5- main_bankmodel0_read_port_adr [21:0] $end
   $var wire 32 =- main_bankmodel0_read_port_dat_r [31:0] $end
   $var wire 13 k, main_bankmodel0_row [12:0] $end
   $var wire 22 E- main_bankmodel0_wraddr [21:0] $end
   $var wire  1 ;, main_bankmodel0_write $end
   $var wire  9 C, main_bankmodel0_write_col [8:0] $end
   $var wire 32 1+ main_bankmodel0_write_data [31:0] $end
   $var wire  4 A+ main_bankmodel0_write_mask [3:0] $end
   $var wire 22 s, main_bankmodel0_write_port_adr [21:0] $end
   $var wire 32 {, main_bankmodel0_write_port_dat_r [31:0] $end
   $var wire 32 -- main_bankmodel0_write_port_dat_w [31:0] $end
   $var wire  4 %- main_bankmodel0_write_port_we [3:0] $end
   $var wire  1 U- main_bankmodel1_activate $end
   $var wire 13 ]- main_bankmodel1_activate_row [12:0] $end
   $var wire  1 7. main_bankmodel1_active $end
   $var wire  1 e- main_bankmodel1_precharge $end
   $var wire 22 !/ main_bankmodel1_rdaddr [21:0] $end
   $var wire  1 }- main_bankmodel1_read $end
   $var wire  9 '. main_bankmodel1_read_col [8:0] $end
   $var wire 32 /. main_bankmodel1_read_data [31:0] $end
   $var wire 22 g. main_bankmodel1_read_port_adr [21:0] $end
   $var wire 32 o. main_bankmodel1_read_port_dat_r [31:0] $end
   $var wire 13 ?. main_bankmodel1_row [12:0] $end
   $var wire 22 w. main_bankmodel1_wraddr [21:0] $end
   $var wire  1 m- main_bankmodel1_write $end
   $var wire  9 u- main_bankmodel1_write_col [8:0] $end
   $var wire 32 1+ main_bankmodel1_write_data [31:0] $end
   $var wire  4 A+ main_bankmodel1_write_mask [3:0] $end
   $var wire 22 G. main_bankmodel1_write_port_adr [21:0] $end
   $var wire 32 O. main_bankmodel1_write_port_dat_r [31:0] $end
   $var wire 32 _. main_bankmodel1_write_port_dat_w [31:0] $end
   $var wire  4 W. main_bankmodel1_write_port_we [3:0] $end
   $var wire  1 )/ main_bankmodel2_activate $end
   $var wire 13 1/ main_bankmodel2_activate_row [12:0] $end
   $var wire  1 i/ main_bankmodel2_active $end
   $var wire  1 9/ main_bankmodel2_precharge $end
   $var wire 22 S0 main_bankmodel2_rdaddr [21:0] $end
   $var wire  1 Q/ main_bankmodel2_read $end
   $var wire  9 Y/ main_bankmodel2_read_col [8:0] $end
   $var wire 32 a/ main_bankmodel2_read_data [31:0] $end
   $var wire 22 ;0 main_bankmodel2_read_port_adr [21:0] $end
   $var wire 32 C0 main_bankmodel2_read_port_dat_r [31:0] $end
   $var wire 13 q/ main_bankmodel2_row [12:0] $end
   $var wire 22 K0 main_bankmodel2_wraddr [21:0] $end
   $var wire  1 A/ main_bankmodel2_write $end
   $var wire  9 I/ main_bankmodel2_write_col [8:0] $end
   $var wire 32 1+ main_bankmodel2_write_data [31:0] $end
   $var wire  4 A+ main_bankmodel2_write_mask [3:0] $end
   $var wire 22 y/ main_bankmodel2_write_port_adr [21:0] $end
   $var wire 32 #0 main_bankmodel2_write_port_dat_r [31:0] $end
   $var wire 32 30 main_bankmodel2_write_port_dat_w [31:0] $end
   $var wire  4 +0 main_bankmodel2_write_port_we [3:0] $end
   $var wire  1 [0 main_bankmodel3_activate $end
   $var wire 13 c0 main_bankmodel3_activate_row [12:0] $end
   $var wire  1 =1 main_bankmodel3_active $end
   $var wire  1 k0 main_bankmodel3_precharge $end
   $var wire 22 '2 main_bankmodel3_rdaddr [21:0] $end
   $var wire  1 %1 main_bankmodel3_read $end
   $var wire  9 -1 main_bankmodel3_read_col [8:0] $end
   $var wire 32 51 main_bankmodel3_read_data [31:0] $end
   $var wire 22 m1 main_bankmodel3_read_port_adr [21:0] $end
   $var wire 32 u1 main_bankmodel3_read_port_dat_r [31:0] $end
   $var wire 13 E1 main_bankmodel3_row [12:0] $end
   $var wire 22 }1 main_bankmodel3_wraddr [21:0] $end
   $var wire  1 s0 main_bankmodel3_write $end
   $var wire  9 {0 main_bankmodel3_write_col [8:0] $end
   $var wire 32 1+ main_bankmodel3_write_data [31:0] $end
   $var wire  4 A+ main_bankmodel3_write_mask [3:0] $end
   $var wire 22 M1 main_bankmodel3_write_port_adr [21:0] $end
   $var wire 32 U1 main_bankmodel3_write_port_dat_r [31:0] $end
   $var wire 32 e1 main_bankmodel3_write_port_dat_w [31:0] $end
   $var wire  4 ]1 main_bankmodel3_write_port_we [3:0] $end
   $var wire  1 /2 main_banks_read $end
   $var wire 32 72 main_banks_read_data [31:0] $end
   $var wire  1 ]! main_bus_error $end
   $var wire 32 E! main_bus_errors [31:0] $end
   $var wire  1 U! main_bus_errors_re $end
   $var wire 32 E! main_bus_errors_status [31:0] $end
   $var wire  1 M! main_bus_errors_we $end
   $var wire  1 { main_cpu_rst $end
   $var wire  9 ;P main_data_port_adr [8:0] $end
   $var wire 128 9O main_data_port_dat_r [127:0] $end
   $var wire 128 KP main_data_port_dat_w [127:0] $end
   $var wire 16 CP main_data_port_we [15:0] $end
   $var wire  1 7" main_dbus_ack $end
   $var wire 30 ?z main_dbus_adr [29:0] $end
   $var wire  2 IE! main_dbus_bte [1:0] $end
   $var wire  3 ?" main_dbus_cti [2:0] $end
   $var wire  1 Wz main_dbus_cyc $end
   $var wire 32 u! main_dbus_dat_r [31:0] $end
   $var wire 32 Gz main_dbus_dat_w [31:0] $end
   $var wire  1 AE! main_dbus_err $end
   $var wire  4 Oz main_dbus_sel [3:0] $end
   $var wire  1 Wz main_dbus_stb $end
   $var wire  1 _z main_dbus_we $end
   $var wire  1 + main_dfi_p0_act_n $end
   $var wire 13 G* main_dfi_p0_address [12:0] $end
   $var wire  2 O* main_dfi_p0_bank [1:0] $end
   $var wire  1 W* main_dfi_p0_cas_n $end
   $var wire  1 w* main_dfi_p0_cke $end
   $var wire  1 _* main_dfi_p0_cs_n $end
   $var wire  1 !+ main_dfi_p0_odt $end
   $var wire  1 g* main_dfi_p0_ras_n $end
   $var wire 32 Q+ main_dfi_p0_rddata [31:0] $end
   $var wire  1 I+ main_dfi_p0_rddata_en $end
   $var wire  1 Y+ main_dfi_p0_rddata_valid $end
   $var wire  1 )+ main_dfi_p0_reset_n $end
   $var wire  1 o* main_dfi_p0_we_n $end
   $var wire 32 1+ main_dfi_p0_wrdata [31:0] $end
   $var wire  1 9+ main_dfi_p0_wrdata_en $end
   $var wire  4 A+ main_dfi_p0_wrdata_mask [3:0] $end
   $var wire  1 /" main_ibus_ack $end
   $var wire 30 /z main_ibus_adr [29:0] $end
   $var wire  2 IE! main_ibus_bte [1:0] $end
   $var wire  3 7z main_ibus_cti [2:0] $end
   $var wire  1 }! main_ibus_cyc $end
   $var wire 32 u! main_ibus_dat_r [31:0] $end
   $var wire 32 1E! main_ibus_dat_w [31:0] $end
   $var wire  1 AE! main_ibus_err $end
   $var wire  4 9E! main_ibus_sel [3:0] $end
   $var wire  1 '" main_ibus_stb $end
   $var wire  1 AE! main_ibus_we $end
   $var wire  1 k main_int_rst $end
   $var wire  1 +P main_interface_ack $end
   $var wire 30 1O main_interface_adr [29:0] $end
   $var wire  1 yO main_interface_cyc $end
   $var wire 128 YO main_interface_dat_r [127:0] $end
   $var wire 128 9O main_interface_dat_w [127:0] $end
   $var wire 16 yE! main_interface_sel [15:0] $end
   $var wire  1 #P main_interface_stb $end
   $var wire  1 3P main_interface_we $end
   $var wire 32 m! main_interrupt [31:0] $end
   $var wire  1 ?2 main_new_banks_read0 $end
   $var wire  1 O2 main_new_banks_read1 $end
   $var wire  1 _2 main_new_banks_read2 $end
   $var wire  1 Y+ main_new_banks_read3 $end
   $var wire 32 G2 main_new_banks_read_data0 [31:0] $end
   $var wire 32 W2 main_new_banks_read_data1 [31:0] $end
   $var wire 32 g2 main_new_banks_read_data2 [31:0] $end
   $var wire 32 Q+ main_new_banks_read_data3 [31:0] $end
   $var wire 24 GN main_port_cmd_payload_addr [23:0] $end
   $var wire  1 ?N main_port_cmd_payload_we $end
   $var wire  1 7N main_port_cmd_ready $end
   $var wire  1 /N main_port_cmd_valid $end
   $var wire  1 AE! main_port_rdata_first $end
   $var wire  1 AE! main_port_rdata_last $end
   $var wire 32 a3 main_port_rdata_payload_data [31:0] $end
   $var wire  1 )E! main_port_rdata_ready $end
   $var wire  1 oN main_port_rdata_valid $end
   $var wire  1 AE! main_port_wdata_first $end
   $var wire  1 AE! main_port_wdata_last $end
   $var wire 32 _N main_port_wdata_payload_data [31:0] $end
   $var wire  4 gN main_port_wdata_payload_we [3:0] $end
   $var wire  1 WN main_port_wdata_ready $end
   $var wire  1 ON main_port_wdata_valid $end
   $var wire  1 i+ main_precharge $end
   $var wire  1 i+ main_precharges0 $end
   $var wire  1 i+ main_precharges1 $end
   $var wire  1 i+ main_precharges2 $end
   $var wire  1 i+ main_precharges3 $end
   $var wire 11 I# main_ram_adr [10:0] $end
   $var wire  1 AE! main_ram_adr_burst $end
   $var wire  1 A# main_ram_bus_ram_bus_ack $end
   $var wire 30 G" main_ram_bus_ram_bus_adr [29:0] $end
   $var wire  2 # main_ram_bus_ram_bus_bte [1:0] $end
   $var wire  3 !# main_ram_bus_ram_bus_cti [2:0] $end
   $var wire  1 9# main_ram_bus_ram_bus_cyc $end
   $var wire 32 1# main_ram_bus_ram_bus_dat_r [31:0] $end
   $var wire 32 O" main_ram_bus_ram_bus_dat_w [31:0] $end
   $var wire  1 AE! main_ram_bus_ram_bus_err $end
   $var wire  4 W" main_ram_bus_ram_bus_sel [3:0] $end
   $var wire  1 g" main_ram_bus_ram_bus_stb $end
   $var wire  1 w" main_ram_bus_ram_bus_we $end
   $var wire 32 1# main_ram_dat_r [31:0] $end
   $var wire 32 O" main_ram_dat_w [31:0] $end
   $var wire  4 Q# main_ram_we [3:0] $end
   $var wire  1 y+ main_read $end
   $var wire  1 y+ main_reads0 $end
   $var wire  1 y+ main_reads1 $end
   $var wire  1 y+ main_reads2 $end
   $var wire  1 y+ main_reads3 $end
   $var wire  1 e! main_reset $end
   $var wire  1 -! main_reset_re $end
   $var wire  2 %! main_reset_storage [1:0] $end
   $var wire  1 =! main_scratch_re $end
   $var wire 32 5! main_scratch_storage [31:0] $end
   $var wire  1 76 main_sdram_address_re $end
   $var wire 13 q3 main_sdram_address_storage [12:0] $end
   $var wire  1 ?6 main_sdram_baddress_re $end
   $var wire  2 y3 main_sdram_baddress_storage [1:0] $end
   $var wire  1 a; main_sdram_bankmachine0_auto_precharge $end
   $var wire 13 ); main_sdram_bankmachine0_cmd_payload_a [12:0] $end
   $var wire  2 IE! main_sdram_bankmachine0_cmd_payload_ba [1:0] $end
   $var wire  1 1; main_sdram_bankmachine0_cmd_payload_cas $end
   $var wire  1 I; main_sdram_bankmachine0_cmd_payload_is_cmd $end
   $var wire  1 Q; main_sdram_bankmachine0_cmd_payload_is_read $end
   $var wire  1 Y; main_sdram_bankmachine0_cmd_payload_is_write $end
   $var wire  1 9; main_sdram_bankmachine0_cmd_payload_ras $end
   $var wire  1 A; main_sdram_bankmachine0_cmd_payload_we $end
   $var wire  1 !; main_sdram_bankmachine0_cmd_ready $end
   $var wire  1 w: main_sdram_bankmachine0_cmd_valid $end
   $var wire  3 [< main_sdram_bankmachine0_consume [2:0] $end
   $var wire  1 s< main_sdram_bankmachine0_do_read $end
   $var wire  1 AE! main_sdram_bankmachine0_fifo_in_first $end
   $var wire  1 AE! main_sdram_bankmachine0_fifo_in_last $end
   $var wire 22 !7 main_sdram_bankmachine0_fifo_in_payload_addr [21:0] $end
   $var wire  1 w6 main_sdram_bankmachine0_fifo_in_payload_we $end
   $var wire  1 y; main_sdram_bankmachine0_fifo_out_first $end
   $var wire  1 #< main_sdram_bankmachine0_fifo_out_last $end
   $var wire 22 3< main_sdram_bankmachine0_fifo_out_payload_addr [21:0] $end
   $var wire  1 +< main_sdram_bankmachine0_fifo_out_payload_we $end
   $var wire  4 K< main_sdram_bankmachine0_level [3:0] $end
   $var wire  1 y; main_sdram_bankmachine0_pipe_valid_sink_first $end
   $var wire  1 #< main_sdram_bankmachine0_pipe_valid_sink_last $end
   $var wire 22 3< main_sdram_bankmachine0_pipe_valid_sink_payload_addr [21:0] $end
   $var wire  1 +< main_sdram_bankmachine0_pipe_valid_sink_payload_we $end
   $var wire  1 q; main_sdram_bankmachine0_pipe_valid_sink_ready $end
   $var wire  1 i; main_sdram_bankmachine0_pipe_valid_sink_valid $end
   $var wire  1 -= main_sdram_bankmachine0_pipe_valid_source_first $end
   $var wire  1 5= main_sdram_bankmachine0_pipe_valid_source_last $end
   $var wire 22 E= main_sdram_bankmachine0_pipe_valid_source_payload_addr [21:0] $end
   $var wire  1 == main_sdram_bankmachine0_pipe_valid_source_payload_we $end
   $var wire  1 %= main_sdram_bankmachine0_pipe_valid_source_ready $end
   $var wire  1 {< main_sdram_bankmachine0_pipe_valid_source_valid $end
   $var wire  3 S< main_sdram_bankmachine0_produce [2:0] $end
   $var wire  3 [< main_sdram_bankmachine0_rdport_adr [2:0] $end
   $var wire 25 C< main_sdram_bankmachine0_rdport_dat_r [24:0] $end
   $var wire  1 o: main_sdram_bankmachine0_refresh_gnt $end
   $var wire  1 59 main_sdram_bankmachine0_refresh_req $end
   $var wire  1 AE! main_sdram_bankmachine0_replace $end
   $var wire 22 !7 main_sdram_bankmachine0_req_addr [21:0] $end
   $var wire  1 )7 main_sdram_bankmachine0_req_lock $end
   $var wire  1 97 main_sdram_bankmachine0_req_rdata_valid $end
   $var wire  1 o6 main_sdram_bankmachine0_req_ready $end
   $var wire  1 g6 main_sdram_bankmachine0_req_valid $end
   $var wire  1 17 main_sdram_bankmachine0_req_wdata_ready $end
   $var wire  1 w6 main_sdram_bankmachine0_req_we $end
   $var wire 13 M= main_sdram_bankmachine0_row [12:0] $end
   $var wire  1 m= main_sdram_bankmachine0_row_close $end
   $var wire  1 u= main_sdram_bankmachine0_row_col_n_addr_sel $end
   $var wire  1 ]= main_sdram_bankmachine0_row_hit $end
   $var wire  1 e= main_sdram_bankmachine0_row_open $end
   $var wire  1 U= main_sdram_bankmachine0_row_opened $end
   $var wire  1 AE! main_sdram_bankmachine0_sink_first $end
   $var wire  1 AE! main_sdram_bankmachine0_sink_last $end
   $var wire 22 !7 main_sdram_bankmachine0_sink_payload_addr [21:0] $end
   $var wire  1 w6 main_sdram_bankmachine0_sink_payload_we $end
   $var wire  1 o6 main_sdram_bankmachine0_sink_ready $end
   $var wire  1 y; main_sdram_bankmachine0_sink_sink_first $end
   $var wire  1 #< main_sdram_bankmachine0_sink_sink_last $end
   $var wire 22 3< main_sdram_bankmachine0_sink_sink_payload_addr [21:0] $end
   $var wire  1 +< main_sdram_bankmachine0_sink_sink_payload_we $end
   $var wire  1 q; main_sdram_bankmachine0_sink_sink_ready $end
   $var wire  1 i; main_sdram_bankmachine0_sink_sink_valid $end
   $var wire  1 g6 main_sdram_bankmachine0_sink_valid $end
   $var wire  1 y; main_sdram_bankmachine0_source_first $end
   $var wire  1 #< main_sdram_bankmachine0_source_last $end
   $var wire 22 3< main_sdram_bankmachine0_source_payload_addr [21:0] $end
   $var wire  1 +< main_sdram_bankmachine0_source_payload_we $end
   $var wire  1 q; main_sdram_bankmachine0_source_ready $end
   $var wire  1 -= main_sdram_bankmachine0_source_source_first $end
   $var wire  1 5= main_sdram_bankmachine0_source_source_last $end
   $var wire 22 E= main_sdram_bankmachine0_source_source_payload_addr [21:0] $end
   $var wire  1 == main_sdram_bankmachine0_source_source_payload_we $end
   $var wire  1 %= main_sdram_bankmachine0_source_source_ready $end
   $var wire  1 {< main_sdram_bankmachine0_source_source_valid $end
   $var wire  1 i; main_sdram_bankmachine0_source_valid $end
   $var wire 25 ;< main_sdram_bankmachine0_syncfifo0_din [24:0] $end
   $var wire 25 C< main_sdram_bankmachine0_syncfifo0_dout [24:0] $end
   $var wire  1 q; main_sdram_bankmachine0_syncfifo0_re $end
   $var wire  1 i; main_sdram_bankmachine0_syncfifo0_readable $end
   $var wire  1 g6 main_sdram_bankmachine0_syncfifo0_we $end
   $var wire  1 o6 main_sdram_bankmachine0_syncfifo0_writable $end
   $var wire  3 W> main_sdram_bankmachine0_trascon_count [2:0] $end
   $var wire  1 O> main_sdram_bankmachine0_trascon_ready $end
   $var wire  1 7> main_sdram_bankmachine0_trascon_valid $end
   $var wire  3 G> main_sdram_bankmachine0_trccon_count [2:0] $end
   $var wire  1 ?> main_sdram_bankmachine0_trccon_ready $end
   $var wire  1 7> main_sdram_bankmachine0_trccon_valid $end
   $var wire  3 /> main_sdram_bankmachine0_twtpcon_count [2:0] $end
   $var wire  1 '> main_sdram_bankmachine0_twtpcon_ready $end
   $var wire  1 }= main_sdram_bankmachine0_twtpcon_valid $end
   $var wire  3 c< main_sdram_bankmachine0_wrport_adr [2:0] $end
   $var wire 25 1{ main_sdram_bankmachine0_wrport_dat_r [24:0] $end
   $var wire 25 ;< main_sdram_bankmachine0_wrport_dat_w [24:0] $end
   $var wire  1 k< main_sdram_bankmachine0_wrport_we $end
   $var wire  1 Q? main_sdram_bankmachine1_auto_precharge $end
   $var wire 13 w> main_sdram_bankmachine1_cmd_payload_a [12:0] $end
   $var wire  2 aE! main_sdram_bankmachine1_cmd_payload_ba [1:0] $end
   $var wire  1 !? main_sdram_bankmachine1_cmd_payload_cas $end
   $var wire  1 9? main_sdram_bankmachine1_cmd_payload_is_cmd $end
   $var wire  1 A? main_sdram_bankmachine1_cmd_payload_is_read $end
   $var wire  1 I? main_sdram_bankmachine1_cmd_payload_is_write $end
   $var wire  1 )? main_sdram_bankmachine1_cmd_payload_ras $end
   $var wire  1 1? main_sdram_bankmachine1_cmd_payload_we $end
   $var wire  1 o> main_sdram_bankmachine1_cmd_ready $end
   $var wire  1 g> main_sdram_bankmachine1_cmd_valid $end
   $var wire  3 K@ main_sdram_bankmachine1_consume [2:0] $end
   $var wire  1 c@ main_sdram_bankmachine1_do_read $end
   $var wire  1 AE! main_sdram_bankmachine1_fifo_in_first $end
   $var wire  1 AE! main_sdram_bankmachine1_fifo_in_last $end
   $var wire 22 Y7 main_sdram_bankmachine1_fifo_in_payload_addr [21:0] $end
   $var wire  1 Q7 main_sdram_bankmachine1_fifo_in_payload_we $end
   $var wire  1 i? main_sdram_bankmachine1_fifo_out_first $end
   $var wire  1 q? main_sdram_bankmachine1_fifo_out_last $end
   $var wire 22 #@ main_sdram_bankmachine1_fifo_out_payload_addr [21:0] $end
   $var wire  1 y? main_sdram_bankmachine1_fifo_out_payload_we $end
   $var wire  4 ;@ main_sdram_bankmachine1_level [3:0] $end
   $var wire  1 i? main_sdram_bankmachine1_pipe_valid_sink_first $end
   $var wire  1 q? main_sdram_bankmachine1_pipe_valid_sink_last $end
   $var wire 22 #@ main_sdram_bankmachine1_pipe_valid_sink_payload_addr [21:0] $end
   $var wire  1 y? main_sdram_bankmachine1_pipe_valid_sink_payload_we $end
   $var wire  1 a? main_sdram_bankmachine1_pipe_valid_sink_ready $end
   $var wire  1 Y? main_sdram_bankmachine1_pipe_valid_sink_valid $end
   $var wire  1 {@ main_sdram_bankmachine1_pipe_valid_source_first $end
   $var wire  1 %A main_sdram_bankmachine1_pipe_valid_source_last $end
   $var wire 22 5A main_sdram_bankmachine1_pipe_valid_source_payload_addr [21:0] $end
   $var wire  1 -A main_sdram_bankmachine1_pipe_valid_source_payload_we $end
   $var wire  1 s@ main_sdram_bankmachine1_pipe_valid_source_ready $end
   $var wire  1 k@ main_sdram_bankmachine1_pipe_valid_source_valid $end
   $var wire  3 C@ main_sdram_bankmachine1_produce [2:0] $end
   $var wire  3 K@ main_sdram_bankmachine1_rdport_adr [2:0] $end
   $var wire 25 3@ main_sdram_bankmachine1_rdport_dat_r [24:0] $end
   $var wire  1 _> main_sdram_bankmachine1_refresh_gnt $end
   $var wire  1 59 main_sdram_bankmachine1_refresh_req $end
   $var wire  1 AE! main_sdram_bankmachine1_replace $end
   $var wire 22 Y7 main_sdram_bankmachine1_req_addr [21:0] $end
   $var wire  1 a7 main_sdram_bankmachine1_req_lock $end
   $var wire  1 q7 main_sdram_bankmachine1_req_rdata_valid $end
   $var wire  1 I7 main_sdram_bankmachine1_req_ready $end
   $var wire  1 A7 main_sdram_bankmachine1_req_valid $end
   $var wire  1 i7 main_sdram_bankmachine1_req_wdata_ready $end
   $var wire  1 Q7 main_sdram_bankmachine1_req_we $end
   $var wire 13 =A main_sdram_bankmachine1_row [12:0] $end
   $var wire  1 ]A main_sdram_bankmachine1_row_close $end
   $var wire  1 eA main_sdram_bankmachine1_row_col_n_addr_sel $end
   $var wire  1 MA main_sdram_bankmachine1_row_hit $end
   $var wire  1 UA main_sdram_bankmachine1_row_open $end
   $var wire  1 EA main_sdram_bankmachine1_row_opened $end
   $var wire  1 AE! main_sdram_bankmachine1_sink_first $end
   $var wire  1 AE! main_sdram_bankmachine1_sink_last $end
   $var wire 22 Y7 main_sdram_bankmachine1_sink_payload_addr [21:0] $end
   $var wire  1 Q7 main_sdram_bankmachine1_sink_payload_we $end
   $var wire  1 I7 main_sdram_bankmachine1_sink_ready $end
   $var wire  1 i? main_sdram_bankmachine1_sink_sink_first $end
   $var wire  1 q? main_sdram_bankmachine1_sink_sink_last $end
   $var wire 22 #@ main_sdram_bankmachine1_sink_sink_payload_addr [21:0] $end
   $var wire  1 y? main_sdram_bankmachine1_sink_sink_payload_we $end
   $var wire  1 a? main_sdram_bankmachine1_sink_sink_ready $end
   $var wire  1 Y? main_sdram_bankmachine1_sink_sink_valid $end
   $var wire  1 A7 main_sdram_bankmachine1_sink_valid $end
   $var wire  1 i? main_sdram_bankmachine1_source_first $end
   $var wire  1 q? main_sdram_bankmachine1_source_last $end
   $var wire 22 #@ main_sdram_bankmachine1_source_payload_addr [21:0] $end
   $var wire  1 y? main_sdram_bankmachine1_source_payload_we $end
   $var wire  1 a? main_sdram_bankmachine1_source_ready $end
   $var wire  1 {@ main_sdram_bankmachine1_source_source_first $end
   $var wire  1 %A main_sdram_bankmachine1_source_source_last $end
   $var wire 22 5A main_sdram_bankmachine1_source_source_payload_addr [21:0] $end
   $var wire  1 -A main_sdram_bankmachine1_source_source_payload_we $end
   $var wire  1 s@ main_sdram_bankmachine1_source_source_ready $end
   $var wire  1 k@ main_sdram_bankmachine1_source_source_valid $end
   $var wire  1 Y? main_sdram_bankmachine1_source_valid $end
   $var wire 25 +@ main_sdram_bankmachine1_syncfifo1_din [24:0] $end
   $var wire 25 3@ main_sdram_bankmachine1_syncfifo1_dout [24:0] $end
   $var wire  1 a? main_sdram_bankmachine1_syncfifo1_re $end
   $var wire  1 Y? main_sdram_bankmachine1_syncfifo1_readable $end
   $var wire  1 A7 main_sdram_bankmachine1_syncfifo1_we $end
   $var wire  1 I7 main_sdram_bankmachine1_syncfifo1_writable $end
   $var wire  3 GB main_sdram_bankmachine1_trascon_count [2:0] $end
   $var wire  1 ?B main_sdram_bankmachine1_trascon_ready $end
   $var wire  1 'B main_sdram_bankmachine1_trascon_valid $end
   $var wire  3 7B main_sdram_bankmachine1_trccon_count [2:0] $end
   $var wire  1 /B main_sdram_bankmachine1_trccon_ready $end
   $var wire  1 'B main_sdram_bankmachine1_trccon_valid $end
   $var wire  3 }A main_sdram_bankmachine1_twtpcon_count [2:0] $end
   $var wire  1 uA main_sdram_bankmachine1_twtpcon_ready $end
   $var wire  1 mA main_sdram_bankmachine1_twtpcon_valid $end
   $var wire  3 S@ main_sdram_bankmachine1_wrport_adr [2:0] $end
   $var wire 25 9{ main_sdram_bankmachine1_wrport_dat_r [24:0] $end
   $var wire 25 +@ main_sdram_bankmachine1_wrport_dat_w [24:0] $end
   $var wire  1 [@ main_sdram_bankmachine1_wrport_we $end
   $var wire  1 AC main_sdram_bankmachine2_auto_precharge $end
   $var wire 13 gB main_sdram_bankmachine2_cmd_payload_a [12:0] $end
   $var wire  2 iE! main_sdram_bankmachine2_cmd_payload_ba [1:0] $end
   $var wire  1 oB main_sdram_bankmachine2_cmd_payload_cas $end
   $var wire  1 )C main_sdram_bankmachine2_cmd_payload_is_cmd $end
   $var wire  1 1C main_sdram_bankmachine2_cmd_payload_is_read $end
   $var wire  1 9C main_sdram_bankmachine2_cmd_payload_is_write $end
   $var wire  1 wB main_sdram_bankmachine2_cmd_payload_ras $end
   $var wire  1 !C main_sdram_bankmachine2_cmd_payload_we $end
   $var wire  1 _B main_sdram_bankmachine2_cmd_ready $end
   $var wire  1 WB main_sdram_bankmachine2_cmd_valid $end
   $var wire  3 ;D main_sdram_bankmachine2_consume [2:0] $end
   $var wire  1 SD main_sdram_bankmachine2_do_read $end
   $var wire  1 AE! main_sdram_bankmachine2_fifo_in_first $end
   $var wire  1 AE! main_sdram_bankmachine2_fifo_in_last $end
   $var wire 22 38 main_sdram_bankmachine2_fifo_in_payload_addr [21:0] $end
   $var wire  1 +8 main_sdram_bankmachine2_fifo_in_payload_we $end
   $var wire  1 YC main_sdram_bankmachine2_fifo_out_first $end
   $var wire  1 aC main_sdram_bankmachine2_fifo_out_last $end
   $var wire 22 qC main_sdram_bankmachine2_fifo_out_payload_addr [21:0] $end
   $var wire  1 iC main_sdram_bankmachine2_fifo_out_payload_we $end
   $var wire  4 +D main_sdram_bankmachine2_level [3:0] $end
   $var wire  1 YC main_sdram_bankmachine2_pipe_valid_sink_first $end
   $var wire  1 aC main_sdram_bankmachine2_pipe_valid_sink_last $end
   $var wire 22 qC main_sdram_bankmachine2_pipe_valid_sink_payload_addr [21:0] $end
   $var wire  1 iC main_sdram_bankmachine2_pipe_valid_sink_payload_we $end
   $var wire  1 QC main_sdram_bankmachine2_pipe_valid_sink_ready $end
   $var wire  1 IC main_sdram_bankmachine2_pipe_valid_sink_valid $end
   $var wire  1 kD main_sdram_bankmachine2_pipe_valid_source_first $end
   $var wire  1 sD main_sdram_bankmachine2_pipe_valid_source_last $end
   $var wire 22 %E main_sdram_bankmachine2_pipe_valid_source_payload_addr [21:0] $end
   $var wire  1 {D main_sdram_bankmachine2_pipe_valid_source_payload_we $end
   $var wire  1 cD main_sdram_bankmachine2_pipe_valid_source_ready $end
   $var wire  1 [D main_sdram_bankmachine2_pipe_valid_source_valid $end
   $var wire  3 3D main_sdram_bankmachine2_produce [2:0] $end
   $var wire  3 ;D main_sdram_bankmachine2_rdport_adr [2:0] $end
   $var wire 25 #D main_sdram_bankmachine2_rdport_dat_r [24:0] $end
   $var wire  1 OB main_sdram_bankmachine2_refresh_gnt $end
   $var wire  1 59 main_sdram_bankmachine2_refresh_req $end
   $var wire  1 AE! main_sdram_bankmachine2_replace $end
   $var wire 22 38 main_sdram_bankmachine2_req_addr [21:0] $end
   $var wire  1 ;8 main_sdram_bankmachine2_req_lock $end
   $var wire  1 K8 main_sdram_bankmachine2_req_rdata_valid $end
   $var wire  1 #8 main_sdram_bankmachine2_req_ready $end
   $var wire  1 y7 main_sdram_bankmachine2_req_valid $end
   $var wire  1 C8 main_sdram_bankmachine2_req_wdata_ready $end
   $var wire  1 +8 main_sdram_bankmachine2_req_we $end
   $var wire 13 -E main_sdram_bankmachine2_row [12:0] $end
   $var wire  1 ME main_sdram_bankmachine2_row_close $end
   $var wire  1 UE main_sdram_bankmachine2_row_col_n_addr_sel $end
   $var wire  1 =E main_sdram_bankmachine2_row_hit $end
   $var wire  1 EE main_sdram_bankmachine2_row_open $end
   $var wire  1 5E main_sdram_bankmachine2_row_opened $end
   $var wire  1 AE! main_sdram_bankmachine2_sink_first $end
   $var wire  1 AE! main_sdram_bankmachine2_sink_last $end
   $var wire 22 38 main_sdram_bankmachine2_sink_payload_addr [21:0] $end
   $var wire  1 +8 main_sdram_bankmachine2_sink_payload_we $end
   $var wire  1 #8 main_sdram_bankmachine2_sink_ready $end
   $var wire  1 YC main_sdram_bankmachine2_sink_sink_first $end
   $var wire  1 aC main_sdram_bankmachine2_sink_sink_last $end
   $var wire 22 qC main_sdram_bankmachine2_sink_sink_payload_addr [21:0] $end
   $var wire  1 iC main_sdram_bankmachine2_sink_sink_payload_we $end
   $var wire  1 QC main_sdram_bankmachine2_sink_sink_ready $end
   $var wire  1 IC main_sdram_bankmachine2_sink_sink_valid $end
   $var wire  1 y7 main_sdram_bankmachine2_sink_valid $end
   $var wire  1 YC main_sdram_bankmachine2_source_first $end
   $var wire  1 aC main_sdram_bankmachine2_source_last $end
   $var wire 22 qC main_sdram_bankmachine2_source_payload_addr [21:0] $end
   $var wire  1 iC main_sdram_bankmachine2_source_payload_we $end
   $var wire  1 QC main_sdram_bankmachine2_source_ready $end
   $var wire  1 kD main_sdram_bankmachine2_source_source_first $end
   $var wire  1 sD main_sdram_bankmachine2_source_source_last $end
   $var wire 22 %E main_sdram_bankmachine2_source_source_payload_addr [21:0] $end
   $var wire  1 {D main_sdram_bankmachine2_source_source_payload_we $end
   $var wire  1 cD main_sdram_bankmachine2_source_source_ready $end
   $var wire  1 [D main_sdram_bankmachine2_source_source_valid $end
   $var wire  1 IC main_sdram_bankmachine2_source_valid $end
   $var wire 25 yC main_sdram_bankmachine2_syncfifo2_din [24:0] $end
   $var wire 25 #D main_sdram_bankmachine2_syncfifo2_dout [24:0] $end
   $var wire  1 QC main_sdram_bankmachine2_syncfifo2_re $end
   $var wire  1 IC main_sdram_bankmachine2_syncfifo2_readable $end
   $var wire  1 y7 main_sdram_bankmachine2_syncfifo2_we $end
   $var wire  1 #8 main_sdram_bankmachine2_syncfifo2_writable $end
   $var wire  3 7F main_sdram_bankmachine2_trascon_count [2:0] $end
   $var wire  1 /F main_sdram_bankmachine2_trascon_ready $end
   $var wire  1 uE main_sdram_bankmachine2_trascon_valid $end
   $var wire  3 'F main_sdram_bankmachine2_trccon_count [2:0] $end
   $var wire  1 }E main_sdram_bankmachine2_trccon_ready $end
   $var wire  1 uE main_sdram_bankmachine2_trccon_valid $end
   $var wire  3 mE main_sdram_bankmachine2_twtpcon_count [2:0] $end
   $var wire  1 eE main_sdram_bankmachine2_twtpcon_ready $end
   $var wire  1 ]E main_sdram_bankmachine2_twtpcon_valid $end
   $var wire  3 CD main_sdram_bankmachine2_wrport_adr [2:0] $end
   $var wire 25 A{ main_sdram_bankmachine2_wrport_dat_r [24:0] $end
   $var wire 25 yC main_sdram_bankmachine2_wrport_dat_w [24:0] $end
   $var wire  1 KD main_sdram_bankmachine2_wrport_we $end
   $var wire  1 1G main_sdram_bankmachine3_auto_precharge $end
   $var wire 13 WF main_sdram_bankmachine3_cmd_payload_a [12:0] $end
   $var wire  2 qE! main_sdram_bankmachine3_cmd_payload_ba [1:0] $end
   $var wire  1 _F main_sdram_bankmachine3_cmd_payload_cas $end
   $var wire  1 wF main_sdram_bankmachine3_cmd_payload_is_cmd $end
   $var wire  1 !G main_sdram_bankmachine3_cmd_payload_is_read $end
   $var wire  1 )G main_sdram_bankmachine3_cmd_payload_is_write $end
   $var wire  1 gF main_sdram_bankmachine3_cmd_payload_ras $end
   $var wire  1 oF main_sdram_bankmachine3_cmd_payload_we $end
   $var wire  1 OF main_sdram_bankmachine3_cmd_ready $end
   $var wire  1 GF main_sdram_bankmachine3_cmd_valid $end
   $var wire  3 +H main_sdram_bankmachine3_consume [2:0] $end
   $var wire  1 CH main_sdram_bankmachine3_do_read $end
   $var wire  1 AE! main_sdram_bankmachine3_fifo_in_first $end
   $var wire  1 AE! main_sdram_bankmachine3_fifo_in_last $end
   $var wire 22 k8 main_sdram_bankmachine3_fifo_in_payload_addr [21:0] $end
   $var wire  1 c8 main_sdram_bankmachine3_fifo_in_payload_we $end
   $var wire  1 IG main_sdram_bankmachine3_fifo_out_first $end
   $var wire  1 QG main_sdram_bankmachine3_fifo_out_last $end
   $var wire 22 aG main_sdram_bankmachine3_fifo_out_payload_addr [21:0] $end
   $var wire  1 YG main_sdram_bankmachine3_fifo_out_payload_we $end
   $var wire  4 yG main_sdram_bankmachine3_level [3:0] $end
   $var wire  1 IG main_sdram_bankmachine3_pipe_valid_sink_first $end
   $var wire  1 QG main_sdram_bankmachine3_pipe_valid_sink_last $end
   $var wire 22 aG main_sdram_bankmachine3_pipe_valid_sink_payload_addr [21:0] $end
   $var wire  1 YG main_sdram_bankmachine3_pipe_valid_sink_payload_we $end
   $var wire  1 AG main_sdram_bankmachine3_pipe_valid_sink_ready $end
   $var wire  1 9G main_sdram_bankmachine3_pipe_valid_sink_valid $end
   $var wire  1 [H main_sdram_bankmachine3_pipe_valid_source_first $end
   $var wire  1 cH main_sdram_bankmachine3_pipe_valid_source_last $end
   $var wire 22 sH main_sdram_bankmachine3_pipe_valid_source_payload_addr [21:0] $end
   $var wire  1 kH main_sdram_bankmachine3_pipe_valid_source_payload_we $end
   $var wire  1 SH main_sdram_bankmachine3_pipe_valid_source_ready $end
   $var wire  1 KH main_sdram_bankmachine3_pipe_valid_source_valid $end
   $var wire  3 #H main_sdram_bankmachine3_produce [2:0] $end
   $var wire  3 +H main_sdram_bankmachine3_rdport_adr [2:0] $end
   $var wire 25 qG main_sdram_bankmachine3_rdport_dat_r [24:0] $end
   $var wire  1 ?F main_sdram_bankmachine3_refresh_gnt $end
   $var wire  1 59 main_sdram_bankmachine3_refresh_req $end
   $var wire  1 AE! main_sdram_bankmachine3_replace $end
   $var wire 22 k8 main_sdram_bankmachine3_req_addr [21:0] $end
   $var wire  1 s8 main_sdram_bankmachine3_req_lock $end
   $var wire  1 %9 main_sdram_bankmachine3_req_rdata_valid $end
   $var wire  1 [8 main_sdram_bankmachine3_req_ready $end
   $var wire  1 S8 main_sdram_bankmachine3_req_valid $end
   $var wire  1 {8 main_sdram_bankmachine3_req_wdata_ready $end
   $var wire  1 c8 main_sdram_bankmachine3_req_we $end
   $var wire 13 {H main_sdram_bankmachine3_row [12:0] $end
   $var wire  1 =I main_sdram_bankmachine3_row_close $end
   $var wire  1 EI main_sdram_bankmachine3_row_col_n_addr_sel $end
   $var wire  1 -I main_sdram_bankmachine3_row_hit $end
   $var wire  1 5I main_sdram_bankmachine3_row_open $end
   $var wire  1 %I main_sdram_bankmachine3_row_opened $end
   $var wire  1 AE! main_sdram_bankmachine3_sink_first $end
   $var wire  1 AE! main_sdram_bankmachine3_sink_last $end
   $var wire 22 k8 main_sdram_bankmachine3_sink_payload_addr [21:0] $end
   $var wire  1 c8 main_sdram_bankmachine3_sink_payload_we $end
   $var wire  1 [8 main_sdram_bankmachine3_sink_ready $end
   $var wire  1 IG main_sdram_bankmachine3_sink_sink_first $end
   $var wire  1 QG main_sdram_bankmachine3_sink_sink_last $end
   $var wire 22 aG main_sdram_bankmachine3_sink_sink_payload_addr [21:0] $end
   $var wire  1 YG main_sdram_bankmachine3_sink_sink_payload_we $end
   $var wire  1 AG main_sdram_bankmachine3_sink_sink_ready $end
   $var wire  1 9G main_sdram_bankmachine3_sink_sink_valid $end
   $var wire  1 S8 main_sdram_bankmachine3_sink_valid $end
   $var wire  1 IG main_sdram_bankmachine3_source_first $end
   $var wire  1 QG main_sdram_bankmachine3_source_last $end
   $var wire 22 aG main_sdram_bankmachine3_source_payload_addr [21:0] $end
   $var wire  1 YG main_sdram_bankmachine3_source_payload_we $end
   $var wire  1 AG main_sdram_bankmachine3_source_ready $end
   $var wire  1 [H main_sdram_bankmachine3_source_source_first $end
   $var wire  1 cH main_sdram_bankmachine3_source_source_last $end
   $var wire 22 sH main_sdram_bankmachine3_source_source_payload_addr [21:0] $end
   $var wire  1 kH main_sdram_bankmachine3_source_source_payload_we $end
   $var wire  1 SH main_sdram_bankmachine3_source_source_ready $end
   $var wire  1 KH main_sdram_bankmachine3_source_source_valid $end
   $var wire  1 9G main_sdram_bankmachine3_source_valid $end
   $var wire 25 iG main_sdram_bankmachine3_syncfifo3_din [24:0] $end
   $var wire 25 qG main_sdram_bankmachine3_syncfifo3_dout [24:0] $end
   $var wire  1 AG main_sdram_bankmachine3_syncfifo3_re $end
   $var wire  1 9G main_sdram_bankmachine3_syncfifo3_readable $end
   $var wire  1 S8 main_sdram_bankmachine3_syncfifo3_we $end
   $var wire  1 [8 main_sdram_bankmachine3_syncfifo3_writable $end
   $var wire  3 'J main_sdram_bankmachine3_trascon_count [2:0] $end
   $var wire  1 }I main_sdram_bankmachine3_trascon_ready $end
   $var wire  1 eI main_sdram_bankmachine3_trascon_valid $end
   $var wire  3 uI main_sdram_bankmachine3_trccon_count [2:0] $end
   $var wire  1 mI main_sdram_bankmachine3_trccon_ready $end
   $var wire  1 eI main_sdram_bankmachine3_trccon_valid $end
   $var wire  3 ]I main_sdram_bankmachine3_twtpcon_count [2:0] $end
   $var wire  1 UI main_sdram_bankmachine3_twtpcon_ready $end
   $var wire  1 MI main_sdram_bankmachine3_twtpcon_valid $end
   $var wire  3 3H main_sdram_bankmachine3_wrport_adr [2:0] $end
   $var wire 25 I{ main_sdram_bankmachine3_wrport_dat_r [24:0] $end
   $var wire 25 iG main_sdram_bankmachine3_wrport_dat_w [24:0] $end
   $var wire  1 ;H main_sdram_bankmachine3_wrport_we $end
   $var wire  1 7J main_sdram_cas_allowed $end
   $var wire  1 9K main_sdram_choose_cmd_ce $end
   $var wire 13 GJ main_sdram_choose_cmd_cmd_payload_a [12:0] $end
   $var wire  2 OJ main_sdram_choose_cmd_cmd_payload_ba [1:0] $end
   $var wire  1 WJ main_sdram_choose_cmd_cmd_payload_cas $end
   $var wire  1 oJ main_sdram_choose_cmd_cmd_payload_is_cmd $end
   $var wire  1 wJ main_sdram_choose_cmd_cmd_payload_is_read $end
   $var wire  1 !K main_sdram_choose_cmd_cmd_payload_is_write $end
   $var wire  1 _J main_sdram_choose_cmd_cmd_payload_ras $end
   $var wire  1 gJ main_sdram_choose_cmd_cmd_payload_we $end
   $var wire  1 AE! main_sdram_choose_cmd_cmd_ready $end
   $var wire  1 ?J main_sdram_choose_cmd_cmd_valid $end
   $var wire  2 1K main_sdram_choose_cmd_grant [1:0] $end
   $var wire  4 )K main_sdram_choose_cmd_request [3:0] $end
   $var wire  4 )K main_sdram_choose_cmd_valids [3:0] $end
   $var wire  1 AE! main_sdram_choose_cmd_want_activates $end
   $var wire  1 AE! main_sdram_choose_cmd_want_cmds $end
   $var wire  1 AE! main_sdram_choose_cmd_want_reads $end
   $var wire  1 AE! main_sdram_choose_cmd_want_writes $end
   $var wire  1 [L main_sdram_choose_req_ce $end
   $var wire 13 iK main_sdram_choose_req_cmd_payload_a [12:0] $end
   $var wire  2 qK main_sdram_choose_req_cmd_payload_ba [1:0] $end
   $var wire  1 yK main_sdram_choose_req_cmd_payload_cas $end
   $var wire  1 3L main_sdram_choose_req_cmd_payload_is_cmd $end
   $var wire  1 ;L main_sdram_choose_req_cmd_payload_is_read $end
   $var wire  1 CL main_sdram_choose_req_cmd_payload_is_write $end
   $var wire  1 #L main_sdram_choose_req_cmd_payload_ras $end
   $var wire  1 +L main_sdram_choose_req_cmd_payload_we $end
   $var wire  1 aK main_sdram_choose_req_cmd_ready $end
   $var wire  1 YK main_sdram_choose_req_cmd_valid $end
   $var wire  2 SL main_sdram_choose_req_grant [1:0] $end
   $var wire  4 KL main_sdram_choose_req_request [3:0] $end
   $var wire  4 KL main_sdram_choose_req_valids [3:0] $end
   $var wire  1 QK main_sdram_choose_req_want_activates $end
   $var wire  1 )E! main_sdram_choose_req_want_cmds $end
   $var wire  1 AK main_sdram_choose_req_want_reads $end
   $var wire  1 IK main_sdram_choose_req_want_writes $end
   $var wire  1 C4 main_sdram_cke $end
   $var wire  1 E9 main_sdram_cmd_last $end
   $var wire 13 M9 main_sdram_cmd_payload_a [12:0] $end
   $var wire  2 U9 main_sdram_cmd_payload_ba [1:0] $end
   $var wire  1 ]9 main_sdram_cmd_payload_cas $end
   $var wire  1 AE! main_sdram_cmd_payload_is_read $end
   $var wire  1 AE! main_sdram_cmd_payload_is_write $end
   $var wire  1 e9 main_sdram_cmd_payload_ras $end
   $var wire  1 m9 main_sdram_cmd_payload_we $end
   $var wire  1 =9 main_sdram_cmd_ready $end
   $var wire  1 59 main_sdram_cmd_valid $end
   $var wire  1 '6 main_sdram_command_issue_r $end
   $var wire  1 }5 main_sdram_command_issue_re $end
   $var wire  1 AE! main_sdram_command_issue_w $end
   $var wire  1 /6 main_sdram_command_issue_we $end
   $var wire  1 u5 main_sdram_command_re $end
   $var wire  6 m5 main_sdram_command_storage [5:0] $end
   $var wire  1 )E! main_sdram_csr_dfi_p0_act_n $end
   $var wire 13 q3 main_sdram_csr_dfi_p0_address [12:0] $end
   $var wire  2 y3 main_sdram_csr_dfi_p0_bank [1:0] $end
   $var wire  1 #4 main_sdram_csr_dfi_p0_cas_n $end
   $var wire  1 C4 main_sdram_csr_dfi_p0_cke $end
   $var wire  1 +4 main_sdram_csr_dfi_p0_cs_n $end
   $var wire  1 K4 main_sdram_csr_dfi_p0_odt $end
   $var wire  1 34 main_sdram_csr_dfi_p0_ras_n $end
   $var wire 32 s4 main_sdram_csr_dfi_p0_rddata [31:0] $end
   $var wire  1 k4 main_sdram_csr_dfi_p0_rddata_en $end
   $var wire  1 {4 main_sdram_csr_dfi_p0_rddata_valid $end
   $var wire  1 S4 main_sdram_csr_dfi_p0_reset_n $end
   $var wire  1 ;4 main_sdram_csr_dfi_p0_we_n $end
   $var wire 32 [4 main_sdram_csr_dfi_p0_wrdata [31:0] $end
   $var wire  1 c4 main_sdram_csr_dfi_p0_wrdata_en $end
   $var wire  4 QE! main_sdram_csr_dfi_p0_wrdata_mask [3:0] $end
   $var wire  1 M5 main_sdram_csrfield_cas $end
   $var wire  1 =5 main_sdram_csrfield_cs $end
   $var wire  1 U5 main_sdram_csrfield_ras $end
   $var wire  1 e5 main_sdram_csrfield_rden $end
   $var wire  1 E5 main_sdram_csrfield_we $end
   $var wire  1 ]5 main_sdram_csrfield_wren $end
   $var wire  1 )E! main_sdram_dfi_p0_act_n $end
   $var wire 13 o2 main_sdram_dfi_p0_address [12:0] $end
   $var wire  2 w2 main_sdram_dfi_p0_bank [1:0] $end
   $var wire  1 !3 main_sdram_dfi_p0_cas_n $end
   $var wire  1 )E! main_sdram_dfi_p0_cke $end
   $var wire  1 )3 main_sdram_dfi_p0_cs_n $end
   $var wire  1 )E! main_sdram_dfi_p0_odt $end
   $var wire  1 13 main_sdram_dfi_p0_ras_n $end
   $var wire 32 a3 main_sdram_dfi_p0_rddata [31:0] $end
   $var wire  1 Y3 main_sdram_dfi_p0_rddata_en $end
   $var wire  1 i3 main_sdram_dfi_p0_rddata_valid $end
   $var wire  1 )E! main_sdram_dfi_p0_reset_n $end
   $var wire  1 93 main_sdram_dfi_p0_we_n $end
   $var wire 32 A3 main_sdram_dfi_p0_wrdata [31:0] $end
   $var wire  1 I3 main_sdram_dfi_p0_wrdata_en $end
   $var wire  4 Q3 main_sdram_dfi_p0_wrdata_mask [3:0] $end
   $var wire  1 UM main_sdram_en0 $end
   $var wire  1 mM main_sdram_en1 $end
   $var wire  1 )E! main_sdram_ext_dfi_p0_act_n $end
   $var wire 13 YE! main_sdram_ext_dfi_p0_address [12:0] $end
   $var wire  2 IE! main_sdram_ext_dfi_p0_bank [1:0] $end
   $var wire  1 )E! main_sdram_ext_dfi_p0_cas_n $end
   $var wire  1 AE! main_sdram_ext_dfi_p0_cke $end
   $var wire  1 )E! main_sdram_ext_dfi_p0_cs_n $end
   $var wire  1 AE! main_sdram_ext_dfi_p0_odt $end
   $var wire  1 )E! main_sdram_ext_dfi_p0_ras_n $end
   $var wire 32 3 main_sdram_ext_dfi_p0_rddata [31:0] $end
   $var wire  1 AE! main_sdram_ext_dfi_p0_rddata_en $end
   $var wire  1 ; main_sdram_ext_dfi_p0_rddata_valid $end
   $var wire  1 AE! main_sdram_ext_dfi_p0_reset_n $end
   $var wire  1 )E! main_sdram_ext_dfi_p0_we_n $end
   $var wire 32 1E! main_sdram_ext_dfi_p0_wrdata [31:0] $end
   $var wire  1 AE! main_sdram_ext_dfi_p0_wrdata_en $end
   $var wire  4 QE! main_sdram_ext_dfi_p0_wrdata_mask [3:0] $end
   $var wire  1 AE! main_sdram_ext_dfi_sel $end
   $var wire  1 'N main_sdram_go_to_refresh $end
   $var wire 22 !7 main_sdram_interface_bank0_addr [21:0] $end
   $var wire  1 )7 main_sdram_interface_bank0_lock $end
   $var wire  1 97 main_sdram_interface_bank0_rdata_valid $end
   $var wire  1 o6 main_sdram_interface_bank0_ready $end
   $var wire  1 g6 main_sdram_interface_bank0_valid $end
   $var wire  1 17 main_sdram_interface_bank0_wdata_ready $end
   $var wire  1 w6 main_sdram_interface_bank0_we $end
   $var wire 22 Y7 main_sdram_interface_bank1_addr [21:0] $end
   $var wire  1 a7 main_sdram_interface_bank1_lock $end
   $var wire  1 q7 main_sdram_interface_bank1_rdata_valid $end
   $var wire  1 I7 main_sdram_interface_bank1_ready $end
   $var wire  1 A7 main_sdram_interface_bank1_valid $end
   $var wire  1 i7 main_sdram_interface_bank1_wdata_ready $end
   $var wire  1 Q7 main_sdram_interface_bank1_we $end
   $var wire 22 38 main_sdram_interface_bank2_addr [21:0] $end
   $var wire  1 ;8 main_sdram_interface_bank2_lock $end
   $var wire  1 K8 main_sdram_interface_bank2_rdata_valid $end
   $var wire  1 #8 main_sdram_interface_bank2_ready $end
   $var wire  1 y7 main_sdram_interface_bank2_valid $end
   $var wire  1 C8 main_sdram_interface_bank2_wdata_ready $end
   $var wire  1 +8 main_sdram_interface_bank2_we $end
   $var wire 22 k8 main_sdram_interface_bank3_addr [21:0] $end
   $var wire  1 s8 main_sdram_interface_bank3_lock $end
   $var wire  1 %9 main_sdram_interface_bank3_rdata_valid $end
   $var wire  1 [8 main_sdram_interface_bank3_ready $end
   $var wire  1 S8 main_sdram_interface_bank3_valid $end
   $var wire  1 {8 main_sdram_interface_bank3_wdata_ready $end
   $var wire  1 c8 main_sdram_interface_bank3_we $end
   $var wire 32 a3 main_sdram_interface_rdata [31:0] $end
   $var wire 32 A3 main_sdram_interface_wdata [31:0] $end
   $var wire  4 -9 main_sdram_interface_wdata_we [3:0] $end
   $var wire  1 + main_sdram_master_p0_act_n $end
   $var wire 13 G* main_sdram_master_p0_address [12:0] $end
   $var wire  2 O* main_sdram_master_p0_bank [1:0] $end
   $var wire  1 W* main_sdram_master_p0_cas_n $end
   $var wire  1 w* main_sdram_master_p0_cke $end
   $var wire  1 _* main_sdram_master_p0_cs_n $end
   $var wire  1 !+ main_sdram_master_p0_odt $end
   $var wire  1 g* main_sdram_master_p0_ras_n $end
   $var wire 32 Q+ main_sdram_master_p0_rddata [31:0] $end
   $var wire  1 I+ main_sdram_master_p0_rddata_en $end
   $var wire  1 Y+ main_sdram_master_p0_rddata_valid $end
   $var wire  1 )+ main_sdram_master_p0_reset_n $end
   $var wire  1 o* main_sdram_master_p0_we_n $end
   $var wire 32 1+ main_sdram_master_p0_wrdata [31:0] $end
   $var wire  1 9+ main_sdram_master_p0_wrdata_en $end
   $var wire  4 A+ main_sdram_master_p0_wrdata_mask [3:0] $end
   $var wire  1 ]M main_sdram_max_time0 $end
   $var wire  1 uM main_sdram_max_time1 $end
   $var wire 13 YE! main_sdram_nop_a [12:0] $end
   $var wire  2 IE! main_sdram_nop_ba [1:0] $end
   $var wire  1 K4 main_sdram_odt $end
   $var wire  1 7: main_sdram_postponer_count $end
   $var wire  1 ': main_sdram_postponer_req_i $end
   $var wire  1 u9 main_sdram_postponer_req_o $end
   $var wire  1 /J main_sdram_ras_allowed $end
   $var wire  1 _6 main_sdram_rddata_re $end
   $var wire 32 O6 main_sdram_rddata_status [31:0] $end
   $var wire  1 W6 main_sdram_rddata_we $end
   $var wire  1 55 main_sdram_re $end
   $var wire  1 EM main_sdram_read_available $end
   $var wire  1 S4 main_sdram_reset_n $end
   $var wire  1 %5 main_sdram_sel $end
   $var wire  1 g: main_sdram_sequencer_count $end
   $var wire  4 _: main_sdram_sequencer_counter [3:0] $end
   $var wire  1 G: main_sdram_sequencer_done0 $end
   $var wire  1 W: main_sdram_sequencer_done1 $end
   $var wire  1 ?: main_sdram_sequencer_start0 $end
   $var wire  1 O: main_sdram_sequencer_start1 $end
   $var wire  1 )E! main_sdram_slave_p0_act_n $end
   $var wire 13 o2 main_sdram_slave_p0_address [12:0] $end
   $var wire  2 w2 main_sdram_slave_p0_bank [1:0] $end
   $var wire  1 !3 main_sdram_slave_p0_cas_n $end
   $var wire  1 )E! main_sdram_slave_p0_cke $end
   $var wire  1 )3 main_sdram_slave_p0_cs_n $end
   $var wire  1 )E! main_sdram_slave_p0_odt $end
   $var wire  1 13 main_sdram_slave_p0_ras_n $end
   $var wire 32 a3 main_sdram_slave_p0_rddata [31:0] $end
   $var wire  1 Y3 main_sdram_slave_p0_rddata_en $end
   $var wire  1 i3 main_sdram_slave_p0_rddata_valid $end
   $var wire  1 )E! main_sdram_slave_p0_reset_n $end
   $var wire  1 93 main_sdram_slave_p0_we_n $end
   $var wire 32 A3 main_sdram_slave_p0_wrdata [31:0] $end
   $var wire  1 I3 main_sdram_slave_p0_wrdata_en $end
   $var wire  4 Q3 main_sdram_slave_p0_wrdata_mask [3:0] $end
   $var wire  1 )E! main_sdram_steerer0 $end
   $var wire  1 )E! main_sdram_steerer1 $end
   $var wire  2 cL main_sdram_steerer_sel [1:0] $end
   $var wire  4 -5 main_sdram_storage [3:0] $end
   $var wire  1 %M main_sdram_tccdcon_count $end
   $var wire  1 7J main_sdram_tccdcon_ready $end
   $var wire  1 {L main_sdram_tccdcon_valid $end
   $var wire  1 )E! main_sdram_tfawcon_ready $end
   $var wire  1 kL main_sdram_tfawcon_valid $end
   $var wire  5 eM main_sdram_time0 [4:0] $end
   $var wire  4 }M main_sdram_time1 [3:0] $end
   $var wire 10 /: main_sdram_timer_count0 [9:0] $end
   $var wire 10 /: main_sdram_timer_count1 [9:0] $end
   $var wire  1 ': main_sdram_timer_done0 $end
   $var wire  1 ': main_sdram_timer_done1 $end
   $var wire  1 }9 main_sdram_timer_wait $end
   $var wire  1 sL main_sdram_trrdcon_count $end
   $var wire  1 /J main_sdram_trrdcon_ready $end
   $var wire  1 kL main_sdram_trrdcon_valid $end
   $var wire  3 =M main_sdram_twtrcon_count [2:0] $end
   $var wire  1 5M main_sdram_twtrcon_ready $end
   $var wire  1 -M main_sdram_twtrcon_valid $end
   $var wire  1 u9 main_sdram_wants_refresh $end
   $var wire  1 G6 main_sdram_wrdata_re $end
   $var wire 32 [4 main_sdram_wrdata_storage [31:0] $end
   $var wire  1 MM main_sdram_write_available $end
   $var wire 15 )# main_simsoc_adr [14:0] $end
   $var wire  1 AE! main_simsoc_adr_burst $end
   $var wire 32 gz main_simsoc_dat_r [31:0] $end
   $var wire  1 o" main_simsoc_ram_bus_ack $end
   $var wire 30 G" main_simsoc_ram_bus_adr [29:0] $end
   $var wire  2 # main_simsoc_ram_bus_bte [1:0] $end
   $var wire  3 !# main_simsoc_ram_bus_cti [2:0] $end
   $var wire  1 _" main_simsoc_ram_bus_cyc $end
   $var wire 32 gz main_simsoc_ram_bus_dat_r [31:0] $end
   $var wire 32 O" main_simsoc_ram_bus_dat_w [31:0] $end
   $var wire  1 AE! main_simsoc_ram_bus_err $end
   $var wire  4 W" main_simsoc_ram_bus_sel [3:0] $end
   $var wire  1 g" main_simsoc_ram_bus_stb $end
   $var wire  1 w" main_simsoc_ram_bus_we $end
   $var wire  1 Y# main_sink_first $end
   $var wire  1 a# main_sink_last $end
   $var wire  8 [ main_sink_payload_data [7:0] $end
   $var wire  1 W@! main_sink_ready $end
   $var wire  1 S main_sink_valid $end
   $var wire  1 s main_soc_rst $end
   $var wire  1 AE! main_source_first $end
   $var wire  1 AE! main_source_last $end
   $var wire  8 w@! main_source_payload_data [7:0] $end
   $var wire  1 c main_source_ready $end
   $var wire  1 g@! main_source_valid $end
   $var wire  1 MQ main_tag_di_dirty $end
   $var wire 23 EQ main_tag_di_tag [22:0] $end
   $var wire  1 =Q main_tag_do_dirty $end
   $var wire 23 5Q main_tag_do_tag [22:0] $end
   $var wire  9 ;P main_tag_port_adr [8:0] $end
   $var wire 24 {P main_tag_port_dat_r [23:0] $end
   $var wire 24 -Q main_tag_port_dat_w [23:0] $end
   $var wire  1 %Q main_tag_port_we $end
   $var wire  1 k( main_timer_en_re $end
   $var wire  1 c( main_timer_en_storage $end
   $var wire  1 7* main_timer_enable_re $end
   $var wire  1 /* main_timer_enable_storage $end
   $var wire  1 =) main_timer_irq $end
   $var wire  1 K( main_timer_load_re $end
   $var wire 32 C( main_timer_load_storage [31:0] $end
   $var wire  1 '* main_timer_pending_r $end
   $var wire  1 }) main_timer_pending_re $end
   $var wire  1 M) main_timer_pending_status $end
   $var wire  1 u) main_timer_pending_we $end
   $var wire  1 [( main_timer_reload_re $end
   $var wire 32 S( main_timer_reload_storage [31:0] $end
   $var wire  1 m) main_timer_status_re $end
   $var wire  1 E) main_timer_status_status $end
   $var wire  1 e) main_timer_status_we $end
   $var wire  1 {( main_timer_update_value_re $end
   $var wire  1 s( main_timer_update_value_storage $end
   $var wire 32 ?* main_timer_value [31:0] $end
   $var wire  1 5) main_timer_value_re $end
   $var wire 32 %) main_timer_value_status [31:0] $end
   $var wire  1 -) main_timer_value_we $end
   $var wire  1 E) main_timer_zero0 $end
   $var wire  1 M) main_timer_zero1 $end
   $var wire  1 /* main_timer_zero2 $end
   $var wire  1 U) main_timer_zero_clear $end
   $var wire  1 M) main_timer_zero_pending $end
   $var wire  1 E) main_timer_zero_status $end
   $var wire  1 E) main_timer_zero_trigger $end
   $var wire  1 ]) main_timer_zero_trigger_d $end
   $var wire  1 7& main_uart_enable_re $end
   $var wire  2 /& main_uart_enable_storage [1:0] $end
   $var wire  1 [$ main_uart_irq $end
   $var wire  2 u% main_uart_pending_r [1:0] $end
   $var wire  1 m% main_uart_pending_re $end
   $var wire  2 ]% main_uart_pending_status [1:0] $end
   $var wire  1 e% main_uart_pending_we $end
   $var wire  1 %% main_uart_rx0 $end
   $var wire  1 -% main_uart_rx1 $end
   $var wire  1 '& main_uart_rx2 $end
   $var wire  1 5% main_uart_rx_clear $end
   $var wire  4 #( main_uart_rx_fifo_consume [3:0] $end
   $var wire  1 3( main_uart_rx_fifo_do_read $end
   $var wire  1 AE! main_uart_rx_fifo_fifo_in_first $end
   $var wire  1 AE! main_uart_rx_fifo_fifo_in_last $end
   $var wire  8 w@! main_uart_rx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 Q' main_uart_rx_fifo_fifo_out_first $end
   $var wire  1 Y' main_uart_rx_fifo_fifo_out_last $end
   $var wire  8 #$ main_uart_rx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 q' main_uart_rx_fifo_level0 [4:0] $end
   $var wire  5 ;( main_uart_rx_fifo_level1 [4:0] $end
   $var wire  4 y' main_uart_rx_fifo_produce [3:0] $end
   $var wire  4 #( main_uart_rx_fifo_rdport_adr [3:0] $end
   $var wire 10 !{ main_uart_rx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 3( main_uart_rx_fifo_rdport_re $end
   $var wire  1 5% main_uart_rx_fifo_re $end
   $var wire  1 %% main_uart_rx_fifo_readable $end
   $var wire  1 AE! main_uart_rx_fifo_replace $end
   $var wire  1 AE! main_uart_rx_fifo_sink_first $end
   $var wire  1 AE! main_uart_rx_fifo_sink_last $end
   $var wire  8 w@! main_uart_rx_fifo_sink_payload_data [7:0] $end
   $var wire  1 c main_uart_rx_fifo_sink_ready $end
   $var wire  1 g@! main_uart_rx_fifo_sink_valid $end
   $var wire  1 Q' main_uart_rx_fifo_source_first $end
   $var wire  1 Y' main_uart_rx_fifo_source_last $end
   $var wire  8 #$ main_uart_rx_fifo_source_payload_data [7:0] $end
   $var wire  1 5% main_uart_rx_fifo_source_ready $end
   $var wire  1 %% main_uart_rx_fifo_source_valid $end
   $var wire 10 !A! main_uart_rx_fifo_syncfifo_din [9:0] $end
   $var wire 10 !{ main_uart_rx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 a' main_uart_rx_fifo_syncfifo_re $end
   $var wire  1 i' main_uart_rx_fifo_syncfifo_readable $end
   $var wire  1 g@! main_uart_rx_fifo_syncfifo_we $end
   $var wire  1 c main_uart_rx_fifo_syncfifo_writable $end
   $var wire  4 +( main_uart_rx_fifo_wrport_adr [3:0] $end
   $var wire 10 ){ main_uart_rx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 !A! main_uart_rx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 )A! main_uart_rx_fifo_wrport_we $end
   $var wire  1 -% main_uart_rx_pending $end
   $var wire  1 %% main_uart_rx_status $end
   $var wire  1 %% main_uart_rx_trigger $end
   $var wire  1 =% main_uart_rx_trigger_d $end
   $var wire  1 S$ main_uart_rxempty_re $end
   $var wire  1 C$ main_uart_rxempty_status $end
   $var wire  1 K$ main_uart_rxempty_we $end
   $var wire  1 g& main_uart_rxfull_re $end
   $var wire  1 W& main_uart_rxfull_status $end
   $var wire  1 _& main_uart_rxfull_we $end
   $var wire  8 q# main_uart_rxtx_r [7:0] $end
   $var wire  1 i# main_uart_rxtx_re $end
   $var wire  8 #$ main_uart_rxtx_w [7:0] $end
   $var wire  1 y# main_uart_rxtx_we $end
   $var wire  1 U% main_uart_status_re $end
   $var wire  2 E% main_uart_status_status [1:0] $end
   $var wire  1 M% main_uart_status_we $end
   $var wire  1 c$ main_uart_tx0 $end
   $var wire  1 k$ main_uart_tx1 $end
   $var wire  1 }% main_uart_tx2 $end
   $var wire  1 s$ main_uart_tx_clear $end
   $var wire  4 1' main_uart_tx_fifo_consume [3:0] $end
   $var wire  1 'z main_uart_tx_fifo_do_read $end
   $var wire  1 AE! main_uart_tx_fifo_fifo_in_first $end
   $var wire  1 AE! main_uart_tx_fifo_fifo_in_last $end
   $var wire  8 q# main_uart_tx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 Y# main_uart_tx_fifo_fifo_out_first $end
   $var wire  1 a# main_uart_tx_fifo_fifo_out_last $end
   $var wire  8 [ main_uart_tx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 !' main_uart_tx_fifo_level0 [4:0] $end
   $var wire  5 I' main_uart_tx_fifo_level1 [4:0] $end
   $var wire  4 )' main_uart_tx_fifo_produce [3:0] $end
   $var wire  4 1' main_uart_tx_fifo_rdport_adr [3:0] $end
   $var wire 10 oz main_uart_tx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 'z main_uart_tx_fifo_rdport_re $end
   $var wire  1 W@! main_uart_tx_fifo_re $end
   $var wire  1 S main_uart_tx_fifo_readable $end
   $var wire  1 AE! main_uart_tx_fifo_replace $end
   $var wire  1 AE! main_uart_tx_fifo_sink_first $end
   $var wire  1 AE! main_uart_tx_fifo_sink_last $end
   $var wire  8 q# main_uart_tx_fifo_sink_payload_data [7:0] $end
   $var wire  1 c$ main_uart_tx_fifo_sink_ready $end
   $var wire  1 i# main_uart_tx_fifo_sink_valid $end
   $var wire  1 Y# main_uart_tx_fifo_source_first $end
   $var wire  1 a# main_uart_tx_fifo_source_last $end
   $var wire  8 [ main_uart_tx_fifo_source_payload_data [7:0] $end
   $var wire  1 W@! main_uart_tx_fifo_source_ready $end
   $var wire  1 S main_uart_tx_fifo_source_valid $end
   $var wire 10 w& main_uart_tx_fifo_syncfifo_din [9:0] $end
   $var wire 10 oz main_uart_tx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 }y main_uart_tx_fifo_syncfifo_re $end
   $var wire  1 o& main_uart_tx_fifo_syncfifo_readable $end
   $var wire  1 i# main_uart_tx_fifo_syncfifo_we $end
   $var wire  1 c$ main_uart_tx_fifo_syncfifo_writable $end
   $var wire  4 9' main_uart_tx_fifo_wrport_adr [3:0] $end
   $var wire 10 wz main_uart_tx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 w& main_uart_tx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 A' main_uart_tx_fifo_wrport_we $end
   $var wire  1 k$ main_uart_tx_pending $end
   $var wire  1 c$ main_uart_tx_status $end
   $var wire  1 c$ main_uart_tx_trigger $end
   $var wire  1 {$ main_uart_tx_trigger_d $end
   $var wire  1 O& main_uart_txempty_re $end
   $var wire  1 ?& main_uart_txempty_status $end
   $var wire  1 G& main_uart_txempty_we $end
   $var wire  1 ;$ main_uart_txfull_re $end
   $var wire  1 +$ main_uart_txfull_status $end
   $var wire  1 3$ main_uart_txfull_we $end
   $var wire  1 AE! main_uart_uart_sink_first $end
   $var wire  1 AE! main_uart_uart_sink_last $end
   $var wire  8 w@! main_uart_uart_sink_payload_data [7:0] $end
   $var wire  1 c main_uart_uart_sink_ready $end
   $var wire  1 g@! main_uart_uart_sink_valid $end
   $var wire  1 Y# main_uart_uart_source_first $end
   $var wire  1 a# main_uart_uart_source_last $end
   $var wire  8 [ main_uart_uart_source_payload_data [7:0] $end
   $var wire  1 W@! main_uart_uart_source_ready $end
   $var wire  1 S main_uart_uart_source_valid $end
   $var wire 32 1E! main_vexriscv [31:0] $end
   $var wire  1 )O main_wb_sdram_ack $end
   $var wire 30 G" main_wb_sdram_adr [29:0] $end
   $var wire  2 # main_wb_sdram_bte [1:0] $end
   $var wire  3 !# main_wb_sdram_cti [2:0] $end
   $var wire  1 !O main_wb_sdram_cyc $end
   $var wire 32 wN main_wb_sdram_dat_r [31:0] $end
   $var wire 32 O" main_wb_sdram_dat_w [31:0] $end
   $var wire  1 AE! main_wb_sdram_err $end
   $var wire  4 W" main_wb_sdram_sel [3:0] $end
   $var wire  1 g" main_wb_sdram_stb $end
   $var wire  1 w" main_wb_sdram_we $end
   $var wire  1 ;T main_wishbone_bridge_aborted $end
   $var wire  1 -] main_wishbone_bridge_aborted_fsm_next_value $end
   $var wire  1 C main_wishbone_bridge_aborted_fsm_next_value_ce $end
   $var wire  1 }Q main_wishbone_bridge_cmd_last $end
   $var wire 22 'R main_wishbone_bridge_cmd_payload_addr [21:0] $end
   $var wire  1 3P main_wishbone_bridge_cmd_payload_we $end
   $var wire  1 uQ main_wishbone_bridge_cmd_ready $end
   $var wire  1 mQ main_wishbone_bridge_cmd_valid $end
   $var wire  2 oR main_wishbone_bridge_count [1:0] $end
   $var wire  2 k\ main_wishbone_bridge_count_litedramnativeportconverter_next_value [1:0] $end
   $var wire  1 s\ main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce $end
   $var wire  1 eQ main_wishbone_bridge_flush $end
   $var wire  1 CT main_wishbone_bridge_is_ongoing $end
   $var wire  2 3T main_wishbone_bridge_rdata_converter_converter_demux [1:0] $end
   $var wire  1 oN main_wishbone_bridge_rdata_converter_converter_load_part $end
   $var wire  1 AE! main_wishbone_bridge_rdata_converter_converter_sink_first $end
   $var wire  1 AE! main_wishbone_bridge_rdata_converter_converter_sink_last $end
   $var wire 32 a3 main_wishbone_bridge_rdata_converter_converter_sink_payload_data [31:0] $end
   $var wire  1 )E! main_wishbone_bridge_rdata_converter_converter_sink_ready $end
   $var wire  1 oN main_wishbone_bridge_rdata_converter_converter_sink_valid $end
   $var wire  1 ?R main_wishbone_bridge_rdata_converter_converter_source_first $end
   $var wire  1 GR main_wishbone_bridge_rdata_converter_converter_source_last $end
   $var wire 128 iS main_wishbone_bridge_rdata_converter_converter_source_payload_data [127:0] $end
   $var wire  3 +T main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count [2:0] $end
   $var wire  1 )E! main_wishbone_bridge_rdata_converter_converter_source_ready $end
   $var wire  1 7R main_wishbone_bridge_rdata_converter_converter_source_valid $end
   $var wire  1 7R main_wishbone_bridge_rdata_converter_converter_strobe_all $end
   $var wire  1 AE! main_wishbone_bridge_rdata_converter_sink_first $end
   $var wire  1 AE! main_wishbone_bridge_rdata_converter_sink_last $end
   $var wire 32 a3 main_wishbone_bridge_rdata_converter_sink_payload_data [31:0] $end
   $var wire  1 )E! main_wishbone_bridge_rdata_converter_sink_ready $end
   $var wire  1 oN main_wishbone_bridge_rdata_converter_sink_valid $end
   $var wire  1 ?R main_wishbone_bridge_rdata_converter_source_first $end
   $var wire  1 GR main_wishbone_bridge_rdata_converter_source_last $end
   $var wire 128 OR main_wishbone_bridge_rdata_converter_source_payload_data [127:0] $end
   $var wire  1 )E! main_wishbone_bridge_rdata_converter_source_ready $end
   $var wire  1 ?R main_wishbone_bridge_rdata_converter_source_source_first $end
   $var wire  1 GR main_wishbone_bridge_rdata_converter_source_source_last $end
   $var wire 128 iS main_wishbone_bridge_rdata_converter_source_source_payload_data [127:0] $end
   $var wire  1 )E! main_wishbone_bridge_rdata_converter_source_source_ready $end
   $var wire  1 7R main_wishbone_bridge_rdata_converter_source_source_valid $end
   $var wire  1 7R main_wishbone_bridge_rdata_converter_source_valid $end
   $var wire  1 ?R main_wishbone_bridge_rdata_first $end
   $var wire  1 GR main_wishbone_bridge_rdata_last $end
   $var wire 128 OR main_wishbone_bridge_rdata_payload_data [127:0] $end
   $var wire  1 )E! main_wishbone_bridge_rdata_ready $end
   $var wire  1 7R main_wishbone_bridge_rdata_valid $end
   $var wire  1 aS main_wishbone_bridge_wdata_converter_converter_first $end
   $var wire  1 QS main_wishbone_bridge_wdata_converter_converter_last $end
   $var wire  2 YS main_wishbone_bridge_wdata_converter_converter_mux [1:0] $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_converter_sink_first $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_converter_sink_last $end
   $var wire 144 wR main_wishbone_bridge_wdata_converter_converter_sink_payload_data [143:0] $end
   $var wire  1 /R main_wishbone_bridge_wdata_converter_converter_sink_ready $end
   $var wire  1 ON main_wishbone_bridge_wdata_converter_converter_sink_valid $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_converter_source_first $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_converter_source_last $end
   $var wire 36 AS main_wishbone_bridge_wdata_converter_converter_source_payload_data [35:0] $end
   $var wire  1 QS main_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count $end
   $var wire  1 WN main_wishbone_bridge_wdata_converter_converter_source_ready $end
   $var wire  1 ON main_wishbone_bridge_wdata_converter_converter_source_valid $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_sink_first $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_sink_last $end
   $var wire 128 9O main_wishbone_bridge_wdata_converter_sink_payload_data [127:0] $end
   $var wire 16 yE! main_wishbone_bridge_wdata_converter_sink_payload_we [15:0] $end
   $var wire  1 /R main_wishbone_bridge_wdata_converter_sink_ready $end
   $var wire  1 ON main_wishbone_bridge_wdata_converter_sink_valid $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_source_first $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_source_last $end
   $var wire 32 _N main_wishbone_bridge_wdata_converter_source_payload_data [31:0] $end
   $var wire  4 gN main_wishbone_bridge_wdata_converter_source_payload_we [3:0] $end
   $var wire  1 WN main_wishbone_bridge_wdata_converter_source_ready $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_source_source_first $end
   $var wire  1 AE! main_wishbone_bridge_wdata_converter_source_source_last $end
   $var wire 36 AS main_wishbone_bridge_wdata_converter_source_source_payload_data [35:0] $end
   $var wire  1 WN main_wishbone_bridge_wdata_converter_source_source_ready $end
   $var wire  1 ON main_wishbone_bridge_wdata_converter_source_source_valid $end
   $var wire  1 ON main_wishbone_bridge_wdata_converter_source_valid $end
   $var wire  1 AE! main_wishbone_bridge_wdata_first $end
   $var wire  1 AE! main_wishbone_bridge_wdata_last $end
   $var wire 128 9O main_wishbone_bridge_wdata_payload_data [127:0] $end
   $var wire 16 yE! main_wishbone_bridge_wdata_payload_we [15:0] $end
   $var wire  1 /R main_wishbone_bridge_wdata_ready $end
   $var wire  1 ON main_wishbone_bridge_wdata_valid $end
   $var wire  1 UQ main_word_clr $end
   $var wire  1 ]Q main_word_inc $end
   $var wire  1 q+ main_write $end
   $var wire  1 kP main_write_from_slave $end
   $var wire  1 q+ main_writes0 $end
   $var wire  1 q+ main_writes1 $end
   $var wire  1 q+ main_writes2 $end
   $var wire  1 q+ main_writes3 $end
   $var wire 22 G~ mem_1_adr0 [21:0] $end
   $var wire 22 O~ mem_2_adr0 [21:0] $end
   $var wire 22 W~ mem_3_adr0 [21:0] $end
   $var wire 22 _~ mem_4_adr0 [21:0] $end
   $var wire  6 Y{ mem_adr0 [5:0] $end
   $var wire  1 G@! por_clk $end
   $var wire 32 gz rom_dat0 [31:0] $end
   $var wire  8 w@! serial_sink_data [7:0] $end
   $var wire  1 c serial_sink_ready $end
   $var wire  1 g@! serial_sink_valid $end
   $var wire  8 [ serial_source_data [7:0] $end
   $var wire  1 W@! serial_source_ready $end
   $var wire  1 S serial_source_valid $end
   $var wire  1 )E! sim_trace $end
   $var wire 11 Q{ sram_adr0 [10:0] $end
   $var wire 10 a{ storage(0) [9:0] $end
   $var wire 10 b{ storage(1) [9:0] $end
   $var wire 10 k{ storage(10) [9:0] $end
   $var wire 10 l{ storage(11) [9:0] $end
   $var wire 10 m{ storage(12) [9:0] $end
   $var wire 10 n{ storage(13) [9:0] $end
   $var wire 10 o{ storage(14) [9:0] $end
   $var wire 10 p{ storage(15) [9:0] $end
   $var wire 10 c{ storage(2) [9:0] $end
   $var wire 10 d{ storage(3) [9:0] $end
   $var wire 10 e{ storage(4) [9:0] $end
   $var wire 10 f{ storage(5) [9:0] $end
   $var wire 10 g{ storage(6) [9:0] $end
   $var wire 10 h{ storage(7) [9:0] $end
   $var wire 10 i{ storage(8) [9:0] $end
   $var wire 10 j{ storage(9) [9:0] $end
   $var wire 10 %} storage_1(0) [9:0] $end
   $var wire 10 &} storage_1(1) [9:0] $end
   $var wire 10 /} storage_1(10) [9:0] $end
   $var wire 10 0} storage_1(11) [9:0] $end
   $var wire 10 1} storage_1(12) [9:0] $end
   $var wire 10 2} storage_1(13) [9:0] $end
   $var wire 10 3} storage_1(14) [9:0] $end
   $var wire 10 4} storage_1(15) [9:0] $end
   $var wire 10 '} storage_1(2) [9:0] $end
   $var wire 10 (} storage_1(3) [9:0] $end
   $var wire 10 )} storage_1(4) [9:0] $end
   $var wire 10 *} storage_1(5) [9:0] $end
   $var wire 10 +} storage_1(6) [9:0] $end
   $var wire 10 ,} storage_1(7) [9:0] $end
   $var wire 10 -} storage_1(8) [9:0] $end
   $var wire 10 .} storage_1(9) [9:0] $end
   $var wire 10 ){ storage_1_dat0 [9:0] $end
   $var wire 10 !{ storage_1_dat1 [9:0] $end
   $var wire 25 g~ storage_2(0) [24:0] $end
   $var wire 25 h~ storage_2(1) [24:0] $end
   $var wire 25 i~ storage_2(2) [24:0] $end
   $var wire 25 j~ storage_2(3) [24:0] $end
   $var wire 25 k~ storage_2(4) [24:0] $end
   $var wire 25 l~ storage_2(5) [24:0] $end
   $var wire 25 m~ storage_2(6) [24:0] $end
   $var wire 25 n~ storage_2(7) [24:0] $end
   $var wire 25 1{ storage_2_dat0 [24:0] $end
   $var wire 25 I!! storage_3(0) [24:0] $end
   $var wire 25 J!! storage_3(1) [24:0] $end
   $var wire 25 K!! storage_3(2) [24:0] $end
   $var wire 25 L!! storage_3(3) [24:0] $end
   $var wire 25 M!! storage_3(4) [24:0] $end
   $var wire 25 N!! storage_3(5) [24:0] $end
   $var wire 25 O!! storage_3(6) [24:0] $end
   $var wire 25 P!! storage_3(7) [24:0] $end
   $var wire 25 9{ storage_3_dat0 [24:0] $end
   $var wire 25 +"! storage_4(0) [24:0] $end
   $var wire 25 ,"! storage_4(1) [24:0] $end
   $var wire 25 -"! storage_4(2) [24:0] $end
   $var wire 25 ."! storage_4(3) [24:0] $end
   $var wire 25 /"! storage_4(4) [24:0] $end
   $var wire 25 0"! storage_4(5) [24:0] $end
   $var wire 25 1"! storage_4(6) [24:0] $end
   $var wire 25 2"! storage_4(7) [24:0] $end
   $var wire 25 A{ storage_4_dat0 [24:0] $end
   $var wire 25 k"! storage_5(0) [24:0] $end
   $var wire 25 l"! storage_5(1) [24:0] $end
   $var wire 25 m"! storage_5(2) [24:0] $end
   $var wire 25 n"! storage_5(3) [24:0] $end
   $var wire 25 o"! storage_5(4) [24:0] $end
   $var wire 25 p"! storage_5(5) [24:0] $end
   $var wire 25 q"! storage_5(6) [24:0] $end
   $var wire 25 r"! storage_5(7) [24:0] $end
   $var wire 25 I{ storage_5_dat0 [24:0] $end
   $var wire 10 wz storage_dat0 [9:0] $end
   $var wire 10 oz storage_dat1 [9:0] $end
   $var wire  1 G@! sys_clk $end
   $var wire  1 G@! sys_clk_1 $end
   $var wire  1 k sys_rst $end
   $var wire  9 M#! tag_mem_adr0 [8:0] $end
   $scope module VexRiscv $end
    $var wire  2 iE! AluBitwiseCtrlEnum_AND_1 [1:0] $end
    $var wire  2 aE! AluBitwiseCtrlEnum_OR_1 [1:0] $end
    $var wire  2 IE! AluBitwiseCtrlEnum_XOR_1 [1:0] $end
    $var wire  2 IE! AluCtrlEnum_ADD_SUB [1:0] $end
    $var wire  2 iE! AluCtrlEnum_BITWISE [1:0] $end
    $var wire  2 aE! AluCtrlEnum_SLT_SLTU [1:0] $end
    $var wire  2 aE! BranchCtrlEnum_B [1:0] $end
    $var wire  2 IE! BranchCtrlEnum_INC [1:0] $end
    $var wire  2 iE! BranchCtrlEnum_JAL [1:0] $end
    $var wire  2 qE! BranchCtrlEnum_JALR [1:0] $end
    $var wire 32 #*! BranchPlugin_branchExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 QE! BranchPlugin_branchExceptionPort_payload_code [3:0] $end
    $var wire  1 Mi BranchPlugin_branchExceptionPort_valid $end
    $var wire  1 AE! BranchPlugin_inDebugNoFetchFlag $end
    $var wire 32 #*! BranchPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 [h BranchPlugin_jumpInterface_valid $end
    $var wire  1 )E! CsrPlugin_allowEbreakException $end
    $var wire  1 )E! CsrPlugin_allowException $end
    $var wire  1 )E! CsrPlugin_allowInterrupts $end
    $var wire  1 AE! CsrPlugin_csrMapping_allowCsrSignal $end
    $var wire  1 ;.! CsrPlugin_csrMapping_hazardFree $end
    $var wire 32 Ui CsrPlugin_csrMapping_readDataInit [31:0] $end
    $var wire 32 Ui CsrPlugin_csrMapping_readDataSignal [31:0] $end
    $var wire 32 ]i CsrPlugin_csrMapping_writeDataSignal [31:0] $end
    $var wire  1 Cp CsrPlugin_exception $end
    $var wire  1 C.! CsrPlugin_exceptionPendings_0 $end
    $var wire  1 K.! CsrPlugin_exceptionPendings_1 $end
    $var wire  1 S.! CsrPlugin_exceptionPendings_2 $end
    $var wire  1 [.! CsrPlugin_exceptionPendings_3 $end
    $var wire 32 G4! CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31:0] $end
    $var wire  4 ?4! CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:0] $end
    $var wire  2 qE! CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege [1:0] $end
    $var wire  2 qE! CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [1:0] $end
    $var wire  1 C.! CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode $end
    $var wire  1 K.! CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute $end
    $var wire  1 S.! CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory $end
    $var wire  1 [.! CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack $end
    $var wire  1 +p CsrPlugin_exceptionPortCtrl_exceptionValids_decode $end
    $var wire  1 3p CsrPlugin_exceptionPortCtrl_exceptionValids_execute $end
    $var wire  1 ;p CsrPlugin_exceptionPortCtrl_exceptionValids_memory $end
    $var wire  1 Cp CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack $end
    $var wire  1 AE! CsrPlugin_forceMachineWire $end
    $var wire  1 3B! CsrPlugin_hadException $end
    $var wire  1 aA! CsrPlugin_inWfi $end
    $var wire  1 +B! CsrPlugin_interruptJump $end
    $var wire  4 #B! CsrPlugin_interrupt_code [3:0] $end
    $var wire  2 W4! CsrPlugin_interrupt_targetPrivilege [1:0] $end
    $var wire  1 O4! CsrPlugin_interrupt_valid $end
    $var wire 32 mi CsrPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 ei CsrPlugin_jumpInterface_valid $end
    $var wire  1 AE! CsrPlugin_lastStageWasWfi $end
    $var wire  4 m3! CsrPlugin_mcause_exceptionCode [3:0] $end
    $var wire  1 e3! CsrPlugin_mcause_interrupt $end
    $var wire 64 }3! CsrPlugin_mcycle [63:0] $end
    $var wire 32 s2! CsrPlugin_mepc [31:0] $end
    $var wire  1 M3! CsrPlugin_mie_MEIE $end
    $var wire  1 ]3! CsrPlugin_mie_MSIE $end
    $var wire  1 U3! CsrPlugin_mie_MTIE $end
    $var wire 64 /4! CsrPlugin_minstret [63:0] $end
    $var wire  1 53! CsrPlugin_mip_MEIP $end
    $var wire  1 E3! CsrPlugin_mip_MSIP $end
    $var wire  1 =3! CsrPlugin_mip_MTIP $end
    $var wire  2 aE! CsrPlugin_misa_base [1:0] $end
    $var wire 26 UG! CsrPlugin_misa_extensions [25:0] $end
    $var wire  1 {2! CsrPlugin_mstatus_MIE $end
    $var wire  1 %3! CsrPlugin_mstatus_MPIE $end
    $var wire  2 -3! CsrPlugin_mstatus_MPP [1:0] $end
    $var wire 32 u3! CsrPlugin_mtval [31:0] $end
    $var wire 30 k2! CsrPlugin_mtvec_base [29:0] $end
    $var wire  2 c2! CsrPlugin_mtvec_mode [1:0] $end
    $var wire  1 kp CsrPlugin_pipelineLiberator_active $end
    $var wire  1 {p CsrPlugin_pipelineLiberator_done $end
    $var wire  1 _4! CsrPlugin_pipelineLiberator_pcValids_0 $end
    $var wire  1 g4! CsrPlugin_pipelineLiberator_pcValids_1 $end
    $var wire  1 o4! CsrPlugin_pipelineLiberator_pcValids_2 $end
    $var wire  2 qE! CsrPlugin_privilege [1:0] $end
    $var wire 32 _,! CsrPlugin_selfException_payload_badAddr [31:0] $end
    $var wire  4 'j CsrPlugin_selfException_payload_code [3:0] $end
    $var wire  1 }i CsrPlugin_selfException_valid $end
    $var wire  2 %q CsrPlugin_targetPrivilege [1:0] $end
    $var wire  1 AE! CsrPlugin_thirdPartyWake $end
    $var wire  4 -q CsrPlugin_trapCause [3:0] $end
    $var wire 30 =q CsrPlugin_xtvec_base [29:0] $end
    $var wire  2 5q CsrPlugin_xtvec_mode [1:0] $end
    $var wire 32 A%! DBusCachedPlugin_exceptionBus_payload_badAddr [31:0] $end
    $var wire  4 =i DBusCachedPlugin_exceptionBus_payload_code [3:0] $end
    $var wire  1 5i DBusCachedPlugin_exceptionBus_valid $end
    $var wire  1 AE! DBusCachedPlugin_mmuBus_busy $end
    $var wire  1 AE! DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 Ig DBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 !%! DBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 )%! DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 %i DBusCachedPlugin_mmuBus_end $end
    $var wire  1 )E! DBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 )E! DBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 )E! DBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 5G! DBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 AE! DBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 1%! DBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 AE! DBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 )%! DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 AE! DBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire 32 o,! DBusCachedPlugin_redoBranch_payload [31:0] $end
    $var wire  1 -i DBusCachedPlugin_redoBranch_valid $end
    $var wire 32 w0! DBusCachedPlugin_rspCounter [31:0] $end
    $var wire  2 iE! EnvCtrlEnum_ECALL [1:0] $end
    $var wire  2 IE! EnvCtrlEnum_NONE [1:0] $end
    $var wire  2 aE! EnvCtrlEnum_XRET [1:0] $end
    $var wire  1 y1! HazardSimplePlugin_addr0Match $end
    $var wire  1 #2! HazardSimplePlugin_addr1Match $end
    $var wire  1 Gn HazardSimplePlugin_src0Hazard $end
    $var wire  1 On HazardSimplePlugin_src1Hazard $end
    $var wire  5 i1! HazardSimplePlugin_writeBackBuffer_payload_address [4:0] $end
    $var wire 32 q1! HazardSimplePlugin_writeBackBuffer_payload_data [31:0] $end
    $var wire  1 a1! HazardSimplePlugin_writeBackBuffer_valid $end
    $var wire  5 Y1! HazardSimplePlugin_writeBackWrites_payload_address [4:0] $end
    $var wire 32 _n HazardSimplePlugin_writeBackWrites_payload_data [31:0] $end
    $var wire  1 Wn HazardSimplePlugin_writeBackWrites_valid $end
    $var wire  1 +&! IBusCachedPlugin_cache_io_cpu_decode_cacheMiss $end
    $var wire 32 #&! IBusCachedPlugin_cache_io_cpu_decode_data [31:0] $end
    $var wire  1 i%! IBusCachedPlugin_cache_io_cpu_decode_error $end
    $var wire  1 y_ IBusCachedPlugin_cache_io_cpu_decode_isStuck $end
    $var wire  1 AE! IBusCachedPlugin_cache_io_cpu_decode_isUser $end
    $var wire  1 #` IBusCachedPlugin_cache_io_cpu_decode_isValid $end
    $var wire  1 y%! IBusCachedPlugin_cache_io_cpu_decode_mmuException $end
    $var wire  1 q%! IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling $end
    $var wire 32 3&! IBusCachedPlugin_cache_io_cpu_decode_physicalAddress [31:0] $end
    $var wire 32 a%! IBusCachedPlugin_cache_io_cpu_fetch_data [31:0] $end
    $var wire  1 #F! IBusCachedPlugin_cache_io_cpu_fetch_isRemoved $end
    $var wire  1 y_ IBusCachedPlugin_cache_io_cpu_fetch_isStuck $end
    $var wire  1 w$! IBusCachedPlugin_cache_io_cpu_fetch_isValid $end
    $var wire 32 1A! IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress [31:0] $end
    $var wire  1 +` IBusCachedPlugin_cache_io_cpu_fill_valid $end
    $var wire  1 S` IBusCachedPlugin_cache_io_cpu_prefetch_haltIt $end
    $var wire  1 q_ IBusCachedPlugin_cache_io_cpu_prefetch_isValid $end
    $var wire  1 i_ IBusCachedPlugin_cache_io_flush $end
    $var wire 32 ;&! IBusCachedPlugin_cache_io_mem_cmd_payload_address [31:0] $end
    $var wire  3 sF! IBusCachedPlugin_cache_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 [` IBusCachedPlugin_cache_io_mem_cmd_valid $end
    $var wire 32 Y-! IBusCachedPlugin_decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 kh IBusCachedPlugin_decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 ch IBusCachedPlugin_decodeExceptionPort_valid $end
    $var wire  1 Wb IBusCachedPlugin_decodePrediction_cmd_hadBranch $end
    $var wire  1 [h IBusCachedPlugin_decodePrediction_rsp_wasWrong $end
    $var wire  1 /j IBusCachedPlugin_externalFlush $end
    $var wire  1 k.! IBusCachedPlugin_fetchPc_booted $end
    $var wire  1 gj IBusCachedPlugin_fetchPc_corrected $end
    $var wire  1 Wj IBusCachedPlugin_fetchPc_correction $end
    $var wire  1 c.! IBusCachedPlugin_fetchPc_correctionReg $end
    $var wire  1 1k IBusCachedPlugin_fetchPc_flushed $end
    $var wire  1 s.! IBusCachedPlugin_fetchPc_inc $end
    $var wire  1 _j IBusCachedPlugin_fetchPc_output_fire $end
    $var wire  1 _j IBusCachedPlugin_fetchPc_output_fire_1 $end
    $var wire 32 Oj IBusCachedPlugin_fetchPc_output_payload [31:0] $end
    $var wire  1 Gj IBusCachedPlugin_fetchPc_output_ready $end
    $var wire  1 q_ IBusCachedPlugin_fetchPc_output_valid $end
    $var wire 32 Oj IBusCachedPlugin_fetchPc_pc [31:0] $end
    $var wire 32 1A! IBusCachedPlugin_fetchPc_pcReg [31:0] $end
    $var wire  1 oj IBusCachedPlugin_fetchPc_pcRegPropagate $end
    $var wire 32 g,! IBusCachedPlugin_fetchPc_redo_payload [31:0] $end
    $var wire  1 )k IBusCachedPlugin_fetchPc_redo_valid $end
    $var wire  1 ;h IBusCachedPlugin_fetcherHalt $end
    $var wire  1 AE! IBusCachedPlugin_forceNoDecodeCond $end
    $var wire  1 ik IBusCachedPlugin_iBusRsp_flush $end
    $var wire  1 MG! IBusCachedPlugin_iBusRsp_output_payload_isRvc $end
    $var wire 32 g,! IBusCachedPlugin_iBusRsp_output_payload_pc [31:0] $end
    $var wire  1 EG! IBusCachedPlugin_iBusRsp_output_payload_rsp_error $end
    $var wire 32 #&! IBusCachedPlugin_iBusRsp_output_payload_rsp_inst [31:0] $end
    $var wire  1 Yk IBusCachedPlugin_iBusRsp_output_ready $end
    $var wire  1 }e IBusCachedPlugin_iBusRsp_output_valid $end
    $var wire  1 qk IBusCachedPlugin_iBusRsp_readyForError $end
    $var wire  1 )k IBusCachedPlugin_iBusRsp_redoFetch $end
    $var wire  1 Qk IBusCachedPlugin_iBusRsp_stages_0_halt $end
    $var wire 32 Oj IBusCachedPlugin_iBusRsp_stages_0_input_payload [31:0] $end
    $var wire  1 Gj IBusCachedPlugin_iBusRsp_stages_0_input_ready $end
    $var wire  1 q_ IBusCachedPlugin_iBusRsp_stages_0_input_valid $end
    $var wire 32 Oj IBusCachedPlugin_iBusRsp_stages_0_output_payload [31:0] $end
    $var wire  1 Ik IBusCachedPlugin_iBusRsp_stages_0_output_ready $end
    $var wire  1 Ak IBusCachedPlugin_iBusRsp_stages_0_output_valid $end
    $var wire  1 AE! IBusCachedPlugin_iBusRsp_stages_1_halt $end
    $var wire 32 1A! IBusCachedPlugin_iBusRsp_stages_1_input_payload [31:0] $end
    $var wire  1 Ik IBusCachedPlugin_iBusRsp_stages_1_input_ready $end
    $var wire  1 {.! IBusCachedPlugin_iBusRsp_stages_1_input_valid $end
    $var wire 32 g,! IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload [31:0] $end
    $var wire  1 Ik IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready $end
    $var wire  1 %/! IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid $end
    $var wire 32 1A! IBusCachedPlugin_iBusRsp_stages_1_output_payload [31:0] $end
    $var wire  1 Ik IBusCachedPlugin_iBusRsp_stages_1_output_ready $end
    $var wire  1 {.! IBusCachedPlugin_iBusRsp_stages_1_output_valid $end
    $var wire  1 ak IBusCachedPlugin_iBusRsp_stages_2_halt $end
    $var wire 32 g,! IBusCachedPlugin_iBusRsp_stages_2_input_payload [31:0] $end
    $var wire  1 Ik IBusCachedPlugin_iBusRsp_stages_2_input_ready $end
    $var wire  1 %/! IBusCachedPlugin_iBusRsp_stages_2_input_valid $end
    $var wire 32 g,! IBusCachedPlugin_iBusRsp_stages_2_output_payload [31:0] $end
    $var wire  1 Yk IBusCachedPlugin_iBusRsp_stages_2_output_ready $end
    $var wire  1 }e IBusCachedPlugin_iBusRsp_stages_2_output_valid $end
    $var wire  1 Ch IBusCachedPlugin_incomingInstruction $end
    $var wire  1 =/! IBusCachedPlugin_injector_nextPcCalc_valids_0 $end
    $var wire  1 9-! IBusCachedPlugin_injector_nextPcCalc_valids_1 $end
    $var wire  1 A-! IBusCachedPlugin_injector_nextPcCalc_valids_2 $end
    $var wire  1 I-! IBusCachedPlugin_injector_nextPcCalc_valids_3 $end
    $var wire  1 Q-! IBusCachedPlugin_injector_nextPcCalc_valids_4 $end
    $var wire 32 ?j IBusCachedPlugin_jump_pcLoad_payload [31:0] $end
    $var wire  1 7j IBusCachedPlugin_jump_pcLoad_valid $end
    $var wire  1 AE! IBusCachedPlugin_mmuBus_busy $end
    $var wire  1 AE! IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 y_ IBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 w$! IBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 1A! IBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 sh IBusCachedPlugin_mmuBus_end $end
    $var wire  1 )E! IBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 )E! IBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 )E! IBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 %G! IBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 AE! IBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 YA! IBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 AE! IBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 1A! IBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 AE! IBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire  1 9-! IBusCachedPlugin_pcValids_0 $end
    $var wire  1 A-! IBusCachedPlugin_pcValids_1 $end
    $var wire  1 I-! IBusCachedPlugin_pcValids_2 $end
    $var wire  1 Q-! IBusCachedPlugin_pcValids_3 $end
    $var wire 32 Sh IBusCachedPlugin_predictionJumpInterface_payload [31:0] $end
    $var wire  1 Kh IBusCachedPlugin_predictionJumpInterface_valid $end
    $var wire 32 U/! IBusCachedPlugin_rspCounter [31:0] $end
    $var wire  1 AE! IBusCachedPlugin_rsp_iBusRspOutputHalt $end
    $var wire  1 AE! IBusCachedPlugin_rsp_issueDetected $end
    $var wire  1 Ue IBusCachedPlugin_rsp_issueDetected_1 $end
    $var wire  1 Me IBusCachedPlugin_rsp_issueDetected_2 $end
    $var wire  1 Ee IBusCachedPlugin_rsp_issueDetected_3 $end
    $var wire  1 =e IBusCachedPlugin_rsp_issueDetected_4 $end
    $var wire  1 ;l IBusCachedPlugin_rsp_redoFetch $end
    $var wire  1 AE! IBusCachedPlugin_s0_tightlyCoupledHit $end
    $var wire  1 ]/! IBusCachedPlugin_s1_tightlyCoupledHit $end
    $var wire  1 e/! IBusCachedPlugin_s2_tightlyCoupledHit $end
    $var wire 32 ;B! RegFilePlugin_regFile(0) [31:0] $end
    $var wire 32 <B! RegFilePlugin_regFile(1) [31:0] $end
    $var wire 32 EB! RegFilePlugin_regFile(10) [31:0] $end
    $var wire 32 FB! RegFilePlugin_regFile(11) [31:0] $end
    $var wire 32 GB! RegFilePlugin_regFile(12) [31:0] $end
    $var wire 32 HB! RegFilePlugin_regFile(13) [31:0] $end
    $var wire 32 IB! RegFilePlugin_regFile(14) [31:0] $end
    $var wire 32 JB! RegFilePlugin_regFile(15) [31:0] $end
    $var wire 32 KB! RegFilePlugin_regFile(16) [31:0] $end
    $var wire 32 LB! RegFilePlugin_regFile(17) [31:0] $end
    $var wire 32 MB! RegFilePlugin_regFile(18) [31:0] $end
    $var wire 32 NB! RegFilePlugin_regFile(19) [31:0] $end
    $var wire 32 =B! RegFilePlugin_regFile(2) [31:0] $end
    $var wire 32 OB! RegFilePlugin_regFile(20) [31:0] $end
    $var wire 32 PB! RegFilePlugin_regFile(21) [31:0] $end
    $var wire 32 QB! RegFilePlugin_regFile(22) [31:0] $end
    $var wire 32 RB! RegFilePlugin_regFile(23) [31:0] $end
    $var wire 32 SB! RegFilePlugin_regFile(24) [31:0] $end
    $var wire 32 TB! RegFilePlugin_regFile(25) [31:0] $end
    $var wire 32 UB! RegFilePlugin_regFile(26) [31:0] $end
    $var wire 32 VB! RegFilePlugin_regFile(27) [31:0] $end
    $var wire 32 WB! RegFilePlugin_regFile(28) [31:0] $end
    $var wire 32 XB! RegFilePlugin_regFile(29) [31:0] $end
    $var wire 32 >B! RegFilePlugin_regFile(3) [31:0] $end
    $var wire 32 YB! RegFilePlugin_regFile(30) [31:0] $end
    $var wire 32 ZB! RegFilePlugin_regFile(31) [31:0] $end
    $var wire 32 ?B! RegFilePlugin_regFile(4) [31:0] $end
    $var wire 32 @B! RegFilePlugin_regFile(5) [31:0] $end
    $var wire 32 AB! RegFilePlugin_regFile(6) [31:0] $end
    $var wire 32 BB! RegFilePlugin_regFile(7) [31:0] $end
    $var wire 32 CB! RegFilePlugin_regFile(8) [31:0] $end
    $var wire 32 DB! RegFilePlugin_regFile(9) [31:0] $end
    $var wire  2 IE! ShiftCtrlEnum_DISABLE_1 [1:0] $end
    $var wire  2 aE! ShiftCtrlEnum_SLL_1 [1:0] $end
    $var wire  2 qE! ShiftCtrlEnum_SRA_1 [1:0] $end
    $var wire  2 iE! ShiftCtrlEnum_SRL_1 [1:0] $end
    $var wire  2 aE! Src1CtrlEnum_IMU [1:0] $end
    $var wire  2 iE! Src1CtrlEnum_PC_INCREMENT [1:0] $end
    $var wire  2 IE! Src1CtrlEnum_RS [1:0] $end
    $var wire  2 qE! Src1CtrlEnum_URS1 [1:0] $end
    $var wire  2 aE! Src2CtrlEnum_IMI [1:0] $end
    $var wire  2 iE! Src2CtrlEnum_IMS [1:0] $end
    $var wire  2 qE! Src2CtrlEnum_PC [1:0] $end
    $var wire  2 IE! Src2CtrlEnum_RS [1:0] $end
    $var wire  1 G@! clk $end
    $var wire  1 ei contextSwitching $end
    $var wire  1 7" dBusWishbone_ACK $end
    $var wire 30 ?z dBusWishbone_ADR [29:0] $end
    $var wire  2 IE! dBusWishbone_BTE [1:0] $end
    $var wire  3 ?" dBusWishbone_CTI [2:0] $end
    $var wire  1 Wz dBusWishbone_CYC $end
    $var wire 32 u! dBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 3.! dBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 32 Gz dBusWishbone_DAT_MOSI [31:0] $end
    $var wire  1 AE! dBusWishbone_ERR $end
    $var wire  4 Oz dBusWishbone_SEL [3:0] $end
    $var wire  1 Wz dBusWishbone_STB $end
    $var wire  1 _z dBusWishbone_WE $end
    $var wire 32 i-! dBus_cmd_payload_address [31:0] $end
    $var wire 32 Gz dBus_cmd_payload_data [31:0] $end
    $var wire  1 #.! dBus_cmd_payload_last $end
    $var wire  4 q-! dBus_cmd_payload_mask [3:0] $end
    $var wire  3 y-! dBus_cmd_payload_size [2:0] $end
    $var wire  1 a-! dBus_cmd_payload_uncached $end
    $var wire  1 _z dBus_cmd_payload_wr $end
    $var wire  1 {h dBus_cmd_ready $end
    $var wire  1 Wz dBus_cmd_valid $end
    $var wire 32 3.! dBus_rsp_payload_data [31:0] $end
    $var wire  1 AE! dBus_rsp_payload_error $end
    $var wire  1 -G! dBus_rsp_payload_last $end
    $var wire  1 +.! dBus_rsp_valid $end
    $var wire 32 ;` dataCache_1_io_cpu_execute_address [31:0] $end
    $var wire  1 c` dataCache_1_io_cpu_execute_haltIt $end
    $var wire  1 3` dataCache_1_io_cpu_execute_isValid $end
    $var wire  1 C&! dataCache_1_io_cpu_execute_refilling $end
    $var wire  1 -m dataCache_1_io_cpu_flush_isStall $end
    $var wire  7 Q%! dataCache_1_io_cpu_flush_payload_lineId [6:0] $end
    $var wire  1 I%! dataCache_1_io_cpu_flush_payload_singleLine $end
    $var wire  1 5a dataCache_1_io_cpu_flush_ready $end
    $var wire  1 K` dataCache_1_io_cpu_flush_valid $end
    $var wire 32 )%! dataCache_1_io_cpu_memory_address [31:0] $end
    $var wire  1 !%! dataCache_1_io_cpu_memory_isValid $end
    $var wire  1 K&! dataCache_1_io_cpu_memory_isWrite $end
    $var wire  1 1%! dataCache_1_io_cpu_memory_mmuRsp_isIoAccess $end
    $var wire  1 =a dataCache_1_io_cpu_redo $end
    $var wire  1 -a dataCache_1_io_cpu_writeBack_accessError $end
    $var wire 32 A%! dataCache_1_io_cpu_writeBack_address [31:0] $end
    $var wire 32 s` dataCache_1_io_cpu_writeBack_data [31:0] $end
    $var wire  1 {F! dataCache_1_io_cpu_writeBack_exclusiveOk $end
    $var wire  4 kF! dataCache_1_io_cpu_writeBack_fence_FM [3:0] $end
    $var wire  1 cF! dataCache_1_io_cpu_writeBack_fence_PI $end
    $var wire  1 [F! dataCache_1_io_cpu_writeBack_fence_PO $end
    $var wire  1 SF! dataCache_1_io_cpu_writeBack_fence_PR $end
    $var wire  1 KF! dataCache_1_io_cpu_writeBack_fence_PW $end
    $var wire  1 CF! dataCache_1_io_cpu_writeBack_fence_SI $end
    $var wire  1 ;F! dataCache_1_io_cpu_writeBack_fence_SO $end
    $var wire  1 3F! dataCache_1_io_cpu_writeBack_fence_SR $end
    $var wire  1 +F! dataCache_1_io_cpu_writeBack_fence_SW $end
    $var wire  1 k` dataCache_1_io_cpu_writeBack_haltIt $end
    $var wire  1 AE! dataCache_1_io_cpu_writeBack_isUser $end
    $var wire  1 C` dataCache_1_io_cpu_writeBack_isValid $end
    $var wire  1 S&! dataCache_1_io_cpu_writeBack_isWrite $end
    $var wire  1 AE! dataCache_1_io_cpu_writeBack_keepMemRspData $end
    $var wire  1 {` dataCache_1_io_cpu_writeBack_mmuException $end
    $var wire 32 9%! dataCache_1_io_cpu_writeBack_storeData [31:0] $end
    $var wire  1 %a dataCache_1_io_cpu_writeBack_unalignedAccess $end
    $var wire 32 Ua dataCache_1_io_mem_cmd_payload_address [31:0] $end
    $var wire 32 9%! dataCache_1_io_mem_cmd_payload_data [31:0] $end
    $var wire  1 )E! dataCache_1_io_mem_cmd_payload_last $end
    $var wire  4 c&! dataCache_1_io_mem_cmd_payload_mask [3:0] $end
    $var wire  3 ]a dataCache_1_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 [&! dataCache_1_io_mem_cmd_payload_uncached $end
    $var wire  1 Ma dataCache_1_io_mem_cmd_payload_wr $end
    $var wire 32 G0! dataCache_1_io_mem_cmd_rData_address [31:0] $end
    $var wire 32 O0! dataCache_1_io_mem_cmd_rData_data [31:0] $end
    $var wire  1 g0! dataCache_1_io_mem_cmd_rData_last $end
    $var wire  4 W0! dataCache_1_io_mem_cmd_rData_mask [3:0] $end
    $var wire  3 _0! dataCache_1_io_mem_cmd_rData_size [2:0] $end
    $var wire  1 ?0! dataCache_1_io_mem_cmd_rData_uncached $end
    $var wire  1 70! dataCache_1_io_mem_cmd_rData_wr $end
    $var wire  1 /0! dataCache_1_io_mem_cmd_rValid $end
    $var wire  1 Y%! dataCache_1_io_mem_cmd_ready $end
    $var wire 32 i-! dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_address [31:0] $end
    $var wire 32 Gz dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_data [31:0] $end
    $var wire  1 #.! dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_last $end
    $var wire  4 q-! dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_mask [3:0] $end
    $var wire  3 y-! dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_size [2:0] $end
    $var wire  1 a-! dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_uncached $end
    $var wire  1 _z dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_wr $end
    $var wire  1 {h dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_ready $end
    $var wire  1 Wz dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_valid $end
    $var wire 32 {l dataCache_1_io_mem_cmd_s2mPipe_payload_address [31:0] $end
    $var wire 32 u/! dataCache_1_io_mem_cmd_s2mPipe_payload_data [31:0] $end
    $var wire  1 '0! dataCache_1_io_mem_cmd_s2mPipe_payload_last $end
    $var wire  4 }/! dataCache_1_io_mem_cmd_s2mPipe_payload_mask [3:0] $end
    $var wire  3 %m dataCache_1_io_mem_cmd_s2mPipe_payload_size [2:0] $end
    $var wire  1 m/! dataCache_1_io_mem_cmd_s2mPipe_payload_uncached $end
    $var wire  1 sl dataCache_1_io_mem_cmd_s2mPipe_payload_wr $end
    $var wire 32 i-! dataCache_1_io_mem_cmd_s2mPipe_rData_address [31:0] $end
    $var wire 32 Gz dataCache_1_io_mem_cmd_s2mPipe_rData_data [31:0] $end
    $var wire  1 #.! dataCache_1_io_mem_cmd_s2mPipe_rData_last $end
    $var wire  4 q-! dataCache_1_io_mem_cmd_s2mPipe_rData_mask [3:0] $end
    $var wire  3 y-! dataCache_1_io_mem_cmd_s2mPipe_rData_size [2:0] $end
    $var wire  1 a-! dataCache_1_io_mem_cmd_s2mPipe_rData_uncached $end
    $var wire  1 _z dataCache_1_io_mem_cmd_s2mPipe_rData_wr $end
    $var wire  1 Wz dataCache_1_io_mem_cmd_s2mPipe_rValid $end
    $var wire  1 kl dataCache_1_io_mem_cmd_s2mPipe_ready $end
    $var wire  1 cl dataCache_1_io_mem_cmd_s2mPipe_valid $end
    $var wire  1 Ea dataCache_1_io_mem_cmd_valid $end
    $var wire 32 #&! decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 =G! decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 Ei decodeExceptionPort_valid $end
    $var wire  2 Ac decode_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 #t decode_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 yc decode_ALU_CTRL [1:0] $end
    $var wire 64 ;t decode_ALU_CTRL_string [63:0] $end
    $var wire  2 ]e decode_BRANCH_CTRL [1:0] $end
    $var wire 32 Mu decode_BRANCH_CTRL_string [31:0] $end
    $var wire  1 ic decode_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 ac decode_BYPASSABLE_MEMORY_STAGE $end
    $var wire  1 E'! decode_CSR_READ_OPCODE $end
    $var wire  1 M'! decode_CSR_WRITE_OPCODE $end
    $var wire  2 )c decode_ENV_CTRL [1:0] $end
    $var wire 40 Ys decode_ENV_CTRL_string [39:0] $end
    $var wire  1 5e decode_FLUSH_ALL $end
    $var wire 32 /(! decode_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 #&! decode_INSTRUCTION [31:0] $end
    $var wire 32 {d decode_INSTRUCTION_ANTICIPATED [31:0] $end
    $var wire  1 1c decode_IS_CSR $end
    $var wire  1 wb decode_IS_DIV $end
    $var wire  1 !c decode_IS_MUL $end
    $var wire  1 ob decode_IS_RS1_SIGNED $end
    $var wire  1 gb decode_IS_RS2_SIGNED $end
    $var wire  1 m+! decode_LEGAL_INSTRUCTION $end
    $var wire  1 -e decode_MEMORY_ENABLE $end
    $var wire  1 AE! decode_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 Qc decode_MEMORY_MANAGMENT $end
    $var wire  1 Yc decode_MEMORY_WR $end
    $var wire 32 g,! decode_PC [31:0] $end
    $var wire  1 Wb decode_PREDICTION_HAD_BRANCHED2 $end
    $var wire  1 %e decode_REGFILE_WRITE_VALID $end
    $var wire 32 Kd decode_RS1 [31:0] $end
    $var wire  1 ;d decode_RS1_USE $end
    $var wire 32 Cd decode_RS2 [31:0] $end
    $var wire  1 3d decode_RS2_USE $end
    $var wire  5 }m decode_RegFilePlugin_regFileReadAddress1 [4:0] $end
    $var wire  5 'n decode_RegFilePlugin_regFileReadAddress2 [4:0] $end
    $var wire 32 I1! decode_RegFilePlugin_rs1Data [31:0] $end
    $var wire 32 Q1! decode_RegFilePlugin_rs2Data [31:0] $end
    $var wire  2 9c decode_SHIFT_CTRL [1:0] $end
    $var wire 72 is decode_SHIFT_CTRL_string [71:0] $end
    $var wire  2 #d decode_SRC1_CTRL [1:0] $end
    $var wire 96 Kt decode_SRC1_CTRL_string [95:0] $end
    $var wire  2 qc decode_SRC2_CTRL [1:0] $end
    $var wire 24 3t decode_SRC2_CTRL_string [23:0] $end
    $var wire  1 _b decode_SRC2_FORCE_ZERO $end
    $var wire  1 [d decode_SRC_ADD_ZERO $end
    $var wire  1 Ic decode_SRC_LESS_UNSIGNED $end
    $var wire  1 Sd decode_SRC_USE_SUB_LESS $end
    $var wire  1 AE! decode_arbitration_flushIt $end
    $var wire  1 ue decode_arbitration_flushNext $end
    $var wire  1 ee decode_arbitration_haltByOther $end
    $var wire  1 AE! decode_arbitration_haltItself $end
    $var wire  1 ?f decode_arbitration_isFiring $end
    $var wire  1 /f decode_arbitration_isFlushed $end
    $var wire  1 7f decode_arbitration_isMoving $end
    $var wire  1 'f decode_arbitration_isStuck $end
    $var wire  1 'f decode_arbitration_isStuckByOthers $end
    $var wire  1 }e decode_arbitration_isValid $end
    $var wire  1 me decode_arbitration_removeIt $end
    $var wire  2 e+! decode_to_execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 Q9! decode_to_execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 ]+! decode_to_execute_ALU_CTRL [1:0] $end
    $var wire 64 A9! decode_to_execute_ALU_CTRL_string [63:0] $end
    $var wire  2 C*! decode_to_execute_BRANCH_CTRL [1:0] $end
    $var wire 32 19! decode_to_execute_BRANCH_CTRL_string [31:0] $end
    $var wire  1 S*! decode_to_execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 m'! decode_to_execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire  1 Q)! decode_to_execute_CSR_READ_OPCODE $end
    $var wire  1 Y)! decode_to_execute_CSR_WRITE_OPCODE $end
    $var wire  2 q)! decode_to_execute_ENV_CTRL [1:0] $end
    $var wire 40 o8! decode_to_execute_ENV_CTRL_string [39:0] $end
    $var wire 32 '(! decode_to_execute_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 _,! decode_to_execute_INSTRUCTION [31:0] $end
    $var wire  1 a)! decode_to_execute_IS_CSR $end
    $var wire  1 G(! decode_to_execute_IS_DIV $end
    $var wire  1 ]'! decode_to_execute_IS_MUL $end
    $var wire  1 ?(! decode_to_execute_IS_RS1_SIGNED $end
    $var wire  1 O(! decode_to_execute_IS_RS2_SIGNED $end
    $var wire  1 W,! decode_to_execute_MEMORY_ENABLE $end
    $var wire  1 /,! decode_to_execute_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 ?,! decode_to_execute_MEMORY_MANAGMENT $end
    $var wire  1 O,! decode_to_execute_MEMORY_WR $end
    $var wire 32 3*! decode_to_execute_PC [31:0] $end
    $var wire  1 ;*! decode_to_execute_PREDICTION_HAD_BRANCHED2 $end
    $var wire  1 K*! decode_to_execute_REGFILE_WRITE_VALID $end
    $var wire 32 7,! decode_to_execute_RS1 [31:0] $end
    $var wire 32 G,! decode_to_execute_RS2 [31:0] $end
    $var wire  2 -+! decode_to_execute_SHIFT_CTRL [1:0] $end
    $var wire 72 mu decode_to_execute_SHIFT_CTRL_string [71:0] $end
    $var wire  2 U+! decode_to_execute_SRC1_CTRL [1:0] $end
    $var wire 96 Uu decode_to_execute_SRC1_CTRL_string [95:0] $end
    $var wire  2 M+! decode_to_execute_SRC2_CTRL [1:0] $end
    $var wire 24 99! decode_to_execute_SRC2_CTRL_string [23:0] $end
    $var wire  1 =+! decode_to_execute_SRC2_FORCE_ZERO $end
    $var wire  1 5+! decode_to_execute_SRC_LESS_UNSIGNED $end
    $var wire  1 E+! decode_to_execute_SRC_USE_SUB_LESS $end
    $var wire  2 e+! execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 Q9! execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 ]+! execute_ALU_CTRL [1:0] $end
    $var wire 64 A9! execute_ALU_CTRL_string [63:0] $end
    $var wire 32 7b execute_BRANCH_CALC [31:0] $end
    $var wire  1 +d execute_BRANCH_COND_RESULT $end
    $var wire  2 C*! execute_BRANCH_CTRL [1:0] $end
    $var wire 32 19! execute_BRANCH_CTRL_string [31:0] $end
    $var wire  1 ?b execute_BRANCH_DO $end
    $var wire  1 S*! execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 m'! execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire 32 #p execute_BranchPlugin_branchAdder [31:0] $end
    $var wire 32 [2! execute_BranchPlugin_branch_src1 [31:0] $end
    $var wire 32 yo execute_BranchPlugin_branch_src2 [31:0] $end
    $var wire  1 io execute_BranchPlugin_eq $end
    $var wire  1 qo execute_BranchPlugin_missAlignedTarget $end
    $var wire  1 Q)! execute_CSR_READ_OPCODE $end
    $var wire  1 Y)! execute_CSR_WRITE_OPCODE $end
    $var wire  1 95! execute_CsrPlugin_blockedBySideEffects $end
    $var wire 12 Y5! execute_CsrPlugin_csrAddress [11:0] $end
    $var wire  1 G8! execute_CsrPlugin_csr_3008 $end
    $var wire  1 e7! execute_CsrPlugin_csr_3264 $end
    $var wire  1 O8! execute_CsrPlugin_csr_4032 $end
    $var wire  1 m7! execute_CsrPlugin_csr_768 $end
    $var wire  1 }7! execute_CsrPlugin_csr_772 $end
    $var wire  1 '8! execute_CsrPlugin_csr_773 $end
    $var wire  1 /8! execute_CsrPlugin_csr_833 $end
    $var wire  1 78! execute_CsrPlugin_csr_834 $end
    $var wire  1 ?8! execute_CsrPlugin_csr_835 $end
    $var wire  1 u7! execute_CsrPlugin_csr_836 $end
    $var wire  1 Uq execute_CsrPlugin_illegalAccess $end
    $var wire  1 K execute_CsrPlugin_illegalInstruction $end
    $var wire  1 }q execute_CsrPlugin_readEnable $end
    $var wire  1 mq execute_CsrPlugin_readInstruction $end
    $var wire 32 Ui execute_CsrPlugin_readToWriteData [31:0] $end
    $var wire  1 )5! execute_CsrPlugin_wfiWake $end
    $var wire  1 uq execute_CsrPlugin_writeEnable $end
    $var wire  1 eq execute_CsrPlugin_writeInstruction $end
    $var wire  2 !1! execute_DBusCachedPlugin_size [1:0] $end
    $var wire  2 q)! execute_ENV_CTRL [1:0] $end
    $var wire 40 o8! execute_ENV_CTRL_string [39:0] $end
    $var wire 32 '(! execute_FORMAL_PC_NEXT [31:0] $end
    $var wire  5 7n execute_FullBarrelShifterPlugin_amplitude [4:0] $end
    $var wire 32 ?n execute_FullBarrelShifterPlugin_reversed [31:0] $end
    $var wire 32 _,! execute_INSTRUCTION [31:0] $end
    $var wire  1 a)! execute_IS_CSR $end
    $var wire  1 G(! execute_IS_DIV $end
    $var wire  1 ]'! execute_IS_MUL $end
    $var wire  1 ?(! execute_IS_RS1_SIGNED $end
    $var wire  1 O(! execute_IS_RS2_SIGNED $end
    $var wire 32 /n execute_IntAluPlugin_bitwise [31:0] $end
    $var wire  1 W,! execute_MEMORY_ENABLE $end
    $var wire  1 /,! execute_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 ?,! execute_MEMORY_MANAGMENT $end
    $var wire 32 ='! execute_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 O,! execute_MEMORY_WR $end
    $var wire 34 ea execute_MUL_HH [33:0] $end
    $var wire 34 ua execute_MUL_HL [33:0] $end
    $var wire 34 'b execute_MUL_LH [33:0] $end
    $var wire 32 -'! execute_MUL_LL [31:0] $end
    $var wire 32 7,! execute_MulPlugin_a [31:0] $end
    $var wire 17 'r execute_MulPlugin_aHigh [16:0] $end
    $var wire 17 #6! execute_MulPlugin_aSLow [16:0] $end
    $var wire  1 a5! execute_MulPlugin_aSigned $end
    $var wire 16 q5! execute_MulPlugin_aULow [15:0] $end
    $var wire 32 G,! execute_MulPlugin_b [31:0] $end
    $var wire 17 /r execute_MulPlugin_bHigh [16:0] $end
    $var wire 17 +6! execute_MulPlugin_bSLow [16:0] $end
    $var wire  1 i5! execute_MulPlugin_bSigned $end
    $var wire 16 y5! execute_MulPlugin_bULow [15:0] $end
    $var wire 32 3*! execute_PC [31:0] $end
    $var wire  1 ;*! execute_PREDICTION_HAD_BRANCHED2 $end
    $var wire 32 Ob execute_REGFILE_WRITE_DATA [31:0] $end
    $var wire  1 K*! execute_REGFILE_WRITE_VALID $end
    $var wire 32 7,! execute_RS1 [31:0] $end
    $var wire 32 G,! execute_RS2 [31:0] $end
    $var wire  2 -+! execute_SHIFT_CTRL [1:0] $end
    $var wire 72 {t execute_SHIFT_CTRL_string [71:0] $end
    $var wire 32 Gb execute_SHIFT_RIGHT [31:0] $end
    $var wire 32 sd execute_SRC1 [31:0] $end
    $var wire  2 U+! execute_SRC1_CTRL [1:0] $end
    $var wire 96 5u execute_SRC1_CTRL_string [95:0] $end
    $var wire 32 kd execute_SRC2 [31:0] $end
    $var wire  2 M+! execute_SRC2_CTRL [1:0] $end
    $var wire 24 99! execute_SRC2_CTRL_string [23:0] $end
    $var wire  1 =+! execute_SRC2_FORCE_ZERO $end
    $var wire 32 ;` execute_SRC_ADD [31:0] $end
    $var wire 32 ;` execute_SRC_ADD_SUB [31:0] $end
    $var wire  1 cd execute_SRC_LESS $end
    $var wire  1 5+! execute_SRC_LESS_UNSIGNED $end
    $var wire  1 E+! execute_SRC_USE_SUB_LESS $end
    $var wire 32 ;` execute_SrcPlugin_addSub [31:0] $end
    $var wire  1 cd execute_SrcPlugin_less $end
    $var wire  1 AE! execute_arbitration_flushIt $end
    $var wire  1 _f execute_arbitration_flushNext $end
    $var wire  1 Of execute_arbitration_haltByOther $end
    $var wire  1 Gf execute_arbitration_haltItself $end
    $var wire  1 )g execute_arbitration_isFiring $end
    $var wire  1 wf execute_arbitration_isFlushed $end
    $var wire  1 !g execute_arbitration_isMoving $end
    $var wire  1 gf execute_arbitration_isStuck $end
    $var wire  1 of execute_arbitration_isStuckByOthers $end
    $var wire  1 !-! execute_arbitration_isValid $end
    $var wire  1 Wf execute_arbitration_removeIt $end
    $var wire 32 #*! execute_to_memory_BRANCH_CALC [31:0] $end
    $var wire  1 +*! execute_to_memory_BRANCH_DO $end
    $var wire  1 k*! execute_to_memory_BYPASSABLE_MEMORY_STAGE $end
    $var wire  2 i)! execute_to_memory_ENV_CTRL [1:0] $end
    $var wire 40 _8! execute_to_memory_ENV_CTRL_string [39:0] $end
    $var wire 32 }'! execute_to_memory_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 c*! execute_to_memory_INSTRUCTION [31:0] $end
    $var wire  1 W(! execute_to_memory_IS_DIV $end
    $var wire  1 U'! execute_to_memory_IS_MUL $end
    $var wire  1 ',! execute_to_memory_MEMORY_ENABLE $end
    $var wire 32 5'! execute_to_memory_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 e'! execute_to_memory_MEMORY_WR $end
    $var wire 34 {&! execute_to_memory_MUL_HH [33:0] $end
    $var wire 34 ))! execute_to_memory_MUL_HL [33:0] $end
    $var wire 34 9)! execute_to_memory_MUL_LH [33:0] $end
    $var wire 32 I)! execute_to_memory_MUL_LL [31:0] $end
    $var wire 32 7(! execute_to_memory_PC [31:0] $end
    $var wire 32 )%! execute_to_memory_REGFILE_WRITE_DATA [31:0] $end
    $var wire  1 [*! execute_to_memory_REGFILE_WRITE_VALID $end
    $var wire  2 %+! execute_to_memory_SHIFT_CTRL [1:0] $end
    $var wire 72 'v execute_to_memory_SHIFT_CTRL_string [71:0] $end
    $var wire 32 {*! execute_to_memory_SHIFT_RIGHT [31:0] $end
    $var wire  1 ui externalInterrupt $end
    $var wire 32 m! externalInterruptArray [31:0] $end
    $var wire 32 ]7! externalInterruptArray_regNext [31:0] $end
    $var wire 32 1E! externalResetVector [31:0] $end
    $var wire  1 /" iBusWishbone_ACK $end
    $var wire 30 /z iBusWishbone_ADR [29:0] $end
    $var wire  2 IE! iBusWishbone_BTE [1:0] $end
    $var wire  3 7z iBusWishbone_CTI [2:0] $end
    $var wire  1 }! iBusWishbone_CYC $end
    $var wire 32 u! iBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 M/! iBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 32 1E! iBusWishbone_DAT_MOSI [31:0] $end
    $var wire  1 AE! iBusWishbone_ERR $end
    $var wire  4 9E! iBusWishbone_SEL [3:0] $end
    $var wire  1 '" iBusWishbone_STB $end
    $var wire  1 AE! iBusWishbone_WE $end
    $var wire 32 ;&! iBus_cmd_payload_address [31:0] $end
    $var wire  3 sF! iBus_cmd_payload_size [2:0] $end
    $var wire  1 3l iBus_cmd_ready $end
    $var wire  1 [` iBus_cmd_valid $end
    $var wire 32 M/! iBus_rsp_payload_data [31:0] $end
    $var wire  1 AE! iBus_rsp_payload_error $end
    $var wire  1 E/! iBus_rsp_valid $end
    $var wire 32 9A! lastStageInstruction [31:0] $end
    $var wire  1 QA! lastStageIsFiring $end
    $var wire  1 IA! lastStageIsValid $end
    $var wire 32 AA! lastStagePc [31:0] $end
    $var wire  5 qA! lastStageRegFileWrite_payload_address [4:0] $end
    $var wire 32 yA! lastStageRegFileWrite_payload_data [31:0] $end
    $var wire  1 iA! lastStageRegFileWrite_valid $end
    $var wire 32 #*! memory_BRANCH_CALC [31:0] $end
    $var wire  1 +*! memory_BRANCH_DO $end
    $var wire  1 k*! memory_BYPASSABLE_MEMORY_STAGE $end
    $var wire 65 k6! memory_DivPlugin_accumulator [64:0] $end
    $var wire  6 -7! memory_DivPlugin_div_counter_value [5:0] $end
    $var wire  6 Gr memory_DivPlugin_div_counter_valueNext [5:0] $end
    $var wire  1 ?r memory_DivPlugin_div_counter_willClear $end
    $var wire  1 7r memory_DivPlugin_div_counter_willIncrement $end
    $var wire  1 Or memory_DivPlugin_div_counter_willOverflow $end
    $var wire  1 57! memory_DivPlugin_div_counter_willOverflowIfInc $end
    $var wire  1 =7! memory_DivPlugin_div_done $end
    $var wire  1 %7! memory_DivPlugin_div_needRevert $end
    $var wire 32 M7! memory_DivPlugin_div_result [31:0] $end
    $var wire 32 )s memory_DivPlugin_div_stage_0_outNumerator [31:0] $end
    $var wire 32 !s memory_DivPlugin_div_stage_0_outRemainder [31:0] $end
    $var wire 33 or memory_DivPlugin_div_stage_0_remainderMinusDenominator [32:0] $end
    $var wire 33 _r memory_DivPlugin_div_stage_0_remainderShifted [32:0] $end
    $var wire  1 )E! memory_DivPlugin_frontendOk $end
    $var wire 33 S6! memory_DivPlugin_rs1 [32:0] $end
    $var wire 32 c6! memory_DivPlugin_rs2 [31:0] $end
    $var wire  2 i)! memory_ENV_CTRL [1:0] $end
    $var wire 40 _8! memory_ENV_CTRL_string [39:0] $end
    $var wire 32 }'! memory_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 c*! memory_INSTRUCTION [31:0] $end
    $var wire  1 W(! memory_IS_DIV $end
    $var wire  1 U'! memory_IS_MUL $end
    $var wire  1 ',! memory_MEMORY_ENABLE $end
    $var wire 32 5'! memory_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 e'! memory_MEMORY_WR $end
    $var wire 34 {&! memory_MUL_HH [33:0] $end
    $var wire 34 ))! memory_MUL_HL [33:0] $end
    $var wire 34 9)! memory_MUL_LH [33:0] $end
    $var wire 32 I)! memory_MUL_LL [31:0] $end
    $var wire 52 k&! memory_MUL_LOW [51:0] $end
    $var wire 32 7(! memory_PC [31:0] $end
    $var wire 32 )%! memory_REGFILE_WRITE_DATA [31:0] $end
    $var wire  1 [*! memory_REGFILE_WRITE_VALID $end
    $var wire  2 %+! memory_SHIFT_CTRL [1:0] $end
    $var wire 72 ct memory_SHIFT_CTRL_string [71:0] $end
    $var wire 32 {*! memory_SHIFT_RIGHT [31:0] $end
    $var wire  1 AE! memory_arbitration_flushIt $end
    $var wire  1 Ag memory_arbitration_flushNext $end
    $var wire  1 AE! memory_arbitration_haltByOther $end
    $var wire  1 1g memory_arbitration_haltItself $end
    $var wire  1 ig memory_arbitration_isFiring $end
    $var wire  1 Yg memory_arbitration_isFlushed $end
    $var wire  1 ag memory_arbitration_isMoving $end
    $var wire  1 Ig memory_arbitration_isStuck $end
    $var wire  1 Qg memory_arbitration_isStuckByOthers $end
    $var wire  1 )-! memory_arbitration_isValid $end
    $var wire  1 9g memory_arbitration_removeIt $end
    $var wire  2 y)! memory_to_writeBack_ENV_CTRL [1:0] $end
    $var wire 40 !9! memory_to_writeBack_ENV_CTRL_string [39:0] $end
    $var wire 32 u'! memory_to_writeBack_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 w,! memory_to_writeBack_INSTRUCTION [31:0] $end
    $var wire  1 _(! memory_to_writeBack_IS_MUL $end
    $var wire  1 }+! memory_to_writeBack_MEMORY_ENABLE $end
    $var wire 32 9%! memory_to_writeBack_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 u+! memory_to_writeBack_MEMORY_WR $end
    $var wire 34 g(! memory_to_writeBack_MUL_HH [33:0] $end
    $var wire 52 w(! memory_to_writeBack_MUL_LOW [51:0] $end
    $var wire 32 o,! memory_to_writeBack_PC [31:0] $end
    $var wire 32 A%! memory_to_writeBack_REGFILE_WRITE_DATA [31:0] $end
    $var wire  1 s*! memory_to_writeBack_REGFILE_WRITE_VALID $end
    $var wire  1 a_ reset $end
    $var wire  1 AE! softwareInterrupt $end
    $var wire  2 !5! switch_CsrPlugin_l1081 [1:0] $end
    $var wire  2 Is switch_CsrPlugin_l723 [1:0] $end
    $var wire  2 11! switch_Misc_l210 [1:0] $end
    $var wire  3 S2! switch_Misc_l210_1 [2:0] $end
    $var wire  1 I5! switch_Misc_l210_2 $end
    $var wire  2 11! switch_MulPlugin_l148 [1:0] $end
    $var wire  2 !1! switch_MulPlugin_l87 [1:0] $end
    $var wire  1 AE! timerInterrupt $end
    $var wire  1 w4! when_CsrPlugin_l1004 $end
    $var wire  1 Eq when_CsrPlugin_l1032 $end
    $var wire  1 Mq when_CsrPlugin_l1077 $end
    $var wire  1 15! when_CsrPlugin_l1129 $end
    $var wire  1 A5! when_CsrPlugin_l1149 $end
    $var wire  1 AE! when_CsrPlugin_l1150 $end
    $var wire  1 ]q when_CsrPlugin_l1157 $end
    $var wire  1 Q5! when_CsrPlugin_l1189 $end
    $var wire  1 Q5! when_CsrPlugin_l1193 $end
    $var wire  1 yk when_CsrPlugin_l1277 $end
    $var wire  1 yk when_CsrPlugin_l1277_1 $end
    $var wire  1 yk when_CsrPlugin_l1277_2 $end
    $var wire  1 yk when_CsrPlugin_l1277_3 $end
    $var wire  1 yk when_CsrPlugin_l1277_4 $end
    $var wire  1 yk when_CsrPlugin_l1277_5 $end
    $var wire  1 yk when_CsrPlugin_l1277_6 $end
    $var wire  1 yk when_CsrPlugin_l1277_7 $end
    $var wire  1 yk when_CsrPlugin_l1277_8 $end
    $var wire  1 yk when_CsrPlugin_l1277_9 $end
    $var wire  1 AE! when_CsrPlugin_l1310 $end
    $var wire  1 W8! when_CsrPlugin_l1315 $end
    $var wire  1 Yk when_CsrPlugin_l922 $end
    $var wire  1 yk when_CsrPlugin_l922_1 $end
    $var wire  1 #l when_CsrPlugin_l922_2 $end
    $var wire  1 +l when_CsrPlugin_l922_3 $end
    $var wire  1 Kp when_CsrPlugin_l935 $end
    $var wire  1 {2! when_CsrPlugin_l959 $end
    $var wire  1 Sp when_CsrPlugin_l965 $end
    $var wire  1 [p when_CsrPlugin_l965_1 $end
    $var wire  1 cp when_CsrPlugin_l965_2 $end
    $var wire  1 yk when_CsrPlugin_l993 $end
    $var wire  1 #l when_CsrPlugin_l993_1 $end
    $var wire  1 +l when_CsrPlugin_l993_2 $end
    $var wire  1 sp when_CsrPlugin_l998 $end
    $var wire  1 AE! when_DBusCachedPlugin_l308 $end
    $var wire  1 5m when_DBusCachedPlugin_l350 $end
    $var wire  1 )1! when_DBusCachedPlugin_l366 $end
    $var wire  1 AE! when_DBusCachedPlugin_l393 $end
    $var wire  1 =m when_DBusCachedPlugin_l446 $end
    $var wire  1 Em when_DBusCachedPlugin_l466 $end
    $var wire  1 91! when_DBusCachedPlugin_l492 $end
    $var wire  1 wj when_Fetcher_l134 $end
    $var wire  1 !k when_Fetcher_l134_1 $end
    $var wire  1 9k when_Fetcher_l161 $end
    $var wire  1 -/! when_Fetcher_l243 $end
    $var wire  1 5/! when_Fetcher_l323 $end
    $var wire  1 Ik when_Fetcher_l332 $end
    $var wire  1 Ik when_Fetcher_l332_1 $end
    $var wire  1 yk when_Fetcher_l332_2 $end
    $var wire  1 #l when_Fetcher_l332_3 $end
    $var wire  1 +l when_Fetcher_l332_4 $end
    $var wire  1 Qo when_HazardSimplePlugin_l105 $end
    $var wire  1 Yo when_HazardSimplePlugin_l108 $end
    $var wire  1 ao when_HazardSimplePlugin_l113 $end
    $var wire  1 gn when_HazardSimplePlugin_l45 $end
    $var wire  1 !o when_HazardSimplePlugin_l45_1 $end
    $var wire  1 Ao when_HazardSimplePlugin_l45_2 $end
    $var wire  1 )E! when_HazardSimplePlugin_l47 $end
    $var wire  1 +2! when_HazardSimplePlugin_l48 $end
    $var wire  1 on when_HazardSimplePlugin_l48_1 $end
    $var wire  1 1o when_HazardSimplePlugin_l48_2 $end
    $var wire  1 32! when_HazardSimplePlugin_l51 $end
    $var wire  1 wn when_HazardSimplePlugin_l51_1 $end
    $var wire  1 9o when_HazardSimplePlugin_l51_2 $end
    $var wire  1 ;2! when_HazardSimplePlugin_l57 $end
    $var wire  1 )o when_HazardSimplePlugin_l57_1 $end
    $var wire  1 Io when_HazardSimplePlugin_l57_2 $end
    $var wire  1 AE! when_HazardSimplePlugin_l58 $end
    $var wire  1 C2! when_HazardSimplePlugin_l58_1 $end
    $var wire  1 K2! when_HazardSimplePlugin_l58_2 $end
    $var wire  1 Cl when_IBusCachedPlugin_l239 $end
    $var wire  1 Kl when_IBusCachedPlugin_l244 $end
    $var wire  1 Sl when_IBusCachedPlugin_l250 $end
    $var wire  1 [l when_IBusCachedPlugin_l256 $end
    $var wire  1 =e when_IBusCachedPlugin_l267 $end
    $var wire  1 Qs when_InstructionCache_l239 $end
    $var wire  1 E7! when_MulDivIterativePlugin_l126 $end
    $var wire  1 #l when_MulDivIterativePlugin_l126_1 $end
    $var wire  1 Wr when_MulDivIterativePlugin_l128 $end
    $var wire  1 U7! when_MulDivIterativePlugin_l129 $end
    $var wire  1 U7! when_MulDivIterativePlugin_l132 $end
    $var wire  1 E7! when_MulDivIterativePlugin_l151 $end
    $var wire  1 #l when_MulDivIterativePlugin_l162 $end
    $var wire  1 K6! when_MulPlugin_l147 $end
    $var wire  1 yk when_Pipeline_l124 $end
    $var wire  1 #l when_Pipeline_l124_1 $end
    $var wire  1 yk when_Pipeline_l124_10 $end
    $var wire  1 yk when_Pipeline_l124_11 $end
    $var wire  1 yk when_Pipeline_l124_12 $end
    $var wire  1 #l when_Pipeline_l124_13 $end
    $var wire  1 +l when_Pipeline_l124_14 $end
    $var wire  1 yk when_Pipeline_l124_15 $end
    $var wire  1 yk when_Pipeline_l124_16 $end
    $var wire  1 yk when_Pipeline_l124_17 $end
    $var wire  1 #l when_Pipeline_l124_18 $end
    $var wire  1 +l when_Pipeline_l124_19 $end
    $var wire  1 1s when_Pipeline_l124_2 $end
    $var wire  1 yk when_Pipeline_l124_20 $end
    $var wire  1 yk when_Pipeline_l124_21 $end
    $var wire  1 #l when_Pipeline_l124_22 $end
    $var wire  1 yk when_Pipeline_l124_23 $end
    $var wire  1 #l when_Pipeline_l124_24 $end
    $var wire  1 +l when_Pipeline_l124_25 $end
    $var wire  1 yk when_Pipeline_l124_26 $end
    $var wire  1 yk when_Pipeline_l124_27 $end
    $var wire  1 yk when_Pipeline_l124_28 $end
    $var wire  1 yk when_Pipeline_l124_29 $end
    $var wire  1 yk when_Pipeline_l124_3 $end
    $var wire  1 #l when_Pipeline_l124_30 $end
    $var wire  1 yk when_Pipeline_l124_31 $end
    $var wire  1 yk when_Pipeline_l124_32 $end
    $var wire  1 yk when_Pipeline_l124_33 $end
    $var wire  1 #l when_Pipeline_l124_34 $end
    $var wire  1 +l when_Pipeline_l124_35 $end
    $var wire  1 yk when_Pipeline_l124_36 $end
    $var wire  1 #l when_Pipeline_l124_37 $end
    $var wire  1 +l when_Pipeline_l124_38 $end
    $var wire  1 yk when_Pipeline_l124_39 $end
    $var wire  1 #l when_Pipeline_l124_4 $end
    $var wire  1 #l when_Pipeline_l124_40 $end
    $var wire  1 yk when_Pipeline_l124_41 $end
    $var wire  1 yk when_Pipeline_l124_42 $end
    $var wire  1 yk when_Pipeline_l124_43 $end
    $var wire  1 yk when_Pipeline_l124_44 $end
    $var wire  1 yk when_Pipeline_l124_45 $end
    $var wire  1 yk when_Pipeline_l124_46 $end
    $var wire  1 yk when_Pipeline_l124_47 $end
    $var wire  1 yk when_Pipeline_l124_48 $end
    $var wire  1 #l when_Pipeline_l124_49 $end
    $var wire  1 +l when_Pipeline_l124_5 $end
    $var wire  1 +l when_Pipeline_l124_50 $end
    $var wire  1 #l when_Pipeline_l124_51 $end
    $var wire  1 +l when_Pipeline_l124_52 $end
    $var wire  1 #l when_Pipeline_l124_53 $end
    $var wire  1 #l when_Pipeline_l124_54 $end
    $var wire  1 #l when_Pipeline_l124_55 $end
    $var wire  1 #l when_Pipeline_l124_56 $end
    $var wire  1 #l when_Pipeline_l124_57 $end
    $var wire  1 #l when_Pipeline_l124_58 $end
    $var wire  1 #l when_Pipeline_l124_59 $end
    $var wire  1 yk when_Pipeline_l124_6 $end
    $var wire  1 +l when_Pipeline_l124_60 $end
    $var wire  1 +l when_Pipeline_l124_61 $end
    $var wire  1 #l when_Pipeline_l124_7 $end
    $var wire  1 +l when_Pipeline_l124_8 $end
    $var wire  1 yk when_Pipeline_l124_9 $end
    $var wire  1 9s when_Pipeline_l151 $end
    $var wire  1 %i when_Pipeline_l151_1 $end
    $var wire  1 As when_Pipeline_l151_2 $end
    $var wire  1 7f when_Pipeline_l154 $end
    $var wire  1 !g when_Pipeline_l154_1 $end
    $var wire  1 ag when_Pipeline_l154_2 $end
    $var wire  1 A1! when_RegFilePlugin_l63 $end
    $var wire  1 o0! when_Stream_l368 $end
    $var wire 32 um writeBack_DBusCachedPlugin_rspFormated [31:0] $end
    $var wire 32 mm writeBack_DBusCachedPlugin_rspRf [31:0] $end
    $var wire 32 mm writeBack_DBusCachedPlugin_rspShifted [31:0] $end
    $var wire  8 Mm writeBack_DBusCachedPlugin_rspSplits_0 [7:0] $end
    $var wire  8 Um writeBack_DBusCachedPlugin_rspSplits_1 [7:0] $end
    $var wire  8 ]m writeBack_DBusCachedPlugin_rspSplits_2 [7:0] $end
    $var wire  8 em writeBack_DBusCachedPlugin_rspSplits_3 [7:0] $end
    $var wire  2 y)! writeBack_ENV_CTRL [1:0] $end
    $var wire 40 !9! writeBack_ENV_CTRL_string [39:0] $end
    $var wire 32 u'! writeBack_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 w,! writeBack_INSTRUCTION [31:0] $end
    $var wire  1 _(! writeBack_IS_MUL $end
    $var wire  1 }+! writeBack_MEMORY_ENABLE $end
    $var wire 32 9%! writeBack_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 u+! writeBack_MEMORY_WR $end
    $var wire 34 g(! writeBack_MUL_HH [33:0] $end
    $var wire 52 w(! writeBack_MUL_LOW [51:0] $end
    $var wire 66 36! writeBack_MulPlugin_result [65:0] $end
    $var wire 32 o,! writeBack_PC [31:0] $end
    $var wire 32 A%! writeBack_REGFILE_WRITE_DATA [31:0] $end
    $var wire  1 s*! writeBack_REGFILE_WRITE_VALID $end
    $var wire  1 yg writeBack_arbitration_flushIt $end
    $var wire  1 #h writeBack_arbitration_flushNext $end
    $var wire  1 AE! writeBack_arbitration_haltByOther $end
    $var wire  1 Qg writeBack_arbitration_haltItself $end
    $var wire  1 3h writeBack_arbitration_isFiring $end
    $var wire  1 yg writeBack_arbitration_isFlushed $end
    $var wire  1 +h writeBack_arbitration_isMoving $end
    $var wire  1 Qg writeBack_arbitration_isStuck $end
    $var wire  1 AE! writeBack_arbitration_isStuckByOthers $end
    $var wire  1 1-! writeBack_arbitration_isValid $end
    $var wire  1 qg writeBack_arbitration_removeIt $end
    $scope module IBusCachedPlugin_cache $end
     $var wire  1 G@! clk $end
     $var wire  1 u;! decodeStage_hit_error $end
     $var wire  1 m;! decodeStage_hit_valid $end
     $var wire  1 U;! decodeStage_mmuRsp_allowExecute $end
     $var wire  1 E;! decodeStage_mmuRsp_allowRead $end
     $var wire  1 M;! decodeStage_mmuRsp_allowWrite $end
     $var wire  1 e;! decodeStage_mmuRsp_bypassTranslation $end
     $var wire  1 ];! decodeStage_mmuRsp_exception $end
     $var wire  1 5;! decodeStage_mmuRsp_isIoAccess $end
     $var wire  1 =;! decodeStage_mmuRsp_isPaging $end
     $var wire 32 3&! decodeStage_mmuRsp_physicalAddress [31:0] $end
     $var wire  1 q%! decodeStage_mmuRsp_refilling $end
     $var wire 32 a%! fetchStage_hit_data [31:0] $end
     $var wire  1 %;! fetchStage_hit_error $end
     $var wire  1 !E! fetchStage_hit_hits_0 $end
     $var wire  1 !E! fetchStage_hit_valid $end
     $var wire 32 a%! fetchStage_hit_word [31:0] $end
     $var wire 32 a%! fetchStage_read_banksValue_0_data [31:0] $end
     $var wire 32 a%! fetchStage_read_banksValue_0_dataMem [31:0] $end
     $var wire 20 -;! fetchStage_read_waysValues_0_tag_address [19:0] $end
     $var wire  1 %;! fetchStage_read_waysValues_0_tag_error $end
     $var wire  1 {:! fetchStage_read_waysValues_0_tag_valid $end
     $var wire  1 +&! io_cpu_decode_cacheMiss $end
     $var wire 32 #&! io_cpu_decode_data [31:0] $end
     $var wire  1 i%! io_cpu_decode_error $end
     $var wire  1 y_ io_cpu_decode_isStuck $end
     $var wire  1 AE! io_cpu_decode_isUser $end
     $var wire  1 #` io_cpu_decode_isValid $end
     $var wire  1 y%! io_cpu_decode_mmuException $end
     $var wire  1 q%! io_cpu_decode_mmuRefilling $end
     $var wire 32 g,! io_cpu_decode_pc [31:0] $end
     $var wire 32 3&! io_cpu_decode_physicalAddress [31:0] $end
     $var wire 32 a%! io_cpu_fetch_data [31:0] $end
     $var wire 32 #&! io_cpu_fetch_data_regNextWhen [31:0] $end
     $var wire  1 #F! io_cpu_fetch_isRemoved $end
     $var wire  1 y_ io_cpu_fetch_isStuck $end
     $var wire  1 w$! io_cpu_fetch_isValid $end
     $var wire  1 )E! io_cpu_fetch_mmuRsp_allowExecute $end
     $var wire  1 )E! io_cpu_fetch_mmuRsp_allowRead $end
     $var wire  1 )E! io_cpu_fetch_mmuRsp_allowWrite $end
     $var wire  1 %G! io_cpu_fetch_mmuRsp_bypassTranslation $end
     $var wire  1 AE! io_cpu_fetch_mmuRsp_exception $end
     $var wire  1 YA! io_cpu_fetch_mmuRsp_isIoAccess $end
     $var wire  1 AE! io_cpu_fetch_mmuRsp_isPaging $end
     $var wire 32 1A! io_cpu_fetch_mmuRsp_physicalAddress [31:0] $end
     $var wire  1 AE! io_cpu_fetch_mmuRsp_refilling $end
     $var wire 32 1A! io_cpu_fetch_pc [31:0] $end
     $var wire 32 1A! io_cpu_fetch_physicalAddress [31:0] $end
     $var wire 32 3&! io_cpu_fill_payload [31:0] $end
     $var wire  1 +` io_cpu_fill_valid $end
     $var wire  1 S` io_cpu_prefetch_haltIt $end
     $var wire  1 q_ io_cpu_prefetch_isValid $end
     $var wire 32 Oj io_cpu_prefetch_pc [31:0] $end
     $var wire  1 i_ io_flush $end
     $var wire  1 3l io_mem_cmd_fire $end
     $var wire 32 ;&! io_mem_cmd_payload_address [31:0] $end
     $var wire  3 sF! io_mem_cmd_payload_size [2:0] $end
     $var wire  1 3l io_mem_cmd_ready $end
     $var wire  1 [` io_mem_cmd_valid $end
     $var wire 32 M/! io_mem_rsp_payload_data [31:0] $end
     $var wire  1 AE! io_mem_rsp_payload_error $end
     $var wire  1 E/! io_mem_rsp_valid $end
     $var wire 32 i9! lineLoader_address [31:0] $end
     $var wire  1 ;:! lineLoader_cmdSent $end
     $var wire  1 ?v lineLoader_fire $end
     $var wire  8 #:! lineLoader_flushCounter [7:0] $end
     $var wire  1 y9! lineLoader_flushPending $end
     $var wire  1 q9! lineLoader_hadError $end
     $var wire  1 a9! lineLoader_valid $end
     $var wire  1 AE! lineLoader_wayToAllocate_willClear $end
     $var wire  1 Ov lineLoader_wayToAllocate_willIncrement $end
     $var wire  1 Ov lineLoader_wayToAllocate_willOverflow $end
     $var wire  1 )E! lineLoader_wayToAllocate_willOverflowIfInc $end
     $var wire  3 K:! lineLoader_wordIndex [2:0] $end
     $var wire 10 k:! lineLoader_write_data_0_payload_address [9:0] $end
     $var wire 32 M/! lineLoader_write_data_0_payload_data [31:0] $end
     $var wire  1 E/! lineLoader_write_data_0_valid $end
     $var wire  7 S:! lineLoader_write_tag_0_payload_address [6:0] $end
     $var wire 20 c:! lineLoader_write_tag_0_payload_data_address [19:0] $end
     $var wire  1 q9! lineLoader_write_tag_0_payload_data_error $end
     $var wire  1 [:! lineLoader_write_tag_0_payload_data_valid $end
     $var wire  1 Wv lineLoader_write_tag_0_valid $end
     $var wire  1 a_ reset $end
     $var wire  1 +:! when_InstructionCache_l338 $end
     $var wire  1 3:! when_InstructionCache_l342 $end
     $var wire  1 Gv when_InstructionCache_l351 $end
     $var wire  1 s:! when_InstructionCache_l401 $end
     $var wire  1 Ik when_InstructionCache_l435 $end
     $var wire  1 Ik when_InstructionCache_l459 $end
     $var wire  1 Ik when_InstructionCache_l459_1 $end
     $var wire  1 Ik when_InstructionCache_l459_2 $end
     $var wire  1 C:! when_Utils_l515 $end
    $upscope $end
    $scope module dataCache_1 $end
     $var wire  1 G@! clk $end
     $var wire 10 Iw dataReadCmd_payload [9:0] $end
     $var wire  1 Aw dataReadCmd_valid $end
     $var wire 10 aw dataWriteCmd_payload_address [9:0] $end
     $var wire 32 iw dataWriteCmd_payload_data [31:0] $end
     $var wire  4 qw dataWriteCmd_payload_mask [3:0] $end
     $var wire  1 Yw dataWriteCmd_payload_way [0:0] $end
     $var wire  1 Qw dataWriteCmd_valid $end
     $var wire  1 AE! haltCpu $end
     $var wire 32 ;` io_cpu_execute_address [31:0] $end
     $var wire  2 !1! io_cpu_execute_args_size [1:0] $end
     $var wire  1 /,! io_cpu_execute_args_totalyConsistent $end
     $var wire  1 O,! io_cpu_execute_args_wr $end
     $var wire  1 c` io_cpu_execute_haltIt $end
     $var wire  1 3` io_cpu_execute_isValid $end
     $var wire  1 C&! io_cpu_execute_refilling $end
     $var wire  7 Q%! io_cpu_flush_payload_lineId [6:0] $end
     $var wire  1 I%! io_cpu_flush_payload_singleLine $end
     $var wire  1 5a io_cpu_flush_ready $end
     $var wire  1 K` io_cpu_flush_valid $end
     $var wire 32 )%! io_cpu_memory_address [31:0] $end
     $var wire  1 Ig io_cpu_memory_isStuck $end
     $var wire  1 !%! io_cpu_memory_isValid $end
     $var wire  1 K&! io_cpu_memory_isWrite $end
     $var wire  1 )E! io_cpu_memory_mmuRsp_allowExecute $end
     $var wire  1 )E! io_cpu_memory_mmuRsp_allowRead $end
     $var wire  1 )E! io_cpu_memory_mmuRsp_allowWrite $end
     $var wire  1 5G! io_cpu_memory_mmuRsp_bypassTranslation $end
     $var wire  1 AE! io_cpu_memory_mmuRsp_exception $end
     $var wire  1 1%! io_cpu_memory_mmuRsp_isIoAccess $end
     $var wire  1 AE! io_cpu_memory_mmuRsp_isPaging $end
     $var wire 32 )%! io_cpu_memory_mmuRsp_physicalAddress [31:0] $end
     $var wire  1 AE! io_cpu_memory_mmuRsp_refilling $end
     $var wire  1 =a io_cpu_redo $end
     $var wire  1 -a io_cpu_writeBack_accessError $end
     $var wire 32 A%! io_cpu_writeBack_address [31:0] $end
     $var wire 32 s` io_cpu_writeBack_data [31:0] $end
     $var wire  1 {F! io_cpu_writeBack_exclusiveOk $end
     $var wire  4 kF! io_cpu_writeBack_fence_FM [3:0] $end
     $var wire  1 cF! io_cpu_writeBack_fence_PI $end
     $var wire  1 [F! io_cpu_writeBack_fence_PO $end
     $var wire  1 SF! io_cpu_writeBack_fence_PR $end
     $var wire  1 KF! io_cpu_writeBack_fence_PW $end
     $var wire  1 CF! io_cpu_writeBack_fence_SI $end
     $var wire  1 ;F! io_cpu_writeBack_fence_SO $end
     $var wire  1 3F! io_cpu_writeBack_fence_SR $end
     $var wire  1 +F! io_cpu_writeBack_fence_SW $end
     $var wire  1 k` io_cpu_writeBack_haltIt $end
     $var wire  1 3h io_cpu_writeBack_isFiring $end
     $var wire  1 Qg io_cpu_writeBack_isStuck $end
     $var wire  1 AE! io_cpu_writeBack_isUser $end
     $var wire  1 C` io_cpu_writeBack_isValid $end
     $var wire  1 S&! io_cpu_writeBack_isWrite $end
     $var wire  1 AE! io_cpu_writeBack_keepMemRspData $end
     $var wire  1 {` io_cpu_writeBack_mmuException $end
     $var wire 32 9%! io_cpu_writeBack_storeData [31:0] $end
     $var wire  1 %a io_cpu_writeBack_unalignedAccess $end
     $var wire  1 3x io_mem_cmd_fire $end
     $var wire 32 Ua io_mem_cmd_payload_address [31:0] $end
     $var wire 32 9%! io_mem_cmd_payload_data [31:0] $end
     $var wire  1 )E! io_mem_cmd_payload_last $end
     $var wire  4 c&! io_mem_cmd_payload_mask [3:0] $end
     $var wire  3 ]a io_mem_cmd_payload_size [2:0] $end
     $var wire  1 [&! io_mem_cmd_payload_uncached $end
     $var wire  1 Ma io_mem_cmd_payload_wr $end
     $var wire  1 Y%! io_mem_cmd_ready $end
     $var wire  1 Ea io_mem_cmd_valid $end
     $var wire 32 3.! io_mem_rsp_payload_data [31:0] $end
     $var wire  1 AE! io_mem_rsp_payload_error $end
     $var wire  1 -G! io_mem_rsp_payload_last $end
     $var wire  1 +.! io_mem_rsp_valid $end
     $var wire  3 ]?! loader_counter_value [2:0] $end
     $var wire  3 ]y loader_counter_valueNext [2:0] $end
     $var wire  1 AE! loader_counter_willClear $end
     $var wire  1 Uy loader_counter_willIncrement $end
     $var wire  1 ey loader_counter_willOverflow $end
     $var wire  1 e?! loader_counter_willOverflowIfInc $end
     $var wire  1 ey loader_done $end
     $var wire  1 u?! loader_error $end
     $var wire  1 AE! loader_kill $end
     $var wire  1 }?! loader_killReg $end
     $var wire  1 C&! loader_valid $end
     $var wire  1 /@! loader_valid_regNext $end
     $var wire  1 m?! loader_waysAllocator [0:0] $end
     $var wire  1 o<! memCmdSent $end
     $var wire  1 a_ reset $end
     $