// Seed: 2625594632
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    output tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri id_14
);
  always id_14 += id_5;
endmodule
module module_1 (
    output wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri0  id_4,
    output wire  id_5
);
  wor id_7 = 1;
  module_0(
      id_3, id_2, id_3, id_0, id_3, id_3, id_2, id_3, id_2, id_2, id_0, id_2, id_2, id_2, id_1
  );
endmodule
