TimeQuest Timing Analyzer report for Ethernet_10g
Sun Sep 30 18:45:16 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 85C Model Setup Summary
  9. Slow 900mV 85C Model Hold Summary
 10. Slow 900mV 85C Model Recovery Summary
 11. Slow 900mV 85C Model Removal Summary
 12. Slow 900mV 85C Model Minimum Pulse Width Summary
 13. Slow 900mV 85C Model Metastability Summary
 14. Slow 900mV 0C Model Fmax Summary
 15. Slow 900mV 0C Model Setup Summary
 16. Slow 900mV 0C Model Hold Summary
 17. Slow 900mV 0C Model Recovery Summary
 18. Slow 900mV 0C Model Removal Summary
 19. Slow 900mV 0C Model Minimum Pulse Width Summary
 20. Slow 900mV 0C Model Metastability Summary
 21. Fast 900mV 85C Model Setup Summary
 22. Fast 900mV 85C Model Hold Summary
 23. Fast 900mV 85C Model Recovery Summary
 24. Fast 900mV 85C Model Removal Summary
 25. Fast 900mV 85C Model Minimum Pulse Width Summary
 26. Fast 900mV 85C Model Metastability Summary
 27. Fast 900mV 0C Model Setup Summary
 28. Fast 900mV 0C Model Hold Summary
 29. Fast 900mV 0C Model Recovery Summary
 30. Fast 900mV 0C Model Removal Summary
 31. Fast 900mV 0C Model Minimum Pulse Width Summary
 32. Fast 900mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 900mv 0c Model)
 37. Signal Integrity Metrics (Slow 900mv 85c Model)
 38. Signal Integrity Metrics (Fast 900mv 0c Model)
 39. Signal Integrity Metrics (Fast 900mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; Ethernet_10g                                            ;
; Device Family         ; Stratix V                                               ;
; Device Name           ; 5SGXEA7N2F45C2                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.1%      ;
;     Processor 3            ;   8.7%      ;
;     Processor 4            ;   7.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                 ;
+---------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                             ; Status ; Read at                  ;
+---------------------------------------------------------------------------+--------+--------------------------+
; ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc                  ; OK     ; Sun Sep 30 18:44:56 2018 ;
; ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Sep 30 18:44:56 2018 ;
; ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc                    ; OK     ; Sun Sep 30 18:44:57 2018 ;
; ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc             ; OK     ; Sun Sep 30 18:44:57 2018 ;
+---------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                                                                                         ; Type      ; Period ; Frequency   ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                                                                                             ; Source                                                                                                                                                                                                                                                ; Targets                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; Generated ; 1.551  ; 644.53 MHz  ; 0.000 ; 0.775  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_ref_clk_sig                                                                                                                                                                                                                                    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|refiqclk1                                    ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout }                                    ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Generated ; 0.193  ; 5156.25 MHz ; 0.000 ; 0.096  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|refclk                                                              ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr }                                                           ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; Generated ; 3.198  ; 312.5 MHz   ; 0.000 ; 1.599  ; 50.00      ; 66        ; 32          ;       ;        ;           ;            ; false    ; pll_ref_clk_sig                                                                                                                                                                                                                                    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin                                                              ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0] }                                                           ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; Generated ; 6.397  ; 156.25 MHz  ; 0.000 ; 3.198  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|vco1ph[0]                                                         ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk }                                                         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout                        ; Generated ; 3.860  ; 257.81 MHz  ; 0.000 ; 1.930  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk                           ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout }                        ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout                        ; Generated ; 3.877  ; 257.81 MHz  ; 0.000 ; 1.938  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk                           ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout }                        ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|clkout ; Generated ; 1.551  ; 644.53 MHz  ; 0.000 ; 0.775  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pll_ref_clk_sig                                                                                                                                                                                                                                    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|refiqclk1 ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|clkout } ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; Base      ; 0.193  ; 5156.25 MHz ; 0.000 ; 0.096  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                       ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs                    ; Generated ; 6.369  ; 156.25 MHz  ; 0.000 ; 3.184  ; 50.00      ; 66        ; 40          ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                         ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs }                    ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; Generated ; 3.860  ; 257.81 MHz  ; 0.000 ; 1.930  ; 50.00      ; 40        ; 2           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                            ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                      ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; 0.969  ; 1031.25 MHz ; 0.000 ; 0.484  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b   ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse }  ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; 0.193  ; 5156.25 MHz ; 0.000 ; 0.096  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b   ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp }  ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; 0.969  ; 1031.25 MHz ; 0.000 ; 0.484  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b   ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp }  ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; 1.938  ; 515.63 MHz  ; 0.000 ; 0.969  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b   ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] } ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; 3.877  ; 257.81 MHz  ; 0.000 ; 1.938  ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b   ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] } ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; 7.755  ; 128.91 MHz  ; 0.000 ; 3.877  ; 50.00      ; 40        ; 1           ;       ;        ;           ;            ; false    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b   ; { Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] } ;
; OSC_50_B3B                                                                                                                                                                                                                                         ; Base      ; 20.000 ; 50.0 MHz    ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                       ; { OSC_50_B3B }                                                                                                                                                                                                                                         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; Generated ; 3.333  ; 300.0 MHz   ; 0.000 ; 1.666  ; 50.00      ; 2         ; 12          ;       ;        ;           ;            ; false    ; OSC_50_B3B                                                                                                                                                                                                                                         ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                                                                ; { pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                                                                             ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; Generated ; 10.000 ; 100.0 MHz   ; 0.000 ; 5.000  ; 50.00      ; 3         ; 1           ;       ;        ;           ;            ; false    ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]                                                                                                                                                                           ; { pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                                                           ;
; pll_ref_clk_sig                                                                                                                                                                                                                                    ; Base      ; 1.551  ; 644.53 MHz  ; 0.000 ; 0.775  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                       ; { pll_ref_clk_sig }                                                                                                                                                                                                                                    ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; Base      ; 1.000  ; 1000.0 MHz  ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                       ; { SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] }                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Fmax Summary                                                                                                                                                                                                                                            ;
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax         ; Restricted Fmax ; Clock Name                                                                                                                                                                                 ; Note                                           ;
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 221.24 MHz   ; 221.24 MHz      ; OSC_50_B3B                                                                                                                                                                                 ;                                                ;
; 227.22 MHz   ; 227.22 MHz      ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ;                                                ;
; 341.06 MHz   ; 341.06 MHz      ; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ;                                                ;
; 603.5 MHz    ; 603.5 MHz       ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ;                                                ;
; 33333.33 MHz ; 800.0 MHz       ; pll_ref_clk_sig                                                                                                                                                                            ; limit due to minimum period restriction (tmin) ;
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Setup Summary                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; -1.932 ; -120.605      ;
; OSC_50_B3B                                                                                                                                                                                 ; -1.872 ; -1.872        ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.521  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 1.996  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 8.343  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 12.723 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Hold Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.125  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 0.149  ; 0.000         ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; 0.195  ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                 ; 0.889  ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.250  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 16.157 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Recovery Summary                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 3.641 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Removal Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.346 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; -0.394 ; -42.735       ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; 0.096  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; 0.096  ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                                                                                    ; 0.301  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; 0.775  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; 1.599  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; 1.666  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; 1.801  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 1.935  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; 2.322  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; 4.409  ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                                                                         ; 9.400  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 900mV 85C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 61
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
Worst Case Available Settling Time: 10.367 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                                                                                                                                                                                                                                             ;
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax         ; Restricted Fmax ; Clock Name                                                                                                                                                                                 ; Note                                           ;
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 231.37 MHz   ; 231.37 MHz      ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ;                                                ;
; 240.33 MHz   ; 240.33 MHz      ; OSC_50_B3B                                                                                                                                                                                 ;                                                ;
; 355.37 MHz   ; 355.37 MHz      ; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ;                                                ;
; 663.13 MHz   ; 663.13 MHz      ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ;                                                ;
; 33333.33 MHz ; 800.0 MHz       ; pll_ref_clk_sig                                                                                                                                                                            ; limit due to minimum period restriction (tmin) ;
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Setup Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; -1.814 ; -112.607      ;
; OSC_50_B3B                                                                                                                                                                                 ; -1.452 ; -1.452        ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.521  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 2.075  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 8.492  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 12.771 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Hold Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.171  ; 0.000         ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; 0.189  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 0.216  ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                 ; 0.633  ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.250  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 16.205 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Recovery Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 3.904 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Removal Summary                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.402 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; -0.394 ; -42.701       ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; 0.096  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; 0.096  ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                                                                                    ; 0.301  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; 0.775  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; 1.599  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; 1.666  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; 1.776  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 1.936  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; 2.375  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; 4.417  ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                                                                         ; 9.350  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


---------------------------------------------
; Slow 900mV 0C Model Metastability Summary ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 61
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
Worst Case Available Settling Time: 10.564 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 85C Model Setup Summary                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; OSC_50_B3B                                                                                                                                                                                 ; -1.176 ; -1.176        ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; -0.997 ; -47.349       ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.521  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 3.812  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 8.981  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 14.674 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 85C Model Hold Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.085  ; 0.000         ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; 0.102  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 0.105  ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                 ; 0.849  ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.250  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 14.528 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 85C Model Recovery Summary                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 4.543 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 85C Model Removal Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.243 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                                                              ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; 0.096 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; 0.096 ; 0.000         ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; 0.167 ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                                                                                    ; 0.301 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; 0.775 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; 1.599 ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; 1.666 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; 1.880 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 1.925 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; 2.381 ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; 4.651 ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                                                                         ; 9.726 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


----------------------------------------------
; Fast 900mV 85C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 61
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
Worst Case Available Settling Time: 11.161 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Setup Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; OSC_50_B3B                                                                                                                                                                                 ; -1.059 ; -1.059        ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; -0.882 ; -40.258       ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.521  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 3.945  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 9.103  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 14.914 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Hold Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; 0.092  ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.135  ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 0.150  ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                 ; 0.725  ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                            ; 1.250  ; 0.000         ;
; n/a                                                                                                                                                                                        ; 14.366 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Recovery Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 4.703 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Removal Summary                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 0.276 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                                                              ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; 0.096 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; 0.096 ; 0.000         ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; 0.167 ; 0.000         ;
; pll_ref_clk_sig                                                                                                                                                                                                                                    ; 0.301 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; 0.775 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; 1.599 ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; 1.666 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; 1.879 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 1.925 ; 0.000         ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; 2.449 ; 0.000         ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; 4.670 ; 0.000         ;
; OSC_50_B3B                                                                                                                                                                                                                                         ; 9.725 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


---------------------------------------------
; Fast 900mV 0C Model Metastability Summary ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 61
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
Worst Case Available Settling Time: 11.381 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                                                                                                                                                                               ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                                                                                                                    ; -1.932   ; 0.085  ; 3.641    ; 0.243   ; -0.394              ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; N/A      ; N/A    ; N/A      ; N/A     ; 0.775               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; N/A      ; N/A    ; N/A      ; N/A     ; 0.096               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; N/A      ; N/A    ; N/A      ; N/A     ; 1.599               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; 1.996    ; 0.085  ; 3.641    ; 0.243   ; 2.322               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; N/A      ; N/A    ; N/A      ; N/A     ; 0.096               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; N/A      ; N/A    ; N/A      ; N/A     ; 1.776               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; N/A      ; N/A    ; N/A      ; N/A     ; 1.925               ;
;  OSC_50_B3B                                                                                                                                                                                                                                         ; -1.872   ; 0.633  ; N/A      ; N/A     ; 9.350               ;
;  SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; -1.932   ; 0.092  ; N/A      ; N/A     ; -0.394              ;
;  n/a                                                                                                                                                                                                                                                ; 12.723   ; 14.366 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; N/A      ; N/A    ; N/A      ; N/A     ; 1.666               ;
;  pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; 8.343    ; 0.105  ; N/A      ; N/A     ; 4.409               ;
;  pll_ref_clk_sig                                                                                                                                                                                                                                    ; 1.521    ; 1.250  ; N/A      ; N/A     ; 0.301               ;
; Design-wide TNS                                                                                                                                                                                                                                     ; -122.477 ; 0.0    ; 0.0      ; 0.0     ; -42.735             ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  OSC_50_B3B                                                                                                                                                                                                                                         ; -1.872   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; -120.605 ; 0.000  ; N/A      ; N/A     ; -42.735             ;
;  n/a                                                                                                                                                                                                                                                ; 0.000    ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_ref_clk_sig                                                                                                                                                                                                                                    ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LMK04906_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK04906_DATAIN ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK04906_LE     ; 1.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------+
; Input Transition Times                                                ;
+--------------------+--------------+-----------------+-----------------+
; Pin                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------+--------------+-----------------+-----------------+
; OSC_50_B3B         ; 1.5 V        ; 1200 ps         ; 1200 ps         ;
; rst_n              ; 1.5 V        ; 1200 ps         ; 1200 ps         ;
; pll_ref_clk_sig    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; pll_ref_clk_sig(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+--------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK04906_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-07 V                    ; 2.36 V              ; -0.0195 V           ; 0.205 V                              ; 0.065 V                              ; 3.91e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-07 V                   ; 2.36 V             ; -0.0195 V          ; 0.205 V                             ; 0.065 V                             ; 3.91e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; LMK04906_DATAIN ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-07 V                    ; 2.36 V              ; -0.0195 V           ; 0.205 V                              ; 0.065 V                              ; 3.91e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-07 V                   ; 2.36 V             ; -0.0195 V          ; 0.205 V                             ; 0.065 V                             ; 3.91e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; LMK04906_LE     ; 1.5 V        ; 0 s                 ; 0 s                 ; 1.37 V                       ; 8.2e-08 V                    ; 1.4 V               ; -0.0248 V           ; 0.125 V                              ; 0.092 V                              ; 3.86e-10 s                  ; 3.69e-10 s                  ; No                         ; No                         ; 1.37 V                      ; 8.2e-08 V                   ; 1.4 V              ; -0.0248 V          ; 0.125 V                             ; 0.092 V                             ; 3.86e-10 s                 ; 3.69e-10 s                 ; No                        ; No                        ;
; sample_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.41e-07 V                   ; 2.34 V              ; -0.0118 V           ; 0.203 V                              ; 0.065 V                              ; 3.94e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.41e-07 V                  ; 2.34 V             ; -0.0118 V          ; 0.203 V                             ; 0.065 V                             ; 3.94e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK04906_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.6e-05 V                    ; 2.35 V              ; -0.0147 V           ; 0.159 V                              ; 0.154 V                              ; 4.95e-10 s                  ; 4.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.6e-05 V                   ; 2.35 V             ; -0.0147 V          ; 0.159 V                             ; 0.154 V                             ; 4.95e-10 s                 ; 4.86e-10 s                 ; No                        ; Yes                       ;
; LMK04906_DATAIN ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.6e-05 V                    ; 2.35 V              ; -0.0147 V           ; 0.159 V                              ; 0.154 V                              ; 4.95e-10 s                  ; 4.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.6e-05 V                   ; 2.35 V             ; -0.0147 V          ; 0.159 V                             ; 0.154 V                             ; 4.95e-10 s                 ; 4.86e-10 s                 ; No                        ; Yes                       ;
; LMK04906_LE     ; 1.5 V        ; 0 s                 ; 0 s                 ; 1.37 V                       ; 1.79e-05 V                   ; 1.39 V              ; -0.0181 V           ; 0.155 V                              ; 0.083 V                              ; 4.06e-10 s                  ; 4.78e-10 s                  ; No                         ; No                         ; 1.37 V                      ; 1.79e-05 V                  ; 1.39 V             ; -0.0181 V          ; 0.155 V                             ; 0.083 V                             ; 4.06e-10 s                 ; 4.78e-10 s                 ; No                        ; No                        ;
; sample_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.63e-05 V                   ; 2.33 V              ; -0.00739 V          ; 0.158 V                              ; 0.066 V                              ; 4.94e-10 s                  ; 4.88e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.63e-05 V                  ; 2.33 V             ; -0.00739 V         ; 0.158 V                             ; 0.066 V                             ; 4.94e-10 s                 ; 4.88e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK04906_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0312 V           ; 0.285 V                              ; 0.104 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0312 V          ; 0.285 V                             ; 0.104 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; LMK04906_DATAIN ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0312 V           ; 0.285 V                              ; 0.104 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0312 V          ; 0.285 V                             ; 0.104 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; LMK04906_LE     ; 1.5 V        ; 0 s                 ; 0 s                 ; 1.65 V                       ; 7.41e-07 V                   ; 1.69 V              ; -0.0382 V           ; 0.156 V                              ; 0.159 V                              ; 2.7e-10 s                   ; 2.73e-10 s                  ; No                         ; Yes                        ; 1.65 V                      ; 7.41e-07 V                  ; 1.69 V             ; -0.0382 V          ; 0.156 V                             ; 0.159 V                             ; 2.7e-10 s                  ; 2.73e-10 s                 ; No                        ; Yes                       ;
; sample_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0192 V           ; 0.287 V                              ; 0.107 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0192 V          ; 0.287 V                             ; 0.107 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK04906_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000151 V                   ; 2.79 V              ; -0.024 V            ; 0.189 V                              ; 0.221 V                              ; 3.81e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000151 V                  ; 2.79 V             ; -0.024 V           ; 0.189 V                             ; 0.221 V                             ; 3.81e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; LMK04906_DATAIN ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000151 V                   ; 2.79 V              ; -0.024 V            ; 0.189 V                              ; 0.221 V                              ; 3.81e-10 s                  ; 3.91e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000151 V                  ; 2.79 V             ; -0.024 V           ; 0.189 V                             ; 0.221 V                             ; 3.81e-10 s                 ; 3.91e-10 s                 ; No                        ; Yes                       ;
; LMK04906_LE     ; 1.5 V        ; 0 s                 ; 0 s                 ; 1.65 V                       ; 9.12e-05 V                   ; 1.69 V              ; -0.0265 V           ; 0.192 V                              ; 0.119 V                              ; 2.86e-10 s                  ; 3.75e-10 s                  ; No                         ; No                         ; 1.65 V                      ; 9.12e-05 V                  ; 1.69 V             ; -0.0265 V          ; 0.192 V                             ; 0.119 V                             ; 2.86e-10 s                 ; 3.75e-10 s                 ; No                        ; No                        ;
; sample_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000153 V                   ; 2.77 V              ; -0.0131 V           ; 0.188 V                              ; 0.086 V                              ; 3.82e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000153 V                  ; 2.77 V             ; -0.0131 V          ; 0.188 V                             ; 0.086 V                             ; 3.82e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                 ; To Clock                                                                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 96352    ; 0        ; 0        ; 0        ;
; OSC_50_B3B                                                                                                                                                                                 ; OSC_50_B3B                                                                                                                                                                                 ; 3        ; 0        ; 0        ; 0        ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; OSC_50_B3B                                                                                                                                                                                 ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 409      ; 0        ; 0        ; 0        ;
; pll_ref_clk_sig                                                                                                                                                                            ; pll_ref_clk_sig                                                                                                                                                                            ; 1        ; 0        ; 0        ; 0        ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; 0        ; 0        ; 0        ; 32736    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                 ; To Clock                                                                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 96352    ; 0        ; 0        ; 0        ;
; OSC_50_B3B                                                                                                                                                                                 ; OSC_50_B3B                                                                                                                                                                                 ; 3        ; 0        ; 0        ; 0        ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; OSC_50_B3B                                                                                                                                                                                 ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; 409      ; 0        ; 0        ; 0        ;
; pll_ref_clk_sig                                                                                                                                                                            ; pll_ref_clk_sig                                                                                                                                                                            ; 1        ; 0        ; 0        ; 0        ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                    ; 0        ; 0        ; 0        ; 32736    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                 ; To Clock                                                                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 2620     ; 0        ; 0        ; 0        ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 6        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                 ; To Clock                                                                                                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 2620     ; 0        ; 0        ; 0        ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                   ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk ; 6        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 878   ; 878  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                                                                                             ; Clock                                                                                                                                                                                                                                              ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout                                    ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                           ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]                                                           ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk                                                         ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout                        ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout                        ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout                        ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout                        ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|clkout ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|clkout ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                         ; Base      ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs                    ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs                    ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                      ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; Constrained ;
; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; Constrained ;
; OSC_50_B3B                                                                                                                                                                                                                                         ; OSC_50_B3B                                                                                                                                                                                                                                         ; Base      ; Constrained ;
; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]                                                                                                                                                                                            ; Base      ; Constrained ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                             ; Generated ; Constrained ;
; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                           ; Generated ; Constrained ;
; pll_ref_clk_sig                                                                                                                                                                                                                                    ; pll_ref_clk_sig                                                                                                                                                                                                                                    ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; Unconstrained Input Ports          ;
+------------+-----------------------+
; Input Port ; Comment               ;
+------------+-----------------------+
; rst_n      ; Partially constrained ;
+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; LMK04906_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK04906_DATAIN ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK04906_LE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; Unconstrained Input Ports          ;
+------------+-----------------------+
; Input Port ; Comment               ;
+------------+-----------------------+
; rst_n      ; Partially constrained ;
+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; LMK04906_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK04906_DATAIN ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK04906_LE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 30 18:44:49 2018
Info: Command: quartus_sta Ethernet_10g -c Ethernet_10g
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[1]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_pcs10gbaser
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt[3]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity dcfifo_tbv1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe15|dffe16a* 
Info (332104): Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc'
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*|in_data_buffer* could not be matched with a register File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*|out_data_buffer* could not be matched with a register File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
    Info (332050): set_max_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] 100 File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
    Info (332050): set_min_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] -100 File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
    Info (332050): set_max_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] 100 File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 37
    Info (332050): set_min_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] -100 File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 37
Warning (332049): Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] contains zero elements File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 43
    Info (332050): set_net_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] -max 2 File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 43
Warning (332049): Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 44
    Info (332050): set_net_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] -max 2 File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.sdc Line: 44
Info (332104): Reading SDC File: 'ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_10gbaser_phy.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name OSC_50_B3B OSC_50_B3B
    Info (332110): create_clock -period 1.551 -waveform {0.000 0.775} -name pll_ref_clk_sig pll_ref_clk_sig
    Info (332110): create_clock -period 0.193 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 5 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 5 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 10 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 20 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b} -divide_by 40 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|refclk} -multiply_by 8 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|refiqclk1} -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|clkout} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.cdr_clkmux_nopcie.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk} -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxclkout}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 40 -multiply_by 2 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -divide_by 66 -multiply_by 40 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk33pcs}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk} -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}
    Info (332110): create_generated_clock -source {pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name {pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin} -divide_by 66 -multiply_by 32 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|vco1ph[0]} -divide_by 2 -duty_cycle 50.00 -name {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk} {Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_max_delay -to [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_max_delay -from [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] 20.000
    Info (332110): set_min_delay -from [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldlccmurstbout }] -10.000
    Info (332110): set_max_delay -from [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] 20.000
    Info (332110): set_min_delay -from [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|pldtxiqclkout }] -10.000
    Info (332110): set_max_delay -to [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk[1]  to: clkout
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|wys~SYNC_DATA_REG32
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.932            -120.605 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):    -1.872              -1.872 OSC_50_B3B 
    Info (332119):     1.521               0.000 pll_ref_clk_sig 
    Info (332119):     1.996               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.343               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.723               0.000 n/a 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.149               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.195               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.889               0.000 OSC_50_B3B 
    Info (332119):     1.250               0.000 pll_ref_clk_sig 
    Info (332119):    16.157               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.641               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394             -42.735 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.301               0.000 pll_ref_clk_sig 
    Info (332119):     0.775               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout 
    Info (332119):     1.599               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.801               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     1.935               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     2.322               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.409               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.400               0.000 OSC_50_B3B 
Info (332114): Report Metastability: Found 61 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 61
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
    Info (332114): Worst Case Available Settling Time: 10.367 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Slow 900mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk[1]  to: clkout
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|wys~SYNC_DATA_REG32
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.814            -112.607 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):    -1.452              -1.452 OSC_50_B3B 
    Info (332119):     1.521               0.000 pll_ref_clk_sig 
    Info (332119):     2.075               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.492               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    12.771               0.000 n/a 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.189               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.216               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.633               0.000 OSC_50_B3B 
    Info (332119):     1.250               0.000 pll_ref_clk_sig 
    Info (332119):    16.205               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.904               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394             -42.701 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.301               0.000 pll_ref_clk_sig 
    Info (332119):     0.775               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout 
    Info (332119):     1.599               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.776               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     1.936               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     2.375               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.417               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.350               0.000 OSC_50_B3B 
Info (332114): Report Metastability: Found 61 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 61
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
    Info (332114): Worst Case Available Settling Time: 10.564 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk[1]  to: clkout
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|wys~SYNC_DATA_REG32
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.176              -1.176 OSC_50_B3B 
    Info (332119):    -0.997             -47.349 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     1.521               0.000 pll_ref_clk_sig 
    Info (332119):     3.812               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.981               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    14.674               0.000 n/a 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.085               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.102               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.105               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.849               0.000 OSC_50_B3B 
    Info (332119):     1.250               0.000 pll_ref_clk_sig 
    Info (332119):    14.528               0.000 n/a 
Info (332146): Worst-case recovery slack is 4.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.543               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.243               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.301               0.000 pll_ref_clk_sig 
    Info (332119):     0.775               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout 
    Info (332119):     1.599               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.880               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     1.925               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     2.381               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.651               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.726               0.000 OSC_50_B3B 
Info (332114): Report Metastability: Found 61 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 61
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
    Info (332114): Worst Case Available Settling Time: 11.161 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1995.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Analyzing Fast 900mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120
    Info (332098): From: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|refclkin  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: refiqclk[1]  to: clkout
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_rx_pcs|wys|rxpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs|wys~SYNC_DATA_REG32
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): Cell: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs
    Info (332098): From: Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gbaser_phy:Eth_10gbaser_phy_inst|altera_xcvr_10gbaser:eth_10gbaser_phy_inst|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst|sv_xcvr_10gbaser_native:ch[0].sv_xcvr_10gbaser_native_inst|sv_xcvr_native:native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
    Info (332098): From: pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.059              -1.059 OSC_50_B3B 
    Info (332119):    -0.882             -40.258 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     1.521               0.000 pll_ref_clk_sig 
    Info (332119):     3.945               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.103               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    14.914               0.000 n/a 
Info (332146): Worst-case hold slack is 0.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.092               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.135               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.150               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.725               0.000 OSC_50_B3B 
    Info (332119):     1.250               0.000 pll_ref_clk_sig 
    Info (332119):    14.366               0.000 n/a 
Info (332146): Worst-case recovery slack is 4.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.703               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.096               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.167               0.000 SPI_LMK04906_Config:SPI_LMK04906_Config_inst|clk_cnt[1] 
    Info (332119):     0.301               0.000 pll_ref_clk_sig 
    Info (332119):     0.775               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|altera_pll_5G|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout 
    Info (332119):     1.599               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.666               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.879               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     1.925               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     2.449               0.000 Eth_10g_top_inst|Eth_10g_mac_inst|Eth_10gbaser_phy_inst|eth_10gbaser_phy_inst|xv_xcvr_10gbaser_nr_inst|ch[0].sv_xcvr_10gbaser_native_inst|g_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.670               0.000 pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.725               0.000 OSC_50_B3B 
Info (332114): Report Metastability: Found 61 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 61
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.344
    Info (332114): Worst Case Available Settling Time: 11.381 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 449.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5941 megabytes
    Info: Processing ended: Sun Sep 30 18:45:16 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:26


