Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Dec 15 17:36:26 2023
| Host         : DESKTOP-VL5NVJM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           20 |
| No           | No                    | Yes                    |              23 |           14 |
| No           | Yes                   | No                     |              13 |            7 |
| Yes          | No                    | No                     |              78 |           30 |
| Yes          | No                    | Yes                    |              50 |           20 |
| Yes          | Yes                   | No                     |              30 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                        |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                             | rst_uart_IBUF                            |                1 |              2 |
|  clk_IBUF_BUFG | temp_sensor_inst/i2c_master/FSM_sequential_state[3]_i_1_n_0 | temp_sensor_inst/i2c_master/busy_i_2_n_0 |                2 |              4 |
|  clk_IBUF_BUFG |                                                             | temp_sensor_inst/temperature[13]_i_2_n_0 |                3 |              6 |
|  clk_IBUF_BUFG | temp_sensor_inst/buff_temp[13]_i_1_n_0                      |                                          |                3 |              6 |
|  clk_IBUF_BUFG | temp_sensor_inst/i2c_master/data_rd[7]_i_1_n_0              | temp_sensor_inst/i2c_master/busy_i_2_n_0 |                4 |              8 |
|  clk_IBUF_BUFG | temp_sensor_inst/buff_temp[7]_i_1_n_0                       |                                          |                2 |              8 |
|  clk_IBUF_BUFG |                                                             | uart16/MPG2/Q_out                        |                7 |             13 |
|  clk_IBUF_BUFG | temp_sensor_inst/temperature[13]_i_1_n_0                    | temp_sensor_inst/temperature[13]_i_2_n_0 |                5 |             14 |
|  clk_IBUF_BUFG |                                                             | temp_sensor_inst/i2c_master/busy_i_2_n_0 |               10 |             15 |
|  clk_IBUF_BUFG | temp_sensor_inst/counter                                    | temp_sensor_inst/temperature[13]_i_2_n_0 |                9 |             24 |
|  clk_IBUF_BUFG | uart16/nr_octeti0                                           | uart16/nr_octeti[31]_i_1_n_0             |                8 |             30 |
|  clk_IBUF_BUFG | uart16/UartX/CntRate[31]_i_1_n_0                            |                                          |               13 |             32 |
|  clk_IBUF_BUFG | uart16/UartX/CntBit[31]_i_1_n_0                             |                                          |               12 |             32 |
|  clk_IBUF_BUFG |                                                             |                                          |               20 |             40 |
+----------------+-------------------------------------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 6      |                     2 |
| 8      |                     2 |
| 13     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


