#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x565124610a10 .scope module, "add_sub_tb" "add_sub_tb" 2 11;
 .timescale -9 -12;
v0x565124659bb0_0 .var "clk", 0 0;
v0x565124659c70_0 .net "inputs", 7 0, L_0x565124659f80;  1 drivers
v0x565124659d30_0 .var "instr", 5 0;
v0x565124659dd0_0 .net "outputs", 7 0, L_0x56512465af60;  1 drivers
v0x565124659e90_0 .var "reset", 0 0;
L_0x565124659f80 .concat [ 1 1 6 0], v0x565124659bb0_0, v0x565124659e90_0, v0x565124659d30_0;
S_0x565124611680 .scope module, "McCoy" "aidan_McCoy" 2 20, 3 9 0, S_0x565124610a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x7f7efc0f90f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565124658200_0 .net/2u *"_ivl_12", 1 0, L_0x7f7efc0f90f0;  1 drivers
v0x565124658300_0 .net *"_ivl_14", 7 0, L_0x56512465add0;  1 drivers
L_0x7f7efc0f9138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5651246583e0_0 .net/2u *"_ivl_16", 1 0, L_0x7f7efc0f9138;  1 drivers
v0x5651246584d0_0 .net *"_ivl_18", 7 0, L_0x56512465ae70;  1 drivers
v0x5651246585b0_0 .net "aluOut", 5 0, L_0x56512465ab30;  1 drivers
v0x5651246586c0_0 .net "bez", 0 0, v0x565124653a50_0;  1 drivers
v0x5651246587b0_0 .net "clk", 0 0, L_0x56512465a070;  1 drivers
v0x565124658850_0 .net "imm", 5 0, L_0x56512465a6d0;  1 drivers
v0x565124658960_0 .net "instr", 5 0, L_0x56512465a360;  1 drivers
v0x565124658a40_0 .net "io_in", 7 0, L_0x565124659f80;  alias, 1 drivers
v0x565124658b20_0 .net "io_out", 7 0, L_0x56512465af60;  alias, 1 drivers
v0x565124658c00_0 .net "ja", 0 0, v0x565124653b10_0;  1 drivers
v0x565124658ca0_0 .net "newx8", 5 0, v0x565124657f60_0;  1 drivers
v0x565124658db0_0 .net "nextPC", 5 0, v0x565124655d40_0;  1 drivers
v0x565124658ec0_0 .net "notx8", 5 0, L_0x56512465aa30;  1 drivers
v0x565124658fd0_0 .net "op1", 5 0, v0x565124654a20_0;  1 drivers
v0x5651246590e0_0 .net "op1Sel", 0 0, v0x565124653be0_0;  1 drivers
v0x5651246591d0_0 .net "op2", 5 0, v0x565124655070_0;  1 drivers
v0x5651246592e0_0 .net "op2Sel", 0 0, v0x565124653cb0_0;  1 drivers
v0x5651246593d0_0 .net "pc", 5 0, v0x5651246554f0_0;  1 drivers
v0x565124659490_0 .net "pc1", 5 0, L_0x56512465a990;  1 drivers
v0x5651246595a0_0 .net "pcSel", 0 0, v0x5651246534b0_0;  1 drivers
v0x565124659690_0 .net "regOut", 5 0, v0x565124656340_0;  1 drivers
v0x565124659750_0 .net "reset", 0 0, L_0x56512465a1a0;  1 drivers
v0x5651246597f0_0 .net "writeReg", 0 0, v0x565124653e60_0;  1 drivers
v0x565124659890_0 .net "writex8", 0 0, v0x565124653f20_0;  1 drivers
v0x565124659980_0 .net "x8", 5 0, v0x5651246577d0_0;  1 drivers
v0x565124659a40_0 .net "x8Sel", 1 0, v0x565124653fe0_0;  1 drivers
L_0x56512465a070 .part L_0x565124659f80, 0, 1;
L_0x56512465a1a0 .part L_0x565124659f80, 1, 1;
L_0x56512465a360 .part L_0x565124659f80, 2, 6;
L_0x56512465a400 .part L_0x56512465a360, 0, 3;
L_0x56512465a860 .part L_0x56512465a360, 3, 3;
L_0x56512465ac60 .part L_0x56512465a360, 3, 3;
L_0x56512465add0 .concat [ 6 2 0 0], v0x5651246554f0_0, L_0x7f7efc0f90f0;
L_0x56512465ae70 .concat [ 6 2 0 0], v0x5651246577d0_0, L_0x7f7efc0f9138;
L_0x56512465af60 .functor MUXZ 8, L_0x56512465ae70, L_0x56512465add0, L_0x56512465a070, C4<>;
S_0x5651245c01d0 .scope module, "adder" "add1" 3 57, 4 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 6 "out";
L_0x7f7efc0f90a8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x565124601930_0 .net/2u *"_ivl_0", 5 0, L_0x7f7efc0f90a8;  1 drivers
v0x5651245e9130_0 .net "in", 5 0, v0x5651246554f0_0;  alias, 1 drivers
v0x5651246305d0_0 .net "out", 5 0, L_0x56512465a990;  alias, 1 drivers
L_0x56512465a990 .arith/sum 6, v0x5651246554f0_0, L_0x7f7efc0f90a8;
S_0x565124652c70 .scope module, "aluBlock" "alu" 3 67, 5 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op1";
    .port_info 1 /INPUT 6 "op2";
    .port_info 2 /OUTPUT 6 "aluOut";
v0x56512462f1b0_0 .net "aluOut", 5 0, L_0x56512465ab30;  alias, 1 drivers
v0x565124652f00_0 .net "op1", 5 0, v0x565124654a20_0;  alias, 1 drivers
v0x565124652fe0_0 .net "op2", 5 0, v0x565124655070_0;  alias, 1 drivers
L_0x56512465ab30 .arith/sum 6, v0x565124654a20_0, v0x565124655070_0;
S_0x565124653120 .scope module, "branchBlock" "branch" 3 59, 6 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "x8";
    .port_info 1 /INPUT 1 "bez";
    .port_info 2 /INPUT 1 "ja";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "pcSel";
v0x565124653330_0 .net "bez", 0 0, v0x565124653a50_0;  alias, 1 drivers
v0x5651246533f0_0 .net "ja", 0 0, v0x565124653b10_0;  alias, 1 drivers
v0x5651246534b0_0 .var "pcSel", 0 0;
v0x565124653550_0 .net "reset", 0 0, L_0x56512465a1a0;  alias, 1 drivers
v0x565124653610_0 .net "x8", 5 0, v0x5651246577d0_0;  alias, 1 drivers
E_0x5651245e3bf0 .event edge, v0x565124653550_0, v0x5651246533f0_0, v0x565124653330_0, v0x565124653610_0;
S_0x5651246537e0 .scope module, "decoderBlock" "decoder" 3 46, 7 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "bez";
    .port_info 2 /OUTPUT 1 "ja";
    .port_info 3 /OUTPUT 1 "op1";
    .port_info 4 /OUTPUT 1 "op2";
    .port_info 5 /OUTPUT 1 "writeReg";
    .port_info 6 /OUTPUT 1 "writex8";
    .port_info 7 /OUTPUT 2 "x8Sel";
v0x565124653a50_0 .var "bez", 0 0;
v0x565124653b10_0 .var "ja", 0 0;
v0x565124653be0_0 .var "op1", 0 0;
v0x565124653cb0_0 .var "op2", 0 0;
v0x565124653d50_0 .net "opcode", 2 0, L_0x56512465a400;  1 drivers
v0x565124653e60_0 .var "writeReg", 0 0;
v0x565124653f20_0 .var "writex8", 0 0;
v0x565124653fe0_0 .var "x8Sel", 1 0;
E_0x565124637760 .event edge, v0x565124653d50_0;
S_0x565124654210 .scope module, "nx8" "notx8" 3 76, 8 8 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "x8";
    .port_info 1 /OUTPUT 6 "out";
L_0x56512465aa30 .functor NOT 6, v0x5651246577d0_0, C4<000000>, C4<000000>, C4<000000>;
v0x565124654410_0 .net "out", 5 0, L_0x56512465aa30;  alias, 1 drivers
v0x565124654510_0 .net "x8", 5 0, v0x5651246577d0_0;  alias, 1 drivers
S_0x565124654610 .scope module, "op1Mux" "mux2" 3 63, 9 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x565124654810_0 .net "in0", 5 0, v0x565124656340_0;  alias, 1 drivers
v0x565124654910_0 .net "in1", 5 0, v0x5651246577d0_0;  alias, 1 drivers
v0x565124654a20_0 .var "out", 5 0;
v0x565124654af0_0 .net "sel", 0 0, v0x565124653be0_0;  alias, 1 drivers
E_0x565124638950 .event edge, v0x565124653be0_0, v0x565124654810_0, v0x565124653610_0;
S_0x565124654c30 .scope module, "op2Mux" "mux2" 3 65, 9 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x565124654e90_0 .net "in0", 5 0, v0x565124656340_0;  alias, 1 drivers
v0x565124654fa0_0 .net "in1", 5 0, v0x5651246554f0_0;  alias, 1 drivers
v0x565124655070_0 .var "out", 5 0;
v0x565124655170_0 .net "sel", 0 0, v0x565124653cb0_0;  alias, 1 drivers
E_0x565124654e10 .event edge, v0x565124653cb0_0, v0x565124654810_0, v0x5651245e9130_0;
S_0x565124655290 .scope module, "pcBlock" "pc" 3 55, 10 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "nextPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 6 "PC";
v0x5651246554f0_0 .var "PC", 5 0;
v0x565124655620_0 .net "clk", 0 0, L_0x56512465a070;  alias, 1 drivers
v0x5651246556e0_0 .net "nextPC", 5 0, v0x565124655d40_0;  alias, 1 drivers
v0x5651246557a0_0 .net "reset", 0 0, L_0x56512465a1a0;  alias, 1 drivers
E_0x565124655470 .event negedge, v0x565124655620_0;
S_0x565124655900 .scope module, "pcMux" "mux2" 3 53, 9 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x565124655b60_0 .net "in0", 5 0, L_0x56512465ab30;  alias, 1 drivers
v0x565124655c70_0 .net "in1", 5 0, L_0x56512465a990;  alias, 1 drivers
v0x565124655d40_0 .var "out", 5 0;
v0x565124655e40_0 .net "sel", 0 0, v0x5651246534b0_0;  alias, 1 drivers
E_0x565124655ae0 .event edge, v0x5651246534b0_0, v0x56512462f1b0_0, v0x5651246305d0_0;
S_0x565124655f60 .scope module, "regBlock" "register" 3 71, 11 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "regAddr";
    .port_info 3 /INPUT 6 "x8";
    .port_info 4 /INPUT 1 "writeReg";
    .port_info 5 /OUTPUT 6 "out";
v0x565124656280_0 .net "clk", 0 0, L_0x56512465a070;  alias, 1 drivers
v0x565124656340_0 .var "out", 5 0;
v0x565124656430_0 .net "regAddr", 2 0, L_0x56512465ac60;  1 drivers
v0x5651246564f0 .array "registers", 0 7, 5 0;
v0x565124656700_0 .net "reset", 0 0, L_0x56512465a1a0;  alias, 1 drivers
v0x565124656840_0 .net "writeReg", 0 0, v0x565124653e60_0;  alias, 1 drivers
v0x5651246568e0_0 .net "x8", 5 0, v0x5651246577d0_0;  alias, 1 drivers
v0x5651246564f0_0 .array/port v0x5651246564f0, 0;
v0x5651246564f0_1 .array/port v0x5651246564f0, 1;
v0x5651246564f0_2 .array/port v0x5651246564f0, 2;
E_0x5651246561d0/0 .event edge, v0x565124656430_0, v0x5651246564f0_0, v0x5651246564f0_1, v0x5651246564f0_2;
v0x5651246564f0_3 .array/port v0x5651246564f0, 3;
v0x5651246564f0_4 .array/port v0x5651246564f0, 4;
v0x5651246564f0_5 .array/port v0x5651246564f0, 5;
v0x5651246564f0_6 .array/port v0x5651246564f0, 6;
E_0x5651246561d0/1 .event edge, v0x5651246564f0_3, v0x5651246564f0_4, v0x5651246564f0_5, v0x5651246564f0_6;
v0x5651246564f0_7 .array/port v0x5651246564f0, 7;
E_0x5651246561d0/2 .event edge, v0x5651246564f0_7;
E_0x5651246561d0 .event/or E_0x5651246561d0/0, E_0x5651246561d0/1, E_0x5651246561d0/2;
S_0x565124656a80 .scope module, "signBlock" "iSign" 3 49, 12 8 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "imm";
    .port_info 1 /OUTPUT 6 "out";
v0x565124656c80_0 .net *"_ivl_1", 0 0, L_0x56512465a4a0;  1 drivers
L_0x7f7efc0f9018 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x565124656d80_0 .net/2u *"_ivl_2", 2 0, L_0x7f7efc0f9018;  1 drivers
v0x565124656e60_0 .net *"_ivl_4", 5 0, L_0x56512465a540;  1 drivers
L_0x7f7efc0f9060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x565124656f20_0 .net/2u *"_ivl_6", 2 0, L_0x7f7efc0f9060;  1 drivers
v0x565124657000_0 .net *"_ivl_8", 5 0, L_0x56512465a5e0;  1 drivers
v0x565124657130_0 .net "imm", 2 0, L_0x56512465a860;  1 drivers
v0x565124657210_0 .net "out", 5 0, L_0x56512465a6d0;  alias, 1 drivers
L_0x56512465a4a0 .part L_0x56512465a860, 2, 1;
L_0x56512465a540 .concat [ 3 3 0 0], L_0x56512465a860, L_0x7f7efc0f9018;
L_0x56512465a5e0 .concat [ 3 3 0 0], L_0x56512465a860, L_0x7f7efc0f9060;
L_0x56512465a6d0 .functor MUXZ 6, L_0x56512465a5e0, L_0x56512465a540, L_0x56512465a4a0, C4<>;
S_0x565124657350 .scope module, "x8Block" "x8" 3 74, 13 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "newx8";
    .port_info 1 /INPUT 1 "writex8";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 6 "x8";
v0x565124657530_0 .net "clk", 0 0, L_0x56512465a070;  alias, 1 drivers
v0x565124657620_0 .net "newx8", 5 0, v0x565124657f60_0;  alias, 1 drivers
v0x565124657700_0 .net "writex8", 0 0, v0x565124653f20_0;  alias, 1 drivers
v0x5651246577d0_0 .var "x8", 5 0;
S_0x565124657900 .scope module, "x8Mux" "mux4" 3 78, 14 7 0, S_0x565124611680;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 6 "in2";
    .port_info 3 /INPUT 6 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 6 "out";
v0x565124657c00_0 .net "in0", 5 0, v0x565124656340_0;  alias, 1 drivers
v0x565124657ce0_0 .net "in1", 5 0, L_0x56512465a6d0;  alias, 1 drivers
v0x565124657da0_0 .net "in2", 5 0, L_0x56512465ab30;  alias, 1 drivers
v0x565124657ec0_0 .net "in3", 5 0, L_0x56512465aa30;  alias, 1 drivers
v0x565124657f60_0 .var "out", 5 0;
v0x565124658050_0 .net "sel", 1 0, v0x565124653fe0_0;  alias, 1 drivers
E_0x565124657b70/0 .event edge, v0x565124653fe0_0, v0x565124654810_0, v0x565124657210_0, v0x56512462f1b0_0;
E_0x565124657b70/1 .event edge, v0x565124654410_0;
E_0x565124657b70 .event/or E_0x565124657b70/0, E_0x565124657b70/1;
    .scope S_0x5651246537e0;
T_0 ;
    %wait E_0x565124637760;
    %load/vec4 v0x565124653d50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124653e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124653f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565124653fe0_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x565124655900;
T_1 ;
    %wait E_0x565124655ae0;
    %load/vec4 v0x565124655e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x565124655b60_0;
    %store/vec4 v0x565124655d40_0, 0, 6;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x565124655c70_0;
    %store/vec4 v0x565124655d40_0, 0, 6;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x565124655290;
T_2 ;
    %wait E_0x565124655470;
    %load/vec4 v0x5651246557a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5651246554f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5651246556e0_0;
    %assign/vec4 v0x5651246554f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565124653120;
T_3 ;
    %wait E_0x5651245e3bf0;
    %load/vec4 v0x565124653550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651246534b0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5651246533f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651246534b0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x565124653330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x565124653610_0;
    %pad/u 8;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %store/vec4 v0x5651246534b0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651246534b0_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x565124654610;
T_4 ;
    %wait E_0x565124638950;
    %load/vec4 v0x565124654af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x565124654810_0;
    %store/vec4 v0x565124654a20_0, 0, 6;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x565124654910_0;
    %store/vec4 v0x565124654a20_0, 0, 6;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x565124654c30;
T_5 ;
    %wait E_0x565124654e10;
    %load/vec4 v0x565124655170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x565124654e90_0;
    %store/vec4 v0x565124655070_0, 0, 6;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x565124654fa0_0;
    %store/vec4 v0x565124655070_0, 0, 6;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x565124655f60;
T_6 ;
    %wait E_0x565124655470;
    %load/vec4 v0x565124656840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x565124656430_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5651246568e0_0;
    %load/vec4 v0x565124656430_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5651246564f0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5651246564f0, 0, 4;
T_6.3 ;
T_6.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5651246564f0, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x565124655f60;
T_7 ;
    %wait E_0x5651246561d0;
    %load/vec4 v0x565124656430_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5651246564f0, 4;
    %store/vec4 v0x565124656340_0, 0, 6;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x565124657350;
T_8 ;
    %wait E_0x565124655470;
    %load/vec4 v0x565124657700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x565124657620_0;
    %assign/vec4 v0x5651246577d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5651246577d0_0;
    %assign/vec4 v0x5651246577d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x565124657900;
T_9 ;
    %wait E_0x565124657b70;
    %load/vec4 v0x565124658050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x565124657c00_0;
    %store/vec4 v0x565124657f60_0, 0, 6;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x565124657ce0_0;
    %store/vec4 v0x565124657f60_0, 0, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x565124657da0_0;
    %store/vec4 v0x565124657f60_0, 0, 6;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x565124657ec0_0;
    %store/vec4 v0x565124657f60_0, 0, 6;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x565124610a10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124659bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124659e90_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %end;
    .thread T_10;
    .scope S_0x565124610a10;
T_11 ;
    %delay 1000, 0;
    %load/vec4 v0x565124659bb0_0;
    %inv;
    %store/vec4 v0x565124659bb0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x565124610a10;
T_12 ;
    %vpi_call 2 26 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x565124610a10 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565124659e90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565124659e90_0, 0, 1;
    %vpi_call 2 32 "$display", "Begin testing addition with out not. 2 + 3 and 2 + -4" {0 0 0};
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 1000, 0;
    %vpi_call 2 45 "$display", "Expected value: 2 + 3 = 5. Output: %d", &PV<v0x565124659dd0_0, 0, 6> {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 51 "$display", "Expected value: 2 + -4 = -2. Output: %d", S<0,vec4,s6> {1 0 0};
    %vpi_call 2 52 "$display", "Begin testing addition with not. 3 - 12" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 60 "$display", "Expected value: 3 + 3 = 6. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 63 "$display", "Expected value: 3 + 6 = 9. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 66 "$display", "Expected value: 3 + 9 = 12. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 69 "$display", "Expected value: !12 = -13. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 76 "$display", "Expected value: 1 + -13 = -12. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x565124659d30_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x565124659dd0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 83 "$display", "Expected value: 3 + -12 = -9. Output: %d", S<0,vec4,s6> {1 0 0};
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "add_sub_tb.v";
    "mccoy.v";
    "./add1.v";
    "./alu.v";
    "./branch.v";
    "./decoder.v";
    "./notx8.v";
    "./mux2.v";
    "./pc.v";
    "./register.v";
    "./iSign.v";
    "./x8.v";
    "./mux4.v";
