--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Sep 10 11:07:06 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top_conv_p
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.278ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u_win/c1_r2_  (from clk_c +)
   Destination:    FD1S3AX    D              _add_4_e1_ret5__i19  (to clk_c +)

   Delay:                  11.453ns  (43.3% logic, 56.7% route), 15 logic levels.

 Constraint Details:

     11.453ns data_path \u_win/c1_r2_ to _add_4_e1_ret5__i19 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 6.278ns

 Path Details: \u_win/c1_r2_ to _add_4_e1_ret5__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_win/c1_r2_ (from clk_c)
Route        24   e 1.755                                  \u_win/n502
LUT4        ---     0.166              B to Z              \u_win/i625_4_lut
Route         3   e 1.239                                  c1_r1[2]
MuPd        ---     2.720           B[9] to P[18]          \G_LANE[0].u_conv3x3/mult_8
Route         1   e 1.020                                  m12_19__N_660[0]
A1_TO_FCO   ---     0.329           C[2] to COUT           add_448_add_1_1
Route         1   e 0.020                                  n1843
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_3
Route         1   e 0.020                                  n1844
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_5
Route         1   e 0.020                                  n1845
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_7
Route         1   e 0.020                                  n1846
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_9
Route         1   e 0.020                                  n1847
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_11
Route         1   e 0.020                                  n1848
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_13
Route         1   e 0.020                                  n1849
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_15
Route         1   e 0.020                                  n1850
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_17
Route         1   e 0.020                                  n1851
FCI_TO_F    ---     0.322            CIN to S[2]           add_448_add_1_19
Route         2   e 1.258                                  n4_adj_800
A1_TO_FCO   ---     0.329           A[2] to COUT           add_724_18
Route         1   e 0.020                                  n1883
FCI_TO_F    ---     0.322            CIN to S[2]           add_724_20
Route         1   e 1.020                                  n1730
                  --------
                   11.453  (43.3% logic, 56.7% route), 15 logic levels.


Error:  The following path violates requirements by 6.278ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u_win/c1_r2_  (from clk_c +)
   Destination:    FD1S3AX    D              _add_4_e1_ret5__i19  (to clk_c +)

   Delay:                  11.453ns  (43.3% logic, 56.7% route), 15 logic levels.

 Constraint Details:

     11.453ns data_path \u_win/c1_r2_ to _add_4_e1_ret5__i19 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 6.278ns

 Path Details: \u_win/c1_r2_ to _add_4_e1_ret5__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_win/c1_r2_ (from clk_c)
Route        24   e 1.755                                  \u_win/n502
LUT4        ---     0.166              B to Z              \u_win/i630_4_lut
Route         3   e 1.239                                  c1_r1[7]
MuPd        ---     2.720           B[9] to P[18]          \G_LANE[0].u_conv3x3/mult_8
Route         1   e 1.020                                  m12_19__N_660[0]
A1_TO_FCO   ---     0.329           C[2] to COUT           add_448_add_1_1
Route         1   e 0.020                                  n1843
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_3
Route         1   e 0.020                                  n1844
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_5
Route         1   e 0.020                                  n1845
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_7
Route         1   e 0.020                                  n1846
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_9
Route         1   e 0.020                                  n1847
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_11
Route         1   e 0.020                                  n1848
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_13
Route         1   e 0.020                                  n1849
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_15
Route         1   e 0.020                                  n1850
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_17
Route         1   e 0.020                                  n1851
FCI_TO_F    ---     0.322            CIN to S[2]           add_448_add_1_19
Route         2   e 1.258                                  n4_adj_800
A1_TO_FCO   ---     0.329           A[2] to COUT           add_724_18
Route         1   e 0.020                                  n1883
FCI_TO_F    ---     0.322            CIN to S[2]           add_724_20
Route         1   e 1.020                                  n1730
                  --------
                   11.453  (43.3% logic, 56.7% route), 15 logic levels.


Error:  The following path violates requirements by 6.278ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \u_win/c1_r2_  (from clk_c +)
   Destination:    FD1S3AX    D              _add_4_e1_ret5__i19  (to clk_c +)

   Delay:                  11.453ns  (43.3% logic, 56.7% route), 15 logic levels.

 Constraint Details:

     11.453ns data_path \u_win/c1_r2_ to _add_4_e1_ret5__i19 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 6.278ns

 Path Details: \u_win/c1_r2_ to _add_4_e1_ret5__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \u_win/c1_r2_ (from clk_c)
Route        24   e 1.755                                  \u_win/n502
LUT4        ---     0.166              B to Z              \u_win/i629_4_lut
Route         3   e 1.239                                  c1_r1[6]
MuPd        ---     2.720           B[9] to P[18]          \G_LANE[0].u_conv3x3/mult_8
Route         1   e 1.020                                  m12_19__N_660[0]
A1_TO_FCO   ---     0.329           C[2] to COUT           add_448_add_1_1
Route         1   e 0.020                                  n1843
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_3
Route         1   e 0.020                                  n1844
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_5
Route         1   e 0.020                                  n1845
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_7
Route         1   e 0.020                                  n1846
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_9
Route         1   e 0.020                                  n1847
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_11
Route         1   e 0.020                                  n1848
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_13
Route         1   e 0.020                                  n1849
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_15
Route         1   e 0.020                                  n1850
FCI_TO_FCO  ---     0.051            CIN to COUT           add_448_add_1_17
Route         1   e 0.020                                  n1851
FCI_TO_F    ---     0.322            CIN to S[2]           add_448_add_1_19
Route         2   e 1.258                                  n4_adj_800
A1_TO_FCO   ---     0.329           A[2] to COUT           add_724_18
Route         1   e 0.020                                  n1883
FCI_TO_F    ---     0.322            CIN to S[2]           add_724_20
Route         1   e 1.020                                  n1730
                  --------
                   11.453  (43.3% logic, 56.7% route), 15 logic levels.

Warning: 11.278 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    11.278 ns|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\u_win/n502                             |      24|    2226|     54.35%
                                        |        |        |
n4_adj_800                              |       2|    1520|     37.11%
                                        |        |        |
n1851                                   |       1|    1504|     36.72%
                                        |        |        |
n1850                                   |       1|    1440|     35.16%
                                        |        |        |
n1849                                   |       1|    1390|     33.94%
                                        |        |        |
n1730                                   |       1|    1360|     33.20%
                                        |        |        |
n1848                                   |       1|    1340|     32.71%
                                        |        |        |
n1847                                   |       1|    1290|     31.49%
                                        |        |        |
n1846                                   |       1|    1240|     30.27%
                                        |        |        |
n1845                                   |       1|    1190|     29.05%
                                        |        |        |
n1883                                   |       1|    1040|     25.39%
                                        |        |        |
n1844                                   |       1|    1028|     25.10%
                                        |        |        |
n25_adj_776                             |       2|     904|     22.07%
                                        |        |        |
n1911                                   |       1|     896|     21.88%
                                        |        |        |
n1910                                   |       1|     824|     20.12%
                                        |        |        |
m12_19__N_660[0]                        |       1|     802|     19.58%
                                        |        |        |
n1882                                   |       1|     802|     19.58%
                                        |        |        |
n1881                                   |       1|     788|     19.24%
                                        |        |        |
n1909                                   |       1|     752|     18.36%
                                        |        |        |
n1880                                   |       1|     710|     17.33%
                                        |        |        |
\u_win/n564                             |       8|     688|     16.80%
                                        |        |        |
n1908                                   |       1|     680|     16.60%
                                        |        |        |
n1879                                   |       1|     632|     15.43%
                                        |        |        |
n1907                                   |       1|     608|     14.84%
                                        |        |        |
n1732                                   |       1|     570|     13.92%
                                        |        |        |
n1707                                   |       1|     568|     13.87%
                                        |        |        |
n1878                                   |       1|     554|     13.53%
                                        |        |        |
n1906                                   |       1|     488|     11.91%
                                        |        |        |
n1843                                   |       1|     482|     11.77%
                                        |        |        |
n1877                                   |       1|     476|     11.62%
                                        |        |        |
n1731                                   |       1|     416|     10.16%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 21572544

Constraints cover  142337 paths, 815 nets, and 1431 connections (74.7% coverage)


Peak memory: 111505408 bytes, TRCE: 7012352 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
