<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>FIR_Cascade_v2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.788</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>16</Average-caseLatency>
            <Worst-caseLatency>24</Worst-caseLatency>
            <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
            <Interval-min>8</Interval-min>
            <Interval-max>25</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>FIR_HLS.cpp:20</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>58</DSP>
            <FF>6247</FF>
            <LUT>6636</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>FIR_Cascade_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>FIR_Cascade_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>FIR_Cascade_v2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FIR_filter_fu_405</InstName>
                    <ModuleName>FIR_filter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>405</ID>
                    <BindInstances>mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3 mul_16s_13s_29_1_0_U1 mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_fu_419</InstName>
                    <ModuleName>FIR_filter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>419</ID>
                    <BindInstances>mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3 mul_16s_13s_29_1_0_U1 mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_2_fu_430</InstName>
                    <ModuleName>FIR_filter_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>430</ID>
                    <BindInstances>am_addmul_16s_16s_15ns_32_4_0_U12 am_addmul_16s_16s_15ns_32_4_0_U12 am_addmul_16s_16s_15ns_32_4_0_U12 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_1_fu_440</InstName>
                    <ModuleName>FIR_filter_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>440</ID>
                    <BindInstances>mac_muladd_16s_16ns_26s_32_4_0_U90 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 tmp2_fu_86_p2 tmp3_fu_116_p2 mac_muladd_16s_16ns_26s_32_4_0_U90 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ref_tmp_FIR_filter_transposed_fu_449</InstName>
                    <ModuleName>FIR_filter_transposed</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>449</ID>
                    <BindInstances>mul_16s_8ns_23_1_1_U24 add_ln83_fu_466_p2 sub_ln86_fu_510_p2 add_ln86_fu_520_p2 mul_16s_7ns_23_1_1_U25 sub_ln86_1_fu_556_p2 sub_ln86_2_fu_582_p2 mul_16s_8s_24_1_1_U26 mul_16s_7ns_23_1_1_U27 mul_16s_8ns_24_1_1_U28 mul_16s_8ns_24_1_1_U29 add_ln86_122_fu_704_p2 sub_ln86_5_fu_730_p2 mul_16s_8s_24_1_1_U30 mul_16s_9ns_25_1_1_U31 mul_16s_9s_25_1_1_U32 mul_16s_7s_23_1_1_U33 mul_16s_9ns_25_1_1_U34 mul_16s_6ns_22_1_1_U35 mul_16s_9s_25_1_1_U36 add_ln86_123_fu_822_p2 mul_16s_7s_23_1_1_U37 mul_16s_10s_26_1_1_U38 mul_16s_8ns_24_1_1_U39 mul_16s_10ns_26_1_1_U40 mul_16s_10s_26_1_1_U41 mul_16s_9ns_25_1_1_U42 mul_16s_10ns_26_1_1_U43 mul_16s_10s_26_1_1_U44 mul_16s_10s_26_1_1_U45 mul_16s_10ns_26_1_1_U46 mul_16s_10ns_26_1_1_U47 mul_16s_10s_26_1_1_U48 mul_16s_10s_26_1_1_U49 mul_16s_11ns_27_1_1_U50 mul_16s_11s_27_1_1_U51 mul_16s_10s_26_1_1_U52 mul_16s_11ns_27_1_1_U53 mul_16s_10ns_26_1_1_U54 mul_16s_11s_27_1_1_U55 mul_16s_9s_25_1_1_U56 mul_16s_12ns_28_1_1_U57 mul_16s_8ns_24_1_1_U58 mul_16s_12s_28_1_1_U59 sub_ln86_8_fu_1102_p2 mul_16s_12ns_28_1_1_U60 mul_16s_9s_25_1_1_U61 mul_16s_12s_28_1_1_U62 add_ln86_124_fu_1158_p2 mul_16s_13ns_29_1_1_U63 mul_16s_11s_27_1_1_U64 mul_16s_13s_29_1_0_U65 mul_16s_12ns_28_1_1_U66 sub_ln86_9_fu_1224_p2 mul_16s_13s_29_1_0_U67 mul_16s_14s_30_1_1_U68 mul_16s_15ns_31_1_1_U69 mul_16s_16ns_32_1_1_U70 add_ln86_1_fu_1274_p2 add_ln86_2_fu_1284_p2 add_ln86_3_fu_1294_p2 add_ln86_4_fu_1304_p2 add_ln86_5_fu_1314_p2 add_ln86_6_fu_1324_p2 add_ln86_7_fu_1334_p2 add_ln86_8_fu_1344_p2 add_ln86_9_fu_1354_p2 add_ln86_10_fu_1364_p2 add_ln86_11_fu_1374_p2 add_ln86_12_fu_1384_p2 add_ln86_13_fu_1394_p2 add_ln86_14_fu_1404_p2 add_ln86_15_fu_1414_p2 add_ln86_16_fu_1424_p2 add_ln86_17_fu_1434_p2 add_ln86_18_fu_1444_p2 add_ln86_19_fu_1454_p2 add_ln86_20_fu_1464_p2 add_ln86_21_fu_1474_p2 add_ln86_22_fu_1484_p2 add_ln86_23_fu_1494_p2 add_ln86_24_fu_1504_p2 add_ln86_25_fu_1514_p2 add_ln86_26_fu_1524_p2 add_ln86_27_fu_1534_p2 add_ln86_28_fu_1544_p2 add_ln86_29_fu_1554_p2 add_ln86_30_fu_1564_p2 add_ln86_31_fu_1574_p2 add_ln86_32_fu_1584_p2 add_ln86_33_fu_1594_p2 add_ln86_34_fu_1604_p2 add_ln86_35_fu_1614_p2 add_ln86_36_fu_1624_p2 add_ln86_37_fu_1634_p2 add_ln86_38_fu_1644_p2 add_ln86_39_fu_1654_p2 add_ln86_40_fu_1664_p2 add_ln86_41_fu_1674_p2 add_ln86_42_fu_1684_p2 add_ln86_43_fu_1694_p2 add_ln86_44_fu_1704_p2 add_ln86_45_fu_1714_p2 add_ln86_46_fu_1724_p2 add_ln86_47_fu_1734_p2 add_ln86_48_fu_1744_p2 add_ln86_49_fu_1754_p2 add_ln86_50_fu_1764_p2 add_ln86_51_fu_1774_p2 add_ln86_52_fu_1784_p2 add_ln86_53_fu_1794_p2 add_ln86_54_fu_1804_p2 add_ln86_55_fu_1814_p2 add_ln86_56_fu_1824_p2 add_ln86_57_fu_1834_p2 add_ln86_58_fu_1844_p2 add_ln86_59_fu_1854_p2 add_ln86_60_fu_1864_p2 add_ln86_61_fu_1874_p2 add_ln86_62_fu_1884_p2 add_ln86_63_fu_1894_p2 add_ln86_64_fu_1904_p2 add_ln86_65_fu_1914_p2 add_ln86_66_fu_1924_p2 add_ln86_67_fu_1934_p2 add_ln86_68_fu_1944_p2 add_ln86_69_fu_1954_p2 add_ln86_70_fu_1964_p2 add_ln86_71_fu_1974_p2 add_ln86_72_fu_1984_p2 add_ln86_73_fu_1994_p2 add_ln86_74_fu_2004_p2 add_ln86_75_fu_2014_p2 add_ln86_76_fu_2024_p2 add_ln86_77_fu_2034_p2 add_ln86_78_fu_2044_p2 add_ln86_79_fu_2054_p2 add_ln86_80_fu_2064_p2 add_ln86_81_fu_2074_p2 add_ln86_82_fu_2084_p2 add_ln86_83_fu_2094_p2 add_ln86_84_fu_2104_p2 add_ln86_85_fu_2114_p2 add_ln86_86_fu_2124_p2 add_ln86_87_fu_2134_p2 add_ln86_88_fu_2144_p2 add_ln86_89_fu_2154_p2 add_ln86_90_fu_2164_p2 add_ln86_91_fu_2174_p2 add_ln86_92_fu_2184_p2 add_ln86_93_fu_2194_p2 add_ln86_94_fu_2204_p2 add_ln86_95_fu_2214_p2 add_ln86_96_fu_2224_p2 add_ln86_97_fu_2234_p2 add_ln86_98_fu_2244_p2 add_ln86_99_fu_2254_p2 add_ln86_100_fu_2264_p2 add_ln86_101_fu_2274_p2 add_ln86_102_fu_2284_p2 add_ln86_103_fu_2294_p2 add_ln86_104_fu_2304_p2 add_ln86_105_fu_2314_p2 add_ln86_106_fu_2324_p2 add_ln86_107_fu_2334_p2 add_ln86_108_fu_2344_p2 add_ln86_109_fu_2354_p2 add_ln86_110_fu_2364_p2 add_ln86_111_fu_2378_p2 add_ln86_112_fu_2392_p2 add_ln86_113_fu_2406_p2 add_ln86_114_fu_2420_p2 add_ln86_115_fu_2434_p2 add_ln86_116_fu_2444_p2 add_ln86_117_fu_2458_p2 add_ln86_118_fu_2468_p2 add_ln86_119_fu_2482_p2 add_ln86_120_fu_2492_p2 add_ln86_121_fu_2506_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln28_fu_812_p2 add_ln32_fu_907_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>FIR_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>341</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_29_1_0_U1" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_29s_29_4_0_U2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_30s_32_4_0_U3" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>609</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_0_U12" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_0_U12" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_0_U12" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_transposed</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.396</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:79</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>47</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3882</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5370</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_23_1_1_U24" SOURCE="FIR_HLS.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_466_p2" SOURCE="FIR_HLS.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_fu_510_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_520_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U25" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_1_fu_556_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_2_fu_582_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U26" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U27" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U28" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U29" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_122_fu_704_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_5_fu_730_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U30" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U31" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U32" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U33" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U34" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U35" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U36" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_123_fu_822_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U37" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U38" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U39" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U40" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U41" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U42" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U43" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U44" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U45" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U46" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U47" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U48" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U49" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U50" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U51" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U52" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U53" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U54" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U55" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U56" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U57" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U58" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U59" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_8_fu_1102_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U60" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U61" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U62" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_124_fu_1158_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_29_1_1_U63" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U64" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_29_1_0_U65" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U66" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_9_fu_1224_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_29_1_0_U67" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_30_1_1_U68" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_31_1_1_U69" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U70" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_1274_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_1284_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_3_fu_1294_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_4_fu_1304_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_5_fu_1314_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_6_fu_1324_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_7_fu_1334_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_8_fu_1344_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_9_fu_1354_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_10_fu_1364_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_11_fu_1374_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_12_fu_1384_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_13_fu_1394_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_14_fu_1404_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_15_fu_1414_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_16_fu_1424_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_17_fu_1434_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_18_fu_1444_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_19_fu_1454_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_20_fu_1464_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_21_fu_1474_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_22_fu_1484_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_23_fu_1494_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_24_fu_1504_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_25_fu_1514_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_26_fu_1524_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_27_fu_1534_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_28_fu_1544_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_29_fu_1554_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_30_fu_1564_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_31_fu_1574_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_32_fu_1584_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_33_fu_1594_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_34_fu_1604_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_35_fu_1614_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_36_fu_1624_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_37_fu_1634_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_38_fu_1644_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_39_fu_1654_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_40_fu_1664_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_41_fu_1674_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_42_fu_1684_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_43_fu_1694_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_44_fu_1704_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_45_fu_1714_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_46_fu_1724_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_47_fu_1734_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_48_fu_1744_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_49_fu_1754_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_50_fu_1764_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_51_fu_1774_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_52_fu_1784_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_53_fu_1794_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_54_fu_1804_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_55_fu_1814_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_56_fu_1824_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_57_fu_1834_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_58_fu_1844_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_59_fu_1854_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_60_fu_1864_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_61_fu_1874_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_62_fu_1884_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_63_fu_1894_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_64_fu_1904_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_65_fu_1914_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_66_fu_1924_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_67_fu_1934_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_68_fu_1944_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_69_fu_1954_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_70_fu_1964_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_71_fu_1974_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_72_fu_1984_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_73_fu_1994_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_74_fu_2004_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_75_fu_2014_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_76_fu_2024_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_77_fu_2034_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_78_fu_2044_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_79_fu_2054_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_80_fu_2064_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_81_fu_2074_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_82_fu_2084_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_83_fu_2094_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_84_fu_2104_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_85_fu_2114_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_86_fu_2124_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_87_fu_2134_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_88_fu_2144_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_89_fu_2154_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_90_fu_2164_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_91_fu_2174_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_92_fu_2184_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_93_fu_2194_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_94_fu_2204_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_95_fu_2214_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_96_fu_2224_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_97_fu_2234_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_98_fu_2244_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_99_fu_2254_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_100_fu_2264_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_101_fu_2274_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_102_fu_2284_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_103_fu_2294_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_104_fu_2304_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_105_fu_2314_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_106_fu_2324_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_107_fu_2334_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_108_fu_2344_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_109_fu_2354_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_110_fu_2364_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_111_fu_2378_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_112_fu_2392_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_113_fu_2406_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_114_fu_2420_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_115_fu_2434_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_116_fu_2444_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_117_fu_2458_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_118_fu_2468_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_119_fu_2482_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_120_fu_2492_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_121_fu_2506_p2" SOURCE="FIR_HLS.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_121" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>513</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>255</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16ns_26s_32_4_0_U90" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_86_p2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_116_p2" SOURCE="FIR_HLS.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16ns_26s_32_4_0_U90" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" SOURCE="FIR_HLS.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_Cascade_v2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.788</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>58</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>6247</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6636</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_812_p2" SOURCE="FIR_HLS.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_907_p2" SOURCE="FIR_HLS.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export display_name="FIR_Cascade_v2"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">input_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="16" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TREADY</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="16" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="input_r">in, both, 16, 1, 1</column>
                    <column name="output_r">out, both, 16, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_r, interface</column>
                    <column name="output">output_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="FIR_HLS.cpp:21" status="valid" parentFunction="fir_cascade_v2" variable="input" isDirective="0" options="mode=axis port=input"/>
        <Pragma type="interface" location="FIR_HLS.cpp:22" status="valid" parentFunction="fir_cascade_v2" variable="output" isDirective="0" options="mode=axis port=output"/>
        <Pragma type="interface" location="FIR_HLS.cpp:23" status="valid" parentFunction="fir_cascade_v2" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FIR_HLS.cpp:59" status="valid" parentFunction="fir_filter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="FIR_HLS.cpp:80" status="valid" parentFunction="fir_filter_transposed" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

