{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578560149594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578560149596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 09:55:49 2020 " "Processing started: Thu Jan 09 09:55:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578560149596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560149596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_codec -c Test_codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_codec -c Test_codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560149597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578560150912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578560150912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/vhdl/cic_filter/cic_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/vhdl/cic_filter/cic_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic-rtl " "Found design unit 1: cic-rtl" {  } { { "../../vhdl/cic_filter/cic_codec.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/cic_filter/cic_codec.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163776 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "../../vhdl/cic_filter/cic_codec.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/cic_filter/cic_codec.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/vhdl/ip_pichler/rsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/vhdl/ip_pichler/rsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsync-rtl " "Found design unit 1: rsync-rtl" {  } { { "../../vhdl/ip_pichler/rsync.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/ip_pichler/rsync.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163782 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsync " "Found entity 1: rsync" {  } { { "../../vhdl/ip_pichler/rsync.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/ip_pichler/rsync.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio-rtl " "Found design unit 1: Audio-rtl" {  } { { "../IP_Files/Audio/synthesis/Audio.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/Audio.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "../IP_Files/Audio/synthesis/Audio.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/Audio.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163793 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578560163797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/audio_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio/synthesis/submodules/audio_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_audio_0 " "Found entity 1: Audio_audio_0" {  } { { "../IP_Files/Audio/synthesis/submodules/Audio_audio_0.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/Audio_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/audio_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/audio_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_clock-rtl " "Found design unit 1: Audio_clock-rtl" {  } { { "../IP_Files/Audio_clk/synthesis/Audio_clock.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/Audio_clock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_clock " "Found entity 1: Audio_clock" {  } { { "../IP_Files/Audio_clk/synthesis/Audio_clock.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/Audio_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/submodules/audio_clock_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/submodules/audio_clock_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_clock_audio_pll_0 " "Found entity 1: Audio_clock_audio_pll_0" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/submodules/audio_clock_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_clk/synthesis/submodules/audio_clock_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_clock_audio_pll_0_audio_pll " "Found entity 1: Audio_clock_audio_pll_0_audio_pll" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/audio_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/audio_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_config-rtl " "Found design unit 1: Audio_config-rtl" {  } { { "../IP_Files/Audio_config/synthesis/Audio_config.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/Audio_config.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163814 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_config " "Found entity 1: Audio_config" {  } { { "../IP_Files/Audio_config/synthesis/Audio_config.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/Audio_config.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163820 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560163821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/audio_config_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/audio_config/synthesis/submodules/audio_config_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_config_audio_and_video_config_0 " "Found entity 1: Audio_config_audio_and_video_config_0" {  } { { "../IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/pll/pll_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/pll/pll_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_IP-rtl " "Found design unit 1: PLL_IP-rtl" {  } { { "../IP_Files/PLL/PLL_IP.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163866 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP " "Found entity 1: PLL_IP" {  } { { "../IP_Files/PLL/PLL_IP.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/synth/ip_files/pll/pll_ip/pll_ip_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/synth/ip_files/pll/pll_ip/pll_ip_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP_0002 " "Found entity 1: PLL_IP_0002" {  } { { "../IP_Files/PLL/PLL_IP/PLL_IP_0002.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP/PLL_IP_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/vhdl/test_codec/theremin_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/vhdl/test_codec/theremin_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Theremin_top-struct " "Found design unit 1: Theremin_top-struct" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Theremin_top " "Found entity 1: Theremin_top" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/projekt5/digitalthereminvhdl/vhdl/test_codec/square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/projekt5/digitalthereminvhdl/vhdl/test_codec/square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square-rtl " "Found design unit 1: square-rtl" {  } { { "../../vhdl/Test_codec/square.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/square.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163874 ""} { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "../../vhdl/Test_codec/square.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/square.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560163874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560163874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Theremin_top " "Elaborating entity \"Theremin_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578560163986 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resett Theremin_top.vhd(33) " "Verilog HDL or VHDL warning at Theremin_top.vhd(33): object \"resett\" assigned a value but never read" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578560163990 "|Theremin_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square square:square_1 " "Elaborating entity \"square\" for hierarchy \"square:square_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "square_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsync rsync:rsync_1 " "Elaborating entity \"rsync\" for hierarchy \"rsync:rsync_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "rsync_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP PLL_IP:pll_ip_1 " "Elaborating entity \"PLL_IP\" for hierarchy \"PLL_IP:pll_ip_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "pll_ip_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_IP_0002 PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst " "Elaborating entity \"PLL_IP_0002\" for hierarchy \"PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\"" {  } { { "../IP_Files/PLL/PLL_IP.vhd" "pll_ip_inst" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\"" {  } { { "../IP_Files/PLL/PLL_IP/PLL_IP_0002.v" "altera_pll_i" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP/PLL_IP_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164071 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578560164074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\"" {  } { { "../IP_Files/PLL/PLL_IP/PLL_IP_0002.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP/PLL_IP_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_IP:pll_ip_1\|PLL_IP_0002:pll_ip_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 48.000000 MHz " "Parameter \"output_clock_frequency0\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164075 ""}  } { { "../IP_Files/PLL/PLL_IP/PLL_IP_0002.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/PLL/PLL_IP/PLL_IP_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578560164075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_clock Audio_clock:audio_clock_ip_1 " "Elaborating entity \"Audio_clock\" for hierarchy \"Audio_clock:audio_clock_ip_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "audio_clock_ip_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_clock_audio_pll_0 Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0 " "Elaborating entity \"Audio_clock_audio_pll_0\" for hierarchy \"Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\"" {  } { { "../IP_Files/Audio_clk/synthesis/Audio_clock.vhd" "audio_pll_0" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/Audio_clock.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_clock_audio_pll_0_audio_pll Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"Audio_clock_audio_pll_0_audio_pll\" for hierarchy \"Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\"" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0.v" "audio_pll" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164092 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578560164094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|Audio_clock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164097 ""}  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578560164097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Audio_clock:audio_clock_ip_1\|Audio_clock_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "../IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0.v" "reset_from_locked" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_clk/synthesis/submodules/Audio_clock_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio Audio:audio_ip_1 " "Elaborating entity \"Audio\" for hierarchy \"Audio:audio_ip_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "audio_ip_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_audio_0 Audio:audio_ip_1\|Audio_audio_0:audio_0 " "Elaborating entity \"Audio_audio_0\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\"" {  } { { "../IP_Files/Audio/synthesis/Audio.vhd" "audio_0" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/Audio.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "../IP_Files/Audio/synthesis/submodules/Audio_audio_0.v" "Bit_Clock_Edges" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/Audio_audio_0.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "../IP_Files/Audio/synthesis/submodules/Audio_audio_0.v" "Audio_Out_Serializer" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/Audio_audio_0.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578560164433 ""}  } { { "../IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578560164433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578560164924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560164924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio:audio_ip_1\|Audio_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/Test_codec/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560164929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_config Audio_config:audio_config_1 " "Elaborating entity \"Audio_config\" for hierarchy \"Audio_config:audio_config_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "audio_config_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_config_audio_and_video_config_0 Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"Audio_config_audio_and_video_config_0\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "../IP_Files/Audio_config/synthesis/Audio_config.vhd" "audio_and_video_config_0" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/Audio_config.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578560165191 "|Theremin_top|Audio_config:audio_config_1|Audio_config_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/Audio_config_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578560165206 "|Theremin_top|Audio_config:audio_config_1|Audio_config_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578560165209 "|Theremin_top|Audio_config:audio_config_1|Audio_config_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic cic:cic_1 " "Elaborating entity \"cic\" for hierarchy \"cic:cic_1\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "cic_1" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560165210 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_L_sync cic_codec.vhd(64) " "VHDL Process Statement warning at cic_codec.vhd(64): signal \"valid_L_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/cic_filter/cic_codec.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/cic_filter/cic_codec.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578560165215 "|Theremin_top|cic:cic_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_L_int cic_codec.vhd(64) " "VHDL Process Statement warning at cic_codec.vhd(64): signal \"valid_L_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/cic_filter/cic_codec.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/cic_filter/cic_codec.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578560165215 "|Theremin_top|cic:cic_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_R_sync cic_codec.vhd(65) " "VHDL Process Statement warning at cic_codec.vhd(65): signal \"valid_R_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/cic_filter/cic_codec.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/cic_filter/cic_codec.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578560165215 "|Theremin_top|cic:cic_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_R_int cic_codec.vhd(65) " "VHDL Process Statement warning at cic_codec.vhd(65): signal \"valid_R_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/cic_filter/cic_codec.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/cic_filter/cic_codec.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578560165216 "|Theremin_top|cic:cic_1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Audio_config:audio_config_1\|Audio_config_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/synth/IP_Files/Audio_config/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578560165750 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1578560165750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578560166113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578560166577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578560166966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578560167367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578560167367 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578560167538 "|Theremin_top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578560167538 "|Theremin_top|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../../vhdl/Test_codec/Theremin_top.vhd" "" { Text "D:/GitHub/Projekt5/DigitalThereminVHDL/vhdl/Test_codec/Theremin_top.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578560167538 "|Theremin_top|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578560167538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "540 " "Implemented 540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578560167539 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578560167539 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578560167539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "463 " "Implemented 463 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578560167539 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578560167539 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578560167539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578560167539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578560167564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 09:56:07 2020 " "Processing ended: Thu Jan 09 09:56:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578560167564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578560167564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578560167564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578560167564 ""}
