{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1541870416681 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1541870416681 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1541870416681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541870416700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Next186_SoC EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"Next186_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541870416876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541870416943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541870416943 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] 210.0 degrees 212.2 degrees " "Can't achieve requested value 210.0 degrees for clock output system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] of parameter phase shift -- achieved value of 212.2 degrees" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1541870417109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] 149 296 0 0 " "Implementing clock multiplication of 149, clock division of 296, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] 149 56 0 0 " "Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] 149 56 212 4430 " "Implementing clock multiplication of 149, clock division of 56, and phase shift of 212 degrees (4430 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] 149 656 0 0 " "Implementing clock multiplication of 149, clock division of 656, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417109 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] 149 504 0 0 " "Implementing clock multiplication of 149, clock division of 504, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417109 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1541870417109 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] 9 5 0 0 " "Implementing clock multiplication of 9, clock division of 5, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417112 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] 9 5 0 0 " "Implementing clock multiplication of 9, clock division of 5, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1541870417112 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1541870417112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541870417559 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541870417575 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541870418106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541870418106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541870418106 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541870418106 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 30991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541870418152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 30993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541870418152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 30995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541870418152 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541870418152 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541870418153 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541870418166 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541870418986 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 76 " "No exact pin location assignment(s) for 1 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541870420059 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 " "The parameters of the PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 and the PLL system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 149 " "The value of the parameter \"M\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 149" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 9 " "The value of the parameter \"M\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 8 " "The value of the parameter \"N\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 14322 " "The value of the parameter \"Min Lock Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 14322" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 13842 " "The value of the parameter \"Min Lock Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 13842" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 23148 " "The value of the parameter \"Max Lock Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 23148" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 29997 " "The value of the parameter \"Max Lock Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 29997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1541870420104 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7262 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1541870420104 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 0 Pin_E1 " "PLL \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_E1\"" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 137 0 0 } } { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1541870420224 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_60f1 " "Entity dcfifo_60f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6qf1 " "Entity dcfifo_6qf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bmg1 " "Entity dcfifo_bmg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_emf1 " "Entity dcfifo_emf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ote1 " "Entity dcfifo_ote1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541870422478 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1541870422478 ""}
{ "Info" "ISTA_SDC_FOUND" "Next186_SoC.sdc " "Reading SDC File: 'Next186_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541870422572 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -phase 212.14 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -phase 212.14 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 656 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 656 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 504 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 504 -multiply_by 149 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1541870422586 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1541870422586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1541870422587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1541870422965 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541870422968 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.111 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  11.111 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.111 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  11.111 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.731 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.731 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.516 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   7.516 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.516 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   7.516 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  88.053 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  88.053 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  67.651 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  67.651 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541870422968 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541870422968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541870424915 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 7262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541870424915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541870427306 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541870427328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541870427330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541870427363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541870427412 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541870427458 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541870428570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Embedded multiplier block " "Packed 26 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541870428597 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541870428597 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541870428597 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1541870428597 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541870428597 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541870428749 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541870428749 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541870428749 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 18 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 19 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 22 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541870428750 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541870428750 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541870428750 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1541870429764 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1541870434661 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541870434914 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541870434957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541870437713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541870443170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541870443305 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541870502021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:59 " "Fitter placement operations ending: elapsed time is 00:00:59" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541870502021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541870505561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541870526037 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541870526037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541870642586 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541870642586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:15 " "Fitter routing operations ending: elapsed time is 00:02:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541870642593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 43.55 " "Total time spent on timing analysis during the Fitter is 43.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541870643545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541870643707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541870645978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541870645989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541870649242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541870654122 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL A2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL B3 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL A3 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL B4 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL A4 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL B5 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL A5 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL B6 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A14 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A13 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL B12 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL D6 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL D5 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL C3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL D3 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLKA 3.3-V LVTTL E7 " "Pin PS2_CLKA uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLKA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLKA" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DATA 3.3-V LVTTL F1 " "Pin PS2_DATA uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DATA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DATA" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLKB 3.3-V LVTTL T4 " "Pin PS2_CLKB uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLKB } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLKB" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DATB 3.3-V LVTTL R5 " "Pin PS2_DATB uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DATB } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DATB" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_EXT 3.3-V LVTTL M7 " "Pin RX_EXT uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RX_EXT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_EXT" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DO 3.3-V LVTTL G2 " "Pin SD_DO uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SD_DO } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DO" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BTN_SOUTH 3.3-V LVTTL J16 " "Pin BTN_SOUTH uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BTN_SOUTH } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN_SOUTH" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/next186_soc.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541870656134 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541870656134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186_SoC.fit.smsg " "Generated suppressed messages file E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/Next186_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541870657750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5708 " "Peak virtual memory: 5708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541870663223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 18:24:23 2018 " "Processing ended: Sat Nov 10 18:24:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541870663223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:11 " "Elapsed time: 00:04:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541870663223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:57 " "Total CPU time (on all processors): 00:06:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541870663223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541870663223 ""}
