{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619561433805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619561433805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 01:10:33 2021 " "Processing started: Wed Apr 28 01:10:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619561433805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619561433805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MySixthProject -c MySixthProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MySixthProject -c MySixthProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619561433806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619561434157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-RTL " "Found design unit 1: REG-RTL" {  } { { "Reg.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619561434607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-DataFlow " "Found design unit 1: Adder-DataFlow" {  } { { "Adder.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619561434610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrllogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlLogic-RTL " "Found design unit 1: CtrlLogic-RTL" {  } { { "CtrlLogic.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/CtrlLogic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434612 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlLogic " "Found entity 1: CtrlLogic" {  } { { "CtrlLogic.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/CtrlLogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619561434612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "declare.vhd 1 0 " "Found 1 design units, including 0 entities, in source file declare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Declarations " "Found design unit 1: Declarations" {  } { { "Declare.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Declare.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619561434614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-RTL_Mul " "Found design unit 1: Multiplier-RTL_Mul" {  } { { "Multiplier.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434617 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619561434617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619561434617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619561434649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:R_A " "Elaborating entity \"Reg\" for hierarchy \"Reg:R_A\"" {  } { { "Multiplier.vhd" "R_A" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619561434667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:R_C " "Elaborating entity \"Reg\" for hierarchy \"Reg:R_C\"" {  } { { "Multiplier.vhd" "R_C" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619561434670 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Reg.vhd(22) " "VHDL Subtype or Type Declaration warning at Reg.vhd(22): subtype or type has null range" {  } { { "Reg.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Reg.vhd" 22 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1619561434684 "|Multiplier|Reg:R_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:U_Ad " "Elaborating entity \"Adder\" for hierarchy \"Adder:U_Ad\"" {  } { { "Multiplier.vhd" "U_Ad" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619561434687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlLogic CtrlLogic:U_Ctl " "Elaborating entity \"CtrlLogic\" for hierarchy \"CtrlLogic:U_Ctl\"" {  } { { "Multiplier.vhd" "U_Ctl" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619561434689 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_B CtrlLogic.vhd(46) " "Inferred latch for \"SL_B\" at CtrlLogic.vhd(46)" {  } { { "CtrlLogic.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/CtrlLogic.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619561434690 "|CtrlLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_A CtrlLogic.vhd(43) " "Inferred latch for \"SL_A\" at CtrlLogic.vhd(43)" {  } { { "CtrlLogic.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/CtrlLogic.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619561434690 "|CtrlLogic"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1619561435030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619561435164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619561435164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SI " "No output dependent on input pin \"SI\"" {  } { { "Multiplier.vhd" "" { Text "C:/altera/13.0sp1/lab6 - Copy/Multiplier.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619561435202 "|Multiplier|SI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1619561435202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619561435202 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619561435202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619561435202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619561435202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619561435230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 01:10:35 2021 " "Processing ended: Wed Apr 28 01:10:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619561435230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619561435230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619561435230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619561435230 ""}
