v 20100214 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Mark Haun
T 15900 1600 5 10 1 1 0 0 1
file=pandadaq_pg1.sch
}
C 3650 13100 1 0 1 EMBEDDEDoutput-1.sym
[
T 3550 13400 5 10 0 0 0 6 1
device=OUTPUT
L 2950 13100 3450 13100 3 0 0 0 -1 -1
L 2850 13200 2950 13100 3 0 0 0 -1 -1
L 2950 13300 2850 13200 3 0 0 0 -1 -1
L 3450 13300 2950 13300 3 0 0 0 -1 -1
L 3450 13300 3450 13100 3 0 0 0 -1 -1
P 3650 13200 3450 13200 1 0 0
{
T 3400 13150 5 6 0 1 0 6 1
pinnumber=1
T 3400 13150 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 3550 13400 5 10 0 0 0 6 1
device=OUTPUT
T 2750 13100 5 10 1 1 0 6 1
value=MCSPI1_SIMO
T 3650 13100 5 10 0 1 180 6 1
net=MCSPI1_SIMO:1
}
C 3650 12300 1 0 1 EMBEDDEDoutput-1.sym
[
T 3550 12600 5 10 0 0 0 6 1
device=OUTPUT
L 2950 12300 3450 12300 3 0 0 0 -1 -1
L 2850 12400 2950 12300 3 0 0 0 -1 -1
L 2950 12500 2850 12400 3 0 0 0 -1 -1
L 3450 12500 2950 12500 3 0 0 0 -1 -1
L 3450 12500 3450 12300 3 0 0 0 -1 -1
P 3650 12400 3450 12400 1 0 0
{
T 3400 12350 5 6 0 1 0 6 1
pinnumber=1
T 3400 12350 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 3550 12600 5 10 0 0 0 6 1
device=OUTPUT
T 2750 12300 5 10 1 1 0 6 1
value=MCSPI1_CS0
T 3650 12300 5 10 0 1 180 6 1
net=MCSPI1_CS0:1
}
C 3650 11900 1 0 1 EMBEDDEDoutput-1.sym
[
T 3550 12200 5 10 0 0 0 6 1
device=OUTPUT
L 2950 11900 3450 11900 3 0 0 0 -1 -1
L 2850 12000 2950 11900 3 0 0 0 -1 -1
L 2950 12100 2850 12000 3 0 0 0 -1 -1
L 3450 12100 2950 12100 3 0 0 0 -1 -1
L 3450 12100 3450 11900 3 0 0 0 -1 -1
P 3650 12000 3450 12000 1 0 0
{
T 3400 11950 5 6 0 1 0 6 1
pinnumber=1
T 3400 11950 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 3550 12200 5 10 0 0 0 6 1
device=OUTPUT
T 2750 11900 5 10 1 1 0 6 1
value=MCSPI1_SOMI
T 3650 11900 5 10 0 1 180 6 1
net=MCSPI1_SOMI:1
}
C 3650 11500 1 0 1 EMBEDDEDoutput-1.sym
[
T 3550 11800 5 10 0 0 0 6 1
device=OUTPUT
L 2950 11500 3450 11500 3 0 0 0 -1 -1
L 2850 11600 2950 11500 3 0 0 0 -1 -1
L 2950 11700 2850 11600 3 0 0 0 -1 -1
L 3450 11700 2950 11700 3 0 0 0 -1 -1
L 3450 11700 3450 11500 3 0 0 0 -1 -1
P 3650 11600 3450 11600 1 0 0
{
T 3400 11550 5 6 0 1 0 6 1
pinnumber=1
T 3400 11550 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 3550 11800 5 10 0 0 0 6 1
device=OUTPUT
T 2750 11500 5 10 1 1 0 6 1
value=MCSPI1_CLK
T 3650 11500 5 10 0 1 180 6 1
net=MCSPI1_CLK:1
}
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
4
T 19800 1600 9 10 1 0 0 0 1
A
T 15900 1950 9 10 1 0 0 0 1
Panda DAQ: Pandaboard interface, clocks
N 5850 15200 3650 15200 4
{
T 5100 15250 5 10 1 1 0 0 1
netname=DC_5V
}
N 5850 13600 3650 13600 4
{
T 3650 13650 5 10 1 1 0 0 1
netname=MCSPI1_CS1/GPIO_138
}
N 3650 13200 5850 13200 4
{
T 3550 13250 5 10 1 1 0 0 1
netname=MCSPI1_SIMO/GPIO_136
}
N 5850 12800 3650 12800 4
{
T 3650 12850 5 10 1 1 0 0 1
netname=MCSPI1_CS2/GPIO_139
}
N 3650 12400 5850 12400 4
{
T 3650 12450 5 10 1 1 0 0 1
netname=MCSPI1_CS0/GPIO_137
}
N 5850 12000 3650 12000 4
{
T 3550 12050 5 10 1 1 0 0 1
netname=MCSPI1_SOMI/GPIO_135
}
N 3650 11600 5850 11600 4
{
T 3650 11650 5 10 1 1 0 0 1
netname=MCSPI1_CLK/GPIO_134
}
N 5850 11200 3650 11200 4
{
T 3800 11250 5 10 1 1 0 0 1
netname=GPMC_AD15/GPIO_39
}
N 3650 14000 5850 14000 4
{
T 3850 14050 5 10 1 1 0 0 1
netname=UART4_RX/GPIO_155
}
N 5850 14800 3650 14800 4
{
T 3650 14850 5 10 1 1 0 0 1
netname=MCSPI1_CS3/GPIO_140
}
N 3650 14400 5850 14400 4
{
T 3850 14450 5 10 1 1 0 0 1
netname=UART4_TX/GPIO_156
}
N 5850 10800 3650 10800 4
{
T 3950 10850 5 10 1 1 0 0 1
netname=I2C4_SCL/GPIO_132
}
N 7250 15200 9750 15200 4
{
T 7400 15250 5 10 1 1 0 0 1
netname=VIO_1V8
}
N 5850 10400 4050 10400 4
{
T 4050 10450 5 10 1 1 0 0 1
netname=SYS_NRESPWRON
}
N 7250 13600 9750 13600 4
{
T 7400 13650 5 10 1 1 0 0 1
netname=GPMC_AD4/SDMMC2_DAT4
}
N 9750 13200 7250 13200 4
{
T 7400 13250 5 10 1 1 0 0 1
netname=GPMC_AD3/SDMMC2_DAT3
}
N 7250 12800 9750 12800 4
{
T 7400 12850 5 10 1 1 0 0 1
netname=GPMC_AD2/SDMMC2_DAT2
}
N 9750 12400 7250 12400 4
{
T 7400 12450 5 10 1 1 0 0 1
netname=GPMC_AD1/SDMMC2_DAT1
}
N 7250 12000 9750 12000 4
{
T 7400 12050 5 10 1 1 0 0 1
netname=GPMC_AD0/SDMMC2_DAT0
}
N 9750 11600 7250 11600 4
{
T 7400 11650 5 10 1 1 0 0 1
netname=GPMC_NWE/SDMMC2_CMD
}
N 7250 11200 9750 11200 4
{
T 7400 11250 5 10 1 1 0 0 1
netname=GPMC_NOE/SDMMC2_CLK
}
N 7250 10800 9750 10800 4
{
T 7400 10850 5 10 1 1 0 0 1
netname=I2C4_SDA/GPIO_133
}
N 5850 10000 5050 10000 4
{
T 5200 10050 5 10 1 1 0 0 1
netname=DGND
}
C 4950 9700 1 0 0 EMBEDDEDgnd-1.sym
[
P 5050 9800 5050 10000 1 0 1
{
T 5108 9861 5 4 0 1 0 0 1
pinnumber=1
T 5108 9861 5 4 0 0 0 0 1
pinseq=1
T 5108 9861 5 4 0 1 0 0 1
pinlabel=1
T 5108 9861 5 4 0 1 0 0 1
pintype=pwr
}
L 4950 9800 5150 9800 3 0 0 0 -1 -1
L 5005 9750 5095 9750 3 0 0 0 -1 -1
L 5030 9710 5070 9710 3 0 0 0 -1 -1
T 5250 9750 8 10 0 0 0 0 1
net=GND:1
]
N 7250 10000 8050 10000 4
{
T 7400 10050 5 10 1 1 0 0 1
netname=DGND
}
C 7950 9700 1 0 0 EMBEDDEDgnd-1.sym
[
P 8050 9800 8050 10000 1 0 1
{
T 8108 9861 5 4 0 1 0 0 1
pinnumber=1
T 8108 9861 5 4 0 0 0 0 1
pinseq=1
T 8108 9861 5 4 0 1 0 0 1
pinlabel=1
T 8108 9861 5 4 0 1 0 0 1
pintype=pwr
}
L 7950 9800 8150 9800 3 0 0 0 -1 -1
L 8005 9750 8095 9750 3 0 0 0 -1 -1
L 8030 9710 8070 9710 3 0 0 0 -1 -1
T 8250 9750 8 10 0 0 0 0 1
net=GND:1
]
N 8200 10400 7250 10400 4
{
T 7400 10450 5 10 1 1 0 0 1
netname=REGEN1
}
C 9750 14700 1 0 0 EMBEDDEDoutput-1.sym
[
P 9750 14800 9950 14800 1 0 0
{
T 10000 14750 5 6 0 1 0 0 1
pinnumber=1
T 10000 14750 5 6 0 0 0 0 1
pinseq=1
}
L 9950 14900 9950 14700 3 0 0 0 -1 -1
L 9950 14900 10450 14900 3 0 0 0 -1 -1
L 10450 14900 10550 14800 3 0 0 0 -1 -1
L 10550 14800 10450 14700 3 0 0 0 -1 -1
L 10450 14700 9950 14700 3 0 0 0 -1 -1
T 9850 15000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 15000 5 10 0 0 0 0 1
device=OUTPUT
T 10650 14700 5 10 1 1 0 0 1
value=GPMC_AD7
T 9750 14700 5 10 0 1 180 0 1
net=GPMC_AD7:1
}
N 9750 14000 7250 14000 4
{
T 7400 14050 5 10 1 1 0 0 1
netname=GPMC_AD5/SDMMC2_DAT5
}
N 7250 14800 9750 14800 4
{
T 7400 14850 5 10 1 1 0 0 1
netname=GPMC_AD7/SDMMC2_DAT7
}
N 9750 14400 7250 14400 4
{
T 7400 14450 5 10 1 1 0 0 1
netname=GPMC_AD6/SDMMC2_DAT6
}
T 5100 15600 9 10 1 0 0 0 1
Panda Expansion Connector A (J3)
C 9750 14300 1 0 0 EMBEDDEDoutput-1.sym
[
L 10450 14300 9950 14300 3 0 0 0 -1 -1
L 10550 14400 10450 14300 3 0 0 0 -1 -1
L 10450 14500 10550 14400 3 0 0 0 -1 -1
L 9950 14500 10450 14500 3 0 0 0 -1 -1
L 9950 14500 9950 14300 3 0 0 0 -1 -1
P 9750 14400 9950 14400 1 0 0
{
T 10000 14350 5 6 0 1 0 0 1
pinnumber=1
T 10000 14350 5 6 0 0 0 0 1
pinseq=1
}
T 9850 14600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 14600 5 10 0 0 0 0 1
device=OUTPUT
T 10650 14300 5 10 1 1 0 0 1
value=GPMC_AD6
T 9750 14300 5 10 0 1 180 0 1
net=GPMC_AD6:1
}
C 9750 13900 1 0 0 EMBEDDEDoutput-1.sym
[
L 10450 13900 9950 13900 3 0 0 0 -1 -1
L 10550 14000 10450 13900 3 0 0 0 -1 -1
L 10450 14100 10550 14000 3 0 0 0 -1 -1
L 9950 14100 10450 14100 3 0 0 0 -1 -1
L 9950 14100 9950 13900 3 0 0 0 -1 -1
P 9750 14000 9950 14000 1 0 0
{
T 10000 13950 5 6 0 1 0 0 1
pinnumber=1
T 10000 13950 5 6 0 0 0 0 1
pinseq=1
}
T 9850 14200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 14200 5 10 0 0 0 0 1
device=OUTPUT
T 10650 13900 5 10 1 1 0 0 1
value=GPMC_AD5
T 9750 13900 5 10 0 1 180 0 1
net=GPMC_AD5:1
}
C 9750 13500 1 0 0 EMBEDDEDoutput-1.sym
[
L 10450 13500 9950 13500 3 0 0 0 -1 -1
L 10550 13600 10450 13500 3 0 0 0 -1 -1
L 10450 13700 10550 13600 3 0 0 0 -1 -1
L 9950 13700 10450 13700 3 0 0 0 -1 -1
L 9950 13700 9950 13500 3 0 0 0 -1 -1
P 9750 13600 9950 13600 1 0 0
{
T 10000 13550 5 6 0 1 0 0 1
pinnumber=1
T 10000 13550 5 6 0 0 0 0 1
pinseq=1
}
T 9850 13800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 13800 5 10 0 0 0 0 1
device=OUTPUT
T 10650 13500 5 10 1 1 0 0 1
value=GPMC_AD4
T 9750 13500 5 10 0 1 180 0 1
net=GPMC_AD4:1
}
C 3650 13500 1 0 1 EMBEDDEDoutput-1.sym
[
P 3650 13600 3450 13600 1 0 0
{
T 3400 13550 5 6 0 0 0 6 1
pinseq=1
T 3400 13550 5 6 0 1 0 6 1
pinnumber=1
}
L 3450 13700 3450 13500 3 0 0 0 -1 -1
L 3450 13700 2950 13700 3 0 0 0 -1 -1
L 2950 13700 2850 13600 3 0 0 0 -1 -1
L 2850 13600 2950 13500 3 0 0 0 -1 -1
L 2950 13500 3450 13500 3 0 0 0 -1 -1
T 3550 13800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3550 13800 5 10 0 0 0 6 1
device=OUTPUT
T 2750 13500 5 10 1 1 0 6 1
value=MCSPI1_CS1
T 3650 13500 5 10 0 1 180 6 1
net=MCSPI1_CS1:1
}
C 9750 13100 1 0 0 EMBEDDEDoutput-1.sym
[
L 10450 13100 9950 13100 3 0 0 0 -1 -1
L 10550 13200 10450 13100 3 0 0 0 -1 -1
L 10450 13300 10550 13200 3 0 0 0 -1 -1
L 9950 13300 10450 13300 3 0 0 0 -1 -1
L 9950 13300 9950 13100 3 0 0 0 -1 -1
P 9750 13200 9950 13200 1 0 0
{
T 10000 13150 5 6 0 1 0 0 1
pinnumber=1
T 10000 13150 5 6 0 0 0 0 1
pinseq=1
}
T 9850 13400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 13400 5 10 0 0 0 0 1
device=OUTPUT
T 10650 13100 5 10 1 1 0 0 1
value=GPMC_AD3
T 9750 13100 5 10 0 1 180 0 1
net=GPMC_AD3:1
}
C 9750 12700 1 0 0 EMBEDDEDoutput-1.sym
[
P 9750 12800 9950 12800 1 0 0
{
T 10000 12750 5 6 0 0 0 0 1
pinseq=1
T 10000 12750 5 6 0 1 0 0 1
pinnumber=1
}
L 9950 12900 9950 12700 3 0 0 0 -1 -1
L 9950 12900 10450 12900 3 0 0 0 -1 -1
L 10450 12900 10550 12800 3 0 0 0 -1 -1
L 10550 12800 10450 12700 3 0 0 0 -1 -1
L 10450 12700 9950 12700 3 0 0 0 -1 -1
T 9850 13000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 13000 5 10 0 0 0 0 1
device=OUTPUT
T 10650 12700 5 10 1 1 0 0 1
value=GPMC_AD2
T 9750 12700 5 10 0 1 180 0 1
net=GPMC_AD2:1
}
C 9750 12300 1 0 0 EMBEDDEDoutput-1.sym
[
P 9750 12400 9950 12400 1 0 0
{
T 10000 12350 5 6 0 0 0 0 1
pinseq=1
T 10000 12350 5 6 0 1 0 0 1
pinnumber=1
}
L 9950 12500 9950 12300 3 0 0 0 -1 -1
L 9950 12500 10450 12500 3 0 0 0 -1 -1
L 10450 12500 10550 12400 3 0 0 0 -1 -1
L 10550 12400 10450 12300 3 0 0 0 -1 -1
L 10450 12300 9950 12300 3 0 0 0 -1 -1
T 9850 12600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 12600 5 10 0 0 0 0 1
device=OUTPUT
T 10650 12300 5 10 1 1 0 0 1
value=GPMC_AD1
T 9750 12300 5 10 0 1 180 0 1
net=GPMC_AD1:1
}
C 3650 11100 1 0 1 EMBEDDEDoutput-1.sym
[
L 2950 11100 3450 11100 3 0 0 0 -1 -1
L 2850 11200 2950 11100 3 0 0 0 -1 -1
L 2950 11300 2850 11200 3 0 0 0 -1 -1
L 3450 11300 2950 11300 3 0 0 0 -1 -1
L 3450 11300 3450 11100 3 0 0 0 -1 -1
P 3650 11200 3450 11200 1 0 0
{
T 3400 11150 5 6 0 0 0 6 1
pinseq=1
T 3400 11150 5 6 0 1 0 6 1
pinnumber=1
}
T 3550 11400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3550 11400 5 10 0 0 0 6 1
device=OUTPUT
T 2750 11100 5 10 1 1 0 6 1
value=GPMC_AD15
T 3650 11100 5 10 0 1 180 6 1
net=GPMC_AD15:1
}
C 9750 11900 1 0 0 EMBEDDEDoutput-1.sym
[
P 9750 12000 9950 12000 1 0 0
{
T 10000 11950 5 6 0 1 0 0 1
pinnumber=1
T 10000 11950 5 6 0 0 0 0 1
pinseq=1
}
L 9950 12100 9950 11900 3 0 0 0 -1 -1
L 9950 12100 10450 12100 3 0 0 0 -1 -1
L 10450 12100 10550 12000 3 0 0 0 -1 -1
L 10550 12000 10450 11900 3 0 0 0 -1 -1
L 10450 11900 9950 11900 3 0 0 0 -1 -1
T 9850 12200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 12200 5 10 0 0 0 0 1
device=OUTPUT
T 10650 11900 5 10 1 1 0 0 1
value=GPMC_AD0
T 9750 11900 5 10 0 1 180 0 1
net=GPMC_AD0:1
}
C 9750 11100 1 0 0 EMBEDDEDoutput-1.sym
[
L 10450 11100 9950 11100 3 0 0 0 -1 -1
L 10550 11200 10450 11100 3 0 0 0 -1 -1
L 10450 11300 10550 11200 3 0 0 0 -1 -1
L 9950 11300 10450 11300 3 0 0 0 -1 -1
L 9950 11300 9950 11100 3 0 0 0 -1 -1
P 9750 11200 9950 11200 1 0 0
{
T 10000 11150 5 6 0 0 0 0 1
pinseq=1
T 10000 11150 5 6 0 1 0 0 1
pinnumber=1
}
T 9850 11400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 11400 5 10 0 0 0 0 1
device=OUTPUT
T 10650 11100 5 10 1 1 0 0 1
value=GPMC_\_OE\_
T 9750 11100 5 10 0 1 180 0 1
net=GPMC_NOE:1
}
C 9750 11500 1 0 0 EMBEDDEDoutput-1.sym
[
L 10450 11500 9950 11500 3 0 0 0 -1 -1
L 10550 11600 10450 11500 3 0 0 0 -1 -1
L 10450 11700 10550 11600 3 0 0 0 -1 -1
L 9950 11700 10450 11700 3 0 0 0 -1 -1
L 9950 11700 9950 11500 3 0 0 0 -1 -1
P 9750 11600 9950 11600 1 0 0
{
T 10000 11550 5 6 0 0 0 0 1
pinseq=1
T 10000 11550 5 6 0 1 0 0 1
pinnumber=1
}
T 9850 11800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 9850 11800 5 10 0 0 0 0 1
device=OUTPUT
T 10650 11500 5 10 1 1 0 0 1
value=GPMC_\_WE\_
T 9750 11500 5 10 0 1 180 0 1
net=GPMC_NWE:1
}
C 14250 11900 1 0 1 EMBEDDEDoutput-1.sym
[
T 14150 12200 5 10 0 0 0 6 1
device=OUTPUT
L 13550 11900 14050 11900 3 0 0 0 -1 -1
L 13450 12000 13550 11900 3 0 0 0 -1 -1
L 13550 12100 13450 12000 3 0 0 0 -1 -1
L 14050 12100 13550 12100 3 0 0 0 -1 -1
L 14050 12100 14050 11900 3 0 0 0 -1 -1
P 14250 12000 14050 12000 1 0 0
{
T 14000 11950 5 6 0 0 0 6 1
pinseq=1
T 14000 11950 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 14150 12200 5 10 0 0 0 6 1
device=OUTPUT
T 13350 11900 5 10 1 1 0 6 1
value=GPMC_AD8
T 14250 11900 5 10 0 1 180 6 1
net=GPMC_AD8:1
}
C 14250 11500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14150 11800 5 10 0 0 0 6 1
device=OUTPUT
L 13550 11500 14050 11500 3 0 0 0 -1 -1
L 13450 11600 13550 11500 3 0 0 0 -1 -1
L 13550 11700 13450 11600 3 0 0 0 -1 -1
L 14050 11700 13550 11700 3 0 0 0 -1 -1
L 14050 11700 14050 11500 3 0 0 0 -1 -1
P 14250 11600 14050 11600 1 0 0
{
T 14000 11550 5 6 0 0 0 6 1
pinseq=1
T 14000 11550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 14150 11800 5 10 0 0 0 6 1
device=OUTPUT
T 13350 11500 5 10 1 1 0 6 1
value=GPMC_AD9
T 14250 11500 5 10 0 1 180 6 1
net=GPMC_AD9:1
}
N 15650 15200 16550 15200 4
{
T 15700 15250 5 10 1 1 0 0 1
netname=VBUS_4
}
N 16550 13600 14250 13600 4
{
T 14500 13650 5 10 1 1 0 0 1
netname=GPMC_AD13/GPIO_37
}
N 15200 13200 16550 13200 4
{
T 15000 13250 5 10 1 1 0 0 1
netname=PB_POWER_ON
}
N 16550 12800 15650 12800 4
{
T 15800 12850 5 10 1 1 0 0 1
netname=HFR_P
}
N 15650 12400 16550 12400 4
{
T 15800 12450 5 10 1 1 0 0 1
netname=HFR_N
}
N 16550 12000 14250 12000 4
{
T 14600 12050 5 10 1 1 0 0 1
netname=GPMC_AD8/GPIO_32
}
N 14250 11600 16550 11600 4
{
T 14600 11650 5 10 1 1 0 0 1
netname=GPMC_AD9/GPIO_33
}
N 16550 11200 14250 11200 4
{
T 14500 11250 5 10 1 1 0 0 1
netname=GPMC_AD10/GPIO_34
}
N 13000 14000 16550 14000 4
{
T 15850 14050 5 10 1 1 0 0 1
netname=DGND
}
N 15050 14800 16550 14800 4
{
T 15450 14850 5 10 1 1 0 0 1
netname=USBH4_DM
}
N 15050 14400 16550 14400 4
{
T 15450 14450 5 10 1 1 0 0 1
netname=USBH4_DP
}
N 16550 10800 14250 10800 4
{
T 14500 10850 5 10 1 1 0 0 1
netname=GPMC_AD11/GPIO_35
}
N 17950 15200 19800 15200 4
{
T 18000 15250 5 10 1 1 0 0 1
netname=VBUS_3
}
N 16550 10400 14250 10400 4
{
T 14150 10450 5 10 1 1 0 0 1
netname=GPMC_NADV_ALE/GPIO_56
}
N 17950 13600 20150 13600 4
{
T 18050 13650 5 10 1 1 0 0 1
netname=GPMC_AD14/GPIO_38
}
N 19750 13200 17950 13200 4
{
T 18100 13250 5 10 1 1 0 0 1
netname=SYS_NRESWARM
}
N 17950 12800 18850 12800 4
{
T 18100 12850 5 10 1 1 0 0 1
netname=HFL_P
}
N 18850 12400 17950 12400 4
{
T 18100 12450 5 10 1 1 0 0 1
netname=HFL_N
}
N 17950 12000 20150 12000 4
{
T 18100 12050 5 10 1 1 0 0 1
netname=GPMC_AD12/GPIO_36
}
N 20150 11600 17950 11600 4
{
T 18100 11650 5 10 1 1 0 0 1
netname=GPMC_WAIT0/GPIO_61
}
N 17950 11200 20150 11200 4
{
T 18100 11250 5 10 1 1 0 0 1
netname=GPMC_NWP/GPIO_54
}
N 17950 10800 20150 10800 4
{
T 18100 10850 5 10 1 1 0 0 1
netname=GPMC_CLK/GPIO_55
}
N 16550 10000 14250 10000 4
{
T 14150 10050 5 10 1 1 0 0 1
netname=GPMC_NBE0_CLE/GPIO_59
}
N 17950 10000 20150 10000 4
{
T 18100 10050 5 10 1 1 0 0 1
netname=GPMC_NCS1/GPIO_51
}
N 20150 10400 17950 10400 4
{
T 18100 10450 5 10 1 1 0 0 1
netname=GPMC_NCS0/GPIO_50
}
N 17950 14000 22100 14000 4
{
T 18050 14050 5 10 1 1 0 0 1
netname=DGND
}
N 17950 14800 20100 14800 4
{
T 18000 14850 5 10 1 1 0 0 1
netname=USBH3_DM
}
N 17950 14400 20400 14400 4
{
T 18000 14450 5 10 1 1 0 0 1
netname=USBH3_DP
}
C 20150 13500 1 0 0 EMBEDDEDoutput-1.sym
[
T 20250 13800 5 10 0 0 0 0 1
device=OUTPUT
L 20850 13500 20350 13500 3 0 0 0 -1 -1
L 20950 13600 20850 13500 3 0 0 0 -1 -1
L 20850 13700 20950 13600 3 0 0 0 -1 -1
L 20350 13700 20850 13700 3 0 0 0 -1 -1
L 20350 13700 20350 13500 3 0 0 0 -1 -1
P 20150 13600 20350 13600 1 0 0
{
T 20400 13550 5 6 0 0 0 0 1
pinseq=1
T 20400 13550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 20250 13800 5 10 0 0 0 0 1
device=OUTPUT
T 20100 13250 5 10 1 1 0 0 1
value=GPMC_AD14
T 20150 13500 5 10 0 1 180 0 1
net=GPMC_AD14:1
}
C 14250 13500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14150 13800 5 10 0 0 0 6 1
device=OUTPUT
P 14250 13600 14050 13600 1 0 0
{
T 14000 13550 5 6 0 1 0 6 1
pinnumber=1
T 14000 13550 5 6 0 0 0 6 1
pinseq=1
}
L 14050 13700 14050 13500 3 0 0 0 -1 -1
L 14050 13700 13550 13700 3 0 0 0 -1 -1
L 13550 13700 13450 13600 3 0 0 0 -1 -1
L 13450 13600 13550 13500 3 0 0 0 -1 -1
L 13550 13500 14050 13500 3 0 0 0 -1 -1
]
{
T 14150 13800 5 10 0 0 0 6 1
device=OUTPUT
T 14350 13250 5 10 1 1 0 6 1
value=GPMC_AD13
T 14250 13500 5 10 0 1 180 6 1
net=GPMC_AD13:1
}
C 14250 11100 1 0 1 EMBEDDEDoutput-1.sym
[
T 14150 11400 5 10 0 0 0 6 1
device=OUTPUT
L 13550 11100 14050 11100 3 0 0 0 -1 -1
L 13450 11200 13550 11100 3 0 0 0 -1 -1
L 13550 11300 13450 11200 3 0 0 0 -1 -1
L 14050 11300 13550 11300 3 0 0 0 -1 -1
L 14050 11300 14050 11100 3 0 0 0 -1 -1
P 14250 11200 14050 11200 1 0 0
{
T 14000 11150 5 6 0 1 0 6 1
pinnumber=1
T 14000 11150 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 14150 11400 5 10 0 0 0 6 1
device=OUTPUT
T 13350 11100 5 10 1 1 0 6 1
value=GPMC_AD10
T 14250 11100 5 10 0 1 180 6 1
net=GPMC_AD10:1
}
C 20150 11900 1 0 0 EMBEDDEDoutput-1.sym
[
T 20250 12200 5 10 0 0 0 0 1
device=OUTPUT
P 20150 12000 20350 12000 1 0 0
{
T 20400 11950 5 6 0 0 0 0 1
pinseq=1
T 20400 11950 5 6 0 1 0 0 1
pinnumber=1
}
L 20350 12100 20350 11900 3 0 0 0 -1 -1
L 20350 12100 20850 12100 3 0 0 0 -1 -1
L 20850 12100 20950 12000 3 0 0 0 -1 -1
L 20950 12000 20850 11900 3 0 0 0 -1 -1
L 20850 11900 20350 11900 3 0 0 0 -1 -1
]
{
T 20250 12200 5 10 0 0 0 0 1
device=OUTPUT
T 21050 11900 5 10 1 1 0 0 1
value=GPMC_AD12
T 20150 11900 5 10 0 1 180 0 1
net=GPMC_AD12:1
}
C 20150 11500 1 0 0 EMBEDDEDoutput-1.sym
[
T 20250 11800 5 10 0 0 0 0 1
device=OUTPUT
L 20850 11500 20350 11500 3 0 0 0 -1 -1
L 20950 11600 20850 11500 3 0 0 0 -1 -1
L 20850 11700 20950 11600 3 0 0 0 -1 -1
L 20350 11700 20850 11700 3 0 0 0 -1 -1
L 20350 11700 20350 11500 3 0 0 0 -1 -1
P 20150 11600 20350 11600 1 0 0
{
T 20400 11550 5 6 0 1 0 0 1
pinnumber=1
T 20400 11550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20250 11800 5 10 0 0 0 0 1
device=OUTPUT
T 21050 11500 5 10 1 1 0 0 1
value=GPMC_WAIT0
T 20150 11500 5 10 0 1 180 0 1
net=GPMC_WAIT0:1
}
T 15800 15600 9 10 1 0 0 0 1
Panda Expansion Connector B (J6)
C 14250 10700 1 0 1 EMBEDDEDoutput-1.sym
[
P 14250 10800 14050 10800 1 0 0
{
T 14000 10750 5 6 0 1 0 6 1
pinnumber=1
T 14000 10750 5 6 0 0 0 6 1
pinseq=1
}
L 14050 10900 14050 10700 3 0 0 0 -1 -1
L 14050 10900 13550 10900 3 0 0 0 -1 -1
L 13550 10900 13450 10800 3 0 0 0 -1 -1
L 13450 10800 13550 10700 3 0 0 0 -1 -1
L 13550 10700 14050 10700 3 0 0 0 -1 -1
T 14150 11000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14150 11000 5 10 0 0 0 6 1
device=OUTPUT
T 13350 10700 5 10 1 1 0 6 1
value=GPMC_AD11
T 14250 10700 5 10 0 1 180 6 1
net=GPMC_AD11:1
}
C 14250 10300 1 0 1 EMBEDDEDoutput-1.sym
[
P 14250 10400 14050 10400 1 0 0
{
T 14000 10350 5 6 0 1 0 6 1
pinnumber=1
T 14000 10350 5 6 0 0 0 6 1
pinseq=1
}
L 14050 10500 14050 10300 3 0 0 0 -1 -1
L 14050 10500 13550 10500 3 0 0 0 -1 -1
L 13550 10500 13450 10400 3 0 0 0 -1 -1
L 13450 10400 13550 10300 3 0 0 0 -1 -1
L 13550 10300 14050 10300 3 0 0 0 -1 -1
T 14150 10600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14150 10600 5 10 0 0 0 6 1
device=OUTPUT
T 13350 10300 5 10 1 1 0 6 1
value=GPMC_ALE
T 14250 10300 5 10 0 1 180 6 1
net=GPMC_ALE:1
}
C 14250 9900 1 0 1 EMBEDDEDoutput-1.sym
[
P 14250 10000 14050 10000 1 0 0
{
T 14000 9950 5 6 0 1 0 6 1
pinnumber=1
T 14000 9950 5 6 0 0 0 6 1
pinseq=1
}
L 14050 10100 14050 9900 3 0 0 0 -1 -1
L 14050 10100 13550 10100 3 0 0 0 -1 -1
L 13550 10100 13450 10000 3 0 0 0 -1 -1
L 13450 10000 13550 9900 3 0 0 0 -1 -1
L 13550 9900 14050 9900 3 0 0 0 -1 -1
T 14150 10200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14150 10200 5 10 0 0 0 6 1
device=OUTPUT
T 13350 9900 5 10 1 1 0 6 1
value=GPMC_\_BE0\_
T 14250 9900 5 10 0 1 180 6 1
net=GPMC_NBE0:1
}
C 20150 10700 1 0 0 EMBEDDEDoutput-1.sym
[
P 20150 10800 20350 10800 1 0 0
{
T 20400 10750 5 6 0 1 0 0 1
pinnumber=1
T 20400 10750 5 6 0 0 0 0 1
pinseq=1
}
L 20350 10900 20350 10700 3 0 0 0 -1 -1
L 20350 10900 20850 10900 3 0 0 0 -1 -1
L 20850 10900 20950 10800 3 0 0 0 -1 -1
L 20950 10800 20850 10700 3 0 0 0 -1 -1
L 20850 10700 20350 10700 3 0 0 0 -1 -1
T 20250 11000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20250 11000 5 10 0 0 0 0 1
device=OUTPUT
T 21050 10700 5 10 1 1 0 0 1
value=GPMC_CLK
T 20150 10700 5 10 0 1 180 0 1
net=GPMC_CLK:1
}
C 20150 10300 1 0 0 EMBEDDEDoutput-1.sym
[
P 20150 10400 20350 10400 1 0 0
{
T 20400 10350 5 6 0 1 0 0 1
pinnumber=1
T 20400 10350 5 6 0 0 0 0 1
pinseq=1
}
L 20350 10500 20350 10300 3 0 0 0 -1 -1
L 20350 10500 20850 10500 3 0 0 0 -1 -1
L 20850 10500 20950 10400 3 0 0 0 -1 -1
L 20950 10400 20850 10300 3 0 0 0 -1 -1
L 20850 10300 20350 10300 3 0 0 0 -1 -1
T 20250 10600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20250 10600 5 10 0 0 0 0 1
device=OUTPUT
T 21050 10300 5 10 1 1 0 0 1
value=GPMC_\_CS0\_
T 20150 10300 5 10 0 1 180 0 1
net=GPMC_NCS0:1
}
C 20150 9900 1 0 0 EMBEDDEDoutput-1.sym
[
P 20150 10000 20350 10000 1 0 0
{
T 20400 9950 5 6 0 1 0 0 1
pinnumber=1
T 20400 9950 5 6 0 0 0 0 1
pinseq=1
}
L 20350 10100 20350 9900 3 0 0 0 -1 -1
L 20350 10100 20850 10100 3 0 0 0 -1 -1
L 20850 10100 20950 10000 3 0 0 0 -1 -1
L 20950 10000 20850 9900 3 0 0 0 -1 -1
L 20850 9900 20350 9900 3 0 0 0 -1 -1
T 20250 10200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20250 10200 5 10 0 0 0 0 1
device=OUTPUT
T 21050 9900 5 10 1 1 0 0 1
value=GPMC_\_CS1\_
T 20150 9900 5 10 0 1 180 0 1
net=GPMC_NCS1:1
}
C 9750 10700 1 0 0 EMBEDDEDoutput-1.sym
[
P 9750 10800 9950 10800 1 0 0
{
T 10000 10750 5 6 0 0 0 0 1
pinseq=1
T 10000 10750 5 6 0 1 0 0 1
pinnumber=1
}
L 9950 10900 9950 10700 3 0 0 0 -1 -1
L 9950 10900 10450 10900 3 0 0 0 -1 -1
L 10450 10900 10550 10800 3 0 0 0 -1 -1
L 10550 10800 10450 10700 3 0 0 0 -1 -1
L 10450 10700 9950 10700 3 0 0 0 -1 -1
T 9850 11000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 10650 10700 5 10 1 1 0 0 1
value=SDA
T 9850 11000 5 10 0 0 0 0 1
device=OUTPUT
T 9750 10700 5 10 0 1 180 0 1
net=SDA:1
}
C 3650 10700 1 0 1 EMBEDDEDoutput-1.sym
[
P 3650 10800 3450 10800 1 0 0
{
T 3400 10750 5 6 0 0 0 6 1
pinseq=1
T 3400 10750 5 6 0 1 0 6 1
pinnumber=1
}
L 3450 10900 3450 10700 3 0 0 0 -1 -1
L 3450 10900 2950 10900 3 0 0 0 -1 -1
L 2950 10900 2850 10800 3 0 0 0 -1 -1
L 2850 10800 2950 10700 3 0 0 0 -1 -1
L 2950 10700 3450 10700 3 0 0 0 -1 -1
T 3550 11000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 2750 10700 5 10 1 1 0 6 1
value=SCL
T 3550 11000 5 10 0 0 0 6 1
device=OUTPUT
T 3650 10700 5 10 0 1 180 6 1
net=SCL:1
}
N 5650 4050 10150 4050 4
N 5650 3850 10150 3850 4
N 3250 5650 6200 5650 4
C 3750 2350 1 0 0 EMBEDDEDgnd-1.sym
[
T 4050 2400 8 10 0 0 0 0 1
net=GND:1
L 3830 2360 3870 2360 3 0 0 0 -1 -1
L 3805 2400 3895 2400 3 0 0 0 -1 -1
L 3750 2450 3950 2450 3 0 0 0 -1 -1
P 3850 2450 3850 2650 1 0 1
{
T 3908 2511 5 4 0 1 0 0 1
pinnumber=1
T 3908 2511 5 4 0 0 0 0 1
pinseq=1
T 3908 2511 5 4 0 1 0 0 1
pinlabel=1
T 3908 2511 5 4 0 1 0 0 1
pintype=pwr
}
]
N 3850 2650 3850 4750 4
N 5650 4450 5650 5650 4
N 6100 2650 3850 2650 4
T 4050 3400 9 10 1 0 0 0 1
I2C Address 0x50
T 8250 8200 9 10 1 0 180 0 7
SCL

SDA

+1.8V

GND
N 6550 4050 6550 8150 4
C 6900 6650 1 0 0 EMBEDDEDgnd-1.sym
[
T 7200 6700 8 10 0 0 0 0 1
net=GND:1
P 7000 6750 7000 6950 1 0 1
{
T 7058 6811 5 4 0 1 0 0 1
pintype=pwr
T 7058 6811 5 4 0 1 0 0 1
pinlabel=1
T 7058 6811 5 4 0 0 0 0 1
pinseq=1
T 7058 6811 5 4 0 1 0 0 1
pinnumber=1
}
L 6900 6750 7100 6750 3 0 0 0 -1 -1
L 6955 6700 7045 6700 3 0 0 0 -1 -1
L 6980 6660 7020 6660 3 0 0 0 -1 -1
]
N 9550 3050 9550 4750 4
C 19800 4300 1 0 0 EMBEDDEDoutput-1.sym
[
T 19900 4600 5 10 0 0 0 0 1
device=OUTPUT
L 20500 4300 20000 4300 3 0 0 0 -1 -1
L 20600 4400 20500 4300 3 0 0 0 -1 -1
L 20500 4500 20600 4400 3 0 0 0 -1 -1
L 20000 4500 20500 4500 3 0 0 0 -1 -1
L 20000 4500 20000 4300 3 0 0 0 -1 -1
P 19800 4400 20000 4400 1 0 0
{
T 20050 4350 5 6 0 1 0 0 1
pinnumber=1
T 20050 4350 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 19900 4600 5 10 0 0 0 0 1
device=OUTPUT
T 20700 4300 5 10 1 1 0 0 1
value=FPGA_CLK
T 19800 4300 5 10 0 1 180 0 1
net=FPGA_CLK:1
}
C 13250 3550 1 0 0 EMBEDDEDoutput-1.sym
[
T 13350 3850 5 10 0 0 0 0 1
device=OUTPUT
L 13950 3550 13450 3550 3 0 0 0 -1 -1
L 14050 3650 13950 3550 3 0 0 0 -1 -1
L 13950 3750 14050 3650 3 0 0 0 -1 -1
L 13450 3750 13950 3750 3 0 0 0 -1 -1
L 13450 3750 13450 3550 3 0 0 0 -1 -1
P 13250 3650 13450 3650 1 0 0
{
T 13500 3600 5 6 0 1 0 0 1
pinnumber=1
T 13500 3600 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 13350 3850 5 10 0 0 0 0 1
device=OUTPUT
T 14150 3550 5 10 1 1 0 0 1
value=FPGA_DONE
T 13250 3550 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 13250 3750 1 0 0 EMBEDDEDoutput-1.sym
[
T 13350 4050 5 10 0 0 0 0 1
device=OUTPUT
P 13250 3850 13450 3850 1 0 0
{
T 13500 3800 5 6 0 1 0 0 1
pinnumber=1
T 13500 3800 5 6 0 0 0 0 1
pinseq=1
}
L 13450 3950 13450 3750 3 0 0 0 -1 -1
L 13450 3950 13950 3950 3 0 0 0 -1 -1
L 13950 3950 14050 3850 3 0 0 0 -1 -1
L 14050 3850 13950 3750 3 0 0 0 -1 -1
L 13950 3750 13450 3750 3 0 0 0 -1 -1
]
{
T 13350 4050 5 10 0 0 0 0 1
device=OUTPUT
T 14150 3750 5 10 1 1 0 0 1
value=FPGA_PROG
T 13250 3750 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 10950 2750 1 0 0 EMBEDDEDgnd-1.sym
[
T 11250 2800 8 10 0 0 0 0 1
net=GND:1
L 11030 2760 11070 2760 3 0 0 0 -1 -1
L 11005 2800 11095 2800 3 0 0 0 -1 -1
L 10950 2850 11150 2850 3 0 0 0 -1 -1
P 11050 2850 11050 3050 1 0 1
{
T 11108 2911 5 4 0 1 0 0 1
pintype=pwr
T 11108 2911 5 4 0 1 0 0 1
pinlabel=1
T 11108 2911 5 4 0 0 0 0 1
pinseq=1
T 11108 2911 5 4 0 1 0 0 1
pinnumber=1
}
]
T 9200 1800 9 10 1 0 0 0 1
I2C Address 0x20
T 9200 2100 9 10 1 0 0 0 2
I2C port expander controls FPGA
config and power management
C 10050 2950 1 0 0 tca6408a.sym
{
T 10900 3150 5 10 1 1 0 6 1
refdes=U101
T 10850 4450 5 10 0 0 0 0 1
device=TCA6408A
T 10850 5450 5 10 0 0 0 0 1
footprint=TSSOP16.fp
}
C 13250 4750 1 0 0 EMBEDDEDoutput-1.sym
[
L 13950 4750 13450 4750 3 0 0 0 -1 -1
L 14050 4850 13950 4750 3 0 0 0 -1 -1
L 13950 4950 14050 4850 3 0 0 0 -1 -1
L 13450 4950 13950 4950 3 0 0 0 -1 -1
L 13450 4950 13450 4750 3 0 0 0 -1 -1
P 13250 4850 13450 4850 1 0 0
{
T 13500 4800 5 6 0 1 0 0 1
pinnumber=1
T 13500 4800 5 6 0 0 0 0 1
pinseq=1
}
T 13350 5050 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13350 5050 5 10 0 0 0 0 1
device=OUTPUT
T 14150 4800 5 10 1 1 0 0 1
value=POWER_EN
T 13250 4750 5 10 0 1 180 0 1
net=POWER_EN:1
}
N 13250 4850 11950 4850 4
C 13250 4150 1 0 0 EMBEDDEDoutput-1.sym
[
P 13250 4250 13450 4250 1 0 0
{
T 13500 4200 5 6 0 0 0 0 1
pinseq=1
T 13500 4200 5 6 0 1 0 0 1
pinnumber=1
}
L 13450 4350 13450 4150 3 0 0 0 -1 -1
L 13450 4350 13950 4350 3 0 0 0 -1 -1
L 13950 4350 14050 4250 3 0 0 0 -1 -1
L 14050 4250 13950 4150 3 0 0 0 -1 -1
L 13950 4150 13450 4150 3 0 0 0 -1 -1
T 13350 4450 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13350 4450 5 10 0 0 0 0 1
device=OUTPUT
T 14150 4150 5 10 1 1 0 0 1
value=FPGA_SUSPEND
T 13250 4150 5 10 0 1 180 0 1
net=FPGA_SUSPEND:1
}
C 13250 3950 1 0 0 EMBEDDEDoutput-1.sym
[
P 13250 4050 13450 4050 1 0 0
{
T 13500 4000 5 6 0 0 0 0 1
pinseq=1
T 13500 4000 5 6 0 1 0 0 1
pinnumber=1
}
L 13450 4150 13450 3950 3 0 0 0 -1 -1
L 13450 4150 13950 4150 3 0 0 0 -1 -1
L 13950 4150 14050 4050 3 0 0 0 -1 -1
L 14050 4050 13950 3950 3 0 0 0 -1 -1
L 13950 3950 13450 3950 3 0 0 0 -1 -1
T 13350 4250 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13350 4250 5 10 0 0 0 0 1
device=OUTPUT
T 14150 3950 5 10 1 1 0 0 1
value=FPGA_AWAKE
T 13250 3950 5 10 0 1 180 0 1
net=FPGA_AWAKE:1
}
C 13250 3350 1 0 0 EMBEDDEDoutput-1.sym
[
P 13250 3450 13450 3450 1 0 0
{
T 13500 3400 5 6 0 0 0 0 1
pinseq=1
T 13500 3400 5 6 0 1 0 0 1
pinnumber=1
}
L 13450 3550 13450 3350 3 0 0 0 -1 -1
L 13450 3550 13950 3550 3 0 0 0 -1 -1
L 13950 3550 14050 3450 3 0 0 0 -1 -1
L 14050 3450 13950 3350 3 0 0 0 -1 -1
L 13950 3350 13450 3350 3 0 0 0 -1 -1
T 13350 3650 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 13350 3650 5 10 0 0 0 0 1
device=OUTPUT
T 14150 3350 5 10 1 1 0 0 1
value=FPGA_INIT
T 13250 3350 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
N 11950 4250 13250 4250 4
N 11950 3850 13250 3850 4
N 11950 3650 13250 3650 4
N 11950 3450 13250 3450 4
N 8400 10800 8400 5150 4
N 3800 10800 3800 8150 4
N 9550 3050 11050 3050 4
N 10150 4750 9550 4750 4
N 3250 5650 3250 6000 4
N 11350 6000 11350 5450 4
N 6750 7750 6750 3850 4
N 8400 5150 6750 5150 4
C 12900 13700 1 0 0 EMBEDDEDgnd-1.sym
[
L 12980 13710 13020 13710 3 0 0 0 -1 -1
L 12955 13750 13045 13750 3 0 0 0 -1 -1
L 12900 13800 13100 13800 3 0 0 0 -1 -1
P 13000 13800 13000 14000 1 0 1
{
T 13058 13861 5 4 0 1 0 0 1
pinnumber=1
T 13058 13861 5 4 0 0 0 0 1
pinseq=1
T 13058 13861 5 4 0 1 0 0 1
pinlabel=1
T 13058 13861 5 4 0 1 0 0 1
pintype=pwr
}
T 13200 13750 8 10 0 0 0 0 1
net=GND:1
]
C 18200 3700 1 0 0 txo-1.sym
{
T 19200 5100 5 10 1 1 0 0 1
refdes=U102
T 18400 5700 5 10 0 0 0 0 1
device=VTXO
T 18200 3700 5 10 0 1 0 0 1
footprint=osc_smd.fp
T 18200 3700 5 10 0 1 0 0 1
model=ECS-3518
}
C 18900 3400 1 0 0 EMBEDDEDgnd-1.sym
[
L 18980 3410 19020 3410 3 0 0 0 -1 -1
L 18955 3450 19045 3450 3 0 0 0 -1 -1
L 18900 3500 19100 3500 3 0 0 0 -1 -1
P 19000 3500 19000 3700 1 0 1
{
T 19058 3561 5 4 0 1 0 0 1
pinnumber=1
T 19058 3561 5 4 0 0 0 0 1
pinseq=1
T 19058 3561 5 4 0 1 0 0 1
pinlabel=1
T 19058 3561 5 4 0 1 0 0 1
pintype=pwr
}
T 19200 3450 8 10 0 0 0 0 1
net=GND:1
]
T 17550 2950 9 10 1 0 0 0 1
Any four-pin 5.0x3.2mm SMD oscillator
C 9750 15100 1 0 0 EMBEDDEDoutput-1.sym
[
T 9850 15400 5 10 0 0 0 0 1
device=OUTPUT
L 10450 15100 9950 15100 3 0 0 0 -1 -1
L 10550 15200 10450 15100 3 0 0 0 -1 -1
L 10450 15300 10550 15200 3 0 0 0 -1 -1
L 9950 15300 10450 15300 3 0 0 0 -1 -1
L 9950 15300 9950 15100 3 0 0 0 -1 -1
P 9750 15200 9950 15200 1 0 0
{
T 10000 15150 5 6 0 0 0 0 1
pinseq=1
T 10000 15150 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 9850 15400 5 10 0 0 0 0 1
device=OUTPUT
T 10650 15150 5 10 1 1 0 0 1
value=PANDA_1V8
T 9750 15100 5 10 0 1 180 0 1
net=PANDA_1V8:1
T 8550 15250 5 10 1 1 0 0 1
comment=(100 mA max)
}
C 11450 6000 1 90 0 EMBEDDEDoutput-1.sym
[
T 11150 6100 5 10 0 0 90 0 1
device=OUTPUT
P 11350 6000 11350 6200 1 0 0
{
T 11400 6250 5 6 0 1 90 0 1
pinnumber=1
T 11400 6250 5 6 0 0 90 0 1
pinseq=1
}
L 11250 6200 11450 6200 3 0 0 0 -1 -1
L 11250 6200 11250 6700 3 0 0 0 -1 -1
L 11250 6700 11350 6800 3 0 0 0 -1 -1
L 11350 6800 11450 6700 3 0 0 0 -1 -1
L 11450 6700 11450 6200 3 0 0 0 -1 -1
]
{
T 11150 6100 5 10 0 0 90 0 1
device=OUTPUT
T 12600 6550 5 10 1 1 180 0 1
value=PANDA_1V8
T 11450 6000 5 10 0 1 270 0 1
net=PANDA_1V8:1
}
C 3350 6000 1 90 0 EMBEDDEDoutput-1.sym
[
T 3050 6100 5 10 0 0 90 0 1
device=OUTPUT
L 3350 6700 3350 6200 3 0 0 0 -1 -1
L 3250 6800 3350 6700 3 0 0 0 -1 -1
L 3150 6700 3250 6800 3 0 0 0 -1 -1
L 3150 6200 3150 6700 3 0 0 0 -1 -1
L 3150 6200 3350 6200 3 0 0 0 -1 -1
P 3250 6000 3250 6200 1 0 0
{
T 3300 6250 5 6 0 0 90 0 1
pinseq=1
T 3300 6250 5 6 0 1 90 0 1
pinnumber=1
}
]
{
T 3050 6100 5 10 0 0 90 0 1
device=OUTPUT
T 3050 6550 5 10 1 1 180 0 1
value=PANDA_1V8
T 3350 6000 5 10 0 1 270 0 1
net=PANDA_1V8:1
}
C 12350 3950 1 0 0 resistor-1.sym
{
T 12650 4350 5 10 0 0 0 0 1
device=RESISTOR
T 12950 4100 5 10 1 1 0 0 1
refdes=R102
T 13100 3900 5 10 1 1 0 0 1
value=1k
T 12350 3950 5 10 0 1 0 0 1
footprint=0805.fp
}
C 14600 7300 1 0 1 EMBEDDEDoutput-1.sym
[
L 13900 7300 14400 7300 3 0 0 0 -1 -1
L 13800 7400 13900 7300 3 0 0 0 -1 -1
L 13900 7500 13800 7400 3 0 0 0 -1 -1
L 14400 7500 13900 7500 3 0 0 0 -1 -1
L 14400 7500 14400 7300 3 0 0 0 -1 -1
P 14600 7400 14400 7400 1 0 0
{
T 14350 7350 5 6 0 1 0 6 1
pinnumber=1
T 14350 7350 5 6 0 0 0 6 1
pinseq=1
}
T 14500 7600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14500 7600 5 10 0 0 0 6 1
device=OUTPUT
T 13700 7300 5 10 1 1 0 6 1
value=OSC_VC
T 14600 7300 5 10 0 1 180 6 1
net=OSC_VC:1
}
C 16500 6200 1 0 0 EMBEDDEDgnd-1.sym
[
P 16600 6300 16600 6500 1 0 1
{
T 16658 6361 5 4 0 1 0 0 1
pinnumber=1
T 16658 6361 5 4 0 0 0 0 1
pinseq=1
T 16658 6361 5 4 0 1 0 0 1
pinlabel=1
T 16658 6361 5 4 0 1 0 0 1
pintype=pwr
}
L 16500 6300 16700 6300 3 0 0 0 -1 -1
L 16555 6250 16645 6250 3 0 0 0 -1 -1
L 16580 6210 16620 6210 3 0 0 0 -1 -1
T 16800 6250 8 10 0 0 0 0 1
net=GND:1
]
C 16400 8200 1 0 0 5V-plus-1.sym
C 15800 6700 1 0 0 pletronics-ocxo.sym
{
T 16800 8100 5 10 1 1 0 0 1
refdes=U103
T 16000 8700 5 10 0 0 0 0 1
device=VTXO
T 15800 6700 5 10 0 1 0 0 1
footprint=pletronics.fp
T 15800 6700 5 10 0 1 0 0 1
model=Pletronics Ebay OCXO
}
T 13050 8150 9 10 1 0 0 0 1
Pletronics OHM4 26-MHz Ebay OCXO
C 19100 7500 1 0 0 EMBEDDEDoutput-1.sym
[
P 19100 7600 19300 7600 1 0 0
{
T 19350 7550 5 6 0 1 0 0 1
pinnumber=1
T 19350 7550 5 6 0 0 0 0 1
pinseq=1
}
L 19300 7700 19300 7500 3 0 0 0 -1 -1
L 19300 7700 19800 7700 3 0 0 0 -1 -1
L 19800 7700 19900 7600 3 0 0 0 -1 -1
L 19900 7600 19800 7500 3 0 0 0 -1 -1
L 19800 7500 19300 7500 3 0 0 0 -1 -1
T 19200 7800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 19200 7800 5 10 0 0 0 0 1
device=OUTPUT
T 20000 7500 5 10 1 1 0 0 1
value=FPGA_OCXO
T 19100 7500 5 10 0 1 180 0 1
net=FPGA_OCXO:1
}
C 18700 7600 1 90 0 resistor-1.sym
{
T 18300 7900 5 10 0 0 90 0 1
device=RESISTOR
T 18800 8150 5 10 1 1 0 0 1
refdes=R103
T 18800 7950 5 10 1 1 0 0 1
value=10k
T 18700 7600 5 10 0 0 0 0 1
footprint=0805.fp
T 18700 7600 5 10 0 1 0 0 1
comment=low tempco
T 18700 7600 5 10 0 1 0 0 1
model=Bourns CRT0805-BY-1002ELF
}
C 18700 6700 1 90 0 resistor-1.sym
{
T 18300 7000 5 10 0 0 90 0 1
device=RESISTOR
T 18800 7250 5 10 1 1 0 0 1
refdes=R104
T 18800 7050 5 10 1 1 0 0 1
value=10k
T 18700 6700 5 10 0 0 0 0 1
footprint=0805.fp
T 18700 6700 5 10 0 1 0 0 1
comment=low tempco
T 18700 6700 5 10 0 1 0 0 1
model=Bourns CRT0805-BY-1002ELF
}
N 18600 7600 19100 7600 4
N 17400 7400 17850 7400 4
N 15600 6500 18600 6500 4
N 17500 7400 17500 8500 4
N 17500 8500 18600 8500 4
T 18050 8650 9 8 1 0 0 0 1
Low tempco (25 ppm)
C 14600 7300 1 0 0 resistor-1.sym
{
T 14900 7700 5 10 0 0 0 0 1
device=RESISTOR
T 14650 7650 5 10 1 1 0 0 1
refdes=R105
T 15150 7650 5 10 1 1 0 0 1
value=10k
T 14600 7300 5 10 0 1 0 0 1
footprint=0805.fp
}
N 15500 7400 15800 7400 4
N 18600 6700 18600 6500 4
N 16600 6700 16600 6500 4
C 3650 15300 1 180 0 EMBEDDEDoutput-1.sym
[
P 3650 15200 3450 15200 1 0 0
{
T 3400 15250 5 6 0 0 180 0 1
pinseq=1
T 3400 15250 5 6 0 1 180 0 1
pinnumber=1
}
L 3450 15100 3450 15300 3 0 0 0 -1 -1
L 3450 15100 2950 15100 3 0 0 0 -1 -1
L 2950 15100 2850 15200 3 0 0 0 -1 -1
L 2850 15200 2950 15300 3 0 0 0 -1 -1
L 2950 15300 3450 15300 3 0 0 0 -1 -1
T 3550 15000 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3550 15000 5 10 0 0 180 0 1
device=OUTPUT
T 2750 15250 5 10 1 1 180 0 1
value=PANDA_5V
T 3650 15300 5 10 0 1 0 0 1
net=PANDA_5V:1
}
C 3650 14100 1 180 0 EMBEDDEDoutput-1.sym
[
L 2950 14100 3450 14100 3 0 0 0 -1 -1
L 2850 14000 2950 14100 3 0 0 0 -1 -1
L 2950 13900 2850 14000 3 0 0 0 -1 -1
L 3450 13900 2950 13900 3 0 0 0 -1 -1
L 3450 13900 3450 14100 3 0 0 0 -1 -1
P 3650 14000 3450 14000 1 0 0
{
T 3400 14050 5 6 0 0 180 0 1
pinseq=1
T 3400 14050 5 6 0 1 180 0 1
pinnumber=1
}
T 3550 13800 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3550 13800 5 10 0 0 180 0 1
device=OUTPUT
T 2700 14050 5 10 1 1 180 0 1
value=UART4_RX
T 3650 14100 5 10 0 1 0 0 1
net=UART4_RX:1
}
C 3650 14500 1 180 0 EMBEDDEDoutput-1.sym
[
L 2950 14500 3450 14500 3 0 0 0 -1 -1
L 2850 14400 2950 14500 3 0 0 0 -1 -1
L 2950 14300 2850 14400 3 0 0 0 -1 -1
L 3450 14300 2950 14300 3 0 0 0 -1 -1
L 3450 14300 3450 14500 3 0 0 0 -1 -1
P 3650 14400 3450 14400 1 0 0
{
T 3400 14450 5 6 0 1 180 0 1
pinnumber=1
T 3400 14450 5 6 0 0 180 0 1
pinseq=1
}
T 3550 14200 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3550 14200 5 10 0 0 180 0 1
device=OUTPUT
T 2700 14450 5 10 1 1 180 0 1
value=UART4_TX
T 3650 14500 5 10 0 1 0 0 1
net=UART4_TX:1
}
C 3650 12900 1 180 0 EMBEDDEDoutput-1.sym
[
P 3650 12800 3450 12800 1 0 0
{
T 3400 12850 5 6 0 1 180 0 1
pinnumber=1
T 3400 12850 5 6 0 0 180 0 1
pinseq=1
}
L 3450 12700 3450 12900 3 0 0 0 -1 -1
L 3450 12700 2950 12700 3 0 0 0 -1 -1
L 2950 12700 2850 12800 3 0 0 0 -1 -1
L 2850 12800 2950 12900 3 0 0 0 -1 -1
L 2950 12900 3450 12900 3 0 0 0 -1 -1
T 3550 12600 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3550 12600 5 10 0 0 180 0 1
device=OUTPUT
T 2700 12850 5 10 1 1 180 0 1
value=GPIO_139
T 3650 12900 5 10 0 1 0 0 1
net=GPIO_139:1
}
C 9050 4450 1 180 0 EMBEDDEDoutput-1.sym
[
L 8350 4450 8850 4450 3 0 0 0 -1 -1
L 8250 4350 8350 4450 3 0 0 0 -1 -1
L 8350 4250 8250 4350 3 0 0 0 -1 -1
L 8850 4250 8350 4250 3 0 0 0 -1 -1
L 8850 4250 8850 4450 3 0 0 0 -1 -1
P 9050 4350 8850 4350 1 0 0
{
T 8800 4400 5 6 0 0 180 0 1
pinseq=1
T 8800 4400 5 6 0 1 180 0 1
pinnumber=1
}
T 8950 4150 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 8950 4150 5 10 0 0 180 0 1
device=OUTPUT
T 8100 4400 5 10 1 1 180 0 1
value=GPIO_139
T 9050 4450 5 10 0 1 0 0 1
net=GPIO_139:1
}
N 9950 4350 10150 4350 4
N 10150 4550 10050 4550 4
N 10050 4550 10050 4950 4
N 9950 4350 9950 4950 4
C 9050 4250 1 0 0 resistor-1.sym
{
T 9350 4650 5 10 0 0 0 0 1
device=RESISTOR
T 9000 4700 5 10 1 1 0 0 1
refdes=R106
T 9000 4500 5 10 1 1 0 0 1
value=1k
T 9050 4250 5 10 0 1 0 0 1
footprint=0805.fp
}
C 3650 14900 1 180 0 EMBEDDEDoutput-1.sym
[
T 3550 14600 5 10 0 0 180 0 1
device=OUTPUT
L 2950 14900 3450 14900 3 0 0 0 -1 -1
L 2850 14800 2950 14900 3 0 0 0 -1 -1
L 2950 14700 2850 14800 3 0 0 0 -1 -1
L 3450 14700 2950 14700 3 0 0 0 -1 -1
L 3450 14700 3450 14900 3 0 0 0 -1 -1
P 3650 14800 3450 14800 1 0 0
{
T 3400 14850 5 6 0 1 180 0 1
pinnumber=1
T 3400 14850 5 6 0 0 180 0 1
pinseq=1
}
]
{
T 3550 14600 5 10 0 0 180 0 1
device=OUTPUT
T 2700 14850 5 10 1 1 180 0 1
value=GPIO_140
T 3650 14900 5 10 0 1 0 0 1
net=GPIO_140:1
}
N 12300 4450 11950 4450 4
N 12350 4050 11950 4050 4
C 6300 4700 1 90 0 rpack4.sym
{
T 3200 4795 5 10 0 0 90 0 1
device=rpack4
T 3400 4795 5 10 0 0 90 0 1
footprint=CTS_742C_08
T 6355 6100 5 10 1 1 180 0 1
refdes=RP101
T 5800 5750 5 10 1 1 0 0 1
value=4.7k
T 6300 4700 5 10 0 1 0 0 1
model=CTS 742C083472JPTR
}
N 5900 5500 5900 5650 4
N 6000 5500 6000 5650 4
N 6100 5500 6100 5650 4
C 10150 4850 1 90 0 rpack2.sym
{
T 7050 4945 5 10 0 0 90 0 1
device=rpack2
T 7250 4945 5 10 0 0 90 0 1
footprint=CTS_742C_04
T 10680 5500 5 10 1 1 180 0 1
refdes=RP103
T 10150 5200 5 10 1 1 0 0 1
value=100k
T 10150 4850 5 10 0 1 0 0 1
model=CTS 742C043104JPTR
}
N 9550 5650 11350 5650 4
N 10750 5450 10750 5650 4
C 5850 9800 1 0 0 header28-2.sym
{
T 5850 11800 5 10 0 1 0 0 1
device=HEADER28
T 6150 9550 5 10 1 1 0 0 1
refdes=J102
T 5850 9800 5 10 0 1 0 0 1
footprint=header28.fp
T 5850 9800 5 10 0 1 0 0 1
model=Samtec (non-Digikey part)
}
C 16550 9800 1 0 0 header28-2.sym
{
T 16550 11800 5 10 0 1 0 0 1
device=HEADER28
T 16850 9550 5 10 1 1 0 0 1
refdes=J103
T 16550 9800 5 10 0 1 0 0 1
footprint=header28.fp
T 16550 9800 5 10 0 1 0 0 1
model=Samtec (non-Digikey part)
}
C 6000 2650 1 0 0 jumper-1.sym
{
T 6300 3150 5 8 0 0 0 0 1
device=JUMPER
T 6300 3150 5 10 1 1 0 0 1
refdes=J104
T 6300 2950 5 10 1 1 0 0 1
comment=disable write protect
T 6000 2650 5 10 0 1 0 0 1
footprint=JUMPER2.fp
T 6000 2650 5 10 1 1 0 0 1
model=FCI 77311-118-02LF
}
C 7000 6750 1 0 0 header4.sym
{
T 7000 8750 5 10 0 1 0 0 1
device=HEADER4
T 7300 8450 5 10 1 1 0 0 1
refdes=J105
T 7000 6750 5 10 0 1 0 0 1
footprint=JUMPER4.fp
T 7000 6750 5 10 1 1 0 0 1
comment=optional (i2c)
}
N 3800 8150 7000 8150 4
N 5650 5650 5650 7350 4
N 5650 7350 7000 7350 4
N 6750 7750 7000 7750 4
C 3750 3550 1 0 0 cat24c01.sym
{
T 4600 4950 5 10 1 1 0 6 1
refdes=U104
T 4150 4950 5 10 0 0 0 0 1
device=CAT24C01W
T 4150 5150 5 10 0 0 0 0 1
footprint=SOIC8.fp
}
C 4050 4750 1 90 0 capacitor-1.sym
{
T 3350 4950 5 10 0 0 90 0 1
device=CAPACITOR
T 3550 5150 5 10 1 1 180 0 1
refdes=C101
T 3150 4950 5 10 0 0 90 0 1
symversion=0.1
T 3100 4800 5 10 1 1 0 0 1
value=1 uF
T 4050 4750 5 10 0 1 0 0 1
footprint=0603.fp
T 4050 4750 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
C 9750 4750 1 90 0 capacitor-1.sym
{
T 9050 4950 5 10 0 0 90 0 1
device=CAPACITOR
T 9500 5700 5 10 1 1 180 0 1
refdes=C102
T 8850 4950 5 10 0 0 90 0 1
symversion=0.1
T 9050 5350 5 10 1 1 0 0 1
value=1 uF
T 9750 4750 5 10 0 1 0 0 1
footprint=0603.fp
T 9750 4750 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
C 15800 6500 1 90 0 capacitor-1.sym
{
T 15100 6700 5 10 0 0 90 0 1
device=CAPACITOR
T 15350 6850 5 10 1 1 180 0 1
refdes=C103
T 14900 6700 5 10 0 0 90 0 1
symversion=0.1
T 14900 6500 5 10 1 1 0 0 1
value=10 uF
T 15800 6500 5 10 0 1 0 0 1
footprint=0805.fp
T 15800 6500 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
N 11950 4650 13250 4650 4
C 22100 14450 1 0 1 header12-2.sym
{
T 22100 16450 5 10 0 1 0 6 1
device=HEADER12
T 21800 14250 5 10 1 1 0 6 1
refdes=J106
T 21800 14050 5 10 1 1 0 6 1
comment=2x USB std A
T 22100 14450 5 10 0 1 0 6 1
footprint=assmann_au_y1008_r.fp
T 22100 14450 5 10 0 1 0 0 1
model=Assmann 1008 (double) or 1005 (single)
}
C 22000 13700 1 0 0 EMBEDDEDgnd-1.sym
[
L 22080 13710 22120 13710 3 0 0 0 -1 -1
L 22055 13750 22145 13750 3 0 0 0 -1 -1
L 22000 13800 22200 13800 3 0 0 0 -1 -1
P 22100 13800 22100 14000 1 0 1
{
T 22158 13861 5 4 0 1 0 0 1
pintype=pwr
T 22158 13861 5 4 0 1 0 0 1
pinlabel=1
T 22158 13861 5 4 0 0 0 0 1
pinseq=1
T 22158 13861 5 4 0 1 0 0 1
pinnumber=1
}
T 22300 13750 8 10 0 0 0 0 1
net=GND:1
]
N 22100 15450 22100 14000 4
N 20700 14000 20700 15450 4
N 20400 14400 20400 15850 4
N 20400 15850 20700 15850 4
N 20100 14800 20100 16250 4
N 20100 16250 20700 16250 4
N 19800 15200 19800 16650 4
N 19800 16650 20700 16650 4
N 15650 17000 22100 17000 4
N 22100 17000 22100 16650 4
N 15400 17250 22300 17250 4
N 22300 17250 22300 16250 4
N 15150 17500 22500 17500 4
N 22500 17500 22500 15850 4
N 22300 16250 22100 16250 4
N 22500 15850 22100 15850 4
C 14300 13100 1 0 0 terminal-1.sym
{
T 14610 13850 5 10 0 0 0 0 1
device=terminal
T 14610 13700 5 10 0 0 0 0 1
footprint=tp_large.fp
T 14850 12850 5 10 1 1 0 6 1
refdes=T101
}
N 5900 4800 5900 3850 4
N 6000 4800 6000 4050 4
N 5650 4250 6100 4250 4
N 6100 4800 6100 3650 4
C 20150 11100 1 0 0 EMBEDDEDoutput-1.sym
[
P 20150 11200 20350 11200 1 0 0
{
T 20400 11150 5 6 0 1 0 0 1
pinnumber=1
T 20400 11150 5 6 0 0 0 0 1
pinseq=1
}
L 20350 11300 20350 11100 3 0 0 0 -1 -1
L 20350 11300 20850 11300 3 0 0 0 -1 -1
L 20850 11300 20950 11200 3 0 0 0 -1 -1
L 20950 11200 20850 11100 3 0 0 0 -1 -1
L 20850 11100 20350 11100 3 0 0 0 -1 -1
T 20250 11400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20250 11400 5 10 0 0 0 0 1
device=OUTPUT
T 21050 11100 5 10 1 1 0 0 1
value=GPIO_54
T 20150 11100 5 10 0 1 180 0 1
net=GPIO_54:1
}
N 6200 5500 6200 5650 4
C 19100 5200 1 90 0 EMBEDDEDoutput-1.sym
[
L 19100 5900 19100 5400 3 0 0 0 -1 -1
L 19000 6000 19100 5900 3 0 0 0 -1 -1
L 18900 5900 19000 6000 3 0 0 0 -1 -1
L 18900 5400 18900 5900 3 0 0 0 -1 -1
L 18900 5400 19100 5400 3 0 0 0 -1 -1
P 19000 5200 19000 5400 1 0 0
{
T 19050 5450 5 6 0 1 90 0 1
pinnumber=1
T 19050 5450 5 6 0 0 90 0 1
pinseq=1
}
T 18800 5300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 18800 5300 5 10 0 0 90 0 1
device=OUTPUT
T 20250 5750 5 10 1 1 180 0 1
value=PANDA_1V8
T 19100 5200 5 10 0 1 270 0 1
net=PANDA_1V8:1
}
C 14150 14900 1 180 0 EMBEDDEDoutput-1.sym
[
T 14050 14600 5 10 0 0 180 0 1
device=OUTPUT
P 14150 14800 13950 14800 1 0 0
{
T 13900 14850 5 6 0 0 180 0 1
pinseq=1
T 13900 14850 5 6 0 1 180 0 1
pinnumber=1
}
L 13950 14700 13950 14900 3 0 0 0 -1 -1
L 13950 14700 13450 14700 3 0 0 0 -1 -1
L 13450 14700 13350 14800 3 0 0 0 -1 -1
L 13350 14800 13450 14900 3 0 0 0 -1 -1
L 13450 14900 13950 14900 3 0 0 0 -1 -1
]
{
T 14050 14600 5 10 0 0 180 0 1
device=OUTPUT
T 13250 14850 5 10 1 1 180 0 1
value=GPS_USBDM
T 14150 14900 5 10 0 1 0 0 1
net=GPS_USBDM:1
}
C 14150 14500 1 180 0 EMBEDDEDoutput-1.sym
[
T 14050 14200 5 10 0 0 180 0 1
device=OUTPUT
L 13450 14500 13950 14500 3 0 0 0 -1 -1
L 13350 14400 13450 14500 3 0 0 0 -1 -1
L 13450 14300 13350 14400 3 0 0 0 -1 -1
L 13950 14300 13450 14300 3 0 0 0 -1 -1
L 13950 14300 13950 14500 3 0 0 0 -1 -1
P 14150 14400 13950 14400 1 0 0
{
T 13900 14450 5 6 0 1 180 0 1
pinnumber=1
T 13900 14450 5 6 0 0 180 0 1
pinseq=1
}
]
{
T 14050 14200 5 10 0 0 180 0 1
device=OUTPUT
T 13250 14450 5 10 1 1 180 0 1
value=GPS_USBDP
T 14150 14500 5 10 0 1 0 0 1
net=GPS_USBDP:1
}
N 15650 15200 15650 17000 4
N 15400 14800 15400 17250 4
N 15150 14400 15150 17500 4
C 14150 14300 1 0 0 resistor-1.sym
{
T 14450 14700 5 10 0 0 0 0 1
device=RESISTOR
T 14250 15050 5 10 1 1 0 0 1
refdes=R108
T 14850 15050 5 10 1 1 0 0 1
value=0
T 14150 14300 5 10 0 1 0 0 1
footprint=1210.fp
}
C 14150 14700 1 0 0 resistor-1.sym
{
T 14450 15100 5 10 0 0 0 0 1
device=RESISTOR
T 14250 15250 5 10 1 1 0 0 1
refdes=R107
T 14850 15250 5 10 1 1 0 0 1
value=0
T 14150 14700 5 10 0 1 0 0 1
footprint=1210.fp
}
C 18350 6900 1 0 1 MCX-1.sym
{
T 18350 8250 5 10 0 0 0 6 1
device=MCX
T 18200 6800 5 10 1 1 0 6 1
refdes=J101
T 17950 6600 5 10 1 1 0 0 1
comment=u.fl
T 18350 6900 5 10 0 1 0 0 1
footprint=ufl.fp
T 18350 6900 5 10 1 1 0 0 1
model=TE 1566230-1
}
N 18250 6900 18250 6500 4
C 12100 5000 1 270 1 EMBEDDEDled-3.sym
[
L 12100 5600 12500 5600 3 0 0 0 -1 -1
L 12100 5600 12300 5300 3 0 0 0 -1 -1
L 12300 5300 12500 5600 3 0 0 0 -1 -1
L 12100 5300 12500 5300 3 0 0 0 -1 -1
P 12300 5000 12300 5200 1 0 0
{
T 12250 5200 5 8 0 1 90 6 1
pinnumber=1
T 12750 5800 9 8 0 1 90 6 1
pinlabel=CATHODE
T 12950 5900 5 8 0 0 90 6 1
pintype=pas
T 13050 5600 5 8 0 0 90 6 1
pinseq=1
}
P 12300 5900 12300 5700 1 0 0
{
T 12250 5800 5 8 0 1 90 6 1
pinnumber=2
T 12250 6400 9 8 0 1 90 6 1
pinlabel=ANODE
T 12450 6000 5 8 0 0 90 2 1
pintype=pas
T 12350 6000 5 8 0 0 90 2 1
pinseq=2
}
L 12300 5200 12300 5300 3 0 0 0 -1 -1
L 12300 5600 12300 5700 3 0 0 0 -1 -1
L 12500 5500 12600 5400 3 0 0 0 -1 -1
L 12500 5400 12600 5300 3 0 0 0 -1 -1
L 12600 5300 12550 5325 3 0 0 0 -1 -1
L 12600 5300 12575 5350 3 0 0 0 -1 -1
L 12600 5400 12550 5425 3 0 0 0 -1 -1
L 12600 5400 12575 5450 3 0 0 0 -1 -1
T 12750 5950 5 10 0 0 270 6 1
device=LED
T 12650 5450 8 10 0 1 270 6 1
refdes=D301
T 12650 5950 5 10 0 0 270 6 1
description=Generic LED
T 12550 5950 5 10 0 0 270 6 1
numslots=0
]
{
T 12750 5950 5 10 0 0 270 6 1
device=LED
T 12000 5800 5 10 1 1 90 6 1
refdes=LED101
T 12100 5000 5 10 0 0 270 6 1
footprint=0805.fp
T 12700 5200 5 10 1 1 180 0 1
comment=red
T 12100 5000 5 10 0 1 90 0 1
model=OSRAM LH R974-LP-1
}
N 12300 4450 12300 5000 4
N 12300 5900 11350 5900 4
C 13250 4550 1 0 0 EMBEDDEDoutput-1.sym
[
T 13350 4850 5 10 0 0 0 0 1
device=OUTPUT
P 13250 4650 13450 4650 1 0 0
{
T 13500 4600 5 6 0 1 0 0 1
pinnumber=1
T 13500 4600 5 6 0 0 0 0 1
pinseq=1
}
L 13450 4750 13450 4550 3 0 0 0 -1 -1
L 13450 4750 13950 4750 3 0 0 0 -1 -1
L 13950 4750 14050 4650 3 0 0 0 -1 -1
L 14050 4650 13950 4550 3 0 0 0 -1 -1
L 13950 4550 13450 4550 3 0 0 0 -1 -1
]
{
T 13350 4850 5 10 0 0 0 0 1
device=OUTPUT
T 14150 4600 5 10 1 1 0 0 1
value=POWER_EN_GPS
T 13250 4550 5 10 0 1 180 0 1
net=POWER_EN_GPS:1
}
