// Seed: 3235041825
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_4, id_5;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wor id_10
);
  wire id_12;
  module_0 modCall_1 (id_12);
endmodule
module module_2 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  assign id_0 = id_1;
  assign id_0 = 1;
  wire id_5;
  assign id_0 = -1 == id_2;
  supply0 id_6;
  wire id_7;
  initial $display({id_1 !== -1});
  assign id_6 = id_2;
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 (id_10);
endmodule
