Oh no...

Cycle: 4
RARS instruction number: 5	Instruction: slt x7,x5,x6
Expected:	Register Write to Reg: 0x07 Val: 0x00000001
Got     :	Register Write to Reg: 0x07 Val: 0x00000000
Incorrect write

Cycle: 6
RARS instruction number: 7	Instruction: xor x9,x7,x8
Expected:	Register Write to Reg: 0x09 Val: 0x00000000
Got     :	Register Write to Reg: 0x09 Val: 0x00000001
Incorrect write

Cycle: 7
RARS instruction number: 8	Instruction: or x31,x31,x9
Expected:	Register Write to Reg: 0x1F Val: 0x00000000
Got     :	Register Write to Reg: 0x1F Val: 0x00000001
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


