# do lab4.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_reg_4
# 
# Top level modules:
# 	shift_reg_4
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_reg_4_vlg_sample_tst
# -- Compiling module shift_reg_4_vlg_check_tst
# -- Compiling module shift_reg_4_vlg_vec_tst
# 
# Top level modules:
# 	shift_reg_4_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.shift_reg_4_vlg_vec_tst 
# Loading work.shift_reg_4_vlg_vec_tst
# Loading work.shift_reg_4
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.shift_reg_4_vlg_sample_tst
# Loading work.shift_reg_4_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port shift_rg[3] :: @time = 8000000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port OSb :: @time = 12000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port shift_rg[0] :: @time = 16000000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port shift_rg[1] :: @time = 28000000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port shift_rg[2] :: @time = 32000000.000 ps
#      Expected value = 0000
#      Real value = 0101
#           5 mismatched vectors : Simulation failed !
# ** Note: $finish    : lab4.vt(241)
#    Time: 50 us  Iteration: 0  Instance: /shift_reg_4_vlg_vec_tst/tb_out
