{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 16:55:17 2015 " "Info: Processing started: Thu Jul 16 16:55:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FlHzModCLK " "Info: Destination node FlHzModCLK" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FlHzModCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { clock_50 } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FlHzModCLK  " "Info: Automatically promoted node FlHzModCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OneHzModCLK " "Info: Destination node OneHzModCLK" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OneHzModCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector8~0 " "Info: Destination node Selector8~0" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector8~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector7~0 " "Info: Destination node Selector7~0" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector7~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FlHzModCLK~0 " "Info: Destination node FlHzModCLK~0" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FlHzModCLK~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~0 " "Info: Destination node Selector0~0" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector9~0 " "Info: Destination node Selector9~0" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector9~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[0\] " "Info: Destination node ledg\[0\]" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledg[0] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[0\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FlHzModCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector11~5  " "Info: Automatically promoted node Selector11~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector11~5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector10~8  " "Info: Automatically promoted node Selector10~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector10~8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register next_state.STATE1_895 register state.STATE1 -6.611 ns " "Info: Slack time is -6.611 ns between source register \"next_state.STATE1_895\" and destination register \"state.STATE1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.998 ns + Largest register register " "Info: + Largest register to register requirement is -5.998 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.329 ns   Shortest register " "Info:   Shortest clock path from clock \"clock_50\" to destination register is 6.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock_50 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.787 ns) 3.443 ns FlHzModCLK 2 REG Unassigned 8 " "Info: 2: + IC(1.896 ns) + CELL(0.787 ns) = 3.443 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 5.011 ns OneHzModCLK 3 REG Unassigned 12 " "Info: 3: + IC(0.781 ns) + CELL(0.787 ns) = 5.011 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.537 ns) 6.329 ns state.STATE1 4 REG Unassigned 6 " "Info: 4: + IC(0.781 ns) + CELL(0.537 ns) = 6.329 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'state.STATE1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { OneHzModCLK state.STATE1 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.871 ns ( 45.36 % ) " "Info: Total cell delay = 2.871 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.458 ns ( 54.64 % ) " "Info: Total interconnect delay = 3.458 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 6.329 ns   Longest register " "Info:   Longest clock path from clock \"clock_50\" to destination register is 6.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock_50 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.787 ns) 3.443 ns FlHzModCLK 2 REG Unassigned 8 " "Info: 2: + IC(1.896 ns) + CELL(0.787 ns) = 3.443 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 5.011 ns OneHzModCLK 3 REG Unassigned 12 " "Info: 3: + IC(0.781 ns) + CELL(0.787 ns) = 5.011 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.537 ns) 6.329 ns state.STATE1 4 REG Unassigned 6 " "Info: 4: + IC(0.781 ns) + CELL(0.537 ns) = 6.329 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'state.STATE1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { OneHzModCLK state.STATE1 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.871 ns ( 45.36 % ) " "Info: Total cell delay = 2.871 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.458 ns ( 54.64 % ) " "Info: Total interconnect delay = 3.458 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw\[13\] source 7.019 ns   Shortest register " "Info:   Shortest clock path from clock \"sw\[13\]\" to source register is 7.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sw\[13\] 1 CLK Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 9; CLK Node = 'sw\[13\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[13] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.275 ns) 2.961 ns Selector11~2 2 COMB Unassigned 1 " "Info: 2: + IC(1.926 ns) + CELL(0.275 ns) = 2.961 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector11~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { sw[13] Selector11~2 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.242 ns) 3.706 ns Selector11~5 3 COMB Unassigned 1 " "Info: 3: + IC(0.503 ns) + CELL(0.242 ns) = 3.706 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector11~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { Selector11~2 Selector11~5 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.000 ns) 5.302 ns Selector11~5clkctrl 4 COMB Unassigned 6 " "Info: 4: + IC(1.596 ns) + CELL(0.000 ns) = 5.302 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Selector11~5clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Selector11~5 Selector11~5clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 7.019 ns next_state.STATE1_895 5 REG Unassigned 1 " "Info: 5: + IC(1.567 ns) + CELL(0.150 ns) = 7.019 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'next_state.STATE1_895'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { Selector11~5clkctrl next_state.STATE1_895 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 20.33 % ) " "Info: Total cell delay = 1.427 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.592 ns ( 79.67 % ) " "Info: Total interconnect delay = 5.592 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 62 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 12.863 ns   Longest register " "Info:   Longest clock path from clock \"clock_50\" to source register is 12.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns clock_50 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.787 ns) 3.443 ns FlHzModCLK 2 REG Unassigned 8 " "Info: 2: + IC(1.896 ns) + CELL(0.787 ns) = 3.443 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'FlHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clock_50 FlHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 5.011 ns OneHzModCLK 3 REG Unassigned 12 " "Info: 3: + IC(0.781 ns) + CELL(0.787 ns) = 5.011 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { FlHzModCLK OneHzModCLK } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.787 ns) 6.579 ns state_time\[2\] 4 REG Unassigned 23 " "Info: 4: + IC(0.781 ns) + CELL(0.787 ns) = 6.579 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'state_time\[2\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { OneHzModCLK state_time[2] } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 7.202 ns Equal7~0 5 COMB Unassigned 3 " "Info: 5: + IC(0.473 ns) + CELL(0.150 ns) = 7.202 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Equal7~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { state_time[2] Equal7~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 7.958 ns Selector10~2 6 COMB Unassigned 2 " "Info: 6: + IC(0.336 ns) + CELL(0.420 ns) = 7.958 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Selector10~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Equal7~0 Selector10~2 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.523 ns Selector11~0 7 COMB Unassigned 1 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 8.523 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector11~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Selector10~2 Selector11~0 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.438 ns) 9.550 ns Selector11~5 8 COMB Unassigned 1 " "Info: 8: + IC(0.589 ns) + CELL(0.438 ns) = 9.550 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector11~5'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { Selector11~0 Selector11~5 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.000 ns) 11.146 ns Selector11~5clkctrl 9 COMB Unassigned 6 " "Info: 9: + IC(1.596 ns) + CELL(0.000 ns) = 11.146 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Selector11~5clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { Selector11~5 Selector11~5clkctrl } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 12.863 ns next_state.STATE1_895 10 REG Unassigned 1 " "Info: 10: + IC(1.567 ns) + CELL(0.150 ns) = 12.863 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'next_state.STATE1_895'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { Selector11~5clkctrl next_state.STATE1_895 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.429 ns ( 34.43 % ) " "Info: Total cell delay = 4.429 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.434 ns ( 65.57 % ) " "Info: Total interconnect delay = 8.434 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 61 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.613 ns - Longest register register " "Info: - Longest register to register delay is 0.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state.STATE1_895 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'next_state.STATE1_895'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state.STATE1_895 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.084 ns) 0.613 ns state.STATE1 2 REG Unassigned 6 " "Info: 2: + IC(0.529 ns) + CELL(0.084 ns) = 0.613 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'state.STATE1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { next_state.STATE1_895 state.STATE1 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 13.70 % ) " "Info: Total cell delay = 0.084 ns ( 13.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 86.30 % ) " "Info: Total interconnect delay = 0.529 ns ( 86.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { next_state.STATE1_895 state.STATE1 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { next_state.STATE1_895 state.STATE1 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.613 ns register register " "Info: Estimated most critical path is register to register delay of 0.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state.STATE1_895 1 REG LAB_X36_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y11; Fanout = 1; REG Node = 'next_state.STATE1_895'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state.STATE1_895 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.084 ns) 0.613 ns state.STATE1 2 REG LAB_X36_Y11 6 " "Info: 2: + IC(0.529 ns) + CELL(0.084 ns) = 0.613 ns; Loc. = LAB_X36_Y11; Fanout = 6; REG Node = 'state.STATE1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { next_state.STATE1_895 state.STATE1 } "NODE_NAME" } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 13.70 % ) " "Info: Total cell delay = 0.084 ns ( 13.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 86.30 % ) " "Info: Total interconnect delay = 0.529 ns ( 86.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { next_state.STATE1_895 state.STATE1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Info: Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Info: Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Info: Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Info: Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Info: Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Info: Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Info: Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Info: Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Info: Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Info: Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[10\] 0 " "Info: Pin \"ledr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[11\] 0 " "Info: Pin \"ledr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[12\] 0 " "Info: Pin \"ledr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[13\] 0 " "Info: Pin \"ledr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[14\] 0 " "Info: Pin \"ledr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[15\] 0 " "Info: Pin \"ledr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[16\] 0 " "Info: Pin \"ledr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[17\] 0 " "Info: Pin \"ledr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[8\] 0 " "Info: Pin \"ledg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "20 " "Warning: Following 20 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[1\] GND " "Info: Pin ledr\[1\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[1] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[1\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[2\] GND " "Info: Pin ledr\[2\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[2] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[2\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[3\] GND " "Info: Pin ledr\[3\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[3] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[3\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[4\] GND " "Info: Pin ledr\[4\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[4] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[4\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[5\] GND " "Info: Pin ledr\[5\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[5] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[5\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[6\] GND " "Info: Pin ledr\[6\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[6] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[6\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[7\] GND " "Info: Pin ledr\[7\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[7] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[7\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[8\] GND " "Info: Pin ledr\[8\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[8] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[8\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[9\] GND " "Info: Pin ledr\[9\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[9] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[9\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[10\] GND " "Info: Pin ledr\[10\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[10] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[10\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[12\] GND " "Info: Pin ledr\[12\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[12] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[12\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[13\] GND " "Info: Pin ledr\[13\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[13] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[13\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[14\] GND " "Info: Pin ledr\[14\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[14] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[14\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[15\] GND " "Info: Pin ledr\[15\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[15] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[15\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[16\] GND " "Info: Pin ledr\[16\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[16] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[16\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[17\] GND " "Info: Pin ledr\[17\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledr[17] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[17\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 63 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[3\] GND " "Info: Pin ledg\[3\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledg[3] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[3\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[4\] GND " "Info: Pin ledg\[4\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledg[4] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[4\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[5\] GND " "Info: Pin ledg\[5\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledg[5] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[5\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledg\[6\] GND " "Info: Pin ledg\[6\] has GND driving its datain port" {  } { { "c:/software/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/90/quartus/bin/pin_planner.ppl" { ledg[6] } } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledg\[6\]" } } } } { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 64 -1 0 } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab5/Lab5.fit.smsg " "Info: Generated suppressed messages file N:/ECE124/Lab5/Lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Info: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 16:55:26 2015 " "Info: Processing ended: Thu Jul 16 16:55:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
