============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 17:01:59 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in ../../RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in ../../RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in ../../RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in ../../RTL/image_process.v(242)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 29 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4906 instances
RUN-0007 : 1967 luts, 1764 seqs, 789 mslices, 215 lslices, 144 pads, 14 brams, 4 dsps
RUN-1001 : There are total 5684 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3857 nets have 2 pins
RUN-1001 : 1109 nets have [3 - 5] pins
RUN-1001 : 590 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 47 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1084     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     505     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  32   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 191
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4904 instances, 1967 luts, 1764 seqs, 1004 slices, 189 macros(1004 instances: 789 mslices 215 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1397 pins
PHY-0007 : Cell area utilization is 20%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22382, tnet num: 5682, tinst num: 4904, tnode num: 28166, tedge num: 35862.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.049907s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (101.2%)

RUN-1004 : used memory is 220 MB, reserved memory is 198 MB, peak memory is 220 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.159738s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.41236e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4904.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 20%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01344e+06, overlap = 42.75
PHY-3002 : Step(2): len = 822753, overlap = 41.5
PHY-3002 : Step(3): len = 528415, overlap = 49.25
PHY-3002 : Step(4): len = 455580, overlap = 56.4375
PHY-3002 : Step(5): len = 381326, overlap = 56.9375
PHY-3002 : Step(6): len = 336139, overlap = 73.75
PHY-3002 : Step(7): len = 301889, overlap = 98.625
PHY-3002 : Step(8): len = 262809, overlap = 103.562
PHY-3002 : Step(9): len = 238038, overlap = 121.25
PHY-3002 : Step(10): len = 212651, overlap = 148.344
PHY-3002 : Step(11): len = 198016, overlap = 144.781
PHY-3002 : Step(12): len = 177775, overlap = 164.688
PHY-3002 : Step(13): len = 166069, overlap = 186.781
PHY-3002 : Step(14): len = 157500, overlap = 180.344
PHY-3002 : Step(15): len = 146864, overlap = 182.062
PHY-3002 : Step(16): len = 141664, overlap = 192
PHY-3002 : Step(17): len = 132454, overlap = 213
PHY-3002 : Step(18): len = 126472, overlap = 228.062
PHY-3002 : Step(19): len = 121889, overlap = 241.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16623e-05
PHY-3002 : Step(20): len = 129221, overlap = 201.812
PHY-3002 : Step(21): len = 134281, overlap = 200.281
PHY-3002 : Step(22): len = 131828, overlap = 153.469
PHY-3002 : Step(23): len = 133547, overlap = 133.75
PHY-3002 : Step(24): len = 131679, overlap = 126.438
PHY-3002 : Step(25): len = 131610, overlap = 123.688
PHY-3002 : Step(26): len = 130224, overlap = 131.375
PHY-3002 : Step(27): len = 125261, overlap = 127.5
PHY-3002 : Step(28): len = 120992, overlap = 118.375
PHY-3002 : Step(29): len = 117728, overlap = 123.438
PHY-3002 : Step(30): len = 116244, overlap = 124.5
PHY-3002 : Step(31): len = 113237, overlap = 132.062
PHY-3002 : Step(32): len = 112257, overlap = 130.375
PHY-3002 : Step(33): len = 111191, overlap = 127.656
PHY-3002 : Step(34): len = 108321, overlap = 125.594
PHY-3002 : Step(35): len = 106544, overlap = 119.812
PHY-3002 : Step(36): len = 104808, overlap = 116.062
PHY-3002 : Step(37): len = 103987, overlap = 121.469
PHY-3002 : Step(38): len = 101881, overlap = 125.812
PHY-3002 : Step(39): len = 101778, overlap = 126.656
PHY-3002 : Step(40): len = 100391, overlap = 129.75
PHY-3002 : Step(41): len = 99726.2, overlap = 131.5
PHY-3002 : Step(42): len = 99709.5, overlap = 134.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.33246e-05
PHY-3002 : Step(43): len = 98723.1, overlap = 129.875
PHY-3002 : Step(44): len = 98524.6, overlap = 127.5
PHY-3002 : Step(45): len = 98320, overlap = 127.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.66492e-05
PHY-3002 : Step(46): len = 98192.4, overlap = 124.562
PHY-3002 : Step(47): len = 98170.7, overlap = 122.562
PHY-3002 : Step(48): len = 98164.2, overlap = 122.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.32984e-05
PHY-3002 : Step(49): len = 98680.8, overlap = 121.688
PHY-3002 : Step(50): len = 98832.8, overlap = 120.438
PHY-3002 : Step(51): len = 99301.6, overlap = 116
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000183184
PHY-3002 : Step(52): len = 99246.1, overlap = 113.781
PHY-3002 : Step(53): len = 99236.3, overlap = 113.688
PHY-3002 : Step(54): len = 99972.5, overlap = 111.156
PHY-3002 : Step(55): len = 100156, overlap = 111.281
PHY-3002 : Step(56): len = 101998, overlap = 104.938
PHY-3002 : Step(57): len = 102385, overlap = 103.844
PHY-3002 : Step(58): len = 102094, overlap = 104.344
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000366369
PHY-3002 : Step(59): len = 101930, overlap = 104.5
PHY-3002 : Step(60): len = 101871, overlap = 104.594
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014391s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (325.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103475s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.44851e-06
PHY-3002 : Step(61): len = 114479, overlap = 171.75
PHY-3002 : Step(62): len = 114789, overlap = 172.531
PHY-3002 : Step(63): len = 110989, overlap = 166.156
PHY-3002 : Step(64): len = 111159, overlap = 168.469
PHY-3002 : Step(65): len = 108381, overlap = 167.469
PHY-3002 : Step(66): len = 108307, overlap = 167.031
PHY-3002 : Step(67): len = 107030, overlap = 169.375
PHY-3002 : Step(68): len = 107087, overlap = 169.438
PHY-3002 : Step(69): len = 107082, overlap = 171.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.89703e-06
PHY-3002 : Step(70): len = 105964, overlap = 168.344
PHY-3002 : Step(71): len = 105928, overlap = 168.125
PHY-3002 : Step(72): len = 105928, overlap = 168.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.37941e-05
PHY-3002 : Step(73): len = 107062, overlap = 162.469
PHY-3002 : Step(74): len = 107208, overlap = 160.969
PHY-3002 : Step(75): len = 110577, overlap = 139.031
PHY-3002 : Step(76): len = 108925, overlap = 143.938
PHY-3002 : Step(77): len = 109834, overlap = 141.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.75881e-05
PHY-3002 : Step(78): len = 112301, overlap = 137.438
PHY-3002 : Step(79): len = 112301, overlap = 137.438
PHY-3002 : Step(80): len = 111563, overlap = 138
PHY-3002 : Step(81): len = 111533, overlap = 138.094
PHY-3002 : Step(82): len = 111503, overlap = 138.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.51762e-05
PHY-3002 : Step(83): len = 113790, overlap = 137.312
PHY-3002 : Step(84): len = 114126, overlap = 137.812
PHY-3002 : Step(85): len = 118301, overlap = 145.094
PHY-3002 : Step(86): len = 119580, overlap = 138.125
PHY-3002 : Step(87): len = 120094, overlap = 134.062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103769s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.72157e-05
PHY-3002 : Step(88): len = 121587, overlap = 250.844
PHY-3002 : Step(89): len = 122112, overlap = 251.75
PHY-3002 : Step(90): len = 121554, overlap = 251.344
PHY-3002 : Step(91): len = 121635, overlap = 249.469
PHY-3002 : Step(92): len = 121557, overlap = 244
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.44315e-05
PHY-3002 : Step(93): len = 122466, overlap = 237.188
PHY-3002 : Step(94): len = 122718, overlap = 235.969
PHY-3002 : Step(95): len = 127826, overlap = 200
PHY-3002 : Step(96): len = 131095, overlap = 185.375
PHY-3002 : Step(97): len = 126771, overlap = 183.75
PHY-3002 : Step(98): len = 126489, overlap = 182.75
PHY-3002 : Step(99): len = 124154, overlap = 187.875
PHY-3002 : Step(100): len = 123684, overlap = 187.844
PHY-3002 : Step(101): len = 123691, overlap = 183.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108298
PHY-3002 : Step(102): len = 127725, overlap = 180.188
PHY-3002 : Step(103): len = 128784, overlap = 176.812
PHY-3002 : Step(104): len = 131658, overlap = 165.344
PHY-3002 : Step(105): len = 129900, overlap = 157.812
PHY-3002 : Step(106): len = 129770, overlap = 156.844
PHY-3002 : Step(107): len = 128649, overlap = 154.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000216597
PHY-3002 : Step(108): len = 131807, overlap = 143.125
PHY-3002 : Step(109): len = 133104, overlap = 139.281
PHY-3002 : Step(110): len = 133889, overlap = 130.656
PHY-3002 : Step(111): len = 133889, overlap = 130.656
PHY-3002 : Step(112): len = 133419, overlap = 124.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000433194
PHY-3002 : Step(113): len = 134966, overlap = 123.031
PHY-3002 : Step(114): len = 135955, overlap = 122.75
PHY-3002 : Step(115): len = 137392, overlap = 116.156
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000866387
PHY-3002 : Step(116): len = 137706, overlap = 116.281
PHY-3002 : Step(117): len = 138204, overlap = 112.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00142658
PHY-3002 : Step(118): len = 138792, overlap = 110.625
PHY-3002 : Step(119): len = 139318, overlap = 110
PHY-3002 : Step(120): len = 140418, overlap = 110.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00272998
PHY-3002 : Step(121): len = 140597, overlap = 108.125
PHY-3002 : Step(122): len = 140906, overlap = 103.438
PHY-3002 : Step(123): len = 141593, overlap = 104.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00470519
PHY-3002 : Step(124): len = 141773, overlap = 102.125
PHY-3002 : Step(125): len = 142051, overlap = 100.281
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22382, tnet num: 5682, tinst num: 4904, tnode num: 28166, tedge num: 35862.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.224565s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (99.5%)

RUN-1004 : used memory is 218 MB, reserved memory is 195 MB, peak memory is 229 MB
OPT-1001 : Total overflow 325.94 peak overflow 4.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5684.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 162488, over cnt = 643(1%), over = 2552, worst = 19
PHY-1001 : End global iterations;  0.331896s wall, 0.484375s user + 0.125000s system = 0.609375s CPU (183.6%)

PHY-1001 : Congestion index: top1 = 47.11, top5 = 35.25, top10 = 28.55, top15 = 24.27.
PHY-1001 : End incremental global routing;  0.420093s wall, 0.578125s user + 0.125000s system = 0.703125s CPU (167.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131022s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.642818s wall, 0.796875s user + 0.125000s system = 0.921875s CPU (143.4%)

OPT-1001 : Current memory(MB): used = 253, reserve = 231, peak = 253.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4245/5684.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 162488, over cnt = 643(1%), over = 2552, worst = 19
PHY-1002 : len = 177320, over cnt = 427(1%), over = 1081, worst = 16
PHY-1002 : len = 186288, over cnt = 109(0%), over = 260, worst = 12
PHY-1002 : len = 189208, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 189544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320652s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (151.1%)

PHY-1001 : Congestion index: top1 = 38.92, top5 = 31.82, top10 = 27.65, top15 = 24.58.
OPT-1001 : End congestion update;  0.403096s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (143.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.101116s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (108.2%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.504363s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (136.3%)

OPT-1001 : Current memory(MB): used = 257, reserve = 235, peak = 257.
OPT-1001 : End physical optimization;  2.414786s wall, 2.703125s user + 0.156250s system = 2.859375s CPU (118.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1967 LUT to BLE ...
SYN-4008 : Packed 1967 LUT and 847 SEQ to BLE.
SYN-4003 : Packing 917 remaining SEQ's ...
SYN-4005 : Packed 509 SEQ with LUT/SLICE
SYN-4006 : 768 single LUT's are left
SYN-4006 : 408 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2375/4458 primitive instances ...
PHY-3001 : End packing;  0.252856s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2520 instances
RUN-1001 : 1174 mslices, 1175 lslices, 144 pads, 14 brams, 4 dsps
RUN-1001 : There are total 4900 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3045 nets have 2 pins
RUN-1001 : 1128 nets have [3 - 5] pins
RUN-1001 : 606 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 2518 instances, 2349 slices, 189 macros(1004 instances: 789 mslices 215 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : After packing: Len = 143860, Over = 148.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19459, tnet num: 4898, tinst num: 2518, tnode num: 23634, tedge num: 32414.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.201497s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.1%)

RUN-1004 : used memory is 262 MB, reserved memory is 241 MB, peak memory is 262 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.304141s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.15735e-05
PHY-3002 : Step(126): len = 139754, overlap = 146
PHY-3002 : Step(127): len = 138304, overlap = 144.25
PHY-3002 : Step(128): len = 132568, overlap = 163
PHY-3002 : Step(129): len = 130104, overlap = 171.25
PHY-3002 : Step(130): len = 128807, overlap = 176.75
PHY-3002 : Step(131): len = 126585, overlap = 182.75
PHY-3002 : Step(132): len = 125480, overlap = 194.5
PHY-3002 : Step(133): len = 125077, overlap = 194.75
PHY-3002 : Step(134): len = 124410, overlap = 197
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.31469e-05
PHY-3002 : Step(135): len = 126792, overlap = 190
PHY-3002 : Step(136): len = 127777, overlap = 187.25
PHY-3002 : Step(137): len = 130508, overlap = 181.25
PHY-3002 : Step(138): len = 131096, overlap = 178.75
PHY-3002 : Step(139): len = 131412, overlap = 181
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.62938e-05
PHY-3002 : Step(140): len = 134281, overlap = 166.5
PHY-3002 : Step(141): len = 135045, overlap = 165.75
PHY-3002 : Step(142): len = 138500, overlap = 152.75
PHY-3002 : Step(143): len = 139868, overlap = 142.5
PHY-3002 : Step(144): len = 140245, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.229321s wall, 0.203125s user + 0.312500s system = 0.515625s CPU (224.8%)

PHY-3001 : Trial Legalized: Len = 175657
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095334s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151135
PHY-3002 : Step(145): len = 163703, overlap = 11.25
PHY-3002 : Step(146): len = 156579, overlap = 31
PHY-3002 : Step(147): len = 153421, overlap = 38.25
PHY-3002 : Step(148): len = 151932, overlap = 45.75
PHY-3002 : Step(149): len = 151078, overlap = 50
PHY-3002 : Step(150): len = 150307, overlap = 54.25
PHY-3002 : Step(151): len = 149670, overlap = 59
PHY-3002 : Step(152): len = 149531, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00030227
PHY-3002 : Step(153): len = 150602, overlap = 57.75
PHY-3002 : Step(154): len = 151108, overlap = 56
PHY-3002 : Step(155): len = 152036, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000604539
PHY-3002 : Step(156): len = 152858, overlap = 53.5
PHY-3002 : Step(157): len = 153320, overlap = 52.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (206.8%)

PHY-3001 : Legalized: Len = 164845, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018967s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.4%)

PHY-3001 : 43 instances has been re-located, deltaX = 14, deltaY = 29, maxDist = 2.
PHY-3001 : Final: Len = 165635, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19459, tnet num: 4898, tinst num: 2518, tnode num: 23634, tedge num: 32414.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.285979s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.6%)

RUN-1004 : used memory is 260 MB, reserved memory is 241 MB, peak memory is 266 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 243/4900.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 200872, over cnt = 472(1%), over = 725, worst = 7
PHY-1002 : len = 203776, over cnt = 240(0%), over = 316, worst = 5
PHY-1002 : len = 207000, over cnt = 44(0%), over = 57, worst = 3
PHY-1002 : len = 207464, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 207792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.603561s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (152.7%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 28.77, top10 = 25.93, top15 = 23.79.
PHY-1001 : End incremental global routing;  0.721745s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (142.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124281s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.937652s wall, 1.156250s user + 0.093750s system = 1.250000s CPU (133.3%)

OPT-1001 : Current memory(MB): used = 266, reserve = 246, peak = 266.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4200/4900.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024847s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.8%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 28.77, top10 = 25.93, top15 = 23.79.
OPT-1001 : End congestion update;  0.118137s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.089559s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.7%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.207822s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.3%)

OPT-1001 : Current memory(MB): used = 269, reserve = 249, peak = 269.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.089802s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4200/4900.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025867s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.8%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 28.77, top10 = 25.93, top15 = 23.79.
PHY-1001 : End incremental global routing;  0.117644s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116393s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4200/4900.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026799s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.6%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 28.77, top10 = 25.93, top15 = 23.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.090609s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.004429s wall, 3.218750s user + 0.093750s system = 3.312500s CPU (110.3%)

RUN-1003 : finish command "place" in  14.445004s wall, 22.593750s user + 6.484375s system = 29.078125s CPU (201.3%)

RUN-1004 : used memory is 244 MB, reserved memory is 222 MB, peak memory is 269 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2520 instances
RUN-1001 : 1174 mslices, 1175 lslices, 144 pads, 14 brams, 4 dsps
RUN-1001 : There are total 4900 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3045 nets have 2 pins
RUN-1001 : 1128 nets have [3 - 5] pins
RUN-1001 : 606 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19459, tnet num: 4898, tinst num: 2518, tnode num: 23634, tedge num: 32414.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.159223s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (101.1%)

RUN-1004 : used memory is 262 MB, reserved memory is 241 MB, peak memory is 293 MB
PHY-1001 : 1174 mslices, 1175 lslices, 144 pads, 14 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4898 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 197632, over cnt = 488(1%), over = 741, worst = 6
PHY-1002 : len = 200952, over cnt = 261(0%), over = 332, worst = 5
PHY-1002 : len = 204160, over cnt = 61(0%), over = 75, worst = 4
PHY-1002 : len = 205104, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 205168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.650325s wall, 0.921875s user + 0.109375s system = 1.031250s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 33.79, top5 = 28.59, top10 = 25.78, top15 = 23.66.
PHY-1001 : End global routing;  0.756974s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (150.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 296, reserve = 276, peak = 300.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 554, reserve = 537, peak = 554.
PHY-1001 : End build detailed router design. 3.938756s wall, 3.843750s user + 0.093750s system = 3.937500s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.042423s wall, 4.046875s user + 0.000000s system = 4.046875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 588, reserve = 572, peak = 588.
PHY-1001 : End phase 1; 4.048613s wall, 4.046875s user + 0.000000s system = 4.046875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Patch 2230 net; 1.750787s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (100.0%)

PHY-1022 : len = 528152, over cnt = 209(0%), over = 209, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 591, reserve = 575, peak = 591.
PHY-1001 : End initial routed; 6.400265s wall, 9.203125s user + 0.156250s system = 9.359375s CPU (146.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4012(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.401778s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (98.1%)

PHY-1001 : Current memory(MB): used = 597, reserve = 582, peak = 597.
PHY-1001 : End phase 2; 7.802114s wall, 10.578125s user + 0.156250s system = 10.734375s CPU (137.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 528152, over cnt = 209(0%), over = 209, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.017588s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 526440, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.124638s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (188.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 526648, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.069791s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 526680, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.040425s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (309.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4012(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.397922s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 38 feed throughs used by 33 nets
PHY-1001 : End commit to database; 0.532407s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (102.7%)

PHY-1001 : Current memory(MB): used = 626, reserve = 611, peak = 626.
PHY-1001 : End phase 3; 2.343850s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (108.7%)

PHY-1003 : Routed, final wirelength = 526680
PHY-1001 : Current memory(MB): used = 627, reserve = 612, peak = 627.
PHY-1001 : End export database. 0.018800s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.1%)

PHY-1001 : End detail routing;  18.415866s wall, 21.234375s user + 0.328125s system = 21.562500s CPU (117.1%)

RUN-1003 : finish command "route" in  20.540337s wall, 23.625000s user + 0.437500s system = 24.062500s CPU (117.1%)

RUN-1004 : used memory is 569 MB, reserved memory is 554 MB, peak memory is 627 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4056   out of  19600   20.69%
#reg                     1767   out of  19600    9.02%
#le                      4464
  #lut only              2697   out of   4464   60.42%
  #reg only               408   out of   4464    9.14%
  #lut&reg               1359   out of   4464   30.44%
#dsp                        4   out of     29   13.79%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            731
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         176
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         44
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 22
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 16
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f1             14
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_14.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |4464   |3052    |1004    |1767    |14      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |660    |424     |108     |400     |2       |0       |
|    command1                          |command                                    |53     |52      |0       |45      |0       |0       |
|    control1                          |control_interface                          |99     |68      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |15     |15      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |134    |61      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |134    |61      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |18      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |22      |0       |30      |0       |0       |
|    sdram1                            |sdram                                      |4      |4       |0       |2       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |57      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |57      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |17      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |22      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |88      |64      |22      |0       |0       |
|  u_camera_init                       |camera_init                                |685    |669     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |204    |204     |0       |46      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |50      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |2568   |1589    |731     |1125    |12      |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |112     |45      |90      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |105     |45      |78      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |184    |120     |45      |84      |2       |0       |
|      u_three_martix_3                |three_martix                               |172    |113     |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |157    |106     |45      |57      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |4      |0       |0       |4       |0       |0       |
|      u_three_martix                  |three_martix                               |153    |106     |45      |53      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |723    |432     |235     |274     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |80     |50      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |235    |134     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |717    |440     |235     |255     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |496    |306     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |221    |134     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |74     |33      |14      |52      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |352    |198     |92      |180     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |135    |88      |47      |56      |0       |0       |
|      u_three_martix_2                |three_martix                               |217    |110     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |165    |123     |41      |49      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |93     |71      |22      |17      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2976  
    #2         2       621   
    #3         3       269   
    #4         4       190   
    #5        5-10     607   
    #6       11-50      91   
    #7       51-100     13   
    #8        >500      1    
  Average     2.80           

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2518
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4900, pip num: 42602
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 38
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2109 valid insts, and 131334 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.044724s wall, 42.671875s user + 0.515625s system = 43.187500s CPU (1067.7%)

RUN-1004 : used memory is 588 MB, reserved memory is 577 MB, peak memory is 756 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_170159.log"
