ARM GAS  /tmp/ccVUVm2S.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"dma.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_DMA_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_DMA_Init:
  27              	.LFB133:
  28              		.file 1 "Board/v3/Src/dma.c"
   1:Board/v3/Src/dma.c **** /**
   2:Board/v3/Src/dma.c ****   ******************************************************************************
   3:Board/v3/Src/dma.c ****   * File Name          : dma.c
   4:Board/v3/Src/dma.c ****   * Description        : This file provides code for the configuration
   5:Board/v3/Src/dma.c ****   *                      of all the requested memory to memory DMA transfers.
   6:Board/v3/Src/dma.c ****   ******************************************************************************
   7:Board/v3/Src/dma.c ****   * This notice applies to any and all portions of this file
   8:Board/v3/Src/dma.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Board/v3/Src/dma.c ****   * USER CODE END. Other portions of this file, whether 
  10:Board/v3/Src/dma.c ****   * inserted by the user or by software development tools
  11:Board/v3/Src/dma.c ****   * are owned by their respective copyright owners.
  12:Board/v3/Src/dma.c ****   *
  13:Board/v3/Src/dma.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Board/v3/Src/dma.c ****   * All rights reserved.
  15:Board/v3/Src/dma.c ****   *
  16:Board/v3/Src/dma.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Board/v3/Src/dma.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Board/v3/Src/dma.c ****   *
  19:Board/v3/Src/dma.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Board/v3/Src/dma.c ****   *    this list of conditions and the following disclaimer.
  21:Board/v3/Src/dma.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Board/v3/Src/dma.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Board/v3/Src/dma.c ****   *    and/or other materials provided with the distribution.
  24:Board/v3/Src/dma.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Board/v3/Src/dma.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Board/v3/Src/dma.c ****   *    derived from this software without specific written permission.
  27:Board/v3/Src/dma.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Board/v3/Src/dma.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Board/v3/Src/dma.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Board/v3/Src/dma.c ****   * 5. Redistribution and use of this software other than as permitted under 
ARM GAS  /tmp/ccVUVm2S.s 			page 2


  31:Board/v3/Src/dma.c ****   *    this license is void and will automatically terminate your rights under 
  32:Board/v3/Src/dma.c ****   *    this license. 
  33:Board/v3/Src/dma.c ****   *
  34:Board/v3/Src/dma.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Board/v3/Src/dma.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Board/v3/Src/dma.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Board/v3/Src/dma.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Board/v3/Src/dma.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Board/v3/Src/dma.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Board/v3/Src/dma.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Board/v3/Src/dma.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Board/v3/Src/dma.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Board/v3/Src/dma.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Board/v3/Src/dma.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Board/v3/Src/dma.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Board/v3/Src/dma.c ****   *
  47:Board/v3/Src/dma.c ****   ******************************************************************************
  48:Board/v3/Src/dma.c ****   */
  49:Board/v3/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  50:Board/v3/Src/dma.c **** #include "dma.h"
  51:Board/v3/Src/dma.c **** 
  52:Board/v3/Src/dma.c **** /* USER CODE BEGIN 0 */
  53:Board/v3/Src/dma.c **** 
  54:Board/v3/Src/dma.c **** /* USER CODE END 0 */
  55:Board/v3/Src/dma.c **** 
  56:Board/v3/Src/dma.c **** /*----------------------------------------------------------------------------*/
  57:Board/v3/Src/dma.c **** /* Configure DMA                                                              */
  58:Board/v3/Src/dma.c **** /*----------------------------------------------------------------------------*/
  59:Board/v3/Src/dma.c **** 
  60:Board/v3/Src/dma.c **** /* USER CODE BEGIN 1 */
  61:Board/v3/Src/dma.c **** 
  62:Board/v3/Src/dma.c **** /* USER CODE END 1 */
  63:Board/v3/Src/dma.c **** 
  64:Board/v3/Src/dma.c **** /** 
  65:Board/v3/Src/dma.c ****   * Enable DMA controller clock
  66:Board/v3/Src/dma.c ****   */
  67:Board/v3/Src/dma.c **** void MX_DMA_Init(void) 
  68:Board/v3/Src/dma.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  69:Board/v3/Src/dma.c ****   /* DMA controller clock enable */
  70:Board/v3/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  41              		.loc 1 70 3 view .LVU1
  42              	.LBB2:
  43              		.loc 1 70 3 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0094     		str	r4, [sp]
ARM GAS  /tmp/ccVUVm2S.s 			page 3


  46              		.loc 1 70 3 view .LVU3
  47 0008 224B     		ldr	r3, .L3
  48 000a 1A6B     		ldr	r2, [r3, #48]
  49 000c 42F40012 		orr	r2, r2, #2097152
  50 0010 1A63     		str	r2, [r3, #48]
  51              		.loc 1 70 3 view .LVU4
  52 0012 1A6B     		ldr	r2, [r3, #48]
  53 0014 02F40012 		and	r2, r2, #2097152
  54 0018 0092     		str	r2, [sp]
  55              		.loc 1 70 3 view .LVU5
  56 001a 009A     		ldr	r2, [sp]
  57              	.LBE2:
  58              		.loc 1 70 3 view .LVU6
  71:Board/v3/Src/dma.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
  59              		.loc 1 71 3 view .LVU7
  60              	.LBB3:
  61              		.loc 1 71 3 view .LVU8
  62 001c 0194     		str	r4, [sp, #4]
  63              		.loc 1 71 3 view .LVU9
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 42F48002 		orr	r2, r2, #4194304
  66 0024 1A63     		str	r2, [r3, #48]
  67              		.loc 1 71 3 view .LVU10
  68 0026 1B6B     		ldr	r3, [r3, #48]
  69 0028 03F48003 		and	r3, r3, #4194304
  70 002c 0193     		str	r3, [sp, #4]
  71              		.loc 1 71 3 view .LVU11
  72 002e 019B     		ldr	r3, [sp, #4]
  73              	.LBE3:
  74              		.loc 1 71 3 view .LVU12
  72:Board/v3/Src/dma.c **** 
  73:Board/v3/Src/dma.c ****   /* DMA interrupt init */
  74:Board/v3/Src/dma.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
  75:Board/v3/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 4, 0); // SPI RX - must have lower priority than SPI TX
  75              		.loc 1 75 3 view .LVU13
  76 0030 2246     		mov	r2, r4
  77 0032 0421     		movs	r1, #4
  78 0034 0B20     		movs	r0, #11
  79 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL0:
  76:Board/v3/Src/dma.c ****                                                  // and higher priority than the control loop handl
  77:Board/v3/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
  81              		.loc 1 77 3 view .LVU14
  82 003a 0B20     		movs	r0, #11
  83 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  84              	.LVL1:
  78:Board/v3/Src/dma.c ****   /* DMA1_Stream2_IRQn interrupt configuration */
  79:Board/v3/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 10, 0);
  85              		.loc 1 79 3 view .LVU15
  86 0040 2246     		mov	r2, r4
  87 0042 0A21     		movs	r1, #10
  88 0044 0D20     		movs	r0, #13
  89 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  90              	.LVL2:
  80:Board/v3/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
  91              		.loc 1 80 3 view .LVU16
  92 004a 0D20     		movs	r0, #13
ARM GAS  /tmp/ccVUVm2S.s 			page 4


  93 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  94              	.LVL3:
  81:Board/v3/Src/dma.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
  82:Board/v3/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 10, 0);
  95              		.loc 1 82 3 view .LVU17
  96 0050 2246     		mov	r2, r4
  97 0052 0A21     		movs	r1, #10
  98 0054 0F20     		movs	r0, #15
  99 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 100              	.LVL4:
  83:Board/v3/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 101              		.loc 1 83 3 view .LVU18
 102 005a 0F20     		movs	r0, #15
 103 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 104              	.LVL5:
  84:Board/v3/Src/dma.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
  85:Board/v3/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 10, 0);
 105              		.loc 1 85 3 view .LVU19
 106 0060 2246     		mov	r2, r4
 107 0062 0A21     		movs	r1, #10
 108 0064 1020     		movs	r0, #16
 109 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110              	.LVL6:
  86:Board/v3/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 111              		.loc 1 86 3 view .LVU20
 112 006a 1020     		movs	r0, #16
 113 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 114              	.LVL7:
  87:Board/v3/Src/dma.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
  88:Board/v3/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 10, 0);
 115              		.loc 1 88 3 view .LVU21
 116 0070 2246     		mov	r2, r4
 117 0072 0A21     		movs	r1, #10
 118 0074 1120     		movs	r0, #17
 119 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 120              	.LVL8:
  89:Board/v3/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 121              		.loc 1 89 3 view .LVU22
 122 007a 1120     		movs	r0, #17
 123 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 124              	.LVL9:
  90:Board/v3/Src/dma.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
  91:Board/v3/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 3, 0); // SPI TX - must have higher priority than SPI RX
 125              		.loc 1 91 3 view .LVU23
 126 0080 2246     		mov	r2, r4
 127 0082 0321     		movs	r1, #3
 128 0084 2F20     		movs	r0, #47
 129 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 130              	.LVL10:
  92:Board/v3/Src/dma.c ****                                                  // and higher priority than the control loop handl
  93:Board/v3/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 131              		.loc 1 93 3 view .LVU24
 132 008a 2F20     		movs	r0, #47
 133 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 134              	.LVL11:
  94:Board/v3/Src/dma.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
  95:Board/v3/Src/dma.c ****   // Dear STM, no we _don't_ want to fire an interrupt for this DMA
ARM GAS  /tmp/ccVUVm2S.s 			page 5


  96:Board/v3/Src/dma.c ****   // (it's not possible to deselect this in CubeMX)
  97:Board/v3/Src/dma.c ****   //HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
  98:Board/v3/Src/dma.c ****   //HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
  99:Board/v3/Src/dma.c **** 
 100:Board/v3/Src/dma.c **** }
 135              		.loc 1 100 1 is_stmt 0 view .LVU25
 136 0090 02B0     		add	sp, sp, #8
 137              	.LCFI2:
 138              		.cfi_def_cfa_offset 8
 139              		@ sp needed
 140 0092 10BD     		pop	{r4, pc}
 141              	.L4:
 142              		.align	2
 143              	.L3:
 144 0094 00380240 		.word	1073887232
 145              		.cfi_endproc
 146              	.LFE133:
 148              		.text
 149              	.Letext0:
 150              		.file 2 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 151              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 152              		.file 4 "ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 153              		.file 5 "ThirdParty/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccVUVm2S.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/ccVUVm2S.s:20     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccVUVm2S.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccVUVm2S.s:144    .text.MX_DMA_Init:0000000000000094 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
