### Fine-grain Reconfigurable Fabrics
 - POSH [OpenFPGA](https://github.com/LNIS-Projects/OpenFPGA) (UofU)
   - A FPGA IP generator using XML-based architecture description including three parts: FPGA-Verilog, FPGA-SPICE, FPGA-Bitstream.
 - [Archipelago](https://github.com/haojunliu/OpenFPGA) (Berkeley)
   - A parameterizable and user expandable FPGA with toolflow support
 - [PRGA](https://prga.readthedocs.io/en/latest/) (Princeton University)
   - A customizable, scalable, versatile, extensible open-source framework for building and using custom FPGAs
 - [ZUMA](https://github.com/adbrant/zuma-fpga) (UBC)
   - Fine Grain FPGA Overlay Architecture and Tools
 - [literate-broccoli](https://github.com/ueliem/literate-broccoli) (Will Long)
   - An open source FPGA architecture
   - https://hackaday.io/project/12151-open-source-fpga
 - [Tritoncore](https://github.com/JackDavidson/OpenFPGACore-TritonCore) (Jack Davidson)
   - A very simple and minimal FPGA that is implemented in CHISEL
   - Jack Davidson's undergrad project at UCSD
 - [Trollstigen FPGA](http://www.ee.columbia.edu/~kinget/EE6350_S16/04_FPGA_Tom_Robert_Harrison_Guanshun/index.html) (Blayne Kettlewell, Tom Cheng, Harrison Liew, Guanshun Yu)
   - Another very simple and minimal FPGA that is implemented in CHISEL.
   - The author's VLSI Design Lab (E6350) course project.

### Coarse-grain Reconfigurable Fabrics
 - [garnet](https://github.com/StanfordAHA/garnet) (Stanford)
   - Garnet is a framework to investigate and experiment with implementing CGRA using new generator infrastructure.
 - [CGRA-ME](http://cgra-me.ece.utoronto.ca/) (Toronto)
   - An architectural modelling and exploration (ME) framework
 - [CCF](https://github.com/cmlasu/ccf) (ASU)
   - CCF (CGRA Compilation Framework) is an end-to-end prototype demonstrating the code generation and simulation process for CGRA accelerators. 
 - [CML-CGRA](https://github.com/hoangt/cml-cgra) (ASU)
   - SMRA v2.0 (or Software Managed Reconfigurable Accelerator) is initiative of the compiler-microarchitecture lab to boost and promote development of reconfigurable accelerators, containing REGIMap, Instruction Generator/Compiler Backend and Architectural Simulator (gem5). 
