"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7711],{4979:(t,e,o)=>{o.r(e),o.d(e,{assets:()=>i,contentTitle:()=>a,default:()=>p,frontMatter:()=>s,metadata:()=>r,toc:()=>u});const r=JSON.parse('{"id":"projects/project-mcu-datalogger/introduction","title":"Project - Introduction","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/introduction.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/introduction","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/introduction","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/09_projects/02_project-mcu-datalogger/introduction.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Git, setup in a 2-layer PCB branch","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/git-2layer-branch"},"next":{"title":"Layout 2 - Outline and Constraints","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/layout-outline-constraints"}}');var n=o(4848),c=o(8453);const s={},a="Project - Introduction",i={},u=[];function d(t){const e={h1:"h1",header:"header",...(0,c.R)(),...t.components};return(0,n.jsx)(e.header,{children:(0,n.jsx)(e.h1,{id:"project---introduction",children:"Project - Introduction"})})}function p(t={}){const{wrapper:e}={...(0,c.R)(),...t.components};return e?(0,n.jsx)(e,{...t,children:(0,n.jsx)(d,{...t})}):d(t)}},8453:(t,e,o)=>{o.d(e,{R:()=>s,x:()=>a});var r=o(6540);const n={},c=r.createContext(n);function s(t){const e=r.useContext(c);return r.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function a(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(n):t.components||n:s(t.components),r.createElement(c.Provider,{value:e},t.children)}}}]);