{"Source Block": ["oh/emesh/hdl/ememory.v@76:86@HdlStmAssign", "   assign mem_rd = (access_in & ~write_in & ~wait_all);   \n\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_all = (wait_random | wait_in);\n   assign wait_out = wait_all;// & access_in\n   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     \n\n   //Shift up\n"], "Clone Blocks": [["oh/emesh/hdl/ememory.v@70:80", "\t// Inputs\n\t.packet_in\t\t\t(packet_in[PW-1:0]));\n   \n      \n   //Access-in\n   assign en     =  access_in & ~wait_all & ~wait_all;\n   assign mem_rd = (access_in & ~write_in & ~wait_all);   \n\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_all = (wait_random | wait_in);\n"], ["oh/emesh/hdl/ememory.v@71:81", "\t.packet_in\t\t\t(packet_in[PW-1:0]));\n   \n      \n   //Access-in\n   assign en     =  access_in & ~wait_all & ~wait_all;\n   assign mem_rd = (access_in & ~write_in & ~wait_all);   \n\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_all = (wait_random | wait_in);\n   assign wait_out = wait_all;// & access_in\n"], ["oh/emesh/hdl/ememory.v@75:85", "   assign en     =  access_in & ~wait_all & ~wait_all;\n   assign mem_rd = (access_in & ~write_in & ~wait_all);   \n\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_all = (wait_random | wait_in);\n   assign wait_out = wait_all;// & access_in\n   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     \n\n"]], "Diff Content": {"Delete": [[81, "   assign wait_out = wait_all;// & access_in\n"]], "Add": [[81, "   assign ready_all = (ready_random | ready_in);\n"], [81, "   assign readt_out = ready_all;// & access_in\n"]]}}