$date
	Mon Oct 16 11:23:49 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module probador_conv_tb $end
$var wire 32 ! in_data [31:0] $end
$var wire 2 " PCLK [1:0] $end
$var wire 8 # OUT_DATA [7:0] $end
$var wire 1 $ MODO $end
$var wire 1 % ENB $end
$var wire 1 & CLK $end
$scope module conv $end
$var wire 32 ' in [31:0] $end
$var wire 2 ( PCLK [1:0] $end
$var wire 1 $ MODO $end
$var wire 1 % ENB $end
$var wire 1 & CLK $end
$var reg 2 ) bits [1:0] $end
$var reg 8 * out_8 [7:0] $end
$upscope $end
$scope module p $end
$var reg 1 & CLK $end
$var reg 1 % ENB $end
$var reg 1 $ MODO $end
$var reg 2 + PCLK [1:0] $end
$var reg 32 , in [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
bx '
0&
0%
x$
bx #
bx "
bx !
$end
#5
1&
#10
0&
#15
1&
#20
0&
1%
#25
1&
#30
0&
#35
1&
#40
b11 )
0&
b1111000000001111111101010101 !
b1111000000001111111101010101 '
b1111000000001111111101010101 ,
b0 "
b0 (
b0 +
1$
#45
b10 )
b1111 #
b1111 *
1&
#50
0&
#55
b1 )
b0 #
b0 *
1&
#60
0&
#65
b0 )
b11111111 #
b11111111 *
1&
#70
0&
#75
b1010101 #
b1010101 *
1&
#80
b11 )
0&
b11000011101010 !
b11000011101010 '
b11000011101010 ,
b1 "
b1 (
b1 +
#85
b10 )
b0 #
b0 *
1&
#90
0&
#95
b1 )
1&
#100
0&
#105
b0 )
b110000 #
b110000 *
1&
#110
0&
#115
b11101010 #
b11101010 *
1&
#120
b11 )
0&
b10101110 !
b10101110 '
b10101110 ,
b10 "
b10 (
b10 +
#125
b10 )
b0 #
b0 *
1&
#130
0&
#135
b1 )
1&
#140
0&
#145
b0 )
1&
#150
0&
#155
b10101110 #
b10101110 *
1&
#160
0&
#165
1&
#170
0&
#175
1&
#180
0&
#185
1&
#190
0&
#195
1&
#200
0&
#205
1&
#210
0&
#215
1&
#220
0&
#225
1&
#230
0&
#235
1&
#240
0&
#245
1&
#250
0&
#255
1&
#260
0&
#265
1&
#270
0&
