// Seed: 1307002727
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4 = id_4;
  assign id_2 = id_2;
  id_5(
      .id_0(1), .id_1(1)
  );
  assign id_4 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign id_7[1] = id_3;
endmodule
