

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Fri Apr 26 02:29:48 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution13 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_388  |equalizer_Pipeline_Shift_Accumulate_Loop  |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_398        |equalizer_Pipeline_Coef_Clear_Loop        |      108|      108|  1.080 us|  1.080 us|  108|  108|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_49_1_fu_405        |equalizer_Pipeline_VITIS_LOOP_49_1        |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop     |        ?|        ?|   2 ~ 467|          -|          -|     ?|        no|
        | + Coef_Read_Loop  |      354|      354|       118|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 20 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 21 2 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 17 
20 --> 15 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 22 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 23 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 24 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 25 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 26 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 27 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%read_coefs = alloca i32 1"   --->   Operation 28 'alloca' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 29 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 30 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 31 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 33 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:81]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln" [equalizer.cpp:81]   --->   Operation 55 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln81" [equalizer.cpp:81]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%store_ln27 = store i32 0, i32 %state" [equalizer.cpp:27]   --->   Operation 57 'store' 'store_ln27' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln27 = store i1 0, i1 %read_coefs" [equalizer.cpp:27]   --->   Operation 58 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 59 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 60 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 61 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 62 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 63 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 64 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 65 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%state_1 = load i32 %state"   --->   Operation 66 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [equalizer.cpp:18]   --->   Operation 67 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 68 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 69 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 70 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 71 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 72 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 73 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 75 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.95ns)   --->   "%switch_ln30 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %sw.bb2, i32 4096, void %for.inc44.preheader" [equalizer.cpp:30]   --->   Operation 76 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 77 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 77 'call' 'call_ln0' <Predicate = (state_1 == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%read_coefs_load = load i1 %read_coefs" [equalizer.cpp:38]   --->   Operation 78 'load' 'read_coefs_load' <Predicate = (state_1 == 17)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln38 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end24" [equalizer.cpp:38]   --->   Operation 79 'br' 'br_ln38' <Predicate = (state_1 == 17)> <Delay = 1.58>
ST_2 : Operation 80 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 80 'call' 'call_ln0' <Predicate = (state_1 == 17 & !read_coefs_load)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:32]   --->   Operation 81 'icmp' 'icmp_ln32' <Predicate = (state_1 == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln32, i32 17, i32 0" [equalizer.cpp:17]   --->   Operation 82 'select' 'select_ln17' <Predicate = (state_1 == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln97 = br i1 %tmp_last_V, void %sw.bb.if.end67_crit_edge, void %while.end" [equalizer.cpp:97]   --->   Operation 83 'br' 'br_ln97' <Predicate = (state_1 == 0)> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.82ns)   --->   "%store_ln97 = store i32 %select_ln17, i32 %state" [equalizer.cpp:97]   --->   Operation 84 'store' 'store_ln97' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 1.82>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end67" [equalizer.cpp:97]   --->   Operation 85 'br' 'br_ln97' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln97 = br i1 %tmp_last_V, void %if.end67, void %while.end" [equalizer.cpp:97]   --->   Operation 86 'br' 'br_ln97' <Predicate = (state_1 != 0 & state_1 != 17 & state_1 != 4096)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 88 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 88 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln82 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:82]   --->   Operation 89 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 90 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 90 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 91 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 91 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 92 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 92 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 93 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 93 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 94 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 95 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 95 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:81]   --->   Operation 96 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:81]   --->   Operation 97 'mul' 'mul_ln81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:81]   --->   Operation 98 'mul' 'mul_ln81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 99 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln81, i32 %accumulate_loc_load" [equalizer.cpp:81]   --->   Operation 100 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 101 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 102 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 102 'write' 'write_ln304' <Predicate = (state_1 == 4096)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln97 = br i1 %tmp_last_V, void %for.inc44.preheader.if.end67_crit_edge, void %while.end" [equalizer.cpp:97]   --->   Operation 103 'br' 'br_ln97' <Predicate = (state_1 == 4096)> <Delay = 1.58>
ST_15 : Operation 104 [1/1] (1.82ns)   --->   "%store_ln97 = store i32 4096, i32 %state" [equalizer.cpp:97]   --->   Operation 104 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 1.82>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln97 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:97]   --->   Operation 105 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln97 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:97]   --->   Operation 106 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln97 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:97]   --->   Operation 107 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln97 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:97]   --->   Operation 108 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln97 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:97]   --->   Operation 109 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:97]   --->   Operation 110 'store' 'store_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end67" [equalizer.cpp:97]   --->   Operation 111 'br' 'br_ln97' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 112 'br' 'br_ln27' <Predicate = (state_1 != 17 & !tmp_last_V) | (state_1 == 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end24, i1 %tmp_dest_V, void %for.inc44.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 113 'phi' 'tmp_dest_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end24, i1 %tmp_id_V, void %for.inc44.preheader, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 114 'phi' 'tmp_id_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end24, i1 %tmp_user_V, void %for.inc44.preheader, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 115 'phi' 'tmp_user_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end24, i4 %tmp_strb_V, void %for.inc44.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 116 'phi' 'tmp_strb_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end24, i4 %tmp_keep_V, void %for.inc44.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 117 'phi' 'tmp_keep_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end24, i32 %accumulate, void %for.inc44.preheader, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 118 'phi' 'tmp_data_V_5' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 119 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 119 'write' 'write_ln304' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 2> <Delay = 1.58>
ST_16 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 121 [1/1] (1.58ns)   --->   "%br_ln46 = br void %VITIS_LOOP_49_1" [equalizer.cpp:46]   --->   Operation 121 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 17 <SV = 3> <Delay = 4.47>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%j = phi i2 %j_1, void %VITIS_LOOP_49_1.split, i2 0, void %for.inc.preheader"   --->   Operation 122 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_49_1.split, i32 %tmp_data_V, void %for.inc.preheader"   --->   Operation 123 'phi' 'coef_scale' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%p_4_0_0_0132_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_49_1.split, i1 0, void %for.inc.preheader"   --->   Operation 124 'phi' 'p_4_0_0_0132_phi' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.95ns)   --->   "%icmp_ln46 = icmp_eq  i2 %j, i2 3" [equalizer.cpp:46]   --->   Operation 125 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 126 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, i2 1" [equalizer.cpp:46]   --->   Operation 127 'add' 'j_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %VITIS_LOOP_49_1.split, void %if.end24.loopexit" [equalizer.cpp:46]   --->   Operation 128 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 129 'wait' 'empty_24' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 130 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_49_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 130 'call' 'call_ln283' <Predicate = (!icmp_ln46)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 131 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end24"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 18 <SV = 4> <Delay = 0.00>
ST_18 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_49_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 132 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 5> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:15]   --->   Operation 133 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 134 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 135 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_26"   --->   Operation 136 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty_26"   --->   Operation 137 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln46 = br void %VITIS_LOOP_49_1" [equalizer.cpp:46]   --->   Operation 138 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 5.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0132_phi, void %if.end24.loopexit"   --->   Operation 139 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln64)   --->   "%tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end24.loopexit"   --->   Operation 140 'phi' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln64 = icmp_eq  i32 %tmp_data_V_2, i32 43962" [equalizer.cpp:64]   --->   Operation 141 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (0.70ns)   --->   "%select_ln17_1 = select i1 %icmp_ln64, i32 4096, i32 17" [equalizer.cpp:17]   --->   Operation 142 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln97 = br i1 %tmp_last_V_1, void %if.end24.if.end67_crit_edge, void %while.end" [equalizer.cpp:97]   --->   Operation 143 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 144 [1/1] (1.82ns)   --->   "%store_ln97 = store i32 %select_ln17_1, i32 %state" [equalizer.cpp:97]   --->   Operation 144 'store' 'store_ln97' <Predicate = (!tmp_last_V_1)> <Delay = 1.82>
ST_20 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 1, i1 %read_coefs" [equalizer.cpp:97]   --->   Operation 145 'store' 'store_ln97' <Predicate = (!tmp_last_V_1)> <Delay = 1.58>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end67" [equalizer.cpp:97]   --->   Operation 146 'br' 'br_ln97' <Predicate = (!tmp_last_V_1)> <Delay = 0.00>

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 147 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 147 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [equalizer.cpp:103]   --->   Operation 148 'ret' 'ret_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca           ) [ 0011111111111111111110]
tmp_out_keep_V      (alloca           ) [ 0011111111111111111110]
tmp_out_strb_V      (alloca           ) [ 0011111111111111111110]
tmp_out_user_V      (alloca           ) [ 0011111111111111111110]
tmp_out_id_V        (alloca           ) [ 0011111111111111111110]
tmp_out_dest_V      (alloca           ) [ 0011111111111111111110]
read_coefs          (alloca           ) [ 0111111111111111111110]
state               (alloca           ) [ 0111111111111111111110]
coefs_read          (read             ) [ 0011111111111111111110]
accumulate_loc      (alloca           ) [ 0011111111111111111110]
spectopmodule_ln3   (spectopmodule    ) [ 0000000000000000000000]
specinterface_ln3   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
trunc_ln            (partselect       ) [ 0000000000000000000000]
sext_ln81           (sext             ) [ 0000000000000000000000]
gmem_addr           (getelementptr    ) [ 0011111111111111111110]
store_ln27          (store            ) [ 0000000000000000000000]
store_ln27          (store            ) [ 0000000000000000000000]
br_ln27             (br               ) [ 0000000000000000000000]
tmp_out_data_V_1    (load             ) [ 0011111111111111111110]
tmp_out_keep_V_1    (load             ) [ 0011111111111111111110]
tmp_out_strb_V_1    (load             ) [ 0011111111111111111110]
tmp_out_user_V_1    (load             ) [ 0011111111111111111110]
tmp_out_id_V_1      (load             ) [ 0011111111111111111110]
tmp_out_dest_V_1    (load             ) [ 0011111111111111111110]
state_1             (load             ) [ 0011111111111111111110]
specloopname_ln18   (specloopname     ) [ 0000000000000000000000]
empty               (read             ) [ 0000000000000000000000]
tmp_data_V          (extractvalue     ) [ 0011111111111111111110]
tmp_keep_V          (extractvalue     ) [ 0011111111111111111110]
tmp_strb_V          (extractvalue     ) [ 0011111111111111111110]
tmp_user_V          (extractvalue     ) [ 0011111111111111111110]
tmp_last_V          (extractvalue     ) [ 0011111111111111111110]
tmp_id_V            (extractvalue     ) [ 0011111111111111111110]
tmp_dest_V          (extractvalue     ) [ 0011111111111111111110]
switch_ln30         (switch           ) [ 0000000000000000000000]
read_coefs_load     (load             ) [ 0011111111111111111110]
br_ln38             (br               ) [ 0011111111111111111110]
icmp_ln32           (icmp             ) [ 0000000000000000000000]
select_ln17         (select           ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0011111111111111111110]
store_ln97          (store            ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0011111111111111111110]
call_ln0            (call             ) [ 0000000000000000000000]
store_ln82          (store            ) [ 0000000000000000000000]
gmem_load_1_req     (readreq          ) [ 0000000000000000000000]
gmem_addr_read      (read             ) [ 0000000000001100000000]
mul_ln81            (mul              ) [ 0000000000000010000000]
accumulate_loc_load (load             ) [ 0000000000000000000000]
accumulate          (add              ) [ 0010000000000001111110]
write_ln304         (write            ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0000000000000000000000]
br_ln27             (br               ) [ 0000000000000000000000]
tmp_dest_V_1        (phi              ) [ 0001111111111111000001]
tmp_id_V_1          (phi              ) [ 0001111111111111000001]
tmp_user_V_1        (phi              ) [ 0001111111111111000001]
tmp_strb_V_1        (phi              ) [ 0001111111111111000001]
tmp_keep_V_1        (phi              ) [ 0001111111111111000001]
tmp_data_V_5        (phi              ) [ 0001111111111111000001]
call_ln0            (call             ) [ 0000000000000000000000]
br_ln46             (br               ) [ 0011111111111111111110]
j                   (phi              ) [ 0000000000000000010000]
coef_scale          (phi              ) [ 0011111111111111011010]
p_4_0_0_0132_phi    (phi              ) [ 0011111111111111010010]
icmp_ln46           (icmp             ) [ 0011111111111111111110]
empty_23            (speclooptripcount) [ 0000000000000000000000]
j_1                 (add              ) [ 0011111111111111111110]
br_ln46             (br               ) [ 0000000000000000000000]
empty_24            (wait             ) [ 0000000000000000000000]
br_ln0              (br               ) [ 0011111111111111111110]
call_ln283          (call             ) [ 0000000000000000000000]
specloopname_ln15   (specloopname     ) [ 0000000000000000000000]
empty_25            (wait             ) [ 0000000000000000000000]
empty_26            (read             ) [ 0000000000000000000000]
tmp_data_V_4        (extractvalue     ) [ 0011111111111111111110]
tmp_last_V_2        (extractvalue     ) [ 0011111111111111111110]
br_ln46             (br               ) [ 0011111111111111111110]
tmp_last_V_1        (phi              ) [ 0011111111111111111110]
tmp_data_V_2        (phi              ) [ 0000000000000000000010]
icmp_ln64           (icmp             ) [ 0000000000000000000000]
select_ln17_1       (select           ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0011111111111111111110]
store_ln97          (store            ) [ 0000000000000000000000]
store_ln97          (store            ) [ 0000000000000000000000]
br_ln97             (br               ) [ 0000000000000000000000]
write_ln304         (write            ) [ 0000000000000000000000]
ret_ln103           (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Coef_Clear_Loop"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_49_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_out_data_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_out_keep_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_out_strb_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_out_user_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_out_id_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_out_dest_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="read_coefs_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_coefs/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="accumulate_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="coefs_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="44" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="0"/>
<pin id="183" dir="0" index="6" bw="1" slack="0"/>
<pin id="184" dir="0" index="7" bw="1" slack="0"/>
<pin id="185" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_26/19 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="3"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="10"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="4" slack="0"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="1" slack="0"/>
<pin id="213" dir="0" index="6" bw="1" slack="0"/>
<pin id="214" dir="0" index="7" bw="1" slack="0"/>
<pin id="215" dir="0" index="8" bw="32" slack="0"/>
<pin id="216" dir="0" index="9" bw="4" slack="0"/>
<pin id="217" dir="0" index="10" bw="4" slack="0"/>
<pin id="218" dir="0" index="11" bw="1" slack="0"/>
<pin id="219" dir="0" index="12" bw="1" slack="0"/>
<pin id="220" dir="0" index="13" bw="1" slack="0"/>
<pin id="221" dir="0" index="14" bw="1" slack="0"/>
<pin id="222" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 write_ln304/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln82_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_dest_V_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_dest_V_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="1" slack="13"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="250" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/15 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_id_V_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_id_V_1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="1" slack="13"/>
<pin id="264" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="266" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/15 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_user_V_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_user_V_1_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="1" slack="13"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="282" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/15 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_strb_V_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_strb_V_1_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="4" bw="4" slack="13"/>
<pin id="296" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="298" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/15 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_keep_V_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_keep_V_1_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="4" bw="4" slack="13"/>
<pin id="312" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="314" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/15 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_data_V_5_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_data_V_5_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="32" slack="1"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_5/15 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="1"/>
<pin id="336" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/17 "/>
</bind>
</comp>

<comp id="345" class="1005" name="coef_scale_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_scale (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="coef_scale_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="2"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coef_scale/17 "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_4_0_0_0132_phi_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_4_0_0_0132_phi (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_4_0_0_0132_phi_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4_0_0_0132_phi/17 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_last_V_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="10"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_last_V_1_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="3"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/20 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_data_V_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_data_V_2_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="3"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="32" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_2/20 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="64" slack="1"/>
<pin id="392" dir="0" index="3" bw="32" slack="1"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="64" slack="1"/>
<pin id="402" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_49_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="0" index="3" bw="4" slack="0"/>
<pin id="410" dir="0" index="4" bw="4" slack="0"/>
<pin id="411" dir="0" index="5" bw="1" slack="0"/>
<pin id="412" dir="0" index="6" bw="1" slack="0"/>
<pin id="413" dir="0" index="7" bw="1" slack="0"/>
<pin id="414" dir="0" index="8" bw="1" slack="0"/>
<pin id="415" dir="0" index="9" bw="32" slack="0"/>
<pin id="416" dir="0" index="10" bw="64" slack="3"/>
<pin id="417" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/17 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="44" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_4/19 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="44" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_2/19 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="62" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="7" slack="0"/>
<pin id="441" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln81_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="62" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="gmem_addr_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="62" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln27_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln27_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_out_data_V_1_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_out_keep_V_1_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_out_strb_V_1_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_out_user_V_1_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_out_id_V_1_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_out_dest_V_1_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="state_1_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_keep_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="44" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_strb_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="44" slack="0"/>
<pin id="493" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_user_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="44" slack="0"/>
<pin id="497" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_id_V_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="44" slack="0"/>
<pin id="501" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_dest_V_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="44" slack="0"/>
<pin id="505" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="read_coefs_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_coefs_load/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln32_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="17" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln17_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln97_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="10"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="accumulate_loc_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="13"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="accumulate_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln97_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="14"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln97_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="13"/>
<pin id="549" dir="0" index="1" bw="1" slack="14"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln97_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="13"/>
<pin id="553" dir="0" index="1" bw="1" slack="14"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln97_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="13"/>
<pin id="557" dir="0" index="1" bw="1" slack="14"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln97_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="13"/>
<pin id="561" dir="0" index="1" bw="4" slack="14"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln97_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="13"/>
<pin id="565" dir="0" index="1" bw="4" slack="14"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln97_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="32" slack="14"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln46_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/17 "/>
</bind>
</comp>

<comp id="577" class="1004" name="j_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/17 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln64_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="17" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/20 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln17_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="14" slack="0"/>
<pin id="592" dir="0" index="2" bw="6" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/20 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln97_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="4"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/20 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln97_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="4"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/20 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_out_data_V_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_out_keep_V_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_out_strb_V_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_out_user_V_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_out_id_V_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_out_dest_V_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="643" class="1005" name="read_coefs_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="read_coefs "/>
</bind>
</comp>

<comp id="650" class="1005" name="state_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="659" class="1005" name="coefs_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="accumulate_loc_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="672" class="1005" name="gmem_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="state_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="13"/>
<pin id="698" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_data_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_keep_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="12"/>
<pin id="710" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_strb_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="12"/>
<pin id="717" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_user_V_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="12"/>
<pin id="724" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_last_V_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="3"/>
<pin id="731" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_id_V_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="12"/>
<pin id="737" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_dest_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="12"/>
<pin id="744" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="752" class="1005" name="gmem_addr_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="mul_ln81_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln81 "/>
</bind>
</comp>

<comp id="762" class="1005" name="accumulate_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="772" class="1005" name="j_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_data_V_4_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_last_V_2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="92" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="199"><net_src comp="104" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="108" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="223"><net_src comp="110" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="206" pin=12"/></net>

<net id="237"><net_src comp="106" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="206" pin=14"/></net>

<net id="252"><net_src comp="242" pin="8"/><net_sink comp="206" pin=14"/></net>

<net id="253"><net_src comp="242" pin="8"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="206" pin=13"/></net>

<net id="268"><net_src comp="258" pin="8"/><net_sink comp="206" pin=13"/></net>

<net id="269"><net_src comp="258" pin="8"/><net_sink comp="254" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="206" pin=11"/></net>

<net id="284"><net_src comp="274" pin="8"/><net_sink comp="206" pin=11"/></net>

<net id="285"><net_src comp="274" pin="8"/><net_sink comp="270" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="206" pin=10"/></net>

<net id="300"><net_src comp="290" pin="8"/><net_sink comp="206" pin=10"/></net>

<net id="301"><net_src comp="290" pin="8"/><net_sink comp="286" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="206" pin=9"/></net>

<net id="316"><net_src comp="306" pin="8"/><net_sink comp="206" pin=9"/></net>

<net id="317"><net_src comp="306" pin="8"/><net_sink comp="302" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="332"><net_src comp="322" pin="8"/><net_sink comp="206" pin=8"/></net>

<net id="333"><net_src comp="322" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="337"><net_src comp="114" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="354"><net_src comp="348" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="358"><net_src comp="116" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="376"><net_src comp="355" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="387"><net_src comp="345" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="98" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="0" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="403"><net_src comp="100" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="0" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="418"><net_src comp="128" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="419"><net_src comp="0" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="421"><net_src comp="20" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="405" pin=4"/></net>

<net id="423"><net_src comp="24" pin="0"/><net_sink comp="405" pin=5"/></net>

<net id="424"><net_src comp="26" pin="0"/><net_sink comp="405" pin=6"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="405" pin=7"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="405" pin=8"/></net>

<net id="427"><net_src comp="348" pin="4"/><net_sink comp="405" pin=9"/></net>

<net id="431"><net_src comp="176" pin="8"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="176" pin="8"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="80" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="170" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="84" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="490"><net_src comp="176" pin="8"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="176" pin="8"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="176" pin="8"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="176" pin="8"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="176" pin="8"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="428" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="102" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="46" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="541"><net_src comp="536" pin="2"/><net_sink comp="206" pin=8"/></net>

<net id="546"><net_src comp="96" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="575"><net_src comp="338" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="118" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="338" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="124" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="381" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="132" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="94" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="112" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="134" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="616"><net_src comp="138" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="622"><net_src comp="142" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="628"><net_src comp="146" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="634"><net_src comp="150" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="640"><net_src comp="154" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="646"><net_src comp="158" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="653"><net_src comp="162" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="662"><net_src comp="170" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="405" pin=10"/></net>

<net id="669"><net_src comp="166" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="675"><net_src comp="450" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="699"><net_src comp="484" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="428" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="711"><net_src comp="487" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="206" pin=9"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="718"><net_src comp="491" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="206" pin=10"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="725"><net_src comp="495" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="206" pin=11"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="732"><net_src comp="432" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="206" pin=12"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="738"><net_src comp="499" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="206" pin=13"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="745"><net_src comp="503" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="206" pin=14"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="755"><net_src comp="201" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="760"><net_src comp="529" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="765"><net_src comp="536" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="775"><net_src comp="577" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="780"><net_src comp="428" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="785"><net_src comp="432" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="359" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 16 17 18 }
	Port: output_r_V_data_V | {15 21 }
	Port: output_r_V_keep_V | {15 21 }
	Port: output_r_V_strb_V | {15 21 }
	Port: output_r_V_user_V | {15 21 }
	Port: output_r_V_last_V | {15 21 }
	Port: output_r_V_id_V | {15 21 }
	Port: output_r_V_dest_V | {15 21 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 17 18 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 17 18 19 }
	Port: equalizer : input_r_V_keep_V | {2 17 18 19 }
	Port: equalizer : input_r_V_strb_V | {2 17 18 19 }
	Port: equalizer : input_r_V_user_V | {2 17 18 19 }
	Port: equalizer : input_r_V_last_V | {2 17 18 19 }
	Port: equalizer : input_r_V_id_V | {2 17 18 19 }
	Port: equalizer : input_r_V_dest_V | {2 17 18 19 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln81 : 1
		gmem_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
		switch_ln30 : 1
		br_ln38 : 1
		icmp_ln32 : 1
		select_ln17 : 2
		br_ln97 : 1
		store_ln97 : 3
		br_ln97 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		accumulate : 1
		write_ln304 : 2
	State 15
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_5 : 1
		write_ln304 : 2
	State 16
	State 17
		icmp_ln46 : 1
		j_1 : 1
		br_ln46 : 2
		call_ln283 : 1
	State 18
	State 19
	State 20
		icmp_ln64 : 1
		select_ln17_1 : 2
		br_ln97 : 1
		store_ln97 : 3
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_388 |    3    |  1.588  |   347   |   193   |
|   call   |    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_398    |    0    |  1.588  |    41   |    86   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_49_1_fu_405    |    3    |  1.7073 |   365   |   184   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_529                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    add   |                  accumulate_fu_536                  |    0    |    0    |    0    |    39   |
|          |                      j_1_fu_577                     |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln32_fu_510                  |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln46_fu_571                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln64_fu_583                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                  select_ln17_fu_516                 |    0    |    0    |    0    |    6    |
|          |                 select_ln17_1_fu_589                |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_170               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_176                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_201             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_194                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_206                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_428                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_432                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_487                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_491                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_495                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_499                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_503                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_436                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln81_fu_446                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    9    |  4.8833 |   918   |   626   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| accumulate_loc_reg_666 |   32   |
|   accumulate_reg_762   |   32   |
|   coef_scale_reg_345   |   32   |
|   coefs_read_reg_659   |   64   |
| gmem_addr_read_reg_752 |   32   |
|    gmem_addr_reg_672   |   32   |
|       j_1_reg_772      |    2   |
|        j_reg_334       |    2   |
|    mul_ln81_reg_757    |   32   |
|p_4_0_0_0132_phi_reg_355|    1   |
|   read_coefs_reg_643   |    1   |
|     state_1_reg_696    |   32   |
|      state_reg_650     |   32   |
|  tmp_data_V_2_reg_378  |   32   |
|  tmp_data_V_4_reg_777  |   32   |
|  tmp_data_V_5_reg_318  |   32   |
|   tmp_data_V_reg_700   |   32   |
|  tmp_dest_V_1_reg_238  |    1   |
|   tmp_dest_V_reg_742   |    1   |
|   tmp_id_V_1_reg_254   |    1   |
|    tmp_id_V_reg_735    |    1   |
|  tmp_keep_V_1_reg_302  |    4   |
|   tmp_keep_V_reg_708   |    4   |
|  tmp_last_V_1_reg_367  |    1   |
|  tmp_last_V_2_reg_782  |    1   |
|   tmp_last_V_reg_729   |    1   |
| tmp_out_data_V_reg_607 |   32   |
| tmp_out_dest_V_reg_637 |    1   |
|  tmp_out_id_V_reg_631  |    1   |
| tmp_out_keep_V_reg_613 |    4   |
| tmp_out_strb_V_reg_619 |    4   |
| tmp_out_user_V_reg_625 |    1   |
|  tmp_strb_V_1_reg_286  |    4   |
|   tmp_strb_V_reg_715   |    4   |
|  tmp_user_V_1_reg_270  |    1   |
|   tmp_user_V_reg_722   |    1   |
+------------------------+--------+
|          Total         |   522  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_206     |  p8  |   4  |  32  |   128  ||    20   |
|     grp_write_fu_206     |  p9  |   3  |   4  |   12   ||    14   |
|     grp_write_fu_206     |  p10 |   3  |   4  |   12   ||    14   |
|     grp_write_fu_206     |  p11 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_206     |  p12 |   2  |   1  |    2   ||    9    |
|     grp_write_fu_206     |  p13 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_206     |  p14 |   3  |   1  |    3   ||    14   |
| p_4_0_0_0132_phi_reg_355 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   165  || 13.5391 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    4   |   918  |   626  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   522  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   18   |  1440  |   734  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
