INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armif/Downloads/PRJ - square_progetto_vivado/Progetto_Reti/Progetto_Reti.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armif/Downloads/tb_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
