# five-stage-pipelined-processor
A Verilog-based five-stage pipelined processor with complete hazard handling (stalling, forwarding) and modular RTL design.
