// Seed: 3741147181
module module_0 ();
  wire id_2, id_3, id_4;
  module_2(
      id_4, id_3, id_3, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_2 == 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'd0;
  assign id_4 = id_3;
endmodule
